#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 15 23:51:24 2017
# Process ID: 17517
# Current directory: /home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/design_1_ALGO_B_0_0.dcp' for cell 'design_1_i/ALGO_B_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_HV_AERA_IP_0_0/design_1_HV_AERA_IP_0_0.dcp' for cell 'design_1_i/HV_AERA_IP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_artix_conf_v1_0_0_0/design_1_axi_artix_conf_v1_0_0_0.dcp' for cell 'design_1_i/axi_artix_conf_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/design_1_axi_data_provider_0_0.dcp' for cell 'design_1_i/axi_data_provider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0.dcp' for cell 'design_1_i/axi_fifo_mm_s_1'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art2r_0/design_1_axi_fifo_mm_s_art2r_0.dcp' for cell 'design_1_i/axi_fifo_mm_s_int1l'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.dcp' for cell 'design_1_i/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.dcp' for cell 'design_1_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_hv_hk_v1_0_0_1/design_1_hv_hk_v1_0_0_1.dcp' for cell 'design_1_i/hv_hk_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_scurve_adder_0_0/design_1_scurve_adder_0_0.dcp' for cell 'design_1_i/scurve_adder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_spaciroc3_sc_0_0/design_1_spaciroc3_sc_0_0.dcp' for cell 'design_1_i/spaciroc3_sc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0.dcp' for cell 'design_1_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_5_0/design_1_xlslice_5_0.dcp' for cell 'design_1_i/xlslice_5'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art2_0/design_1_axi_fifo_mm_s_art2_0.dcp' for cell 'design_1_i/hier_raw/axi_fifo_mm_s_art0l'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l_1/design_1_axi_fifo_mm_s_art0l_1.dcp' for cell 'design_1_i/hier_raw/axi_fifo_mm_s_art0r'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l_0/design_1_axi_fifo_mm_s_art0l_0.dcp' for cell 'design_1_i/hier_raw/axi_fifo_mm_s_art1l'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l1_0/design_1_axi_fifo_mm_s_art0l1_0.dcp' for cell 'design_1_i/hier_raw/axi_fifo_mm_s_art1r'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l1_1/design_1_axi_fifo_mm_s_art0l1_1.dcp' for cell 'design_1_i/hier_raw/axi_fifo_mm_s_art2l'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l1_2/design_1_axi_fifo_mm_s_art0l1_2.dcp' for cell 'design_1_i/hier_raw/axi_fifo_mm_s_art2r'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.dcp' for cell 'design_1_i/hier_raw/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_1/design_1_axis_dwidth_converter_0_1.dcp' for cell 'design_1_i/hier_raw/axis_dwidth_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_2_0/design_1_axis_dwidth_converter_2_0.dcp' for cell 'design_1_i/hier_raw/axis_dwidth_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_3_0/design_1_axis_dwidth_converter_3_0.dcp' for cell 'design_1_i/hier_raw/axis_dwidth_converter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_4_0/design_1_axis_dwidth_converter_4_0.dcp' for cell 'design_1_i/hier_raw/axis_dwidth_converter_5'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_5_0/design_1_axis_dwidth_converter_5_0.dcp' for cell 'design_1_i/hier_raw/axis_dwidth_converter_6'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/hv_hk_v1_0_0/hv_led' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1/.Xil/Vivado-17517-alx-HP-ENVY-Notebook/dcp_18/design_1_hv_hk_v1_0_0_1.edf:10314]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/hv_hk_v1_0_0/hv_led' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1/.Xil/Vivado-17517-alx-HP-ENVY-Notebook/dcp_18/design_1_hv_hk_v1_0_0_1.edf:10315]
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.867 ; gain = 484.562 ; free physical = 8106 ; free virtual = 27696
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/SUM_FIFO/SUM_FIFO/SUM_FIFO.xdc] for cell 'design_1_i/ALGO_B_0/U0/EC0_EC1_EC2/summ_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/SUM_FIFO/SUM_FIFO/SUM_FIFO.xdc] for cell 'design_1_i/ALGO_B_0/U0/EC0_EC1_EC2/summ_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/CIRC_MEM_FIFO/CIRC_MEM_FIFO/CIRC_MEM_FIFO.xdc] for cell 'design_1_i/ALGO_B_0/U0/EC0_EC1_EC2/FIFO_BUFFER/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/CIRC_MEM_FIFO/CIRC_MEM_FIFO/CIRC_MEM_FIFO.xdc] for cell 'design_1_i/ALGO_B_0/U0/EC0_EC1_EC2/FIFO_BUFFER/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/FIFO_OUT/FIFO_OUT/FIFO_OUT.xdc] for cell 'design_1_i/ALGO_B_0/U0/AXI4_FIFO_OUT/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/FIFO_OUT/FIFO_OUT/FIFO_OUT.xdc] for cell 'design_1_i/ALGO_B_0/U0/AXI4_FIFO_OUT/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_HV_AERA_IP_0_0/HV_AERA.srcs/constrs_1/new/top.xdc] for cell 'design_1_i/HV_AERA_IP_0/U0'
WARNING: [Vivado 12-584] No ports matched 'PDM_CLK'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_HV_AERA_IP_0_0/HV_AERA.srcs/constrs_1/new/top.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports PDM_CLK]'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_HV_AERA_IP_0_0/HV_AERA.srcs/constrs_1/new/top.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_HV_AERA_IP_0_0/HV_AERA.srcs/constrs_1/new/top.xdc] for cell 'design_1_i/HV_AERA_IP_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_2/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_2/inst'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_0/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_1/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_1/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/chipscope.xdc]
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/chipscope.xdc]
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'sr_in_pc_1'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sr_in_pc_2'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sr_in_pc_3'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sr_in_pc_4'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'artix_conf_cclk'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'artix_conf_data'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'artix_conf_cclk'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'artix_conf_data'. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/design_1_ALGO_B_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_HV_AERA_IP_0_0/design_1_HV_AERA_IP_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art2_0/design_1_axi_fifo_mm_s_art2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/design_1_axi_data_provider_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l_0/design_1_axi_fifo_mm_s_art0l_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l_1/design_1_axi_fifo_mm_s_art0l_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l1_0/design_1_axi_fifo_mm_s_art0l1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l1_1/design_1_axi_fifo_mm_s_art0l1_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art0l1_2/design_1_axi_fifo_mm_s_art0l1_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_1/design_1_axis_dwidth_converter_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_2_0/design_1_axis_dwidth_converter_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_3_0/design_1_axis_dwidth_converter_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_4_0/design_1_axis_dwidth_converter_4_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_5_0/design_1_axis_dwidth_converter_5_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_scurve_adder_0_0/design_1_scurve_adder_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_art2r_0/design_1_axi_fifo_mm_s_art2r_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0.dcp'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/FIFO_OUT/FIFO_OUT/FIFO_OUT_clocks.xdc] for cell 'design_1_i/ALGO_B_0/U0/AXI4_FIFO_OUT/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALGO_B_0_0/L1_TRIGGER_MINIEUSO_V4.srcs/sources_1/ip/FIFO_OUT/FIFO_OUT/FIFO_OUT_clocks.xdc] for cell 'design_1_i/ALGO_B_0/U0/AXI4_FIFO_OUT/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_1/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[0].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[1].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[2].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[3].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[4].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[5].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[6].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_4format_converter/fifo_4format_converter/fifo_4format_converter_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_format_converter_0/gen_inst_fifo_4format_converter[7].inst_fifo_4format_converter/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art0r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art1r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_art2r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_0/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_0/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_1/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_16to8/fifo_16to8/fifo_16to8_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_fifo_16to8_1/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux0r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux1r_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2l_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2l_cc_fifo/U0'
Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2r_cc_fifo/U0'
Finished Parsing XDC File [/home/alx/xil_proj/pdm_zynq_board/current/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_data_provider_0_0/data_provider.srcs/sources_1/ip/fifo_generator_aux/fifo_generator_aux/fifo_generator_aux_clocks.xdc] for cell 'design_1_i/axi_data_provider_0/U0/axi_data_provider_v1_0_S00_AXI_inst/i_data_provider/inst_aux2r_cc_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 201 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 7 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 114 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 30 instances
  RAM64X1S => RAM64X1S (RAMS64E): 12 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1960.539 ; gain = 1000.906 ; free physical = 8125 ; free virtual = 27646
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file design_1_processing_system7_0_0.hwdef does not exist for instance design_1_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1992.555 ; gain = 32.016 ; free physical = 8125 ; free virtual = 27646
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/hv_hk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_develop/fc_adder/scurve_adder/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/axis_switch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/spaciroc_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/spaciroc3_sc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/HV_AERA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/data_provider'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/trig'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alx/xil_proj/pdm_zynq_board/current/ip_repo/artix_config_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
