

================================================================
== Vivado HLS Report for 'lbus_fifo_read'
================================================================
* Date:           Thu Jul 25 02:36:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lbus_fifo_read
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.409|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------+-----+-----+-----+-----+---------+
        |                           |          |  Latency  |  Interval | Pipeline|
        |          Instance         |  Module  | min | max | min | max |   Type  |
        +---------------------------+----------+-----+-----+-----+-----+---------+
        |call_ret_mty2keep_fu_318   |mty2keep  |    0|    0|    0|    0|   none  |
        |call_ret1_mty2keep_fu_324  |mty2keep  |    0|    0|    0|    0|   none  |
        |call_ret2_mty2keep_fu_330  |mty2keep  |    0|    0|    0|    0|   none  |
        |call_ret3_mty2keep_fu_336  |mty2keep  |    0|    0|    0|    0|   none  |
        +---------------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       76|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|      628|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      282|    -|
|Register             |        -|      -|     1521|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1521|      986|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------+---------+-------+---+-----+-----+
    |          Instance         |  Module  | BRAM_18K| DSP48E| FF| LUT | URAM|
    +---------------------------+----------+---------+-------+---+-----+-----+
    |call_ret_mty2keep_fu_318   |mty2keep  |        0|      0|  0|  157|    0|
    |call_ret1_mty2keep_fu_324  |mty2keep  |        0|      0|  0|  157|    0|
    |call_ret2_mty2keep_fu_330  |mty2keep  |        0|      0|  0|  157|    0|
    |call_ret3_mty2keep_fu_336  |mty2keep  |        0|      0|  0|  157|    0|
    +---------------------------+----------+---------+-------+---+-----+-----+
    |Total                      |          |        0|      0|  0|  628|    0|
    +---------------------------+----------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |and_ln133_fu_635_p2    |    and   |      0|  0|   2|           1|           1|
    |ret_V_21_fu_370_p2     |    and   |      0|  0|  16|          16|          16|
    |ret_V_22_fu_392_p2     |    and   |      0|  0|  16|          16|          16|
    |ret_V_23_fu_414_p2     |    and   |      0|  0|  16|          16|          16|
    |or_ln146_1_fu_1274_p2  |    or    |      0|  0|   2|           1|           1|
    |or_ln146_fu_1268_p2    |    or    |      0|  0|   2|           1|           1|
    |ret_V_20_fu_609_p2     |    or    |      0|  0|   2|           1|           1|
    |ret_V_24_fu_565_p2     |    or    |      0|  0|   2|           1|           1|
    |ret_V_25_fu_587_p2     |    or    |      0|  0|   2|           1|           1|
    |rhs_V_14_fu_384_p3     |  select  |      0|  0|   2|           1|           2|
    |rhs_V_15_fu_406_p3     |  select  |      0|  0|   2|           1|           2|
    |rhs_V_fu_362_p3        |  select  |      0|  0|   2|           1|           2|
    |error_V                |    xor   |      0|  0|   2|           1|           1|
    |xor_ln113_fu_549_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln114_fu_571_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln115_fu_593_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln146_fu_1280_p2   |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  76|          62|          69|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_empty_phi_fu_294_p6          |  15|          3|    1|          3|
    |ap_phi_mux_storemerge482_phi_fu_307_p6  |  15|          3|    1|          3|
    |out_pktendbuf_data_V                    |   9|          2|  128|        256|
    |out_pktendbuf_data_V_1                  |   9|          2|  128|        256|
    |out_pktendbuf_data_V_2                  |   9|          2|  128|        256|
    |out_pktendbuf_ena_V_1                   |   9|          2|    1|          2|
    |out_pktendbuf_ena_V_2                   |   9|          2|    1|          2|
    |out_pktendbuf_ena_V_s                   |   9|          2|    1|          2|
    |out_pktendbuf_eop_V_1                   |   9|          2|    1|          2|
    |out_pktendbuf_eop_V_2                   |   9|          2|    1|          2|
    |out_pktendbuf_eop_V_s                   |   9|          2|    1|          2|
    |out_pktendbuf_mty_V_1                   |   9|          2|    4|          8|
    |out_pktendbuf_mty_V_2                   |   9|          2|    4|          8|
    |out_pktendbuf_mty_V_s                   |   9|          2|    4|          8|
    |outbuf_data_V_0                         |   9|          2|  128|        256|
    |outbuf_data_V_1                         |   9|          2|  128|        256|
    |outbuf_data_V_2                         |   9|          2|  128|        256|
    |outbuf_data_V_3                         |   9|          2|  128|        256|
    |outbuf_ena_V_0                          |   9|          2|    1|          2|
    |outbuf_ena_V_1                          |   9|          2|    1|          2|
    |outbuf_ena_V_2                          |   9|          2|    1|          2|
    |outbuf_ena_V_3                          |   9|          2|    1|          2|
    |outbuf_eop_V_0                          |   9|          2|    1|          2|
    |outbuf_eop_V_1                          |   9|          2|    1|          2|
    |outbuf_eop_V_2                          |   9|          2|    1|          2|
    |outbuf_eop_V_3                          |   9|          2|    1|          2|
    |outbuf_mty_V_0                          |   9|          2|    4|          8|
    |outbuf_mty_V_1                          |   9|          2|    4|          8|
    |outbuf_mty_V_2                          |   9|          2|    4|          8|
    |outbuf_mty_V_3                          |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 282|         62|  940|       1882|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |ap_CS_fsm               |    1|   0|    1|          0|
    |keep1mask_V             |    1|   0|    1|          0|
    |keep2mask_V             |    1|   0|    1|          0|
    |keep3mask_V             |    1|   0|    1|          0|
    |m_axis_databuf_V        |  512|   0|  512|          0|
    |m_axis_keepbuf_V_0      |   16|   0|   16|          0|
    |m_axis_keepbuf_V_1      |   16|   0|   16|          0|
    |m_axis_keepbuf_V_2      |   16|   0|   16|          0|
    |m_axis_keepbuf_V_3      |   16|   0|   16|          0|
    |m_axis_lastbuf_V        |    1|   0|    1|          0|
    |m_axis_validbuf_V       |    1|   0|    1|          0|
    |out_pktendbuf_data_V    |  128|   0|  128|          0|
    |out_pktendbuf_data_V_1  |  128|   0|  128|          0|
    |out_pktendbuf_data_V_2  |  128|   0|  128|          0|
    |out_pktendbuf_ena_V_1   |    1|   0|    1|          0|
    |out_pktendbuf_ena_V_2   |    1|   0|    1|          0|
    |out_pktendbuf_ena_V_s   |    1|   0|    1|          0|
    |out_pktendbuf_eop_V_1   |    1|   0|    1|          0|
    |out_pktendbuf_eop_V_2   |    1|   0|    1|          0|
    |out_pktendbuf_eop_V_s   |    1|   0|    1|          0|
    |out_pktendbuf_mty_V_1   |    4|   0|    4|          0|
    |out_pktendbuf_mty_V_2   |    4|   0|    4|          0|
    |out_pktendbuf_mty_V_s   |    4|   0|    4|          0|
    |outbuf_data_V_0         |  128|   0|  128|          0|
    |outbuf_data_V_1         |  128|   0|  128|          0|
    |outbuf_data_V_2         |  128|   0|  128|          0|
    |outbuf_data_V_3         |  128|   0|  128|          0|
    |outbuf_ena_V_0          |    1|   0|    1|          0|
    |outbuf_ena_V_1          |    1|   0|    1|          0|
    |outbuf_ena_V_2          |    1|   0|    1|          0|
    |outbuf_ena_V_3          |    1|   0|    1|          0|
    |outbuf_eop_V_0          |    1|   0|    1|          0|
    |outbuf_eop_V_1          |    1|   0|    1|          0|
    |outbuf_eop_V_2          |    1|   0|    1|          0|
    |outbuf_eop_V_3          |    1|   0|    1|          0|
    |outbuf_mty_V_0          |    4|   0|    4|          0|
    |outbuf_mty_V_1          |    4|   0|    4|          0|
    |outbuf_mty_V_2          |    4|   0|    4|          0|
    |outbuf_mty_V_3          |    4|   0|    4|          0|
    |output_valid_V          |    1|   0|    1|          0|
    +------------------------+-----+----+-----+-----------+
    |Total                   | 1521|   0| 1521|          0|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+--------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|   Protocol   |       Source Object       |    C Type    |
+---------------------------+-----+-----+--------------+---------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_none |       lbus_fifo_read      | return value |
|ap_rst                     |  in |    1| ap_ctrl_none |       lbus_fifo_read      | return value |
|lbus_fifo                  |  in |  544|    ap_none   |         lbus_fifo         |    scalar    |
|lbus_fifo_pkt_end          |  in |  408|    ap_none   |     lbus_fifo_pkt_end     |    scalar    |
|lbus_fifo_empty_V          |  in |    1|    ap_none   |     lbus_fifo_empty_V     |    scalar    |
|lbus_fifo_pkt_end_empty_V  |  in |    1|    ap_none   | lbus_fifo_pkt_end_empty_V |    scalar    |
|lbus_fifo_valid_V          |  in |    1|    ap_none   |     lbus_fifo_valid_V     |    scalar    |
|lbus_fifo_pkt_end_valid_V  |  in |    1|    ap_none   | lbus_fifo_pkt_end_valid_V |    scalar    |
|lbus_fifo_re_V             | out |    1|    ap_none   |       lbus_fifo_re_V      |    pointer   |
|lbus_fifo_pkt_end_re_V     | out |    1|    ap_none   |   lbus_fifo_pkt_end_re_V  |    pointer   |
|error_V                    | out |    1|    ap_none   |          error_V          |    pointer   |
|m_axis_data_V              | out |  512|    ap_none   |       m_axis_data_V       |    pointer   |
|m_axis_keep_V              | out |   64|    ap_none   |       m_axis_keep_V       |    pointer   |
|m_axis_last_V              | out |    1|    ap_none   |       m_axis_last_V       |    pointer   |
|m_axis_valid_V             | out |    1|    ap_none   |       m_axis_valid_V      |    pointer   |
+---------------------------+-----+-----+--------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i408 %lbus_fifo_pkt_end), !map !115"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i544 %lbus_fifo), !map !172"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_empty_V), !map !245"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_pkt_end_empty_V), !map !249"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_valid_V), !map !253"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_fifo_pkt_end_valid_V), !map !257"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_re_V), !map !261"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_pkt_end_re_V), !map !265"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %error_V), !map !269"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %m_axis_data_V), !map !273"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %m_axis_keep_V), !map !277"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_last_V), !map !281"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_valid_V), !map !285"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @lbus_fifo_read_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_va = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_pkt_end_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:64]   --->   Operation 16 'read' 'lbus_fifo_pkt_end_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lbus_fifo_valid_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:64]   --->   Operation 17 'read' 'lbus_fifo_valid_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_em = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_pkt_end_empty_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:64]   --->   Operation 18 'read' 'lbus_fifo_pkt_end_em' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lbus_fifo_empty_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_fifo_empty_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:64]   --->   Operation 19 'read' 'lbus_fifo_empty_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_re = call i408 @_ssdm_op_Read.ap_none.i408(i408 %lbus_fifo_pkt_end)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:64]   --->   Operation 20 'read' 'lbus_fifo_pkt_end_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lbus_fifo_read = call i544 @_ssdm_op_Read.ap_none.i544(i544 %lbus_fifo)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:64]   --->   Operation 21 'read' 'lbus_fifo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:69]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i544 %lbus_fifo, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:70]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i408 %lbus_fifo_pkt_end, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:71]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_empty_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:72]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_pkt_end_empty_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:73]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_re_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:74]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_pkt_end_re_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:75]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:76]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_fifo_pkt_end_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:77]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_data_V, i64* %m_axis_keep_V, i1* %m_axis_last_V, i1* %m_axis_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:78]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %error_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:79]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.12ns)   --->   "%ret_V = xor i1 %lbus_fifo_empty_V_re, %lbus_fifo_pkt_end_em" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:83]   --->   Operation 33 'xor' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %error_V, i1 %ret_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:83]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m_axis_databuf_V_loa = load i512* @m_axis_databuf_V, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:97]   --->   Operation 35 'load' 'm_axis_databuf_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %m_axis_data_V, i512 %m_axis_databuf_V_loa)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:97]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_V = load i16* @m_axis_keepbuf_V_1, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:99]   --->   Operation 37 'load' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%keep1mask_V_load = load i1* @keep1mask_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:99]   --->   Operation 38 'load' 'keep1mask_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ret_V_21)   --->   "%rhs_V = select i1 %keep1mask_V_load, i16 -1, i16 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:99]   --->   Operation 39 'select' 'rhs_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_21 = and i16 %rhs_V, %lhs_V" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:99]   --->   Operation 40 'and' 'ret_V_21' <Predicate = true> <Delay = 0.29> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V_1 = load i16* @m_axis_keepbuf_V_2, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:100]   --->   Operation 41 'load' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%keep2mask_V_load = load i1* @keep2mask_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:100]   --->   Operation 42 'load' 'keep2mask_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%rhs_V_14 = select i1 %keep2mask_V_load, i16 -1, i16 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:100]   --->   Operation 43 'select' 'rhs_V_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_22 = and i16 %rhs_V_14, %lhs_V_1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:100]   --->   Operation 44 'and' 'ret_V_22' <Predicate = true> <Delay = 0.29> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V_2 = load i16* @m_axis_keepbuf_V_3, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:101]   --->   Operation 45 'load' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%keep3mask_V_load = load i1* @keep3mask_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:101]   --->   Operation 46 'load' 'keep3mask_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%rhs_V_15 = select i1 %keep3mask_V_load, i16 -1, i16 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:101]   --->   Operation 47 'select' 'rhs_V_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_23 = and i16 %rhs_V_15, %lhs_V_2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:101]   --->   Operation 48 'and' 'ret_V_23' <Predicate = true> <Delay = 0.29> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v1_V = load i16* @m_axis_keepbuf_V_0, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:101]   --->   Operation 49 'load' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %v1_V, i16 %ret_V_21, i16 %ret_V_22, i16 %ret_V_23)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:101]   --->   Operation 50 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %m_axis_keep_V, i64 %p_Result_s)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:101]   --->   Operation 51 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m_axis_lastbuf_V_loa = load i1* @m_axis_lastbuf_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:102]   --->   Operation 52 'load' 'm_axis_lastbuf_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_last_V, i1 %m_axis_lastbuf_V_loa)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:102]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%m_axis_validbuf_V_lo = load i1* @m_axis_validbuf_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:103]   --->   Operation 54 'load' 'm_axis_validbuf_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_valid_V, i1 %m_axis_validbuf_V_lo)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:103]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v2_V = load i128* @outbuf_data_V_3, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:105]   --->   Operation 56 'load' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v2_V_6 = load i128* @outbuf_data_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:105]   --->   Operation 57 'load' 'v2_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v2_V_7 = load i128* @outbuf_data_V_1, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:105]   --->   Operation 58 'load' 'v2_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v1_V_1 = load i128* @outbuf_data_V_0, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:105]   --->   Operation 59 'load' 'v1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_1 = call i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128(i128 %v1_V_1, i128 %v2_V_7, i128 %v2_V_6, i128 %v2_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:105]   --->   Operation 60 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i512 %p_Result_1, i512* @m_axis_databuf_V, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:105]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%outbuf_mty_V_0_load = load i4* @outbuf_mty_V_0, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:109]   --->   Operation 62 'load' 'outbuf_mty_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%outbuf_ena_V_0_load = load i1* @outbuf_ena_V_0, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:109]   --->   Operation 63 'load' 'outbuf_ena_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.40ns)   --->   "%call_ret = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_0_load, i1 %outbuf_ena_V_0_load)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:109]   --->   Operation 64 'call' 'call_ret' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i16 %call_ret, i16* @m_axis_keepbuf_V_0, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:109]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%outbuf_mty_V_1_load = load i4* @outbuf_mty_V_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:110]   --->   Operation 66 'load' 'outbuf_mty_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%outbuf_ena_V_1_load = load i1* @outbuf_ena_V_1, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:110]   --->   Operation 67 'load' 'outbuf_ena_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.40ns)   --->   "%call_ret1 = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_1_load, i1 %outbuf_ena_V_1_load)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:110]   --->   Operation 68 'call' 'call_ret1' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %call_ret1, i16* @m_axis_keepbuf_V_1, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:110]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%outbuf_mty_V_2_load = load i4* @outbuf_mty_V_2, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:111]   --->   Operation 70 'load' 'outbuf_mty_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%outbuf_ena_V_2_load = load i1* @outbuf_ena_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:111]   --->   Operation 71 'load' 'outbuf_ena_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.40ns)   --->   "%call_ret2 = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_2_load, i1 %outbuf_ena_V_2_load)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:111]   --->   Operation 72 'call' 'call_ret2' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %call_ret2, i16* @m_axis_keepbuf_V_2, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:111]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%outbuf_mty_V_3_load = load i4* @outbuf_mty_V_3, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:112]   --->   Operation 74 'load' 'outbuf_mty_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%outbuf_ena_V_3_load = load i1* @outbuf_ena_V_3, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:112]   --->   Operation 75 'load' 'outbuf_ena_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.40ns)   --->   "%call_ret3 = call fastcc i16 @mty2keep(i4 %outbuf_mty_V_3_load, i1 %outbuf_ena_V_3_load)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:112]   --->   Operation 76 'call' 'call_ret3' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "store i16 %call_ret3, i16* @m_axis_keepbuf_V_3, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:112]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_V_3 = load i1* @outbuf_eop_V_0, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:113]   --->   Operation 78 'load' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.12ns)   --->   "%xor_ln113 = xor i1 %lhs_V_3, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:113]   --->   Operation 79 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i1 %xor_ln113, i1* @keep1mask_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:113]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%rhs_V_16 = load i1* @outbuf_eop_V_1, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:114]   --->   Operation 81 'load' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.12ns)   --->   "%ret_V_24 = or i1 %lhs_V_3, %rhs_V_16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:114]   --->   Operation 82 'or' 'ret_V_24' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.12ns)   --->   "%xor_ln114 = xor i1 %ret_V_24, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:114]   --->   Operation 83 'xor' 'xor_ln114' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i1 %xor_ln114, i1* @keep2mask_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:114]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V_17 = load i1* @outbuf_eop_V_2, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:115]   --->   Operation 85 'load' 'rhs_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.12ns)   --->   "%ret_V_25 = or i1 %rhs_V_17, %ret_V_24" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:115]   --->   Operation 86 'or' 'ret_V_25' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%xor_ln115 = xor i1 %ret_V_25, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:115]   --->   Operation 87 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "store i1 %xor_ln115, i1* @keep3mask_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:115]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%rhs_V_18 = load i1* @outbuf_eop_V_3, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:116]   --->   Operation 89 'load' 'rhs_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.12ns)   --->   "%ret_V_20 = or i1 %rhs_V_18, %ret_V_25" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:116]   --->   Operation 90 'or' 'ret_V_20' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "store i1 %ret_V_20, i1* @m_axis_lastbuf_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:116]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%output_valid_V_load = load i1* @output_valid_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:120]   --->   Operation 92 'load' 'output_valid_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "store i1 %output_valid_V_load, i1* @m_axis_validbuf_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:120]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_pktendbuf_ena_V_1 = load i1* @out_pktendbuf_ena_V_s, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:124]   --->   Operation 94 'load' 'out_pktendbuf_ena_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %out_pktendbuf_ena_V_1, label %0, label %1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:124]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.12ns)   --->   "%and_ln133 = and i1 %lbus_fifo_valid_V_re, %lbus_fifo_pkt_end_va" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:133]   --->   Operation 96 'and' 'and_ln133' <Predicate = (!out_pktendbuf_ena_V_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.60ns)   --->   "br i1 %and_ln133, label %2, label %._crit_edge521" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:133]   --->   Operation 97 'br' <Predicate = (!out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i544 %lbus_fifo_read to i128" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 98 'trunc' 'trunc_ln321' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.60ns)   --->   "store i128 %trunc_ln321, i128* @outbuf_data_V_0, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 99 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 128)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 100 'bitselect' 'tmp' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.60ns)   --->   "store i1 %tmp, i1* @outbuf_ena_V_0, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 101 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 130)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 102 'bitselect' 'tmp_3' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.60ns)   --->   "store i1 %tmp_3, i1* @outbuf_eop_V_0, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 103 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%lbus_fifo_lbus0_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 132, i32 135)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 104 'partselect' 'lbus_fifo_lbus0_mty_s' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.60ns)   --->   "store i4 %lbus_fifo_lbus0_mty_s, i4* @outbuf_mty_V_0, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:134]   --->   Operation 105 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%lbus_fifo_lbus1_data = call i128 @_ssdm_op_PartSelect.i128.i544.i32.i32(i544 %lbus_fifo_read, i32 136, i32 263)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 106 'partselect' 'lbus_fifo_lbus1_data' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.60ns)   --->   "store i128 %lbus_fifo_lbus1_data, i128* @outbuf_data_V_1, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 107 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 264)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 108 'bitselect' 'tmp_4' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.60ns)   --->   "store i1 %tmp_4, i1* @outbuf_ena_V_1, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 109 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 266)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 110 'bitselect' 'tmp_5' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.60ns)   --->   "store i1 %tmp_5, i1* @outbuf_eop_V_1, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 111 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%lbus_fifo_lbus1_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 268, i32 271)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 112 'partselect' 'lbus_fifo_lbus1_mty_s' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.60ns)   --->   "store i4 %lbus_fifo_lbus1_mty_s, i4* @outbuf_mty_V_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:135]   --->   Operation 113 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%lbus_fifo_lbus2_data = call i128 @_ssdm_op_PartSelect.i128.i544.i32.i32(i544 %lbus_fifo_read, i32 272, i32 399)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 114 'partselect' 'lbus_fifo_lbus2_data' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.60ns)   --->   "store i128 %lbus_fifo_lbus2_data, i128* @outbuf_data_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 115 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 400)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 116 'bitselect' 'tmp_6' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.60ns)   --->   "store i1 %tmp_6, i1* @outbuf_ena_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 117 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 402)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 118 'bitselect' 'tmp_7' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.60ns)   --->   "store i1 %tmp_7, i1* @outbuf_eop_V_2, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 119 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%lbus_fifo_lbus2_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 404, i32 407)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 120 'partselect' 'lbus_fifo_lbus2_mty_s' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.60ns)   --->   "store i4 %lbus_fifo_lbus2_mty_s, i4* @outbuf_mty_V_2, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:136]   --->   Operation 121 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%lbus_fifo_lbus3_data = call i128 @_ssdm_op_PartSelect.i128.i544.i32.i32(i544 %lbus_fifo_read, i32 408, i32 535)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 122 'partselect' 'lbus_fifo_lbus3_data' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.60ns)   --->   "store i128 %lbus_fifo_lbus3_data, i128* @outbuf_data_V_3, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 123 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 536)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 124 'bitselect' 'tmp_8' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.60ns)   --->   "store i1 %tmp_8, i1* @outbuf_ena_V_3, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 125 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i544.i32(i544 %lbus_fifo_read, i32 538)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 126 'bitselect' 'tmp_9' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.60ns)   --->   "store i1 %tmp_9, i1* @outbuf_eop_V_3, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 127 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%lbus_fifo_lbus3_mty_s = call i4 @_ssdm_op_PartSelect.i4.i544.i32.i32(i544 %lbus_fifo_read, i32 540, i32 543)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 128 'partselect' 'lbus_fifo_lbus3_mty_s' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.60ns)   --->   "store i4 %lbus_fifo_lbus3_mty_s, i4* @outbuf_mty_V_3, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:137]   --->   Operation 129 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i408 %lbus_fifo_pkt_end_re to i128" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 130 'trunc' 'trunc_ln321_1' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.60ns)   --->   "store i128 %trunc_ln321_1, i128* @out_pktendbuf_data_V, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 131 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 128)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 132 'bitselect' 'tmp_10' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.60ns)   --->   "store i1 %tmp_10, i1* @out_pktendbuf_ena_V_s, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 133 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 130)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 134 'bitselect' 'tmp_11' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.60ns)   --->   "store i1 %tmp_11, i1* @out_pktendbuf_eop_V_s, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 135 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_lb_3 = call i4 @_ssdm_op_PartSelect.i4.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 132, i32 135)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 136 'partselect' 'lbus_fifo_pkt_end_lb_3' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.60ns)   --->   "store i4 %lbus_fifo_pkt_end_lb_3, i4* @out_pktendbuf_mty_V_s, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 137 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_lb_4 = call i128 @_ssdm_op_PartSelect.i128.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 136, i32 263)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 138 'partselect' 'lbus_fifo_pkt_end_lb_4' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.60ns)   --->   "store i128 %lbus_fifo_pkt_end_lb_4, i128* @out_pktendbuf_data_V_1, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 139 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 264)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 140 'bitselect' 'tmp_12' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.60ns)   --->   "store i1 %tmp_12, i1* @out_pktendbuf_ena_V_1, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 141 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 266)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 142 'bitselect' 'tmp_13' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.60ns)   --->   "store i1 %tmp_13, i1* @out_pktendbuf_eop_V_1, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 143 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_lb_7 = call i4 @_ssdm_op_PartSelect.i4.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 268, i32 271)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 144 'partselect' 'lbus_fifo_pkt_end_lb_7' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.60ns)   --->   "store i4 %lbus_fifo_pkt_end_lb_7, i4* @out_pktendbuf_mty_V_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:139]   --->   Operation 145 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_lb_8 = call i128 @_ssdm_op_PartSelect.i128.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 272, i32 399)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 146 'partselect' 'lbus_fifo_pkt_end_lb_8' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.60ns)   --->   "store i128 %lbus_fifo_pkt_end_lb_8, i128* @out_pktendbuf_data_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 147 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 400)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 148 'bitselect' 'tmp_14' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.60ns)   --->   "store i1 %tmp_14, i1* @out_pktendbuf_ena_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 149 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i408.i32(i408 %lbus_fifo_pkt_end_re, i32 402)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 150 'bitselect' 'tmp_15' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.60ns)   --->   "store i1 %tmp_15, i1* @out_pktendbuf_eop_V_2, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 151 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end_lb = call i4 @_ssdm_op_PartSelect.i4.i408.i32.i32(i408 %lbus_fifo_pkt_end_re, i32 404, i32 407)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 152 'partselect' 'lbus_fifo_pkt_end_lb' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.60ns)   --->   "store i4 %lbus_fifo_pkt_end_lb, i4* @out_pktendbuf_mty_V_2, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:140]   --->   Operation 153 'store' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 154 [1/1] (0.60ns)   --->   "br label %._crit_edge521" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:142]   --->   Operation 154 'br' <Predicate = (!out_pktendbuf_ena_V_1 & and_ln133)> <Delay = 0.60>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%out_pktendbuf_data_V_3 = load i128* @out_pktendbuf_data_V, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:125]   --->   Operation 155 'load' 'out_pktendbuf_data_V_3' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.60ns)   --->   "store i128 %out_pktendbuf_data_V_3, i128* @outbuf_data_V_0, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:125]   --->   Operation 156 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 157 [1/1] (0.60ns)   --->   "store i1 true, i1* @outbuf_ena_V_0, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:125]   --->   Operation 157 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%out_pktendbuf_eop_V_1 = load i1* @out_pktendbuf_eop_V_s, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:125]   --->   Operation 158 'load' 'out_pktendbuf_eop_V_1' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.60ns)   --->   "store i1 %out_pktendbuf_eop_V_1, i1* @outbuf_eop_V_0, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:125]   --->   Operation 159 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%out_pktendbuf_mty_V_1 = load i4* @out_pktendbuf_mty_V_s, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:125]   --->   Operation 160 'load' 'out_pktendbuf_mty_V_1' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.60ns)   --->   "store i4 %out_pktendbuf_mty_V_1, i4* @outbuf_mty_V_0, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:125]   --->   Operation 161 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%out_pktendbuf_data_V_4 = load i128* @out_pktendbuf_data_V_1, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 162 'load' 'out_pktendbuf_data_V_4' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.60ns)   --->   "store i128 %out_pktendbuf_data_V_4, i128* @outbuf_data_V_1, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 163 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%out_pktendbuf_ena_V_2 = load i1* @out_pktendbuf_ena_V_1, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 164 'load' 'out_pktendbuf_ena_V_2' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.60ns)   --->   "store i1 %out_pktendbuf_ena_V_2, i1* @outbuf_ena_V_1, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 165 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%out_pktendbuf_eop_V_2 = load i1* @out_pktendbuf_eop_V_1, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 166 'load' 'out_pktendbuf_eop_V_2' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.60ns)   --->   "store i1 %out_pktendbuf_eop_V_2, i1* @outbuf_eop_V_1, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 167 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%out_pktendbuf_mty_V_2 = load i4* @out_pktendbuf_mty_V_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 168 'load' 'out_pktendbuf_mty_V_2' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.60ns)   --->   "store i4 %out_pktendbuf_mty_V_2, i4* @outbuf_mty_V_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:126]   --->   Operation 169 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%out_pktendbuf_data_V_5 = load i128* @out_pktendbuf_data_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 170 'load' 'out_pktendbuf_data_V_5' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.60ns)   --->   "store i128 %out_pktendbuf_data_V_5, i128* @outbuf_data_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 171 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%out_pktendbuf_ena_V_3 = load i1* @out_pktendbuf_ena_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 172 'load' 'out_pktendbuf_ena_V_3' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.60ns)   --->   "store i1 %out_pktendbuf_ena_V_3, i1* @outbuf_ena_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 173 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%out_pktendbuf_eop_V_3 = load i1* @out_pktendbuf_eop_V_2, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 174 'load' 'out_pktendbuf_eop_V_3' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.60ns)   --->   "store i1 %out_pktendbuf_eop_V_3, i1* @outbuf_eop_V_2, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 175 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%out_pktendbuf_mty_V_3 = load i4* @out_pktendbuf_mty_V_2, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 176 'load' 'out_pktendbuf_mty_V_3' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.60ns)   --->   "store i4 %out_pktendbuf_mty_V_3, i4* @outbuf_mty_V_2, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:127]   --->   Operation 177 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 178 [1/1] (0.60ns)   --->   "store i128 0, i128* @outbuf_data_V_3, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:128]   --->   Operation 178 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 179 [1/1] (0.60ns)   --->   "store i1 false, i1* @outbuf_ena_V_3, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:128]   --->   Operation 179 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 180 [1/1] (0.60ns)   --->   "store i1 false, i1* @outbuf_eop_V_3, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:128]   --->   Operation 180 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 181 [1/1] (0.60ns)   --->   "store i4 0, i4* @outbuf_mty_V_3, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:128]   --->   Operation 181 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 182 [1/1] (0.60ns)   --->   "store i128 0, i128* @out_pktendbuf_data_V, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:129]   --->   Operation 182 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 183 [1/1] (0.60ns)   --->   "store i1 false, i1* @out_pktendbuf_ena_V_s, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:129]   --->   Operation 183 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 184 [1/1] (0.60ns)   --->   "store i1 false, i1* @out_pktendbuf_eop_V_s, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:129]   --->   Operation 184 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 185 [1/1] (0.60ns)   --->   "store i4 0, i4* @out_pktendbuf_mty_V_s, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:129]   --->   Operation 185 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 186 [1/1] (0.60ns)   --->   "store i128 0, i128* @out_pktendbuf_data_V_1, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:130]   --->   Operation 186 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 187 [1/1] (0.60ns)   --->   "store i1 false, i1* @out_pktendbuf_ena_V_1, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:130]   --->   Operation 187 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 188 [1/1] (0.60ns)   --->   "store i1 false, i1* @out_pktendbuf_eop_V_1, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:130]   --->   Operation 188 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 189 [1/1] (0.60ns)   --->   "store i4 0, i4* @out_pktendbuf_mty_V_1, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:130]   --->   Operation 189 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 190 [1/1] (0.60ns)   --->   "store i128 0, i128* @out_pktendbuf_data_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:131]   --->   Operation 190 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 191 [1/1] (0.60ns)   --->   "store i1 false, i1* @out_pktendbuf_ena_V_2, align 16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:131]   --->   Operation 191 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 192 [1/1] (0.60ns)   --->   "store i1 false, i1* @out_pktendbuf_eop_V_2, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:131]   --->   Operation 192 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 193 [1/1] (0.60ns)   --->   "store i4 0, i4* @out_pktendbuf_mty_V_2, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:131]   --->   Operation 193 'store' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 194 [1/1] (0.60ns)   --->   "br label %._crit_edge521" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:133]   --->   Operation 194 'br' <Predicate = (out_pktendbuf_ena_V_1)> <Delay = 0.60>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln146)   --->   "%empty = phi i1 [ false, %0 ], [ %tmp_10, %2 ], [ false, %1 ]" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:138]   --->   Operation 195 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%storemerge482 = phi i1 [ true, %0 ], [ true, %2 ], [ false, %1 ]"   --->   Operation 196 'phi' 'storemerge482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "store i1 %storemerge482, i1* @output_valid_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:132]   --->   Operation 197 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln146)   --->   "%or_ln146 = or i1 %empty, %lbus_fifo_pkt_end_em" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:146]   --->   Operation 198 'or' 'or_ln146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln146)   --->   "%or_ln146_1 = or i1 %or_ln146, %lbus_fifo_empty_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:146]   --->   Operation 199 'or' 'or_ln146_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln146 = xor i1 %or_ln146_1, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:146]   --->   Operation 200 'xor' 'xor_ln146' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_re_V, i1 %xor_ln146)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:147]   --->   Operation 201 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_pkt_end_re_V, i1 %xor_ln146)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:151]   --->   Operation 202 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/lbus2axis/lbus_fifo_read.cpp:154]   --->   Operation 203 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ lbus_fifo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lbus_fifo_pkt_end]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lbus_fifo_empty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lbus_fifo_pkt_end_empty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lbus_fifo_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lbus_fifo_pkt_end_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lbus_fifo_re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lbus_fifo_pkt_end_re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ error_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_databuf_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ m_axis_keepbuf_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ keep1mask_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ m_axis_keepbuf_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ keep2mask_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ m_axis_keepbuf_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ keep3mask_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ m_axis_keepbuf_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ m_axis_lastbuf_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ m_axis_validbuf_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_data_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_data_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_data_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_data_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_mty_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_ena_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_mty_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_ena_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_mty_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_ena_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_mty_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_ena_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_eop_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_eop_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_eop_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outbuf_eop_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ output_valid_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_ena_V_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_eop_V_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_mty_V_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_data_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_ena_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_eop_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_mty_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_data_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_ena_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_eop_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_pktendbuf_mty_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
spectopmodule_ln0      (spectopmodule ) [ 00]
lbus_fifo_pkt_end_va   (read          ) [ 00]
lbus_fifo_valid_V_re   (read          ) [ 00]
lbus_fifo_pkt_end_em   (read          ) [ 00]
lbus_fifo_empty_V_re   (read          ) [ 00]
lbus_fifo_pkt_end_re   (read          ) [ 00]
lbus_fifo_read         (read          ) [ 00]
specinterface_ln69     (specinterface ) [ 00]
specinterface_ln70     (specinterface ) [ 00]
specinterface_ln71     (specinterface ) [ 00]
specinterface_ln72     (specinterface ) [ 00]
specinterface_ln73     (specinterface ) [ 00]
specinterface_ln74     (specinterface ) [ 00]
specinterface_ln75     (specinterface ) [ 00]
specinterface_ln76     (specinterface ) [ 00]
specinterface_ln77     (specinterface ) [ 00]
specinterface_ln78     (specinterface ) [ 00]
specinterface_ln79     (specinterface ) [ 00]
ret_V                  (xor           ) [ 00]
write_ln83             (write         ) [ 00]
m_axis_databuf_V_loa   (load          ) [ 00]
write_ln97             (write         ) [ 00]
lhs_V                  (load          ) [ 00]
keep1mask_V_load       (load          ) [ 00]
rhs_V                  (select        ) [ 00]
ret_V_21               (and           ) [ 00]
lhs_V_1                (load          ) [ 00]
keep2mask_V_load       (load          ) [ 00]
rhs_V_14               (select        ) [ 00]
ret_V_22               (and           ) [ 00]
lhs_V_2                (load          ) [ 00]
keep3mask_V_load       (load          ) [ 00]
rhs_V_15               (select        ) [ 00]
ret_V_23               (and           ) [ 00]
v1_V                   (load          ) [ 00]
p_Result_s             (bitconcatenate) [ 00]
write_ln101            (write         ) [ 00]
m_axis_lastbuf_V_loa   (load          ) [ 00]
write_ln102            (write         ) [ 00]
m_axis_validbuf_V_lo   (load          ) [ 00]
write_ln103            (write         ) [ 00]
v2_V                   (load          ) [ 00]
v2_V_6                 (load          ) [ 00]
v2_V_7                 (load          ) [ 00]
v1_V_1                 (load          ) [ 00]
p_Result_1             (bitconcatenate) [ 00]
store_ln105            (store         ) [ 00]
outbuf_mty_V_0_load    (load          ) [ 00]
outbuf_ena_V_0_load    (load          ) [ 00]
call_ret               (call          ) [ 00]
store_ln109            (store         ) [ 00]
outbuf_mty_V_1_load    (load          ) [ 00]
outbuf_ena_V_1_load    (load          ) [ 00]
call_ret1              (call          ) [ 00]
store_ln110            (store         ) [ 00]
outbuf_mty_V_2_load    (load          ) [ 00]
outbuf_ena_V_2_load    (load          ) [ 00]
call_ret2              (call          ) [ 00]
store_ln111            (store         ) [ 00]
outbuf_mty_V_3_load    (load          ) [ 00]
outbuf_ena_V_3_load    (load          ) [ 00]
call_ret3              (call          ) [ 00]
store_ln112            (store         ) [ 00]
lhs_V_3                (load          ) [ 00]
xor_ln113              (xor           ) [ 00]
store_ln113            (store         ) [ 00]
rhs_V_16               (load          ) [ 00]
ret_V_24               (or            ) [ 00]
xor_ln114              (xor           ) [ 00]
store_ln114            (store         ) [ 00]
rhs_V_17               (load          ) [ 00]
ret_V_25               (or            ) [ 00]
xor_ln115              (xor           ) [ 00]
store_ln115            (store         ) [ 00]
rhs_V_18               (load          ) [ 00]
ret_V_20               (or            ) [ 00]
store_ln116            (store         ) [ 00]
output_valid_V_load    (load          ) [ 00]
store_ln120            (store         ) [ 00]
out_pktendbuf_ena_V_1  (load          ) [ 01]
br_ln124               (br            ) [ 00]
and_ln133              (and           ) [ 01]
br_ln133               (br            ) [ 00]
trunc_ln321            (trunc         ) [ 00]
store_ln40             (store         ) [ 00]
tmp                    (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
tmp_3                  (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_lbus0_mty_s  (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_lbus1_data   (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
tmp_4                  (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
tmp_5                  (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_lbus1_mty_s  (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_lbus2_data   (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
tmp_6                  (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
tmp_7                  (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_lbus2_mty_s  (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_lbus3_data   (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
tmp_8                  (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
tmp_9                  (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_lbus3_mty_s  (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
trunc_ln321_1          (trunc         ) [ 00]
store_ln40             (store         ) [ 00]
tmp_10                 (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
tmp_11                 (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_pkt_end_lb_3 (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_pkt_end_lb_4 (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
tmp_12                 (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
tmp_13                 (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_pkt_end_lb_7 (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_pkt_end_lb_8 (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
tmp_14                 (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
tmp_15                 (bitselect     ) [ 00]
store_ln40             (store         ) [ 00]
lbus_fifo_pkt_end_lb   (partselect    ) [ 00]
store_ln40             (store         ) [ 00]
br_ln142               (br            ) [ 00]
out_pktendbuf_data_V_3 (load          ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_eop_V_1  (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_mty_V_1  (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_data_V_4 (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_ena_V_2  (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_eop_V_2  (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_mty_V_2  (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_data_V_5 (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_ena_V_3  (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_eop_V_3  (load          ) [ 00]
store_ln40             (store         ) [ 00]
out_pktendbuf_mty_V_3  (load          ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
store_ln40             (store         ) [ 00]
br_ln133               (br            ) [ 00]
empty                  (phi           ) [ 00]
storemerge482          (phi           ) [ 00]
store_ln132            (store         ) [ 00]
or_ln146               (or            ) [ 00]
or_ln146_1             (or            ) [ 00]
xor_ln146              (xor           ) [ 00]
write_ln147            (write         ) [ 00]
write_ln151            (write         ) [ 00]
ret_ln154              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lbus_fifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lbus_fifo_pkt_end">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_pkt_end"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lbus_fifo_empty_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_empty_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lbus_fifo_pkt_end_empty_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_pkt_end_empty_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lbus_fifo_valid_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_valid_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lbus_fifo_pkt_end_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_pkt_end_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lbus_fifo_re_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_re_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lbus_fifo_pkt_end_re_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_pkt_end_re_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="error_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_valid_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_valid_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_databuf_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_databuf_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_axis_keepbuf_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_keepbuf_V_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="keep1mask_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keep1mask_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="m_axis_keepbuf_V_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_keepbuf_V_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="keep2mask_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keep2mask_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="m_axis_keepbuf_V_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_keepbuf_V_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="keep3mask_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keep3mask_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="m_axis_keepbuf_V_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_keepbuf_V_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="m_axis_lastbuf_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_lastbuf_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="m_axis_validbuf_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_validbuf_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outbuf_data_V_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="outbuf_data_V_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="outbuf_data_V_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="outbuf_data_V_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="outbuf_mty_V_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_mty_V_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="outbuf_ena_V_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_ena_V_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="outbuf_mty_V_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_mty_V_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="outbuf_ena_V_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_ena_V_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="outbuf_mty_V_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_mty_V_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="outbuf_ena_V_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_ena_V_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="outbuf_mty_V_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_mty_V_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="outbuf_ena_V_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_ena_V_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="outbuf_eop_V_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_eop_V_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="outbuf_eop_V_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_eop_V_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="outbuf_eop_V_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_eop_V_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="outbuf_eop_V_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_eop_V_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="output_valid_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_valid_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="out_pktendbuf_ena_V_s">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_ena_V_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="out_pktendbuf_data_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_data_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="out_pktendbuf_eop_V_s">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_eop_V_s"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="out_pktendbuf_mty_V_s">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_mty_V_s"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="out_pktendbuf_data_V_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="out_pktendbuf_ena_V_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_ena_V_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="out_pktendbuf_eop_V_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_eop_V_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="out_pktendbuf_mty_V_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_mty_V_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="out_pktendbuf_data_V_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="out_pktendbuf_ena_V_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_ena_V_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="out_pktendbuf_eop_V_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_eop_V_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="out_pktendbuf_mty_V_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pktendbuf_mty_V_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbus_fifo_read_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i408"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i544"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i512P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mty2keep"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i544.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i544.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i544.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i408.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i408.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i408.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="lbus_fifo_pkt_end_va_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lbus_fifo_pkt_end_va/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lbus_fifo_valid_V_re_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lbus_fifo_valid_V_re/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lbus_fifo_pkt_end_em_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lbus_fifo_pkt_end_em/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lbus_fifo_empty_V_re_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lbus_fifo_empty_V_re/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="lbus_fifo_pkt_end_re_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="408" slack="0"/>
<pin id="232" dir="0" index="1" bw="408" slack="0"/>
<pin id="233" dir="1" index="2" bw="408" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lbus_fifo_pkt_end_re/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lbus_fifo_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="544" slack="0"/>
<pin id="238" dir="0" index="1" bw="544" slack="0"/>
<pin id="239" dir="1" index="2" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lbus_fifo_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln83_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln97_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="512" slack="0"/>
<pin id="252" dir="0" index="2" bw="512" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln101_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="64" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln102_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln103_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_ln147_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln147/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln151_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln151/1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="empty_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="empty_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="4" bw="1" slack="0"/>
<pin id="300" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="storemerge482_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge482 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="storemerge482_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="1" slack="0"/>
<pin id="313" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge482/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="call_ret_mty2keep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="call_ret1_mty2keep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="call_ret2_mty2keep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="call_ret3_mty2keep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="ret_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_axis_databuf_V_loa_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="512" slack="0"/>
<pin id="351" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_axis_databuf_V_loa/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="lhs_V_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="keep1mask_V_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keep1mask_V_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="rhs_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="0" index="2" bw="16" slack="0"/>
<pin id="366" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="ret_V_21_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_21/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="lhs_V_1_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="keep2mask_V_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keep2mask_V_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="rhs_V_14_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="16" slack="0"/>
<pin id="388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V_14/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ret_V_22_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_22/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lhs_V_2_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="keep3mask_V_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keep3mask_V_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="rhs_V_15_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="0" index="2" bw="16" slack="0"/>
<pin id="410" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V_15/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="ret_V_23_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_23/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="v1_V_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Result_s_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="0" index="3" bw="16" slack="0"/>
<pin id="429" dir="0" index="4" bw="16" slack="0"/>
<pin id="430" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="m_axis_lastbuf_V_loa_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_axis_lastbuf_V_loa/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="m_axis_validbuf_V_lo_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_axis_validbuf_V_lo/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="v2_V_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="128" slack="0"/>
<pin id="449" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="v2_V_6_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="128" slack="0"/>
<pin id="453" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_6/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="v2_V_7_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="128" slack="0"/>
<pin id="457" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_7/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="v1_V_1_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="128" slack="0"/>
<pin id="461" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="512" slack="0"/>
<pin id="465" dir="0" index="1" bw="128" slack="0"/>
<pin id="466" dir="0" index="2" bw="128" slack="0"/>
<pin id="467" dir="0" index="3" bw="128" slack="0"/>
<pin id="468" dir="0" index="4" bw="128" slack="0"/>
<pin id="469" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln105_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="512" slack="0"/>
<pin id="477" dir="0" index="1" bw="512" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="outbuf_mty_V_0_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_mty_V_0_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="outbuf_ena_V_0_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_ena_V_0_load/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln109_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="outbuf_mty_V_1_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_mty_V_1_load/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="outbuf_ena_V_1_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_ena_V_1_load/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln110_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="outbuf_mty_V_2_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_mty_V_2_load/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="outbuf_ena_V_2_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_ena_V_2_load/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln111_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="outbuf_mty_V_3_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_mty_V_3_load/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="outbuf_ena_V_3_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_ena_V_3_load/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln112_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="lhs_V_3_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="xor_ln113_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln113_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="rhs_V_16_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_16/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="ret_V_24_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_24/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln114_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln114_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="rhs_V_17_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_17/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="ret_V_25_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_25/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln115_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln115_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="rhs_V_18_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_18/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="ret_V_20_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_20/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln116_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="output_valid_V_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_valid_V_load/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln120_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="out_pktendbuf_ena_V_1_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_ena_V_1/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="and_ln133_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln321_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="544" slack="0"/>
<pin id="643" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln40_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="128" slack="0"/>
<pin id="647" dir="0" index="1" bw="128" slack="0"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="544" slack="0"/>
<pin id="654" dir="0" index="2" bw="9" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="store_ln40_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="544" slack="0"/>
<pin id="668" dir="0" index="2" bw="9" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln40_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="lbus_fifo_lbus0_mty_s_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="0" index="1" bw="544" slack="0"/>
<pin id="682" dir="0" index="2" bw="9" slack="0"/>
<pin id="683" dir="0" index="3" bw="9" slack="0"/>
<pin id="684" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_lbus0_mty_s/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln40_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="0" index="1" bw="4" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="lbus_fifo_lbus1_data_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="128" slack="0"/>
<pin id="697" dir="0" index="1" bw="544" slack="0"/>
<pin id="698" dir="0" index="2" bw="9" slack="0"/>
<pin id="699" dir="0" index="3" bw="10" slack="0"/>
<pin id="700" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_lbus1_data/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln40_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="128" slack="0"/>
<pin id="707" dir="0" index="1" bw="128" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="544" slack="0"/>
<pin id="714" dir="0" index="2" bw="10" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln40_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_5_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="544" slack="0"/>
<pin id="728" dir="0" index="2" bw="10" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="store_ln40_store_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="lbus_fifo_lbus1_mty_s_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="0"/>
<pin id="741" dir="0" index="1" bw="544" slack="0"/>
<pin id="742" dir="0" index="2" bw="10" slack="0"/>
<pin id="743" dir="0" index="3" bw="10" slack="0"/>
<pin id="744" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_lbus1_mty_s/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="store_ln40_store_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="0"/>
<pin id="752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="lbus_fifo_lbus2_data_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="128" slack="0"/>
<pin id="757" dir="0" index="1" bw="544" slack="0"/>
<pin id="758" dir="0" index="2" bw="10" slack="0"/>
<pin id="759" dir="0" index="3" bw="10" slack="0"/>
<pin id="760" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_lbus2_data/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="store_ln40_store_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="128" slack="0"/>
<pin id="767" dir="0" index="1" bw="128" slack="0"/>
<pin id="768" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_6_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="544" slack="0"/>
<pin id="774" dir="0" index="2" bw="10" slack="0"/>
<pin id="775" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="779" class="1004" name="store_ln40_store_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_7_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="544" slack="0"/>
<pin id="788" dir="0" index="2" bw="10" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln40_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="lbus_fifo_lbus2_mty_s_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="0" index="1" bw="544" slack="0"/>
<pin id="802" dir="0" index="2" bw="10" slack="0"/>
<pin id="803" dir="0" index="3" bw="10" slack="0"/>
<pin id="804" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_lbus2_mty_s/1 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln40_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="0"/>
<pin id="811" dir="0" index="1" bw="4" slack="0"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="lbus_fifo_lbus3_data_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="128" slack="0"/>
<pin id="817" dir="0" index="1" bw="544" slack="0"/>
<pin id="818" dir="0" index="2" bw="10" slack="0"/>
<pin id="819" dir="0" index="3" bw="11" slack="0"/>
<pin id="820" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_lbus3_data/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="store_ln40_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="128" slack="0"/>
<pin id="827" dir="0" index="1" bw="128" slack="0"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_8_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="544" slack="0"/>
<pin id="834" dir="0" index="2" bw="11" slack="0"/>
<pin id="835" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="store_ln40_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_9_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="544" slack="0"/>
<pin id="848" dir="0" index="2" bw="11" slack="0"/>
<pin id="849" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln40_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="lbus_fifo_lbus3_mty_s_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="0"/>
<pin id="861" dir="0" index="1" bw="544" slack="0"/>
<pin id="862" dir="0" index="2" bw="11" slack="0"/>
<pin id="863" dir="0" index="3" bw="11" slack="0"/>
<pin id="864" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_lbus3_mty_s/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln40_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="0"/>
<pin id="871" dir="0" index="1" bw="4" slack="0"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln321_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="408" slack="0"/>
<pin id="877" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_1/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="store_ln40_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="128" slack="0"/>
<pin id="881" dir="0" index="1" bw="128" slack="0"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_10_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="408" slack="0"/>
<pin id="888" dir="0" index="2" bw="9" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln40_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_11_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="408" slack="0"/>
<pin id="903" dir="0" index="2" bw="9" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="store_ln40_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="lbus_fifo_pkt_end_lb_3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="4" slack="0"/>
<pin id="916" dir="0" index="1" bw="408" slack="0"/>
<pin id="917" dir="0" index="2" bw="9" slack="0"/>
<pin id="918" dir="0" index="3" bw="9" slack="0"/>
<pin id="919" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_pkt_end_lb_3/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln40_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="0" index="1" bw="4" slack="0"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="930" class="1004" name="lbus_fifo_pkt_end_lb_4_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="128" slack="0"/>
<pin id="932" dir="0" index="1" bw="408" slack="0"/>
<pin id="933" dir="0" index="2" bw="9" slack="0"/>
<pin id="934" dir="0" index="3" bw="10" slack="0"/>
<pin id="935" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_pkt_end_lb_4/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="store_ln40_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="128" slack="0"/>
<pin id="942" dir="0" index="1" bw="128" slack="0"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_12_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="408" slack="0"/>
<pin id="949" dir="0" index="2" bw="10" slack="0"/>
<pin id="950" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="954" class="1004" name="store_ln40_store_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_13_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="408" slack="0"/>
<pin id="963" dir="0" index="2" bw="10" slack="0"/>
<pin id="964" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="store_ln40_store_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="974" class="1004" name="lbus_fifo_pkt_end_lb_7_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="0"/>
<pin id="976" dir="0" index="1" bw="408" slack="0"/>
<pin id="977" dir="0" index="2" bw="10" slack="0"/>
<pin id="978" dir="0" index="3" bw="10" slack="0"/>
<pin id="979" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_pkt_end_lb_7/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="store_ln40_store_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="0"/>
<pin id="986" dir="0" index="1" bw="4" slack="0"/>
<pin id="987" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="990" class="1004" name="lbus_fifo_pkt_end_lb_8_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="128" slack="0"/>
<pin id="992" dir="0" index="1" bw="408" slack="0"/>
<pin id="993" dir="0" index="2" bw="10" slack="0"/>
<pin id="994" dir="0" index="3" bw="10" slack="0"/>
<pin id="995" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_pkt_end_lb_8/1 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="store_ln40_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="128" slack="0"/>
<pin id="1002" dir="0" index="1" bw="128" slack="0"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_14_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="408" slack="0"/>
<pin id="1009" dir="0" index="2" bw="10" slack="0"/>
<pin id="1010" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="store_ln40_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_15_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="408" slack="0"/>
<pin id="1023" dir="0" index="2" bw="10" slack="0"/>
<pin id="1024" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="store_ln40_store_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="lbus_fifo_pkt_end_lb_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="0"/>
<pin id="1036" dir="0" index="1" bw="408" slack="0"/>
<pin id="1037" dir="0" index="2" bw="10" slack="0"/>
<pin id="1038" dir="0" index="3" bw="10" slack="0"/>
<pin id="1039" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lbus_fifo_pkt_end_lb/1 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="store_ln40_store_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="0" index="1" bw="4" slack="0"/>
<pin id="1047" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="out_pktendbuf_data_V_3_load_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="128" slack="0"/>
<pin id="1052" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_data_V_3/1 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="store_ln40_store_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="128" slack="0"/>
<pin id="1056" dir="0" index="1" bw="128" slack="0"/>
<pin id="1057" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="store_ln40_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="out_pktendbuf_eop_V_1_load_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_eop_V_1/1 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="store_ln40_store_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="out_pktendbuf_mty_V_1_load_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="4" slack="0"/>
<pin id="1078" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_mty_V_1/1 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="store_ln40_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="0"/>
<pin id="1082" dir="0" index="1" bw="4" slack="0"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="out_pktendbuf_data_V_4_load_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="128" slack="0"/>
<pin id="1088" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_data_V_4/1 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="store_ln40_store_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="128" slack="0"/>
<pin id="1092" dir="0" index="1" bw="128" slack="0"/>
<pin id="1093" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="out_pktendbuf_ena_V_2_load_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_ena_V_2/1 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="store_ln40_store_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="out_pktendbuf_eop_V_2_load_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_eop_V_2/1 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="store_ln40_store_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="out_pktendbuf_mty_V_2_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="4" slack="0"/>
<pin id="1118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_mty_V_2/1 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="store_ln40_store_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="4" slack="0"/>
<pin id="1122" dir="0" index="1" bw="4" slack="0"/>
<pin id="1123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="out_pktendbuf_data_V_5_load_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="128" slack="0"/>
<pin id="1128" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_data_V_5/1 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="store_ln40_store_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="128" slack="0"/>
<pin id="1132" dir="0" index="1" bw="128" slack="0"/>
<pin id="1133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="out_pktendbuf_ena_V_3_load_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_ena_V_3/1 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="store_ln40_store_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="out_pktendbuf_eop_V_3_load_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_eop_V_3/1 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="store_ln40_store_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="out_pktendbuf_mty_V_3_load_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="4" slack="0"/>
<pin id="1158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pktendbuf_mty_V_3/1 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="store_ln40_store_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="4" slack="0"/>
<pin id="1162" dir="0" index="1" bw="4" slack="0"/>
<pin id="1163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="store_ln40_store_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="128" slack="0"/>
<pin id="1169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="store_ln40_store_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="store_ln40_store_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="store_ln40_store_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="4" slack="0"/>
<pin id="1187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="store_ln40_store_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="128" slack="0"/>
<pin id="1193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="store_ln40_store_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="store_ln40_store_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="store_ln40_store_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="4" slack="0"/>
<pin id="1211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="store_ln40_store_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="128" slack="0"/>
<pin id="1217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="store_ln40_store_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="store_ln40_store_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="store_ln40_store_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="4" slack="0"/>
<pin id="1235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="store_ln40_store_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="128" slack="0"/>
<pin id="1241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="store_ln40_store_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="1" slack="0"/>
<pin id="1247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="store_ln40_store_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="0"/>
<pin id="1252" dir="0" index="1" bw="1" slack="0"/>
<pin id="1253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="store_ln40_store_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="4" slack="0"/>
<pin id="1259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="store_ln132_store_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="or_ln146_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="1" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/1 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="or_ln146_1_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="1" slack="0"/>
<pin id="1277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146_1/1 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="xor_ln146_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="0"/>
<pin id="1282" dir="0" index="1" bw="1" slack="0"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln146/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="110" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="110" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="110" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="110" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="112" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="114" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="126" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="128" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="136" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="126" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="126" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="126" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="126" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="302"><net_src comp="202" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="202" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="315"><net_src comp="142" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="142" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="202" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="323"><net_src comp="140" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="140" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="140" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="140" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="224" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="218" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="342" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="130" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="132" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="354" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="130" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="132" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="376" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="36" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="130" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="132" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="398" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="134" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="370" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="392" pin="2"/><net_sink comp="424" pin=3"/></net>

<net id="435"><net_src comp="414" pin="2"/><net_sink comp="424" pin=4"/></net>

<net id="436"><net_src comp="424" pin="5"/><net_sink comp="256" pin=2"/></net>

<net id="440"><net_src comp="42" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="138" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="455" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="451" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="474"><net_src comp="447" pin="1"/><net_sink comp="463" pin=4"/></net>

<net id="479"><net_src comp="463" pin="5"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="26" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="495"><net_src comp="318" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="511"><net_src comp="324" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="28" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="62" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="521"><net_src comp="64" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="527"><net_src comp="330" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="32" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="66" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="537"><net_src comp="68" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="543"><net_src comp="336" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="36" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="70" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="142" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="30" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="72" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="545" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="142" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="34" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="74" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="565" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="142" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="38" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="76" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="587" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="42" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="78" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="44" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="80" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="212" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="206" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="236" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="52" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="144" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="236" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="146" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="56" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="144" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="236" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="148" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="70" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="685"><net_src comp="150" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="236" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="152" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="154" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="693"><net_src comp="679" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="54" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="156" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="236" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="158" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="160" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="709"><net_src comp="695" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="50" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="144" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="236" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="162" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="60" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="144" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="236" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="164" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="72" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="745"><net_src comp="150" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="236" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="166" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="168" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="753"><net_src comp="739" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="58" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="156" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="236" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="170" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="172" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="769"><net_src comp="755" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="48" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="144" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="236" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="174" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="783"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="64" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="144" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="236" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="176" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="74" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="805"><net_src comp="150" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="236" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="178" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="180" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="813"><net_src comp="799" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="62" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="821"><net_src comp="156" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="236" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="182" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="184" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="829"><net_src comp="815" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="46" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="144" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="236" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="186" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="831" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="68" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="144" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="236" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="188" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="76" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="865"><net_src comp="150" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="236" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="190" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="192" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="873"><net_src comp="859" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="66" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="230" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="82" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="194" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="230" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="146" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="893"><net_src comp="885" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="898"><net_src comp="885" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="80" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="194" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="230" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="148" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="912"><net_src comp="900" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="84" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="196" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="230" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="152" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="154" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="928"><net_src comp="914" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="86" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="936"><net_src comp="198" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="230" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="938"><net_src comp="158" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="939"><net_src comp="160" pin="0"/><net_sink comp="930" pin=3"/></net>

<net id="944"><net_src comp="930" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="88" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="951"><net_src comp="194" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="230" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="162" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="958"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="90" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="965"><net_src comp="194" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="230" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="164" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="972"><net_src comp="960" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="92" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="980"><net_src comp="196" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="230" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="166" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="983"><net_src comp="168" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="988"><net_src comp="974" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="94" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="996"><net_src comp="198" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="230" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="170" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="999"><net_src comp="172" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1004"><net_src comp="990" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="96" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="194" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="230" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="174" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1018"><net_src comp="1006" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="98" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1025"><net_src comp="194" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="230" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="176" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="100" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1040"><net_src comp="196" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="230" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1042"><net_src comp="178" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1043"><net_src comp="180" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1048"><net_src comp="1034" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="102" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1053"><net_src comp="82" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="52" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="142" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="56" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="84" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="70" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="86" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="54" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="88" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="50" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="90" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="60" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="92" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="72" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="94" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="58" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="96" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="48" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="98" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1144"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="64" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="100" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="74" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="102" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1164"><net_src comp="1156" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="62" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1170"><net_src comp="200" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="46" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1176"><net_src comp="202" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="68" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="202" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="76" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="204" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="66" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="200" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="82" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="202" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="80" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="202" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="84" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="204" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="86" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="200" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="88" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="202" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="90" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="202" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="92" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="204" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="94" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1242"><net_src comp="200" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="96" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1248"><net_src comp="202" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="98" pin="0"/><net_sink comp="1244" pin=1"/></net>

<net id="1254"><net_src comp="202" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="100" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="204" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="102" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="307" pin="6"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="78" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1272"><net_src comp="294" pin="6"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="218" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="224" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1284"><net_src comp="1274" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="142" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1286"><net_src comp="1280" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="1287"><net_src comp="1280" pin="2"/><net_sink comp="284" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lbus_fifo_re_V | {1 }
	Port: lbus_fifo_pkt_end_re_V | {1 }
	Port: error_V | {1 }
	Port: m_axis_data_V | {1 }
	Port: m_axis_keep_V | {1 }
	Port: m_axis_last_V | {1 }
	Port: m_axis_valid_V | {1 }
	Port: m_axis_databuf_V | {1 }
	Port: m_axis_keepbuf_V_1 | {1 }
	Port: keep1mask_V | {1 }
	Port: m_axis_keepbuf_V_2 | {1 }
	Port: keep2mask_V | {1 }
	Port: m_axis_keepbuf_V_3 | {1 }
	Port: keep3mask_V | {1 }
	Port: m_axis_keepbuf_V_0 | {1 }
	Port: m_axis_lastbuf_V | {1 }
	Port: m_axis_validbuf_V | {1 }
	Port: outbuf_data_V_3 | {1 }
	Port: outbuf_data_V_2 | {1 }
	Port: outbuf_data_V_1 | {1 }
	Port: outbuf_data_V_0 | {1 }
	Port: outbuf_mty_V_0 | {1 }
	Port: outbuf_ena_V_0 | {1 }
	Port: outbuf_mty_V_1 | {1 }
	Port: outbuf_ena_V_1 | {1 }
	Port: outbuf_mty_V_2 | {1 }
	Port: outbuf_ena_V_2 | {1 }
	Port: outbuf_mty_V_3 | {1 }
	Port: outbuf_ena_V_3 | {1 }
	Port: outbuf_eop_V_0 | {1 }
	Port: outbuf_eop_V_1 | {1 }
	Port: outbuf_eop_V_2 | {1 }
	Port: outbuf_eop_V_3 | {1 }
	Port: output_valid_V | {1 }
	Port: out_pktendbuf_ena_V_s | {1 }
	Port: out_pktendbuf_data_V | {1 }
	Port: out_pktendbuf_eop_V_s | {1 }
	Port: out_pktendbuf_mty_V_s | {1 }
	Port: out_pktendbuf_data_V_1 | {1 }
	Port: out_pktendbuf_ena_V_1 | {1 }
	Port: out_pktendbuf_eop_V_1 | {1 }
	Port: out_pktendbuf_mty_V_1 | {1 }
	Port: out_pktendbuf_data_V_2 | {1 }
	Port: out_pktendbuf_ena_V_2 | {1 }
	Port: out_pktendbuf_eop_V_2 | {1 }
	Port: out_pktendbuf_mty_V_2 | {1 }
 - Input state : 
	Port: lbus_fifo_read : lbus_fifo | {1 }
	Port: lbus_fifo_read : lbus_fifo_pkt_end | {1 }
	Port: lbus_fifo_read : lbus_fifo_empty_V | {1 }
	Port: lbus_fifo_read : lbus_fifo_pkt_end_empty_V | {1 }
	Port: lbus_fifo_read : lbus_fifo_valid_V | {1 }
	Port: lbus_fifo_read : lbus_fifo_pkt_end_valid_V | {1 }
	Port: lbus_fifo_read : m_axis_databuf_V | {1 }
	Port: lbus_fifo_read : m_axis_keepbuf_V_1 | {1 }
	Port: lbus_fifo_read : keep1mask_V | {1 }
	Port: lbus_fifo_read : m_axis_keepbuf_V_2 | {1 }
	Port: lbus_fifo_read : keep2mask_V | {1 }
	Port: lbus_fifo_read : m_axis_keepbuf_V_3 | {1 }
	Port: lbus_fifo_read : keep3mask_V | {1 }
	Port: lbus_fifo_read : m_axis_keepbuf_V_0 | {1 }
	Port: lbus_fifo_read : m_axis_lastbuf_V | {1 }
	Port: lbus_fifo_read : m_axis_validbuf_V | {1 }
	Port: lbus_fifo_read : outbuf_data_V_3 | {1 }
	Port: lbus_fifo_read : outbuf_data_V_2 | {1 }
	Port: lbus_fifo_read : outbuf_data_V_1 | {1 }
	Port: lbus_fifo_read : outbuf_data_V_0 | {1 }
	Port: lbus_fifo_read : outbuf_mty_V_0 | {1 }
	Port: lbus_fifo_read : outbuf_ena_V_0 | {1 }
	Port: lbus_fifo_read : outbuf_mty_V_1 | {1 }
	Port: lbus_fifo_read : outbuf_ena_V_1 | {1 }
	Port: lbus_fifo_read : outbuf_mty_V_2 | {1 }
	Port: lbus_fifo_read : outbuf_ena_V_2 | {1 }
	Port: lbus_fifo_read : outbuf_mty_V_3 | {1 }
	Port: lbus_fifo_read : outbuf_ena_V_3 | {1 }
	Port: lbus_fifo_read : outbuf_eop_V_0 | {1 }
	Port: lbus_fifo_read : outbuf_eop_V_1 | {1 }
	Port: lbus_fifo_read : outbuf_eop_V_2 | {1 }
	Port: lbus_fifo_read : outbuf_eop_V_3 | {1 }
	Port: lbus_fifo_read : output_valid_V | {1 }
	Port: lbus_fifo_read : out_pktendbuf_ena_V_s | {1 }
	Port: lbus_fifo_read : out_pktendbuf_data_V | {1 }
	Port: lbus_fifo_read : out_pktendbuf_eop_V_s | {1 }
	Port: lbus_fifo_read : out_pktendbuf_mty_V_s | {1 }
	Port: lbus_fifo_read : out_pktendbuf_data_V_1 | {1 }
	Port: lbus_fifo_read : out_pktendbuf_ena_V_1 | {1 }
	Port: lbus_fifo_read : out_pktendbuf_eop_V_1 | {1 }
	Port: lbus_fifo_read : out_pktendbuf_mty_V_1 | {1 }
	Port: lbus_fifo_read : out_pktendbuf_data_V_2 | {1 }
	Port: lbus_fifo_read : out_pktendbuf_ena_V_2 | {1 }
	Port: lbus_fifo_read : out_pktendbuf_eop_V_2 | {1 }
	Port: lbus_fifo_read : out_pktendbuf_mty_V_2 | {1 }
  - Chain level:
	State 1
		write_ln97 : 1
		rhs_V : 1
		ret_V_21 : 2
		rhs_V_14 : 1
		ret_V_22 : 2
		rhs_V_15 : 1
		ret_V_23 : 2
		p_Result_s : 2
		write_ln101 : 3
		write_ln102 : 1
		write_ln103 : 1
		p_Result_1 : 1
		store_ln105 : 2
		call_ret : 1
		store_ln109 : 2
		call_ret1 : 1
		store_ln110 : 2
		call_ret2 : 1
		store_ln111 : 2
		call_ret3 : 1
		store_ln112 : 2
		xor_ln113 : 1
		store_ln113 : 1
		ret_V_24 : 1
		xor_ln114 : 1
		store_ln114 : 1
		ret_V_25 : 1
		xor_ln115 : 1
		store_ln115 : 1
		ret_V_20 : 1
		store_ln116 : 1
		store_ln120 : 1
		br_ln124 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		empty : 1
		storemerge482 : 1
		store_ln132 : 2
		or_ln146 : 2
		or_ln146_1 : 2
		xor_ln146 : 2
		write_ln147 : 2
		write_ln151 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |     call_ret_mty2keep_fu_318     |    0    |   157   |
|   call   |     call_ret1_mty2keep_fu_324    |    0    |   157   |
|          |     call_ret2_mty2keep_fu_330    |    0    |   157   |
|          |     call_ret3_mty2keep_fu_336    |    0    |   157   |
|----------|----------------------------------|---------|---------|
|          |          ret_V_21_fu_370         |    0    |    16   |
|    and   |          ret_V_22_fu_392         |    0    |    16   |
|          |          ret_V_23_fu_414         |    0    |    16   |
|          |         and_ln133_fu_635         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |           rhs_V_fu_362           |    0    |    16   |
|  select  |          rhs_V_14_fu_384         |    0    |    16   |
|          |          rhs_V_15_fu_406         |    0    |    16   |
|----------|----------------------------------|---------|---------|
|          |           ret_V_fu_342           |    0    |    2    |
|          |         xor_ln113_fu_549         |    0    |    2    |
|    xor   |         xor_ln114_fu_571         |    0    |    2    |
|          |         xor_ln115_fu_593         |    0    |    2    |
|          |         xor_ln146_fu_1280        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          ret_V_24_fu_565         |    0    |    2    |
|          |          ret_V_25_fu_587         |    0    |    2    |
|    or    |          ret_V_20_fu_609         |    0    |    2    |
|          |         or_ln146_fu_1268         |    0    |    2    |
|          |        or_ln146_1_fu_1274        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | lbus_fifo_pkt_end_va_read_fu_206 |    0    |    0    |
|          | lbus_fifo_valid_V_re_read_fu_212 |    0    |    0    |
|   read   | lbus_fifo_pkt_end_em_read_fu_218 |    0    |    0    |
|          | lbus_fifo_empty_V_re_read_fu_224 |    0    |    0    |
|          | lbus_fifo_pkt_end_re_read_fu_230 |    0    |    0    |
|          |    lbus_fifo_read_read_fu_236    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln83_write_fu_242     |    0    |    0    |
|          |      write_ln97_write_fu_249     |    0    |    0    |
|          |     write_ln101_write_fu_256     |    0    |    0    |
|   write  |     write_ln102_write_fu_263     |    0    |    0    |
|          |     write_ln103_write_fu_270     |    0    |    0    |
|          |     write_ln147_write_fu_277     |    0    |    0    |
|          |     write_ln151_write_fu_284     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|         p_Result_s_fu_424        |    0    |    0    |
|          |         p_Result_1_fu_463        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln321_fu_641        |    0    |    0    |
|          |       trunc_ln321_1_fu_875       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_651            |    0    |    0    |
|          |           tmp_3_fu_665           |    0    |    0    |
|          |           tmp_4_fu_711           |    0    |    0    |
|          |           tmp_5_fu_725           |    0    |    0    |
|          |           tmp_6_fu_771           |    0    |    0    |
|          |           tmp_7_fu_785           |    0    |    0    |
| bitselect|           tmp_8_fu_831           |    0    |    0    |
|          |           tmp_9_fu_845           |    0    |    0    |
|          |           tmp_10_fu_885          |    0    |    0    |
|          |           tmp_11_fu_900          |    0    |    0    |
|          |           tmp_12_fu_946          |    0    |    0    |
|          |           tmp_13_fu_960          |    0    |    0    |
|          |          tmp_14_fu_1006          |    0    |    0    |
|          |          tmp_15_fu_1020          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |   lbus_fifo_lbus0_mty_s_fu_679   |    0    |    0    |
|          |    lbus_fifo_lbus1_data_fu_695   |    0    |    0    |
|          |   lbus_fifo_lbus1_mty_s_fu_739   |    0    |    0    |
|          |    lbus_fifo_lbus2_data_fu_755   |    0    |    0    |
|          |   lbus_fifo_lbus2_mty_s_fu_799   |    0    |    0    |
|partselect|    lbus_fifo_lbus3_data_fu_815   |    0    |    0    |
|          |   lbus_fifo_lbus3_mty_s_fu_859   |    0    |    0    |
|          |   lbus_fifo_pkt_end_lb_3_fu_914  |    0    |    0    |
|          |   lbus_fifo_pkt_end_lb_4_fu_930  |    0    |    0    |
|          |   lbus_fifo_pkt_end_lb_7_fu_974  |    0    |    0    |
|          |   lbus_fifo_pkt_end_lb_8_fu_990  |    0    |    0    |
|          |   lbus_fifo_pkt_end_lb_fu_1034   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   746   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    empty_reg_291    |    1   |
|storemerge482_reg_304|    1   |
+---------------------+--------+
|        Total        |    2   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   746  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |   746  |
+-----------+--------+--------+
