var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/SHF_left_28bit.sv","src":"module SHF_left_28bit #(\n    parameter SIZE_DATA  = 28,\n    parameter SIZE_SHIFT = 5  \n)(\n    input  logic [SIZE_SHIFT-1:0] i_shift_number,\n    input  logic [SIZE_DATA-1:0]  i_data, \n    output logic [SIZE_DATA-1:0]  o_data\n);\n    logic [SIZE_DATA-1:0] stage [SIZE_SHIFT:0];\n\n    assign stage[0] = i_data;\n\n    genvar i;\n    generate\n        for (i = 0; i < SIZE_SHIFT; i++) begin : GEN_SHIFT\n            localparam SHIFT_AMT = (1 << i);\n            always_comb begin\n                if (i_shift_number[i])\n                    stage[i+1] = { stage[i][SIZE_DATA-1-SHIFT_AMT:0], {SHIFT_AMT{1'b0}} };\n                else\n                    stage[i+1] = stage[i];\n            end\n        end\n    endgenerate\n\n    assign o_data = stage[SIZE_SHIFT];\nendmodule\n","lang":"verilog"};
processSrcData(g_data);