# 100 Days RTL Challenge

Daily practice with Verilog/SystemVerilog and digital design concepts.

## Progress

### Day 01 - Simple AND Gate âœ…
- **Topic:** Basic logic gates
- **Files:** 
  - `day-01/src/and_gate.v` - 2-input AND gate module
  - `day-01/tb/and_gate_tb.v` - Testbench with all input combinations
- **Tools:** VS Code + Vivado 2018.1
- **Date:** 31/05/25

### Day 02 - 2X1 Mux using behavoioural style âœ…
- **Topic:** Mux
- **Files:** 
  - `day-02/src/mux_2x1.v` - 2 input with a select line and a single output
  - `day-02/tb/mux_2x1_tb.v` - Testbench with all input combinations
- **Learning** ?: Ternary Operator
- **Date:** 01/06/25

### Day 03 - 4X1 Mux using Structural style âœ…
- **Topic:** Mux
- **Files:** 
  - `day-03/src/mux4x1.v` - 4 input with 2 select line and a single output
  - `day-03/tb/mux4x1_tb.v` - Testbench with all input combinations
- **Learning** Structural Style
- **Date:** 02/06/25

### Day 04 - 1bit full Adder âœ…
- **Topic:** Adder
- **Files:** 
  - `day-04/src/full_adder.v` - 1 bit full adder with sum and carry 
  - `day-03/tb/full_adder_tb.v` - Testbench with all input combinations
- **Learning** Full Adder
- **Date:** 03/06/25

### Day 04 - ripple carry Adder âœ…
- **Topic:** Adder
- **Files:** 
  - `day-04/src/full_adder.v` - 1 bit full adder with sum and carry 
  - `day-04/src/carry_adder.v` - a and b of 4 bits 
  - `day-03/tb/full_adder_tb.v` - Testbench with all input combinations
- **Learning** ripple carry adder, genvar, generate
- **Date:** 04/06/25

---
**Progress:** 5/100 days | **Current Streak:** 5 ðŸ”¥