from . import Chip


class IOX128A4U(Chip):
    """
    XMega128A4U
    """

    CHIP_ALIASES = ["iox128a4u", "ATXMega128A4U"]
    ARCHITECTURE_MAPS_REGISTERS = False
    RAM_SIZE = 8 * 1024
    ROM_SIZE = 128 * 1024
    RAM_STARTS_AT = 0x2000
    INTERRUPT_VECTOR_SIZE = 4
    IO_REGISTERS = {
        0x000: 'GPIO0',
        0x001: 'GPIO1',
        0x002: 'GPIO2',
        0x003: 'GPIO3',
        0x004: 'GPIO4',
        0x005: 'GPIO5',
        0x006: 'GPIO6',
        0x007: 'GPIO7',
        0x008: 'GPIO8',
        0x009: 'GPIO9',
        0x00A: 'GPIOA',
        0x00B: 'GPIOB',
        0x00C: 'GPIOC',
        0x00D: 'GPIOD',
        0x00E: 'GPIOE',
        0x00F: 'GPIOF',
        0x010: 'VPORT0_DIR',
        0x011: 'VPORT0_OUT',
        0x012: 'VPORT0_IN',
        0x013: 'VPORT0_INTFLAGS',
        0x014: 'VPORT1_DIR',
        0x015: 'VPORT1_OUT',
        0x016: 'VPORT1_IN',
        0x017: 'VPORT1_INTFLAGS',
        0x018: 'VPORT2_DIR',
        0x019: 'VPORT2_OUT',
        0x01A: 'VPORT2_IN',
        0x01B: 'VPORT2_INTFLAGS',
        0x01C: 'VPORT3_DIR',
        0x01D: 'VPORT3_OUT',
        0x01E: 'VPORT3_IN',
        0x01F: 'VPORT3_INTFLAGS',
        0x020: 'PRODSIGNATURES_ADCACAL0',
        0x021: 'PRODSIGNATURES_ADCACAL1',
        0x024: 'PRODSIGNATURES_ADCBCAL0',
        0x025: 'PRODSIGNATURES_ADCBCAL1',
        0x02E: 'OCD_OCDR0',
        0x02F: 'OCD_OCDR1',
        0x030: 'PRODSIGNATURES_DACA0OFFCAL',
        0x031: 'PRODSIGNATURES_DACA0GAINCAL',
        0x032: 'PRODSIGNATURES_DACB0OFFCAL',
        0x033: 'PRODSIGNATURES_DACB0GAINCAL',
        0x034: 'CCP',
        0x035: 'PRODSIGNATURES_DACA1GAINCAL',
        0x036: 'PRODSIGNATURES_DACB1OFFCAL',
        0x037: 'PRODSIGNATURES_DACB1GAINCAL',
        0x038: 'RAMPD',
        0x039: 'RAMPX',
        0x03A: 'RAMPY',
        0x03B: 'RAMPZ',
        0x03C: 'EIND',
        0x03D: 'SPL',
        0x03E: 'SPH',
        0x03F: 'SREG',
    }

    INTERRUPT_VECTORS = [
        'RESET_vect',
        'OSC_OSCF_vect',
        'PORTC_INT0_vect',
        'PORTC_INT1_vect',
        'PORTR_INT0_vect',
        'PORTR_INT1_vect',
        'DMA_CH0_vect',
        'DMA_CH1_vect',
        'DMA_CH2_vect',
        'DMA_CH3_vect',
        'RTC_OVF_vect',
        'RTC_COMP_vect',
        'TWIC_TWIS_vect',
        'TWIC_TWIM_vect',
        'TCC2_LUNF_vect',
        'TCC2_HUNF_vect',
        'TCC2_LCMPA_vect',
        'TCC2_LCMPB_vect',
        'TCC2_LCMPC_vect',
        'TCC2_LCMPD_vect',
        'TCC1_OVF_vect',
        'TCC1_ERR_vect',
        'TCC1_CCA_vect',
        'TCC1_CCB_vect',
        'SPIC_INT_vect',
        'USARTC0_RXC_vect',
        'USARTC0_DRE_vect',
        'USARTC0_TXC_vect',
        'USARTC1_RXC_vect',
        'USARTC1_DRE_vect',
        'USARTC1_TXC_vect',
        'AES_INT_vect',
        'NVM_EE_vect',
        'NVM_SPM_vect',
        'PORTB_INT0_vect',
        'PORTB_INT1_vect',
        'UNKNOWN_36_vect',
        'UNKNOWN_37_vect',
        'UNKNOWN_38_vect',
        'UNKNOWN_39_vect',
        'UNKNOWN_40_vect',
        'UNKNOWN_41_vect',
        'UNKNOWN_42_vect',
        'PORTE_INT0_vect',
        'PORTE_INT1_vect',
        'TWIE_TWIS_vect',
        'TWIE_TWIM_vect',
        'TCE0_OVF_vect',
        'TCE0_ERR_vect',
        'TCE0_CCA_vect',
        'TCE0_CCB_vect',
        'TCE0_CCC_vect',
        'TCE0_CCD_vect',
        'UNKNOWN_53_vect',
        'UNKNOWN_54_vect',
        'UNKNOWN_55_vect',
        'UNKNOWN_56_vect',
        'UNKNOWN_57_vect',
        'USARTE0_RXC_vect',
        'USARTE0_DRE_vect',
        'USARTE0_TXC_vect',
        'UNKNOWN_61_vect',
        'UNKNOWN_62_vect',
        'UNKNOWN_63_vect',
        'PORTD_INT0_vect',
        'PORTD_INT1_vect',
        'PORTA_INT0_vect',
        'PORTA_INT1_vect',
        'ACA_AC0_vect',
        'ACA_AC1_vect',
        'ACA_ACW_vect',
        'ADCA_CH0_vect',
        'ADCA_CH1_vect',
        'ADCA_CH2_vect',
        'ADCA_CH3_vect',
        'UNKNOWN_75_vect',
        'UNKNOWN_76_vect',
        'TCD2_LUNF_vect',
        'TCD2_HUNF_vect',
        'TCD2_LCMPA_vect',
        'TCD2_LCMPB_vect',
        'TCD2_LCMPC_vect',
        'TCD2_LCMPD_vect',
        'TCD1_OVF_vect',
        'TCD1_ERR_vect',
        'TCD1_CCA_vect',
        'TCD1_CCB_vect',
        'SPID_INT_vect',
        'USARTD0_RXC_vect',
        'USARTD0_DRE_vect',
        'USARTD0_TXC_vect',
        'USARTD1_RXC_vect',
        'USARTD1_DRE_vect',
        'USARTD1_TXC_vect',
        'UNKNOWN_94_vect',
        'UNKNOWN_95_vect',
        'UNKNOWN_96_vect',
        'UNKNOWN_97_vect',
        'UNKNOWN_98_vect',
        'UNKNOWN_99_vect',
        'UNKNOWN_100_vect',
        'UNKNOWN_101_vect',
        'UNKNOWN_102_vect',
        'UNKNOWN_103_vect',
        'UNKNOWN_104_vect',
        'UNKNOWN_105_vect',
        'UNKNOWN_106_vect',
        'UNKNOWN_107_vect',
        'UNKNOWN_108_vect',
        'UNKNOWN_109_vect',
        'UNKNOWN_110_vect',
        'UNKNOWN_111_vect',
        'UNKNOWN_112_vect',
        'UNKNOWN_113_vect',
        'UNKNOWN_114_vect',
        'UNKNOWN_115_vect',
        'UNKNOWN_116_vect',
        'UNKNOWN_117_vect',
        'UNKNOWN_118_vect',
        'UNKNOWN_119_vect',
        'UNKNOWN_120_vect',
        'UNKNOWN_121_vect',
        'UNKNOWN_122_vect',
        'UNKNOWN_123_vect',
        'UNKNOWN_124_vect',
        'USB_BUSEVENT_vect',
        'USB_TRNCOMPL_vect',
    ]

    EXTENDED_IO_REGISTERS = {
        0x040: 'CLK_CTRL',
        0x041: 'CLK_PSCTRL',
        0x042: 'CLK_LOCK',
        0x043: 'CLK_RTCCTRL',
        0x044: 'CLK_USBCTRL',
        0x048: 'SLEEP_CTRL',
        0x050: 'OSC_CTRL',
        0x051: 'OSC_STATUS',
        0x052: 'OSC_XOSCCTRL',
        0x053: 'OSC_XOSCFAIL',
        0x054: 'OSC_RC32KCAL',
        0x055: 'OSC_PLLCTRL',
        0x056: 'OSC_DFLLCTRL',
        0x060: 'DFLLRC32M_CTRL',
        0x062: 'DFLLRC32M_CALA',
        0x063: 'DFLLRC32M_CALB',
        0x064: 'DFLLRC32M_COMP0',
        0x065: 'DFLLRC32M_COMP1',
        0x066: 'DFLLRC32M_COMP2',
        0x068: 'DFLLRC2M_CTRL',
        0x06A: 'DFLLRC2M_CALA',
        0x06B: 'DFLLRC2M_CALB',
        0x06C: 'DFLLRC2M_COMP0',
        0x06D: 'DFLLRC2M_COMP1',
        0x06E: 'DFLLRC2M_COMP2',
        0x070: 'PR_PRGEN',
        0x071: 'PR_PRPA',
        0x072: 'PR_PRPB',
        0x073: 'PR_PRPC',
        0x074: 'PR_PRPD',
        0x075: 'PR_PRPE',
        0x076: 'PR_PRPF',
        0x078: 'RST_STATUS',
        0x079: 'RST_CTRL',
        0x080: 'WDT_CTRL',
        0x081: 'WDT_WINCTRL',
        0x082: 'WDT_STATUS',
        0x090: 'MCU_DEVID0',
        0x091: 'MCU_DEVID1',
        0x092: 'MCU_DEVID2',
        0x093: 'MCU_REVID',
        0x094: 'MCU_JTAGUID',
        0x096: 'MCU_MCUCR',
        0x097: 'MCU_ANAINIT',
        0x098: 'MCU_EVSYSLOCK',
        0x099: 'MCU_AWEXLOCK',
        0x0A0: 'PMIC_STATUS',
        0x0A1: 'PMIC_INTPRI',
        0x0A2: 'PMIC_CTRL',
        0x0B0: 'PORTCFG_MPCMASK',
        0x0B2: 'PORTCFG_VPCTRLA',
        0x0B3: 'PORTCFG_VPCTRLB',
        0x0B4: 'PORTCFG_CLKEVOUT',
        0x0B5: 'PORTCFG_EBIOUT',
        0x0B6: 'PORTCFG_EVOUTSEL',
        0x0C0: 'AES_CTRL',
        0x0C1: 'AES_STATUS',
        0x0C2: 'AES_STATE',
        0x0C3: 'AES_KEY',
        0x0C4: 'AES_INTCTRL',
        0x0D0: 'CRC_CTRL',
        0x0D1: 'CRC_STATUS',
        0x0D3: 'CRC_DATAIN',
        0x0D4: 'CRC_CHECKSUM0',
        0x0D5: 'CRC_CHECKSUM1',
        0x0D6: 'CRC_CHECKSUM2',
        0x0D7: 'CRC_CHECKSUM3',
        0x100: 'DMA_CTRL',
        0x103: 'DMA_INTFLAGS',
        0x104: 'DMA_STATUS',
        0x106: 'DMA_TEMP',
        0x110: 'DMA_CH0_CTRLA',
        0x111: 'DMA_CH0_CTRLB',
        0x112: 'DMA_CH0_ADDRCTRL',
        0x113: 'DMA_CH0_TRIGSRC',
        0x114: 'DMA_CH0_TRFCNT',
        0x116: 'DMA_CH0_REPCNT',
        0x118: 'DMA_CH0_SRCADDR0',
        0x119: 'DMA_CH0_SRCADDR1',
        0x11A: 'DMA_CH0_SRCADDR2',
        0x11C: 'DMA_CH0_DESTADDR0',
        0x11D: 'DMA_CH0_DESTADDR1',
        0x11E: 'DMA_CH0_DESTADDR2',
        0x120: 'DMA_CH1_CTRLA',
        0x121: 'DMA_CH1_CTRLB',
        0x122: 'DMA_CH1_ADDRCTRL',
        0x123: 'DMA_CH1_TRIGSRC',
        0x124: 'DMA_CH1_TRFCNT',
        0x126: 'DMA_CH1_REPCNT',
        0x128: 'DMA_CH1_SRCADDR0',
        0x129: 'DMA_CH1_SRCADDR1',
        0x12A: 'DMA_CH1_SRCADDR2',
        0x12C: 'DMA_CH1_DESTADDR0',
        0x12D: 'DMA_CH1_DESTADDR1',
        0x12E: 'DMA_CH1_DESTADDR2',
        0x130: 'DMA_CH2_CTRLA',
        0x131: 'DMA_CH2_CTRLB',
        0x132: 'DMA_CH2_ADDRCTRL',
        0x133: 'DMA_CH2_TRIGSRC',
        0x134: 'DMA_CH2_TRFCNT',
        0x136: 'DMA_CH2_REPCNT',
        0x138: 'DMA_CH2_SRCADDR0',
        0x139: 'DMA_CH2_SRCADDR1',
        0x13A: 'DMA_CH2_SRCADDR2',
        0x13C: 'DMA_CH2_DESTADDR0',
        0x13D: 'DMA_CH2_DESTADDR1',
        0x13E: 'DMA_CH2_DESTADDR2',
        0x140: 'DMA_CH3_CTRLA',
        0x141: 'DMA_CH3_CTRLB',
        0x142: 'DMA_CH3_ADDRCTRL',
        0x143: 'DMA_CH3_TRIGSRC',
        0x144: 'DMA_CH3_TRFCNT',
        0x146: 'DMA_CH3_REPCNT',
        0x148: 'DMA_CH3_SRCADDR0',
        0x149: 'DMA_CH3_SRCADDR1',
        0x14A: 'DMA_CH3_SRCADDR2',
        0x14C: 'DMA_CH3_DESTADDR0',
        0x14D: 'DMA_CH3_DESTADDR1',
        0x14E: 'DMA_CH3_DESTADDR2',
        0x180: 'EVSYS_CH0MUX',
        0x181: 'EVSYS_CH1MUX',
        0x182: 'EVSYS_CH2MUX',
        0x183: 'EVSYS_CH3MUX',
        0x184: 'EVSYS_CH4MUX',
        0x185: 'EVSYS_CH5MUX',
        0x186: 'EVSYS_CH6MUX',
        0x187: 'EVSYS_CH7MUX',
        0x188: 'EVSYS_CH0CTRL',
        0x189: 'EVSYS_CH1CTRL',
        0x18A: 'EVSYS_CH2CTRL',
        0x18B: 'EVSYS_CH3CTRL',
        0x18C: 'EVSYS_CH4CTRL',
        0x18D: 'EVSYS_CH5CTRL',
        0x18E: 'EVSYS_CH6CTRL',
        0x18F: 'EVSYS_CH7CTRL',
        0x190: 'EVSYS_STROBE',
        0x191: 'EVSYS_DATA',
        0x1C0: 'NVM_ADDR0',
        0x1C1: 'NVM_ADDR1',
        0x1C2: 'NVM_ADDR2',
        0x1C4: 'NVM_DATA0',
        0x1C5: 'NVM_DATA1',
        0x1C6: 'NVM_DATA2',
        0x1CA: 'NVM_CMD',
        0x1CB: 'NVM_CTRLA',
        0x1CC: 'NVM_CTRLB',
        0x1CD: 'NVM_INTCTRL',
        0x1CF: 'NVM_STATUS',
        0x1D0: 'NVM_LOCKBITS',
        0x200: 'ADCA_CTRLA',
        0x201: 'ADCA_CTRLB',
        0x202: 'ADCA_REFCTRL',
        0x203: 'ADCA_EVCTRL',
        0x204: 'ADCA_PRESCALER',
        0x206: 'ADCA_INTFLAGS',
        0x207: 'ADCA_TEMP',
        0x20C: 'ADCA_CAL',
        0x210: 'ADCA_CH0RES',
        0x212: 'ADCA_CH1RES',
        0x214: 'ADCA_CH2RES',
        0x216: 'ADCA_CH3RES',
        0x218: 'ADCA_CMP',
        0x220: 'ADCA_CH0_CTRL',
        0x221: 'ADCA_CH0_MUXCTRL',
        0x222: 'ADCA_CH0_INTCTRL',
        0x223: 'ADCA_CH0_INTFLAGS',
        0x224: 'ADCA_CH0_RES',
        0x226: 'ADCA_CH0_SCAN',
        0x228: 'ADCA_CH1_CTRL',
        0x229: 'ADCA_CH1_MUXCTRL',
        0x22A: 'ADCA_CH1_INTCTRL',
        0x22B: 'ADCA_CH1_INTFLAGS',
        0x22C: 'ADCA_CH1_RES',
        0x22E: 'ADCA_CH1_SCAN',
        0x230: 'ADCA_CH2_CTRL',
        0x231: 'ADCA_CH2_MUXCTRL',
        0x232: 'ADCA_CH2_INTCTRL',
        0x233: 'ADCA_CH2_INTFLAGS',
        0x234: 'ADCA_CH2_RES',
        0x236: 'ADCA_CH2_SCAN',
        0x238: 'ADCA_CH3_CTRL',
        0x239: 'ADCA_CH3_MUXCTRL',
        0x23A: 'ADCA_CH3_INTCTRL',
        0x23B: 'ADCA_CH3_INTFLAGS',
        0x23C: 'ADCA_CH3_RES',
        0x23E: 'ADCA_CH3_SCAN',
        0x320: 'DACB_CTRLA',
        0x321: 'DACB_CTRLB',
        0x322: 'DACB_CTRLC',
        0x323: 'DACB_EVCTRL',
        0x325: 'DACB_STATUS',
        0x328: 'DACB_CH0GAINCAL',
        0x329: 'DACB_CH0OFFSETCAL',
        0x32A: 'DACB_CH1GAINCAL',
        0x32B: 'DACB_CH1OFFSETCAL',
        0x338: 'DACB_CH0DATA',
        0x33A: 'DACB_CH1DATA',
        0x380: 'ACA_AC0CTRL',
        0x381: 'ACA_AC1CTRL',
        0x382: 'ACA_AC0MUXCTRL',
        0x383: 'ACA_AC1MUXCTRL',
        0x384: 'ACA_CTRLA',
        0x385: 'ACA_CTRLB',
        0x386: 'ACA_WINCTRL',
        0x387: 'ACA_STATUS',
        0x400: 'RTC_CTRL',
        0x401: 'RTC_STATUS',
        0x402: 'RTC_INTCTRL',
        0x403: 'RTC_INTFLAGS',
        0x404: 'RTC_TEMP',
        0x408: 'RTC_CNT',
        0x40A: 'RTC_PER',
        0x40C: 'RTC_COMP',
        0x480: 'TWIC_CTRL',
        0x481: 'TWIC_MASTER_CTRLA',
        0x482: 'TWIC_MASTER_CTRLB',
        0x483: 'TWIC_MASTER_CTRLC',
        0x484: 'TWIC_MASTER_STATUS',
        0x485: 'TWIC_MASTER_BAUD',
        0x486: 'TWIC_MASTER_ADDR',
        0x487: 'TWIC_MASTER_DATA',
        0x488: 'TWIC_SLAVE_CTRLA',
        0x489: 'TWIC_SLAVE_CTRLB',
        0x48A: 'TWIC_SLAVE_STATUS',
        0x48B: 'TWIC_SLAVE_ADDR',
        0x48C: 'TWIC_SLAVE_DATA',
        0x48D: 'TWIC_SLAVE_ADDRMASK',
        0x4A0: 'TWIE_CTRL',
        0x4A1: 'TWIE_MASTER_CTRLA',
        0x4A2: 'TWIE_MASTER_CTRLB',
        0x4A3: 'TWIE_MASTER_CTRLC',
        0x4A4: 'TWIE_MASTER_STATUS',
        0x4A5: 'TWIE_MASTER_BAUD',
        0x4A6: 'TWIE_MASTER_ADDR',
        0x4A7: 'TWIE_MASTER_DATA',
        0x4A8: 'TWIE_SLAVE_CTRLA',
        0x4A9: 'TWIE_SLAVE_CTRLB',
        0x4AA: 'TWIE_SLAVE_STATUS',
        0x4AB: 'TWIE_SLAVE_ADDR',
        0x4AC: 'TWIE_SLAVE_DATA',
        0x4AD: 'TWIE_SLAVE_ADDRMASK',
        0x4C0: 'USB_CTRLA',
        0x4C1: 'USB_CTRLB',
        0x4C2: 'USB_STATUS',
        0x4C3: 'USB_ADDR',
        0x4C4: 'USB_FIFOWP',
        0x4C5: 'USB_FIFORP',
        0x4C6: 'USB_EPPTR',
        0x4C8: 'USB_INTCTRLA',
        0x4C9: 'USB_INTCTRLB',
        0x4CA: 'USB_INTFLAGSACLR',
        0x4CB: 'USB_INTFLAGSASET',
        0x4CC: 'USB_INTFLAGSBCLR',
        0x4CD: 'USB_INTFLAGSBSET',
        0x4FA: 'USB_CAL0',
        0x4FB: 'USB_CAL1',
        0x600: 'PORTA_DIR',
        0x601: 'PORTA_DIRSET',
        0x602: 'PORTA_DIRCLR',
        0x603: 'PORTA_DIRTGL',
        0x604: 'PORTA_OUT',
        0x605: 'PORTA_OUTSET',
        0x606: 'PORTA_OUTCLR',
        0x607: 'PORTA_OUTTGL',
        0x608: 'PORTA_IN',
        0x609: 'PORTA_INTCTRL',
        0x60A: 'PORTA_INT0MASK',
        0x60B: 'PORTA_INT1MASK',
        0x60C: 'PORTA_INTFLAGS',
        0x60E: 'PORTA_REMAP',
        0x610: 'PORTA_PIN0CTRL',
        0x611: 'PORTA_PIN1CTRL',
        0x612: 'PORTA_PIN2CTRL',
        0x613: 'PORTA_PIN3CTRL',
        0x614: 'PORTA_PIN4CTRL',
        0x615: 'PORTA_PIN5CTRL',
        0x616: 'PORTA_PIN6CTRL',
        0x617: 'PORTA_PIN7CTRL',
        0x620: 'PORTB_DIR',
        0x621: 'PORTB_DIRSET',
        0x622: 'PORTB_DIRCLR',
        0x623: 'PORTB_DIRTGL',
        0x624: 'PORTB_OUT',
        0x625: 'PORTB_OUTSET',
        0x626: 'PORTB_OUTCLR',
        0x627: 'PORTB_OUTTGL',
        0x628: 'PORTB_IN',
        0x629: 'PORTB_INTCTRL',
        0x62A: 'PORTB_INT0MASK',
        0x62B: 'PORTB_INT1MASK',
        0x62C: 'PORTB_INTFLAGS',
        0x62E: 'PORTB_REMAP',
        0x630: 'PORTB_PIN0CTRL',
        0x631: 'PORTB_PIN1CTRL',
        0x632: 'PORTB_PIN2CTRL',
        0x633: 'PORTB_PIN3CTRL',
        0x634: 'PORTB_PIN4CTRL',
        0x635: 'PORTB_PIN5CTRL',
        0x636: 'PORTB_PIN6CTRL',
        0x637: 'PORTB_PIN7CTRL',
        0x640: 'PORTC_DIR',
        0x641: 'PORTC_DIRSET',
        0x642: 'PORTC_DIRCLR',
        0x643: 'PORTC_DIRTGL',
        0x644: 'PORTC_OUT',
        0x645: 'PORTC_OUTSET',
        0x646: 'PORTC_OUTCLR',
        0x647: 'PORTC_OUTTGL',
        0x648: 'PORTC_IN',
        0x649: 'PORTC_INTCTRL',
        0x64A: 'PORTC_INT0MASK',
        0x64B: 'PORTC_INT1MASK',
        0x64C: 'PORTC_INTFLAGS',
        0x64E: 'PORTC_REMAP',
        0x650: 'PORTC_PIN0CTRL',
        0x651: 'PORTC_PIN1CTRL',
        0x652: 'PORTC_PIN2CTRL',
        0x653: 'PORTC_PIN3CTRL',
        0x654: 'PORTC_PIN4CTRL',
        0x655: 'PORTC_PIN5CTRL',
        0x656: 'PORTC_PIN6CTRL',
        0x657: 'PORTC_PIN7CTRL',
        0x660: 'PORTD_DIR',
        0x661: 'PORTD_DIRSET',
        0x662: 'PORTD_DIRCLR',
        0x663: 'PORTD_DIRTGL',
        0x664: 'PORTD_OUT',
        0x665: 'PORTD_OUTSET',
        0x666: 'PORTD_OUTCLR',
        0x667: 'PORTD_OUTTGL',
        0x668: 'PORTD_IN',
        0x669: 'PORTD_INTCTRL',
        0x66A: 'PORTD_INT0MASK',
        0x66B: 'PORTD_INT1MASK',
        0x66C: 'PORTD_INTFLAGS',
        0x66E: 'PORTD_REMAP',
        0x670: 'PORTD_PIN0CTRL',
        0x671: 'PORTD_PIN1CTRL',
        0x672: 'PORTD_PIN2CTRL',
        0x673: 'PORTD_PIN3CTRL',
        0x674: 'PORTD_PIN4CTRL',
        0x675: 'PORTD_PIN5CTRL',
        0x676: 'PORTD_PIN6CTRL',
        0x677: 'PORTD_PIN7CTRL',
        0x680: 'PORTE_DIR',
        0x681: 'PORTE_DIRSET',
        0x682: 'PORTE_DIRCLR',
        0x683: 'PORTE_DIRTGL',
        0x684: 'PORTE_OUT',
        0x685: 'PORTE_OUTSET',
        0x686: 'PORTE_OUTCLR',
        0x687: 'PORTE_OUTTGL',
        0x688: 'PORTE_IN',
        0x689: 'PORTE_INTCTRL',
        0x68A: 'PORTE_INT0MASK',
        0x68B: 'PORTE_INT1MASK',
        0x68C: 'PORTE_INTFLAGS',
        0x68E: 'PORTE_REMAP',
        0x690: 'PORTE_PIN0CTRL',
        0x691: 'PORTE_PIN1CTRL',
        0x692: 'PORTE_PIN2CTRL',
        0x693: 'PORTE_PIN3CTRL',
        0x694: 'PORTE_PIN4CTRL',
        0x695: 'PORTE_PIN5CTRL',
        0x696: 'PORTE_PIN6CTRL',
        0x697: 'PORTE_PIN7CTRL',
        0x7E0: 'PORTR_DIR',
        0x7E1: 'PORTR_DIRSET',
        0x7E2: 'PORTR_DIRCLR',
        0x7E3: 'PORTR_DIRTGL',
        0x7E4: 'PORTR_OUT',
        0x7E5: 'PORTR_OUTSET',
        0x7E6: 'PORTR_OUTCLR',
        0x7E7: 'PORTR_OUTTGL',
        0x7E8: 'PORTR_IN',
        0x7E9: 'PORTR_INTCTRL',
        0x7EA: 'PORTR_INT0MASK',
        0x7EB: 'PORTR_INT1MASK',
        0x7EC: 'PORTR_INTFLAGS',
        0x7EE: 'PORTR_REMAP',
        0x7F0: 'PORTR_PIN0CTRL',
        0x7F1: 'PORTR_PIN1CTRL',
        0x7F2: 'PORTR_PIN2CTRL',
        0x7F3: 'PORTR_PIN3CTRL',
        0x7F4: 'PORTR_PIN4CTRL',
        0x7F5: 'PORTR_PIN5CTRL',
        0x7F6: 'PORTR_PIN6CTRL',
        0x7F7: 'PORTR_PIN7CTRL',
        0x800: 'TCC0_CTRLA/TCC2_CTRLA',
        0x801: 'TCC0_CTRLB/TCC2_CTRLB',
        0x802: 'TCC0_CTRLC/TCC2_CTRLC',
        0x803: 'TCC0_CTRLD',
        0x804: 'TCC0_CTRLE/TCC2_CTRLE',
        0x806: 'TCC0_INTCTRLA/TCC2_INTCTRLA',
        0x807: 'TCC0_INTCTRLB/TCC2_INTCTRLB',
        0x808: 'TCC0_CTRLFCLR',
        0x809: 'TCC0_CTRLFSET/TCC2_CTRLF',
        0x80A: 'TCC0_CTRLGCLR',
        0x80B: 'TCC0_CTRLGSET',
        0x80C: 'TCC0_INTFLAGS/TCC2_INTFLAGS',
        0x80F: 'TCC0_TEMP',
        0x820: 'TCC0_CNT/TCC2_LCNT',
        0x821: 'TCC2_HCNT',
        0x826: 'TCC0_PER/TCC2_LPER',
        0x827: 'TCC2_HPER',
        0x828: 'TCC0_CCA/TCC2_LCMPA',
        0x829: 'TCC2_HCMPA',
        0x82A: 'TCC0_CCB/TCC2_LCMPB',
        0x82B: 'TCC2_HCMPB',
        0x82C: 'TCC0_CCC/TCC2_LCMPC',
        0x82D: 'TCC2_HCMPC',
        0x82E: 'TCC0_CCD/TCC2_LCMPD',
        0x82F: 'TCC2_HCMPD',
        0x836: 'TCC0_PERBUF',
        0x838: 'TCC0_CCABUF',
        0x83A: 'TCC0_CCBBUF',
        0x83C: 'TCC0_CCCBUF',
        0x83E: 'TCC0_CCDBUF',
        0x840: 'TCC1_CTRLA',
        0x841: 'TCC1_CTRLB',
        0x842: 'TCC1_CTRLC',
        0x843: 'TCC1_CTRLD',
        0x844: 'TCC1_CTRLE',
        0x846: 'TCC1_INTCTRLA',
        0x847: 'TCC1_INTCTRLB',
        0x848: 'TCC1_CTRLFCLR',
        0x849: 'TCC1_CTRLFSET',
        0x84A: 'TCC1_CTRLGCLR',
        0x84B: 'TCC1_CTRLGSET',
        0x84C: 'TCC1_INTFLAGS',
        0x84F: 'TCC1_TEMP',
        0x860: 'TCC1_CNT',
        0x866: 'TCC1_PER',
        0x868: 'TCC1_CCA',
        0x86A: 'TCC1_CCB',
        0x876: 'TCC1_PERBUF',
        0x878: 'TCC1_CCABUF',
        0x87A: 'TCC1_CCBBUF',
        0x880: 'AWEXC_CTRL',
        0x882: 'AWEXC_FDEMASK',
        0x883: 'AWEXC_FDCTRL',
        0x884: 'AWEXC_STATUS',
        0x885: 'AWEXC_STATUSSET',
        0x886: 'AWEXC_DTBOTH',
        0x887: 'AWEXC_DTBOTHBUF',
        0x888: 'AWEXC_DTLS',
        0x889: 'AWEXC_DTHS',
        0x88A: 'AWEXC_DTLSBUF',
        0x88B: 'AWEXC_DTHSBUF',
        0x88C: 'AWEXC_OUTOVEN',
        0x890: 'HIRESC_CTRLA',
        0x8A0: 'USARTC0_DATA',
        0x8A1: 'USARTC0_STATUS',
        0x8A3: 'USARTC0_CTRLA',
        0x8A4: 'USARTC0_CTRLB',
        0x8A5: 'USARTC0_CTRLC',
        0x8A6: 'USARTC0_BAUDCTRLA',
        0x8A7: 'USARTC0_BAUDCTRLB',
        0x8B0: 'USARTC1_DATA',
        0x8B1: 'USARTC1_STATUS',
        0x8B3: 'USARTC1_CTRLA',
        0x8B4: 'USARTC1_CTRLB',
        0x8B5: 'USARTC1_CTRLC',
        0x8B6: 'USARTC1_BAUDCTRLA',
        0x8B7: 'USARTC1_BAUDCTRLB',
        0x8C0: 'SPIC_CTRL',
        0x8C1: 'SPIC_INTCTRL',
        0x8C2: 'SPIC_STATUS',
        0x8C3: 'SPIC_DATA',
        0x8F8: 'IRCOM_CTRL',
        0x8F9: 'IRCOM_TXPLCTRL',
        0x8FA: 'IRCOM_RXPLCTRL',
        0x900: 'TCD0_CTRLA/TCD2_CTRLA',
        0x901: 'TCD0_CTRLB/TCD2_CTRLB',
        0x902: 'TCD0_CTRLC/TCD2_CTRLC',
        0x903: 'TCD0_CTRLD',
        0x904: 'TCD0_CTRLE/TCD2_CTRLE',
        0x906: 'TCD0_INTCTRLA/TCD2_INTCTRLA',
        0x907: 'TCD0_INTCTRLB/TCD2_INTCTRLB',
        0x908: 'TCD0_CTRLFCLR',
        0x909: 'TCD0_CTRLFSET/TCD2_CTRLF',
        0x90A: 'TCD0_CTRLGCLR',
        0x90B: 'TCD0_CTRLGSET',
        0x90C: 'TCD0_INTFLAGS/TCD2_INTFLAGS',
        0x90F: 'TCD0_TEMP',
        0x920: 'TCD0_CNT/TCD2_LCNT',
        0x921: 'TCD2_HCNT',
        0x926: 'TCD0_PER/TCD2_LPER',
        0x927: 'TCD2_HPER',
        0x928: 'TCD0_CCA/TCD2_LCMPA',
        0x929: 'TCD2_HCMPA',
        0x92A: 'TCD0_CCB/TCD2_LCMPB',
        0x92B: 'TCD2_HCMPB',
        0x92C: 'TCD0_CCC/TCD2_LCMPC',
        0x92D: 'TCD2_HCMPC',
        0x92E: 'TCD0_CCD/TCD2_LCMPD',
        0x92F: 'TCD2_HCMPD',
        0x936: 'TCD0_PERBUF',
        0x938: 'TCD0_CCABUF',
        0x93A: 'TCD0_CCBBUF',
        0x93C: 'TCD0_CCCBUF',
        0x93E: 'TCD0_CCDBUF',
        0x940: 'TCD1_CTRLA',
        0x941: 'TCD1_CTRLB',
        0x942: 'TCD1_CTRLC',
        0x943: 'TCD1_CTRLD',
        0x944: 'TCD1_CTRLE',
        0x946: 'TCD1_INTCTRLA',
        0x947: 'TCD1_INTCTRLB',
        0x948: 'TCD1_CTRLFCLR',
        0x949: 'TCD1_CTRLFSET',
        0x94A: 'TCD1_CTRLGCLR',
        0x94B: 'TCD1_CTRLGSET',
        0x94C: 'TCD1_INTFLAGS',
        0x94F: 'TCD1_TEMP',
        0x960: 'TCD1_CNT',
        0x966: 'TCD1_PER',
        0x968: 'TCD1_CCA',
        0x96A: 'TCD1_CCB',
        0x976: 'TCD1_PERBUF',
        0x978: 'TCD1_CCABUF',
        0x97A: 'TCD1_CCBBUF',
        0x990: 'HIRESD_CTRLA',
        0x9A0: 'USARTD0_DATA',
        0x9A1: 'USARTD0_STATUS',
        0x9A3: 'USARTD0_CTRLA',
        0x9A4: 'USARTD0_CTRLB',
        0x9A5: 'USARTD0_CTRLC',
        0x9A6: 'USARTD0_BAUDCTRLA',
        0x9A7: 'USARTD0_BAUDCTRLB',
        0x9B0: 'USARTD1_DATA',
        0x9B1: 'USARTD1_STATUS',
        0x9B3: 'USARTD1_CTRLA',
        0x9B4: 'USARTD1_CTRLB',
        0x9B5: 'USARTD1_CTRLC',
        0x9B6: 'USARTD1_BAUDCTRLA',
        0x9B7: 'USARTD1_BAUDCTRLB',
        0x9C0: 'SPID_CTRL',
        0x9C1: 'SPID_INTCTRL',
        0x9C2: 'SPID_STATUS',
        0x9C3: 'SPID_DATA',
        0xA00: 'TCE0_CTRLA',
        0xA01: 'TCE0_CTRLB',
        0xA02: 'TCE0_CTRLC',
        0xA03: 'TCE0_CTRLD',
        0xA04: 'TCE0_CTRLE',
        0xA06: 'TCE0_INTCTRLA',
        0xA07: 'TCE0_INTCTRLB',
        0xA08: 'TCE0_CTRLFCLR',
        0xA09: 'TCE0_CTRLFSET',
        0xA0A: 'TCE0_CTRLGCLR',
        0xA0B: 'TCE0_CTRLGSET',
        0xA0C: 'TCE0_INTFLAGS',
        0xA0F: 'TCE0_TEMP',
        0xA20: 'TCE0_CNT',
        0xA26: 'TCE0_PER',
        0xA28: 'TCE0_CCA',
        0xA2A: 'TCE0_CCB',
        0xA2C: 'TCE0_CCC',
        0xA2E: 'TCE0_CCD',
        0xA36: 'TCE0_PERBUF',
        0xA38: 'TCE0_CCABUF',
        0xA3A: 'TCE0_CCBBUF',
        0xA3C: 'TCE0_CCCBUF',
        0xA3E: 'TCE0_CCDBUF',
        0xA90: 'HIRESE_CTRLA',
        0xAA0: 'USARTE0_DATA',
        0xAA1: 'USARTE0_STATUS',
        0xAA3: 'USARTE0_CTRLA',
        0xAA4: 'USARTE0_CTRLB',
        0xAA5: 'USARTE0_CTRLC',
        0xAA6: 'USARTE0_BAUDCTRLA',
        0xAA7: 'USARTE0_BAUDCTRLB',
    }

    @staticmethod
    def description():
        return "ATMega128A4U"

    @staticmethod
    def identifier():
        return __class__.__name__
