// Seed: 2602405758
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4
    , id_10,
    output supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri0 id_8
    , id_11
);
  wire id_12;
  wire id_13;
  tri1 id_14 = id_1;
  wire id_15;
  wire id_16;
  id_17(
      .id_0(1), .id_1(id_3), .id_2(id_2), .id_3(id_6), .id_4(id_5)
  );
  genvar id_18;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply0 id_8
);
  assign id_1 = 1 && 1;
  module_0(
      id_7, id_2, id_7, id_2, id_6, id_3, id_6, id_1, id_7
  );
  wire id_10;
  supply1 id_11 = id_7;
endmodule
