#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1717.in[0] (.names)                                         0.482    20.611
new_n1717.out[0] (.names)                                        0.261    20.872
new_n1735.in[1] (.names)                                         0.337    21.209
new_n1735.out[0] (.names)                                        0.261    21.470
new_n1748.in[1] (.names)                                         0.335    21.804
new_n1748.out[0] (.names)                                        0.261    22.065
new_n1751.in[1] (.names)                                         0.339    22.404
new_n1751.out[0] (.names)                                        0.261    22.665
n1230.in[1] (.names)                                             0.100    22.765
n1230.out[0] (.names)                                            0.261    23.026
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    23.026
data arrival time                                                         23.026

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.026
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.050


#Path 2
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1717.in[0] (.names)                                         0.482    20.611
new_n1717.out[0] (.names)                                        0.261    20.872
new_n1735.in[1] (.names)                                         0.337    21.209
new_n1735.out[0] (.names)                                        0.261    21.470
new_n1734.in[1] (.names)                                         0.335    21.804
new_n1734.out[0] (.names)                                        0.235    22.039
new_n1739.in[1] (.names)                                         0.100    22.139
new_n1739.out[0] (.names)                                        0.235    22.374
n1220.in[2] (.names)                                             0.100    22.474
n1220.out[0] (.names)                                            0.261    22.735
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    22.735
data arrival time                                                         22.735

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.735
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.759


#Path 3
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1717.in[0] (.names)                                         0.482    20.611
new_n1717.out[0] (.names)                                        0.261    20.872
new_n1735.in[1] (.names)                                         0.337    21.209
new_n1735.out[0] (.names)                                        0.261    21.470
new_n1734.in[1] (.names)                                         0.335    21.804
new_n1734.out[0] (.names)                                        0.235    22.039
new_n1733.in[2] (.names)                                         0.100    22.139
new_n1733.out[0] (.names)                                        0.235    22.374
n1215.in[1] (.names)                                             0.100    22.474
n1215.out[0] (.names)                                            0.261    22.735
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    22.735
data arrival time                                                         22.735

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.735
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.759


#Path 4
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1717.in[0] (.names)                                         0.482    20.611
new_n1717.out[0] (.names)                                        0.261    20.872
new_n1735.in[1] (.names)                                         0.337    21.209
new_n1735.out[0] (.names)                                        0.261    21.470
new_n1748.in[1] (.names)                                         0.335    21.804
new_n1748.out[0] (.names)                                        0.261    22.065
n1225.in[3] (.names)                                             0.339    22.404
n1225.out[0] (.names)                                            0.261    22.665
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.665
data arrival time                                                         22.665

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.689


#Path 5
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1717.in[0] (.names)                                         0.482    20.611
new_n1717.out[0] (.names)                                        0.261    20.872
new_n1721.in[1] (.names)                                         0.100    20.972
new_n1721.out[0] (.names)                                        0.235    21.207
new_n1720.in[1] (.names)                                         0.335    21.541
new_n1720.out[0] (.names)                                        0.261    21.802
n1205.in[2] (.names)                                             0.627    22.429
n1205.out[0] (.names)                                            0.235    22.664
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    22.664
data arrival time                                                         22.664

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.688


#Path 6
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1717.in[0] (.names)                                         0.482    20.611
new_n1717.out[0] (.names)                                        0.261    20.872
new_n1721.in[1] (.names)                                         0.100    20.972
new_n1721.out[0] (.names)                                        0.235    21.207
new_n1727.in[0] (.names)                                         0.335    21.541
new_n1727.out[0] (.names)                                        0.235    21.776
n1210.in[1] (.names)                                             0.338    22.114
n1210.out[0] (.names)                                            0.261    22.375
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    22.375
data arrival time                                                         22.375

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.399


#Path 7
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1703.in[0] (.names)                                         0.100    20.228
new_n1703.out[0] (.names)                                        0.235    20.463
new_n1709.in[0] (.names)                                         0.338    20.801
new_n1709.out[0] (.names)                                        0.235    21.036
n1195.in[1] (.names)                                             0.483    21.520
n1195.out[0] (.names)                                            0.261    21.781
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    21.781
data arrival time                                                         21.781

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.804


#Path 8
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1703.in[0] (.names)                                         0.100    20.228
new_n1703.out[0] (.names)                                        0.235    20.463
new_n1702.in[3] (.names)                                         0.338    20.801
new_n1702.out[0] (.names)                                        0.261    21.062
n1190.in[2] (.names)                                             0.336    21.398
n1190.out[0] (.names)                                            0.235    21.633
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    21.633
data arrival time                                                         21.633

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.657


#Path 9
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1704.in[1] (.names)                                         0.466    19.867
new_n1704.out[0] (.names)                                        0.261    20.128
new_n1717.in[0] (.names)                                         0.482    20.611
new_n1717.out[0] (.names)                                        0.261    20.872
new_n1713.in[2] (.names)                                         0.100    20.972
new_n1713.out[0] (.names)                                        0.235    21.207
n1200.in[1] (.names)                                             0.100    21.307
n1200.out[0] (.names)                                            0.261    21.568
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    21.568
data arrival time                                                         21.568

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.591


#Path 10
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1697.in[0] (.names)                                         0.472    19.874
new_n1697.out[0] (.names)                                        0.235    20.109
new_n1696.in[2] (.names)                                         0.337    20.446
new_n1696.out[0] (.names)                                        0.235    20.681
n1185.in[1] (.names)                                             0.100    20.781
n1185.out[0] (.names)                                            0.261    21.042
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    21.042
data arrival time                                                         21.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.066


#Path 11
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1645.in[1] (.names)                                         0.339    17.016
new_n1645.out[0] (.names)                                        0.261    17.277
new_n1657.in[0] (.names)                                         0.631    17.908
new_n1657.out[0] (.names)                                        0.261    18.169
new_n1674.in[1] (.names)                                         0.338    18.507
new_n1674.out[0] (.names)                                        0.261    18.768
new_n1673.in[0] (.names)                                         0.100    18.868
new_n1673.out[0] (.names)                                        0.235    19.103
new_n1680.in[1] (.names)                                         0.338    19.441
new_n1680.out[0] (.names)                                        0.235    19.676
new_n1679.in[1] (.names)                                         0.100    19.776
new_n1679.out[0] (.names)                                        0.261    20.037
n1170.in[2] (.names)                                             0.469    20.506
n1170.out[0] (.names)                                            0.235    20.741
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    20.741
data arrival time                                                         20.741

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.741
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.765


#Path 12
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1690.in[0] (.names)                                         0.472    19.874
new_n1690.out[0] (.names)                                        0.235    20.109
n1180.in[1] (.names)                                             0.337    20.446
n1180.out[0] (.names)                                            0.261    20.707
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    20.707
data arrival time                                                         20.707

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.707
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.731


#Path 13
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1645.in[1] (.names)                                         0.339    17.016
new_n1645.out[0] (.names)                                        0.261    17.277
new_n1657.in[0] (.names)                                         0.631    17.908
new_n1657.out[0] (.names)                                        0.261    18.169
new_n1674.in[1] (.names)                                         0.338    18.507
new_n1674.out[0] (.names)                                        0.261    18.768
new_n1673.in[0] (.names)                                         0.100    18.868
new_n1673.out[0] (.names)                                        0.235    19.103
new_n1672.in[3] (.names)                                         0.336    19.439
new_n1672.out[0] (.names)                                        0.261    19.700
n1165.in[2] (.names)                                             0.613    20.314
n1165.out[0] (.names)                                            0.235    20.549
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    20.549
data arrival time                                                         20.549

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.572


#Path 14
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1617.in[5] (.names)                                         0.100    15.045
new_n1617.out[0] (.names)                                        0.261    15.306
new_n1633.in[0] (.names)                                         0.629    15.935
new_n1633.out[0] (.names)                                        0.261    16.196
new_n1647_1.in[5] (.names)                                       0.100    16.296
new_n1647_1.out[0] (.names)                                      0.261    16.557
new_n1663.in[0] (.names)                                         0.768    17.325
new_n1663.out[0] (.names)                                        0.261    17.586
new_n1676.in[5] (.names)                                         0.100    17.686
new_n1676.out[0] (.names)                                        0.261    17.947
new_n1681.in[0] (.names)                                         0.483    18.430
new_n1681.out[0] (.names)                                        0.235    18.665
new_n1687.in[3] (.names)                                         0.476    19.141
new_n1687.out[0] (.names)                                        0.261    19.402
new_n1683.in[3] (.names)                                         0.466    19.867
new_n1683.out[0] (.names)                                        0.261    20.128
n1175.in[2] (.names)                                             0.100    20.228
n1175.out[0] (.names)                                            0.235    20.463
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    20.463
data arrival time                                                         20.463

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.487


#Path 15
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1645.in[1] (.names)                                         0.339    17.016
new_n1645.out[0] (.names)                                        0.261    17.277
new_n1657.in[0] (.names)                                         0.631    17.908
new_n1657.out[0] (.names)                                        0.261    18.169
new_n1661.in[1] (.names)                                         0.100    18.269
new_n1661.out[0] (.names)                                        0.235    18.504
new_n1667.in[0] (.names)                                         0.482    18.987
new_n1667.out[0] (.names)                                        0.235    19.222
n1160.in[1] (.names)                                             0.433    19.655
n1160.out[0] (.names)                                            0.261    19.916
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.916
data arrival time                                                         19.916

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.939


#Path 16
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1645.in[1] (.names)                                         0.339    17.016
new_n1645.out[0] (.names)                                        0.261    17.277
new_n1657.in[0] (.names)                                         0.631    17.908
new_n1657.out[0] (.names)                                        0.261    18.169
new_n1661.in[1] (.names)                                         0.100    18.269
new_n1661.out[0] (.names)                                        0.235    18.504
new_n1660.in[0] (.names)                                         0.627    19.131
new_n1660.out[0] (.names)                                        0.235    19.366
n1155.in[1] (.names)                                             0.100    19.466
n1155.out[0] (.names)                                            0.261    19.727
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    19.727
data arrival time                                                         19.727

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.727
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.751


#Path 17
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1645.in[1] (.names)                                         0.339    17.016
new_n1645.out[0] (.names)                                        0.261    17.277
new_n1644_1.in[0] (.names)                                       0.339    17.616
new_n1644_1.out[0] (.names)                                      0.235    17.851
new_n1643_1.in[3] (.names)                                       0.627    18.478
new_n1643_1.out[0] (.names)                                      0.261    18.739
n1140.in[2] (.names)                                             0.481    19.220
n1140.out[0] (.names)                                            0.235    19.455
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    19.455
data arrival time                                                         19.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.479


#Path 18
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1645.in[1] (.names)                                         0.339    17.016
new_n1645.out[0] (.names)                                        0.261    17.277
new_n1644_1.in[0] (.names)                                       0.339    17.616
new_n1644_1.out[0] (.names)                                      0.235    17.851
new_n1650.in[0] (.names)                                         0.627    18.478
new_n1650.out[0] (.names)                                        0.235    18.713
n1145.in[1] (.names)                                             0.479    19.192
n1145.out[0] (.names)                                            0.261    19.453
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    19.453
data arrival time                                                         19.453

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.477


#Path 19
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1645.in[1] (.names)                                         0.339    17.016
new_n1645.out[0] (.names)                                        0.261    17.277
new_n1657.in[0] (.names)                                         0.631    17.908
new_n1657.out[0] (.names)                                        0.261    18.169
new_n1654.in[2] (.names)                                         0.100    18.269
new_n1654.out[0] (.names)                                        0.235    18.504
n1150.in[1] (.names)                                             0.100    18.604
n1150.out[0] (.names)                                            0.261    18.865
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    18.865
data arrival time                                                         18.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.889


#Path 20
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1631_1.in[1] (.names)                                       0.100    16.777
new_n1631_1.out[0] (.names)                                      0.235    17.012
new_n1630.in[2] (.names)                                         0.485    17.497
new_n1630.out[0] (.names)                                        0.235    17.732
n1130.in[1] (.names)                                             0.100    17.832
n1130.out[0] (.names)                                            0.261    18.093
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    18.093
data arrival time                                                         18.093

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.093
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.116


#Path 21
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1631_1.in[1] (.names)                                       0.100    16.777
new_n1631_1.out[0] (.names)                                      0.235    17.012
new_n1638.in[0] (.names)                                         0.100    17.112
new_n1638.out[0] (.names)                                        0.235    17.347
n1135.in[1] (.names)                                             0.334    17.681
n1135.out[0] (.names)                                            0.261    17.942
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    17.942
data arrival time                                                         17.942

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.965


#Path 22
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1627_1.in[0] (.names)                                       0.631    16.442
new_n1627_1.out[0] (.names)                                      0.235    16.677
new_n1624_1.in[3] (.names)                                       0.100    16.777
new_n1624_1.out[0] (.names)                                      0.261    17.038
n1125.in[2] (.names)                                             0.100    17.138
n1125.out[0] (.names)                                            0.235    17.373
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    17.373
data arrival time                                                         17.373

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.373
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.397


#Path 23
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1621.in[1] (.names)                                         0.631    16.442
new_n1621.out[0] (.names)                                        0.235    16.677
n1120.in[1] (.names)                                             0.336    17.013
n1120.out[0] (.names)                                            0.261    17.274
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    17.274
data arrival time                                                         17.274

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.297


#Path 24
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1618.in[2] (.names)                                         0.482    15.550
new_n1618.out[0] (.names)                                        0.261    15.811
new_n1615_1.in[2] (.names)                                       0.631    16.442
new_n1615_1.out[0] (.names)                                      0.235    16.677
n1115.in[1] (.names)                                             0.288    16.965
n1115.out[0] (.names)                                            0.261    17.226
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    17.226
data arrival time                                                         17.226

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.226
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.250


#Path 25
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1594.in[1] (.names)                                         2.373    13.945
new_n1594.out[0] (.names)                                        0.261    14.206
new_n1606.in[0] (.names)                                         0.478    14.684
new_n1606.out[0] (.names)                                        0.261    14.945
new_n1605.in[0] (.names)                                         0.100    15.045
new_n1605.out[0] (.names)                                        0.235    15.280
new_n1611_1.in[0] (.names)                                       0.481    15.761
new_n1611_1.out[0] (.names)                                      0.261    16.022
n1110.in[1] (.names)                                             0.481    16.503
n1110.out[0] (.names)                                            0.261    16.764
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    16.764
data arrival time                                                         16.764

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.788


#Path 26
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[5] (multiply)                                     1.523    11.572
new_n1602.in[0] (.names)                                         2.528    14.100
new_n1602.out[0] (.names)                                        0.235    14.335
new_n1609.in[5] (.names)                                         0.471    14.807
new_n1609.out[0] (.names)                                        0.261    15.068
new_n1604_1.in[1] (.names)                                       0.482    15.550
new_n1604_1.out[0] (.names)                                      0.235    15.785
n1105.in[1] (.names)                                             0.100    15.885
n1105.out[0] (.names)                                            0.261    16.146
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    16.146
data arrival time                                                         16.146

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.146
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.170


#Path 27
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1589.in[4] (.names)                                         2.373    13.945
new_n1589.out[0] (.names)                                        0.261    14.206
new_n1597.in[1] (.names)                                         0.100    14.306
new_n1597.out[0] (.names)                                        0.261    14.567
new_n1596_1.in[0] (.names)                                       0.479    15.046
new_n1596_1.out[0] (.names)                                      0.235    15.281
n1095.in[1] (.names)                                             0.472    15.753
n1095.out[0] (.names)                                            0.261    16.014
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    16.014
data arrival time                                                         16.014

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.014
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.038


#Path 28
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[2] (multiply)                                     1.523    11.572
new_n1589.in[4] (.names)                                         2.373    13.945
new_n1589.out[0] (.names)                                        0.261    14.206
new_n1597.in[1] (.names)                                         0.100    14.306
new_n1597.out[0] (.names)                                        0.261    14.567
new_n1600_1.in[0] (.names)                                       0.479    15.046
new_n1600_1.out[0] (.names)                                      0.261    15.307
n1100.in[1] (.names)                                             0.336    15.643
n1100.out[0] (.names)                                            0.261    15.904
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    15.904
data arrival time                                                         15.904

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.904
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.927


#Path 29
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[0] (multiply)                                     1.523    11.572
new_n1590.in[2] (.names)                                         2.244    13.816
new_n1590.out[0] (.names)                                        0.261    14.077
new_n1588_1.in[1] (.names)                                       0.467    14.544
new_n1588_1.out[0] (.names)                                      0.235    14.779
n1085.in[1] (.names)                                             0.623    15.402
n1085.out[0] (.names)                                            0.261    15.663
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    15.663
data arrival time                                                         15.663

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.687


#Path 30
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[0] (multiply)                                     1.523    11.572
new_n1590.in[2] (.names)                                         2.244    13.816
new_n1590.out[0] (.names)                                        0.261    14.077
new_n1592_1.in[1] (.names)                                       0.467    14.544
new_n1592_1.out[0] (.names)                                      0.261    14.805
n1090.in[1] (.names)                                             0.332    15.137
n1090.out[0] (.names)                                            0.261    15.398
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    15.398
data arrival time                                                         15.398

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.422


#Path 31
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[1] (multiply)                                     1.523    11.572
new_n1586.in[4] (.names)                                         2.535    14.107
new_n1586.out[0] (.names)                                        0.261    14.368
n1080.in[1] (.names)                                             0.334    14.702
n1080.out[0] (.names)                                            0.261    14.963
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    14.963
data arrival time                                                         14.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.986


#Path 32
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[14] (multiply)                                    1.523     2.774
$mul~15[0].a[14] (multiply)                                      2.899     5.673
$mul~15[0].out[15] (multiply)                                    1.523     7.196
$mul~16[0].a[15] (multiply)                                      2.853    10.049
$mul~16[0].out[0] (multiply)                                     1.523    11.572
new_n1584_1.in[2] (.names)                                       2.244    13.816
new_n1584_1.out[0] (.names)                                      0.261    14.077
n1075.in[2] (.names)                                             0.622    14.699
n1075.out[0] (.names)                                            0.235    14.934
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    14.934
data arrival time                                                         14.934

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.958


#Path 33
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1857.in[0] (.names)                                         0.100     9.940
new_n1857.out[0] (.names)                                        0.261    10.201
new_n1865.in[2] (.names)                                         0.100    10.301
new_n1865.out[0] (.names)                                        0.261    10.562
new_n1870.in[0] (.names)                                         0.426    10.988
new_n1870.out[0] (.names)                                        0.235    11.223
new_n1872.in[0] (.names)                                         0.100    11.323
new_n1872.out[0] (.names)                                        0.261    11.584
n1513.in[4] (.names)                                             0.100    11.684
n1513.out[0] (.names)                                            0.261    11.945
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    11.945
data arrival time                                                         11.945

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.969


#Path 34
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1857.in[0] (.names)                                         0.100     9.940
new_n1857.out[0] (.names)                                        0.261    10.201
new_n1865.in[2] (.names)                                         0.100    10.301
new_n1865.out[0] (.names)                                        0.261    10.562
new_n1870.in[0] (.names)                                         0.426    10.988
new_n1870.out[0] (.names)                                        0.235    11.223
new_n1874.in[0] (.names)                                         0.100    11.323
new_n1874.out[0] (.names)                                        0.235    11.558
n1518.in[2] (.names)                                             0.100    11.658
n1518.out[0] (.names)                                            0.261    11.919
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    11.919
data arrival time                                                         11.919

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.943


#Path 35
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1857.in[0] (.names)                                         0.100     9.940
new_n1857.out[0] (.names)                                        0.261    10.201
new_n1865.in[2] (.names)                                         0.100    10.301
new_n1865.out[0] (.names)                                        0.261    10.562
new_n1870.in[0] (.names)                                         0.426    10.988
new_n1870.out[0] (.names)                                        0.235    11.223
new_n1869.in[1] (.names)                                         0.100    11.323
new_n1869.out[0] (.names)                                        0.261    11.584
n1508.in[2] (.names)                                             0.100    11.684
n1508.out[0] (.names)                                            0.235    11.919
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    11.919
data arrival time                                                         11.919

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.943


#Path 36
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1857.in[0] (.names)                                         0.100     9.940
new_n1857.out[0] (.names)                                        0.261    10.201
new_n1862.in[2] (.names)                                         0.100    10.301
new_n1862.out[0] (.names)                                        0.235    10.536
new_n1861.in[1] (.names)                                         0.481    11.018
new_n1861.out[0] (.names)                                        0.261    11.279
n1493.in[2] (.names)                                             0.338    11.617
n1493.out[0] (.names)                                            0.235    11.852
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.852
data arrival time                                                         11.852

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.875


#Path 37
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1857.in[0] (.names)                                         0.100     9.940
new_n1857.out[0] (.names)                                        0.261    10.201
new_n1865.in[2] (.names)                                         0.100    10.301
new_n1865.out[0] (.names)                                        0.261    10.562
new_n1867.in[0] (.names)                                         0.426    10.988
new_n1867.out[0] (.names)                                        0.235    11.223
n1503.in[1] (.names)                                             0.100    11.323
n1503.out[0] (.names)                                            0.261    11.584
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.584
data arrival time                                                         11.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.608


#Path 38
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1857.in[0] (.names)                                         0.100     9.940
new_n1857.out[0] (.names)                                        0.261    10.201
new_n1865.in[2] (.names)                                         0.100    10.301
new_n1865.out[0] (.names)                                        0.261    10.562
new_n1864.in[0] (.names)                                         0.426    10.988
new_n1864.out[0] (.names)                                        0.235    11.223
n1498.in[1] (.names)                                             0.100    11.323
n1498.out[0] (.names)                                            0.261    11.584
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.584
data arrival time                                                         11.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.608


#Path 39
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1841.in[0] (.names)                                         0.750    10.229
new_n1841.out[0] (.names)                                        0.235    10.464
new_n1846.in[0] (.names)                                         0.100    10.564
new_n1846.out[0] (.names)                                        0.235    10.799
n1468.in[1] (.names)                                             0.339    11.139
n1468.out[0] (.names)                                            0.261    11.400
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    11.400
data arrival time                                                         11.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.423


#Path 40
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1841.in[0] (.names)                                         0.750    10.229
new_n1841.out[0] (.names)                                        0.235    10.464
new_n1840.in[1] (.names)                                         0.100    10.564
new_n1840.out[0] (.names)                                        0.261    10.825
n1463.in[2] (.names)                                             0.337    11.162
n1463.out[0] (.names)                                            0.235    11.397
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    11.397
data arrival time                                                         11.397

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.397
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.421


#Path 41
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1852.in[0] (.names)                                         0.338    10.178
new_n1852.out[0] (.names)                                        0.235    10.413
new_n1851.in[1] (.names)                                         0.100    10.513
new_n1851.out[0] (.names)                                        0.261    10.774
n1478.in[2] (.names)                                             0.339    11.113
n1478.out[0] (.names)                                            0.235    11.348
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.348
data arrival time                                                         11.348

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.372


#Path 42
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1852.in[0] (.names)                                         0.338    10.178
new_n1852.out[0] (.names)                                        0.235    10.413
new_n1854.in[0] (.names)                                         0.100    10.513
new_n1854.out[0] (.names)                                        0.235    10.748
n1483.in[1] (.names)                                             0.100    10.848
n1483.out[0] (.names)                                            0.261    11.109
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.109
data arrival time                                                         11.109

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.109
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.133


#Path 43
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1848.in[0] (.names)                                         0.338    10.178
new_n1848.out[0] (.names)                                        0.235    10.413
n1473.in[1] (.names)                                             0.433    10.846
n1473.out[0] (.names)                                            0.261    11.107
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    11.107
data arrival time                                                         11.107

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.130


#Path 44
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1842.in[0] (.names)                                         0.486     9.218
new_n1842.out[0] (.names)                                        0.261     9.479
new_n1849.in[5] (.names)                                         0.100     9.579
new_n1849.out[0] (.names)                                        0.261     9.840
new_n1857.in[0] (.names)                                         0.100     9.940
new_n1857.out[0] (.names)                                        0.261    10.201
new_n1856.in[0] (.names)                                         0.100    10.301
new_n1856.out[0] (.names)                                        0.235    10.536
n1488.in[1] (.names)                                             0.100    10.636
n1488.out[0] (.names)                                            0.261    10.897
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    10.897
data arrival time                                                         10.897

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.897
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.921


#Path 45
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1835.in[0] (.names)                                         0.100     8.833
new_n1835.out[0] (.names)                                        0.235     9.068
new_n1838.in[0] (.names)                                         0.339     9.407
new_n1838.out[0] (.names)                                        0.235     9.642
new_n1837.in[1] (.names)                                         0.100     9.742
new_n1837.out[0] (.names)                                        0.261    10.003
n1458.in[2] (.names)                                             0.100    10.103
n1458.out[0] (.names)                                            0.235    10.338
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    10.338
data arrival time                                                         10.338

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.361


#Path 46
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1835.in[0] (.names)                                         0.100     8.833
new_n1835.out[0] (.names)                                        0.235     9.068
new_n1834.in[1] (.names)                                         0.339     9.407
new_n1834.out[0] (.names)                                        0.261     9.668
n1453.in[2] (.names)                                             0.336    10.004
n1453.out[0] (.names)                                            0.235    10.239
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.239
data arrival time                                                         10.239

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.262


#Path 47
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1829.in[0] (.names)                                         0.289     8.687
new_n1829.out[0] (.names)                                        0.235     8.922
new_n1828.in[1] (.names)                                         0.100     9.022
new_n1828.out[0] (.names)                                        0.261     9.283
n1443.in[2] (.names)                                             0.287     9.570
n1443.out[0] (.names)                                            0.235     9.805
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.805
data arrival time                                                          9.805

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.805
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.829


#Path 48
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1823.in[2] (.names)                                         0.338     8.375
new_n1823.out[0] (.names)                                        0.235     8.610
new_n1822.in[1] (.names)                                         0.311     8.920
new_n1822.out[0] (.names)                                        0.261     9.181
n1433.in[2] (.names)                                             0.289     9.470
n1433.out[0] (.names)                                            0.235     9.705
$sdffe~4^Q~14.D[0] (.latch)                                      0.000     9.705
data arrival time                                                          9.705

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.705
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.729


#Path 49
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1832.in[0] (.names)                                         0.100     8.498
new_n1832.out[0] (.names)                                        0.235     8.733
new_n1831.in[0] (.names)                                         0.100     8.833
new_n1831.out[0] (.names)                                        0.235     9.068
n1448.in[1] (.names)                                             0.100     9.168
n1448.out[0] (.names)                                            0.261     9.429
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     9.429
data arrival time                                                          9.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.429
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.452


#Path 50
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1817.in[0] (.names)                                         0.338     8.375
new_n1817.out[0] (.names)                                        0.235     8.610
n1428.in[1] (.names)                                             0.311     8.920
n1428.out[0] (.names)                                            0.261     9.181
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.181
data arrival time                                                          9.181

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.205


#Path 51
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1818.in[0] (.names)                                         0.313     7.776
new_n1818.out[0] (.names)                                        0.261     8.037
new_n1826.in[2] (.names)                                         0.100     8.137
new_n1826.out[0] (.names)                                        0.261     8.398
new_n1825.in[0] (.names)                                         0.100     8.498
new_n1825.out[0] (.names)                                        0.235     8.733
n1438.in[1] (.names)                                             0.100     8.833
n1438.out[0] (.names)                                            0.261     9.094
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     9.094
data arrival time                                                          9.094

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.094
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.117


#Path 52
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1812.in[0] (.names)                                         0.100     7.563
new_n1812.out[0] (.names)                                        0.235     7.798
n1418.in[1] (.names)                                             0.449     8.247
n1418.out[0] (.names)                                            0.261     8.508
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     8.508
data arrival time                                                          8.508

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.508
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.532


#Path 53
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1815.in[0] (.names)                                         0.100     7.563
new_n1815.out[0] (.names)                                        0.235     7.798
new_n1814.in[1] (.names)                                         0.100     7.898
new_n1814.out[0] (.names)                                        0.261     8.159
n1423.in[2] (.names)                                             0.100     8.259
n1423.out[0] (.names)                                            0.235     8.494
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.494
data arrival time                                                          8.494

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.494
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.518


#Path 54
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1810.in[0] (.names)                                         0.627     7.228
new_n1810.out[0] (.names)                                        0.235     7.463
new_n1809.in[1] (.names)                                         0.100     7.563
new_n1809.out[0] (.names)                                        0.261     7.824
n1413.in[2] (.names)                                             0.313     8.137
n1413.out[0] (.names)                                            0.235     8.372
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     8.372
data arrival time                                                          8.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.372
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.395


#Path 55
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1807.in[0] (.names)                                         0.100     6.366
new_n1807.out[0] (.names)                                        0.235     6.601
new_n1806.in[1] (.names)                                         0.627     7.228
new_n1806.out[0] (.names)                                        0.261     7.489
n1408.in[2] (.names)                                             0.100     7.589
n1408.out[0] (.names)                                            0.235     7.824
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.824
data arrival time                                                          7.824

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.848


#Path 56
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1537.in[0] (.names)                                                                                                              0.100     5.863
new_n1537.out[0] (.names)                                                                                                             0.261     6.124
new_n1545.in[2] (.names)                                                                                                              0.337     6.461
new_n1545.out[0] (.names)                                                                                                             0.261     6.722
new_n1547_1.in[0] (.names)                                                                                                            0.100     6.822
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.083
n932.in[4] (.names)                                                                                                                   0.100     7.183
n932.out[0] (.names)                                                                                                                  0.261     7.444
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.444
data arrival time                                                                                                                               7.444

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.444
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.467


#Path 57
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1537.in[0] (.names)                                                                                                              0.100     5.863
new_n1537.out[0] (.names)                                                                                                             0.261     6.124
new_n1545.in[2] (.names)                                                                                                              0.337     6.461
new_n1545.out[0] (.names)                                                                                                             0.261     6.722
new_n1549.in[0] (.names)                                                                                                              0.100     6.822
new_n1549.out[0] (.names)                                                                                                             0.235     7.057
n937.in[2] (.names)                                                                                                                   0.100     7.157
n937.out[0] (.names)                                                                                                                  0.261     7.418
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.418
data arrival time                                                                                                                               7.418

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.418
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.441


#Path 58
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1537.in[0] (.names)                                                                                                              0.100     5.863
new_n1537.out[0] (.names)                                                                                                             0.261     6.124
new_n1545.in[2] (.names)                                                                                                              0.337     6.461
new_n1545.out[0] (.names)                                                                                                             0.261     6.722
new_n1544_1.in[0] (.names)                                                                                                            0.100     6.822
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.057
n927.in[1] (.names)                                                                                                                   0.100     7.157
n927.out[0] (.names)                                                                                                                  0.261     7.418
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.418
data arrival time                                                                                                                               7.418

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.418
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.441


#Path 59
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1537.in[0] (.names)                                                                                                              0.100     5.863
new_n1537.out[0] (.names)                                                                                                             0.261     6.124
new_n1542.in[2] (.names)                                                                                                              0.337     6.461
new_n1542.out[0] (.names)                                                                                                             0.235     6.696
new_n1541.in[1] (.names)                                                                                                              0.100     6.796
new_n1541.out[0] (.names)                                                                                                             0.261     7.057
n922.in[2] (.names)                                                                                                                   0.100     7.157
n922.out[0] (.names)                                                                                                                  0.235     7.392
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.392
data arrival time                                                                                                                               7.392

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.392
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.415


#Path 60
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
n1070.in[0] (.names)                                                                                                                 0.626     4.989
n1070.out[0] (.names)                                                                                                                0.235     5.224
new_n1796.in[5] (.names)                                                                                                             1.048     6.272
new_n1796.out[0] (.names)                                                                                                            0.261     6.533
n1388.in[2] (.names)                                                                                                                 0.556     7.089
n1388.out[0] (.names)                                                                                                                0.235     7.324
$sdffe~4^Q~5.D[0] (.latch)                                                                                                           0.000     7.324
data arrival time                                                                                                                              7.324

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.324
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.348


#Path 61
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1804.in[0] (.names)                                         0.100     6.366
new_n1804.out[0] (.names)                                        0.235     6.601
n1403.in[1] (.names)                                             0.437     7.038
n1403.out[0] (.names)                                            0.261     7.299
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     7.299
data arrival time                                                          7.299

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.299
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.322


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
n1070.in[0] (.names)                                                                                                                 0.626     4.989
n1070.out[0] (.names)                                                                                                                0.235     5.224
new_n1462.in[5] (.names)                                                                                                             1.047     6.271
new_n1462.out[0] (.names)                                                                                                            0.261     6.532
n797.in[2] (.names)                                                                                                                  0.473     7.005
n797.out[0] (.names)                                                                                                                 0.235     7.240
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     7.240
data arrival time                                                                                                                              7.240

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.240
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.264


#Path 63
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1802.in[0] (.names)                                         0.100     6.031
new_n1802.out[0] (.names)                                        0.235     6.266
new_n1801.in[1] (.names)                                         0.286     6.553
new_n1801.out[0] (.names)                                        0.261     6.814
n1398.in[2] (.names)                                             0.100     6.914
n1398.out[0] (.names)                                            0.235     7.149
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.149
data arrival time                                                          7.149

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.172


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
n1070.in[0] (.names)                                                                                                                 0.626     4.989
n1070.out[0] (.names)                                                                                                                0.235     5.224
new_n1469_1.in[5] (.names)                                                                                                           1.047     6.271
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.532
n807.in[2] (.names)                                                                                                                  0.339     6.871
n807.out[0] (.names)                                                                                                                 0.235     7.106
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     7.106
data arrival time                                                                                                                              7.106

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.106
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.129


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
n1070.in[0] (.names)                                                                                                                 0.626     4.989
n1070.out[0] (.names)                                                                                                                0.235     5.224
new_n1791.in[5] (.names)                                                                                                             1.048     6.272
new_n1791.out[0] (.names)                                                                                                            0.261     6.533
n1378.in[2] (.names)                                                                                                                 0.291     6.824
n1378.out[0] (.names)                                                                                                                0.235     7.059
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           0.000     7.059
data arrival time                                                                                                                              7.059

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.059
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.083


#Path 66
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1537.in[0] (.names)                                                                                                              0.100     5.863
new_n1537.out[0] (.names)                                                                                                             0.261     6.124
new_n1536_1.in[0] (.names)                                                                                                            0.337     6.461
new_n1536_1.out[0] (.names)                                                                                                           0.235     6.696
n917.in[1] (.names)                                                                                                                   0.100     6.796
n917.out[0] (.names)                                                                                                                  0.261     7.057
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.057
data arrival time                                                                                                                               7.057

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.057
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.080


#Path 67
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1534.in[0] (.names)                                                                                                              0.336     6.098
new_n1534.out[0] (.names)                                                                                                             0.235     6.333
new_n1533.in[1] (.names)                                                                                                              0.100     6.433
new_n1533.out[0] (.names)                                                                                                             0.261     6.694
n912.in[2] (.names)                                                                                                                   0.100     6.794
n912.out[0] (.names)                                                                                                                  0.235     7.029
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.029
data arrival time                                                                                                                               7.029

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.029
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.053


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.740     0.907
new_n1436.out[0] (.names)                                                                                                             0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.838
new_n1432.in[2] (.names)                                                                                                              0.100     1.938
new_n1432.out[0] (.names)                                                                                                             0.235     2.173
new_n1431.in[2] (.names)                                                                                                              0.100     2.273
new_n1431.out[0] (.names)                                                                                                             0.261     2.534
new_n1430.in[0] (.names)                                                                                                              0.486     3.020
new_n1430.out[0] (.names)                                                                                                             0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.003
new_n1427.in[1] (.names)                                                                                                              0.100     4.103
new_n1427.out[0] (.names)                                                                                                             0.261     4.364
n1070.in[0] (.names)                                                                                                                  0.626     4.989
n1070.out[0] (.names)                                                                                                                 0.235     5.224
new_n1519_1.in[5] (.names)                                                                                                            0.898     6.122
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.383
n887.in[2] (.names)                                                                                                                   0.339     6.722
n887.out[0] (.names)                                                                                                                  0.235     6.957
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     6.957
data arrival time                                                                                                                               6.957

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.957
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.981


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.740     0.907
new_n1436.out[0] (.names)                                                                                                             0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.838
new_n1432.in[2] (.names)                                                                                                              0.100     1.938
new_n1432.out[0] (.names)                                                                                                             0.235     2.173
new_n1431.in[2] (.names)                                                                                                              0.100     2.273
new_n1431.out[0] (.names)                                                                                                             0.261     2.534
new_n1430.in[0] (.names)                                                                                                              0.486     3.020
new_n1430.out[0] (.names)                                                                                                             0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.003
new_n1427.in[1] (.names)                                                                                                              0.100     4.103
new_n1427.out[0] (.names)                                                                                                             0.261     4.364
n1070.in[0] (.names)                                                                                                                  0.626     4.989
n1070.out[0] (.names)                                                                                                                 0.235     5.224
new_n1513_1.in[5] (.names)                                                                                                            0.898     6.122
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.383
n882.in[2] (.names)                                                                                                                   0.337     6.720
n882.out[0] (.names)                                                                                                                  0.235     6.955
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     6.955
data arrival time                                                                                                                               6.955

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.955
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.978


#Path 70
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1526.in[0] (.names)                                                                                                              0.336     5.763
new_n1526.out[0] (.names)                                                                                                             0.235     5.998
new_n1525.in[1] (.names)                                                                                                              0.100     6.098
new_n1525.out[0] (.names)                                                                                                             0.261     6.359
n897.in[2] (.names)                                                                                                                   0.339     6.699
n897.out[0] (.names)                                                                                                                  0.235     6.934
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     6.934
data arrival time                                                                                                                               6.934

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.934
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.957


#Path 71
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1508_1.in[0] (.names)                                                                                                            0.625     5.092
new_n1508_1.out[0] (.names)                                                                                                           0.235     5.327
new_n1507.in[1] (.names)                                                                                                              0.472     5.800
new_n1507.out[0] (.names)                                                                                                             0.261     6.061
n872.in[2] (.names)                                                                                                                   0.468     6.529
n872.out[0] (.names)                                                                                                                  0.235     6.764
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     6.764
data arrival time                                                                                                                               6.764

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.764
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.787


#Path 72
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1508_1.in[0] (.names)                                                                                                            0.625     5.092
new_n1508_1.out[0] (.names)                                                                                                           0.235     5.327
new_n1511.in[0] (.names)                                                                                                              0.472     5.800
new_n1511.out[0] (.names)                                                                                                             0.235     6.035
new_n1510.in[1] (.names)                                                                                                              0.100     6.135
new_n1510.out[0] (.names)                                                                                                             0.261     6.396
n877.in[2] (.names)                                                                                                                   0.100     6.496
n877.out[0] (.names)                                                                                                                  0.235     6.731
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     6.731
data arrival time                                                                                                                               6.731

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.731
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.754


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
n1070.in[0] (.names)                                                                                                                 0.626     4.989
n1070.out[0] (.names)                                                                                                                0.235     5.224
new_n1474_1.in[5] (.names)                                                                                                           0.900     6.124
new_n1474_1.out[0] (.names)                                                                                                          0.261     6.385
n817.in[2] (.names)                                                                                                                  0.100     6.485
n817.out[0] (.names)                                                                                                                 0.235     6.720
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     6.720
data arrival time                                                                                                                              6.720

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.720
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.744


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
n1070.in[0] (.names)                                                                                                                 0.626     4.989
n1070.out[0] (.names)                                                                                                                0.235     5.224
new_n1479_1.in[5] (.names)                                                                                                           0.900     6.124
new_n1479_1.out[0] (.names)                                                                                                          0.261     6.385
n827.in[2] (.names)                                                                                                                  0.100     6.485
n827.out[0] (.names)                                                                                                                 0.235     6.720
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     6.720
data arrival time                                                                                                                              6.720

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.720
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.744


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.740     0.907
new_n1436.out[0] (.names)                                                                                                             0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.838
new_n1432.in[2] (.names)                                                                                                              0.100     1.938
new_n1432.out[0] (.names)                                                                                                             0.235     2.173
new_n1431.in[2] (.names)                                                                                                              0.100     2.273
new_n1431.out[0] (.names)                                                                                                             0.261     2.534
new_n1430.in[0] (.names)                                                                                                              0.486     3.020
new_n1430.out[0] (.names)                                                                                                             0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.003
new_n1427.in[1] (.names)                                                                                                              0.100     4.103
new_n1427.out[0] (.names)                                                                                                             0.261     4.364
n1070.in[0] (.names)                                                                                                                  0.626     4.989
n1070.out[0] (.names)                                                                                                                 0.235     5.224
new_n1487.in[5] (.names)                                                                                                              0.620     5.844
new_n1487.out[0] (.names)                                                                                                             0.261     6.105
n842.in[2] (.names)                                                                                                                   0.339     6.444
n842.out[0] (.names)                                                                                                                  0.235     6.679
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     6.679
data arrival time                                                                                                                               6.679

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.679
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.703


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.740     0.907
new_n1436.out[0] (.names)                                                                                                             0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.838
new_n1432.in[2] (.names)                                                                                                              0.100     1.938
new_n1432.out[0] (.names)                                                                                                             0.235     2.173
new_n1431.in[2] (.names)                                                                                                              0.100     2.273
new_n1431.out[0] (.names)                                                                                                             0.261     2.534
new_n1430.in[0] (.names)                                                                                                              0.486     3.020
new_n1430.out[0] (.names)                                                                                                             0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.003
new_n1427.in[1] (.names)                                                                                                              0.100     4.103
new_n1427.out[0] (.names)                                                                                                             0.261     4.364
n1070.in[0] (.names)                                                                                                                  0.626     4.989
n1070.out[0] (.names)                                                                                                                 0.235     5.224
new_n1501.in[5] (.names)                                                                                                              0.620     5.844
new_n1501.out[0] (.names)                                                                                                             0.261     6.105
n862.in[2] (.names)                                                                                                                   0.339     6.444
n862.out[0] (.names)                                                                                                                  0.235     6.679
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     6.679
data arrival time                                                                                                                               6.679

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.679
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.703


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.740     0.907
new_n1436.out[0] (.names)                                                                                                             0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.838
new_n1432.in[2] (.names)                                                                                                              0.100     1.938
new_n1432.out[0] (.names)                                                                                                             0.235     2.173
new_n1431.in[2] (.names)                                                                                                              0.100     2.273
new_n1431.out[0] (.names)                                                                                                             0.261     2.534
new_n1430.in[0] (.names)                                                                                                              0.486     3.020
new_n1430.out[0] (.names)                                                                                                             0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.003
new_n1427.in[1] (.names)                                                                                                              0.100     4.103
new_n1427.out[0] (.names)                                                                                                             0.261     4.364
n1070.in[0] (.names)                                                                                                                  0.626     4.989
n1070.out[0] (.names)                                                                                                                 0.235     5.224
new_n1495.in[5] (.names)                                                                                                              0.620     5.844
new_n1495.out[0] (.names)                                                                                                             0.261     6.105
n852.in[2] (.names)                                                                                                                   0.338     6.443
n852.out[0] (.names)                                                                                                                  0.235     6.678
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     6.678
data arrival time                                                                                                                               6.678

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.678
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.702


#Path 78
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1797.in[0] (.names)                                         0.100     5.696
new_n1797.out[0] (.names)                                        0.235     5.931
new_n1799.in[0] (.names)                                         0.100     6.031
new_n1799.out[0] (.names)                                        0.235     6.266
n1393.in[1] (.names)                                             0.100     6.366
n1393.out[0] (.names)                                            0.261     6.627
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     6.627
data arrival time                                                          6.627

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.627
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.651


#Path 79
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1531_1.in[0] (.names)                                                                                                            0.100     5.863
new_n1531_1.out[0] (.names)                                                                                                           0.235     6.098
n907.in[1] (.names)                                                                                                                   0.100     6.198
n907.out[0] (.names)                                                                                                                  0.261     6.459
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     6.459
data arrival time                                                                                                                               6.459

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.459
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.482


#Path 80
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1529.in[0] (.names)                                                                                                              0.100     5.528
new_n1529.out[0] (.names)                                                                                                             0.235     5.763
new_n1528_1.in[0] (.names)                                                                                                            0.100     5.863
new_n1528_1.out[0] (.names)                                                                                                           0.235     6.098
n902.in[1] (.names)                                                                                                                   0.100     6.198
n902.out[0] (.names)                                                                                                                  0.261     6.459
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     6.459
data arrival time                                                                                                                               6.459

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.459
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.482


#Path 81
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[2] (multiply)                                     1.523     2.774
new_n1789.in[4] (.names)                                         2.722     5.497
new_n1789.out[0] (.names)                                        0.261     5.758
n1373.in[1] (.names)                                             0.337     6.095
n1373.out[0] (.names)                                            0.261     6.356
$sdffe~4^Q~2.D[0] (.latch)                                       0.000     6.356
data arrival time                                                          6.356

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.356
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.379


#Path 82
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1792.in[0] (.names)                                         2.561     5.335
new_n1792.out[0] (.names)                                        0.261     5.596
new_n1794.in[0] (.names)                                         0.100     5.696
new_n1794.out[0] (.names)                                        0.235     5.931
n1383.in[1] (.names)                                             0.100     6.031
n1383.out[0] (.names)                                            0.261     6.292
$sdffe~4^Q~4.D[0] (.latch)                                       0.000     6.292
data arrival time                                                          6.292

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.292
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.316


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdff~2^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
n1070.in[0] (.names)                                                                                                                 0.626     4.989
n1070.out[0] (.names)                                                                                                                0.235     5.224
$sdff~2^Q~0.D[0] (.latch)                                                                                                            0.988     6.213
data arrival time                                                                                                                              6.213

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdff~2^Q~0.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.213
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.236


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.740     0.907
new_n1436.out[0] (.names)                                                                                                             0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.838
new_n1432.in[2] (.names)                                                                                                              0.100     1.938
new_n1432.out[0] (.names)                                                                                                             0.235     2.173
new_n1431.in[2] (.names)                                                                                                              0.100     2.273
new_n1431.out[0] (.names)                                                                                                             0.261     2.534
new_n1430.in[0] (.names)                                                                                                              0.486     3.020
new_n1430.out[0] (.names)                                                                                                             0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.003
new_n1427.in[1] (.names)                                                                                                              0.100     4.103
new_n1427.out[0] (.names)                                                                                                             0.261     4.364
n1070.in[0] (.names)                                                                                                                  0.626     4.989
n1070.out[0] (.names)                                                                                                                 0.235     5.224
new_n1482.in[5] (.names)                                                                                                              0.339     5.563
new_n1482.out[0] (.names)                                                                                                             0.261     5.824
n832.in[2] (.names)                                                                                                                   0.100     5.924
n832.out[0] (.names)                                                                                                                  0.235     6.159
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     6.159
data arrival time                                                                                                                               6.159

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.159
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.183


#Path 85
Startpoint: DXport~3.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~3.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1470.in[3] (.names)                                                                                                              1.262     1.262
new_n1470.out[0] (.names)                                                                                                             0.235     1.497
new_n1475.in[0] (.names)                                                                                                              0.100     1.597
new_n1475.out[0] (.names)                                                                                                             0.235     1.832
new_n1480.in[0] (.names)                                                                                                              0.100     1.932
new_n1480.out[0] (.names)                                                                                                             0.235     2.167
new_n1483_1.in[0] (.names)                                                                                                            0.483     2.650
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.885
new_n1491.in[0] (.names)                                                                                                              0.626     3.511
new_n1491.out[0] (.names)                                                                                                             0.261     3.772
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.872
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.133
new_n1505.in[0] (.names)                                                                                                              0.100     4.233
new_n1505.out[0] (.names)                                                                                                             0.235     4.468
new_n1515.in[0] (.names)                                                                                                              0.338     4.806
new_n1515.out[0] (.names)                                                                                                             0.261     5.067
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.167
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.428
new_n1522.in[0] (.names)                                                                                                              0.100     5.528
new_n1522.out[0] (.names)                                                                                                             0.235     5.763
n892.in[1] (.names)                                                                                                                   0.100     5.863
n892.out[0] (.names)                                                                                                                  0.261     6.124
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     6.124
data arrival time                                                                                                                               6.124

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.124
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.147


#Path 86
Startpoint: $sdffe~3^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~8.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[8] (multiply)                                       1.085     1.251
$mul~14[0].out[1] (multiply)                                     1.523     2.774
new_n1787.in[3] (.names)                                         2.340     5.114
new_n1787.out[0] (.names)                                        0.261     5.375
n1368.in[0] (.names)                                             0.483     5.859
n1368.out[0] (.names)                                            0.235     6.094
$sdffe~4^Q~1.D[0] (.latch)                                       0.000     6.094
data arrival time                                                          6.094

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.094
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.117


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n986.in[2] (.names)                                                                                                                  0.776     5.851
n986.out[0] (.names)                                                                                                                 0.235     6.086
Xoutport~11.D[0] (.latch)                                                                                                            0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n990.in[2] (.names)                                                                                                                  0.776     5.851
n990.out[0] (.names)                                                                                                                 0.235     6.086
Xoutport~12.D[0] (.latch)                                                                                                            0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n994.in[2] (.names)                                                                                                                  0.776     5.851
n994.out[0] (.names)                                                                                                                 0.235     6.086
Xoutport~13.D[0] (.latch)                                                                                                            0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n998.in[2] (.names)                                                                                                                  0.776     5.851
n998.out[0] (.names)                                                                                                                 0.235     6.086
Xoutport~14.D[0] (.latch)                                                                                                            0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~14.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1002.in[2] (.names)                                                                                                                 0.776     5.851
n1002.out[0] (.names)                                                                                                                0.235     6.086
Xoutport~15.D[0] (.latch)                                                                                                            0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1006.in[2] (.names)                                                                                                                 0.776     5.851
n1006.out[0] (.names)                                                                                                                0.235     6.086
Xoutport~16.D[0] (.latch)                                                                                                            0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n982.in[2] (.names)                                                                                                                  0.776     5.851
n982.out[0] (.names)                                                                                                                 0.235     6.086
Xoutport~10.D[0] (.latch)                                                                                                            0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n958.in[2] (.names)                                                                                                                  0.776     5.851
n958.out[0] (.names)                                                                                                                 0.235     6.086
Xoutport~4.D[0] (.latch)                                                                                                             0.000     6.086
data arrival time                                                                                                                              6.086

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~4.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.086
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.110


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1623.in[2] (.names)                                                                                                                 0.769     5.844
n1623.out[0] (.names)                                                                                                                0.235     6.079
Youtport~25.D[0] (.latch)                                                                                                            0.000     6.079
data arrival time                                                                                                                              6.079

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~25.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.079
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.103


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1599.in[2] (.names)                                                                                                                 0.769     5.844
n1599.out[0] (.names)                                                                                                                0.235     6.079
Youtport~19.D[0] (.latch)                                                                                                            0.000     6.079
data arrival time                                                                                                                              6.079

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~19.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.079
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.103


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1607.in[2] (.names)                                                                                                                 0.769     5.844
n1607.out[0] (.names)                                                                                                                0.235     6.079
Youtport~21.D[0] (.latch)                                                                                                            0.000     6.079
data arrival time                                                                                                                              6.079

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~21.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.079
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.103


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1595.in[2] (.names)                                                                                                                 0.769     5.844
n1595.out[0] (.names)                                                                                                                0.235     6.079
Youtport~18.D[0] (.latch)                                                                                                            0.000     6.079
data arrival time                                                                                                                              6.079

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~18.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.079
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.103


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1587.in[2] (.names)                                                                                                                 0.769     5.844
n1587.out[0] (.names)                                                                                                                0.235     6.079
Youtport~16.D[0] (.latch)                                                                                                            0.000     6.079
data arrival time                                                                                                                              6.079

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.079
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.103


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.740     0.907
new_n1436.out[0] (.names)                                                                                                            0.235     1.142
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.242
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.503
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.603
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.838
new_n1432.in[2] (.names)                                                                                                             0.100     1.938
new_n1432.out[0] (.names)                                                                                                            0.235     2.173
new_n1431.in[2] (.names)                                                                                                             0.100     2.273
new_n1431.out[0] (.names)                                                                                                            0.261     2.534
new_n1430.in[0] (.names)                                                                                                             0.486     3.020
new_n1430.out[0] (.names)                                                                                                            0.261     3.281
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.381
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.642
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.742
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.003
new_n1427.in[1] (.names)                                                                                                             0.100     4.103
new_n1427.out[0] (.names)                                                                                                            0.261     4.364
new_n1465.in[1] (.names)                                                                                                             0.477     4.840
new_n1465.out[0] (.names)                                                                                                            0.235     5.075
n1583.in[2] (.names)                                                                                                                 0.769     5.844
n1583.out[0] (.names)                                                                                                                0.235     6.079
Youtport~15.D[0] (.latch)                                                                                                            0.000     6.079
data arrival time                                                                                                                              6.079

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.079
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.103


#End of timing report
