{
    "id": "1512149211",
    "title": "Validation of Pipelined Processor Designs Using Esterel Tools: A Case Study",
    "venue": "computer aided verification",
    "year": 1999,
    "authors": [
        {
            "name": "S. Ramesh",
            "id": "2592346776",
            "org": "Indian Institute of Technology Bombay"
        },
        {
            "name": "Purandar Bhaduri",
            "id": "1954899317",
            "org": "Tata Infotech Ltd"
        }
    ],
    "fields_of_study": [
        "Esterel",
        "Formal verification",
        "Parallel computing",
        "Computer science",
        "Out-of-order execution",
        "Pipeline (computing)",
        "Modular design",
        "Programming language"
    ],
    "references": [
        "1489483473",
        "1553233117",
        "1555915743",
        "1586502670",
        "1588758388",
        "1680001562",
        "1741528175",
        "1751589996",
        "1764850050",
        "2081938726"
    ]
}