Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Jan 18 14:40:54 2026
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             384 |           96 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------+------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |          Enable Signal         |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+--------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  Inst_RgbLed/LED_OBUF[0]       |                                |                                                |                1 |              1 |         1.00 |
|  Inst_SYNCHRNZR5/Pres/CLK      |                                |                                                |                1 |              3 |         3.00 |
|  Inst_SYNCHRNZR4/Pres/CLK      |                                |                                                |                1 |              3 |         3.00 |
|  Ins_EDGEDTCTR2/Pres/CLK       |                                |                                                |                1 |              3 |         3.00 |
|  Ins_EDGEDTCTR3/Pres/CLK       |                                |                                                |                2 |              3 |         1.50 |
|  Ins_EDGEDTCTR4/Pres/CLK       |                                |                                                |                1 |              3 |         3.00 |
|  Ins_EDGEDTCTR5/Pres/CLK       |                                |                                                |                1 |              3 |         3.00 |
|  Inst_RgbLed/Pres/slowclk_out  |                                |                                                |                1 |              3 |         3.00 |
|  Ins_EDGEDTCTR1/Pres/CLK       |                                |                                                |                1 |              3 |         3.00 |
|  Inst_SYNCHRNZR1/Pres/CLK      |                                |                                                |                1 |              3 |         3.00 |
|  Inst_SYNCHRNZR2/Pres/CLK      |                                |                                                |                1 |              3 |         3.00 |
|  Inst_SYNCHRNZR3/Pres/CLK      |                                |                                                |                1 |              3 |         3.00 |
|  Inst_RgbLed/PwmRed/Pres/CLK   |                                | Inst_RgbLed/PwmRed/cnt[7]_i_1__0_n_0           |                2 |              8 |         4.00 |
|  Inst_RgbLed/colorcntred__0    |                                |                                                |                2 |              8 |         4.00 |
|  Inst_RgbLed/LED_OBUF[3]       |                                |                                                |                3 |              8 |         2.67 |
|  Inst_RgbLed/colorcntgreen__0  |                                |                                                |                2 |              8 |         4.00 |
|  Inst_RgbLed/LED_OBUF[2]       |                                |                                                |                2 |              8 |         4.00 |
|  Inst_RgbLed/Cnt/Pres/CLK      | Inst_RgbLed/Cnt/cnt[7]_i_2_n_0 | Inst_RgbLed/Cnt/cnt[7]_i_1_n_0                 |                2 |              8 |         4.00 |
|  Inst_RgbLed/LED_OBUF[1]       |                                |                                                |                2 |              8 |         4.00 |
|  Inst_RgbLed/PwmBlue/Pres/CLK  |                                | Inst_RgbLed/PwmBlue/cnt[7]_i_1__2_n_0          |                2 |              8 |         4.00 |
|  Inst_RgbLed/PwmGreen/Pres/CLK |                                | Inst_RgbLed/PwmGreen/cnt[7]_i_1__1_n_0         |                2 |              8 |         4.00 |
|  Inst_RgbLed/colorcntblue__0   |                                |                                                |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0     |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_RgbLed/PwmRed/Pres/clkCnt[0]_i_1__1_n_0   |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_SYNCHRNZR1/Pres/clkCnt[0]_i_1__4_n_0      |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_SYNCHRNZR2/Pres/clkCnt[0]_i_1__6_n_0      |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0      |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_SYNCHRNZR4/Pres/clkCnt[0]_i_1__10_n_0     |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7_n_0       |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Ins_EDGEDTCTR3/Pres/clkCnt[0]_i_1__9_n_0       |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Ins_EDGEDTCTR4/Pres/clkCnt[0]_i_1__11_n_0      |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Ins_EDGEDTCTR5/Pres/clkCnt[0]_i_1__13_n_0      |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_RgbLed/Cnt/Pres/clkCnt[0]_i_1__0_n_0      |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0             |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3_n_0  |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Inst_RgbLed/PwmGreen/Pres/clkCnt[0]_i_1__2_n_0 |                6 |             24 |         4.00 |
|  clk_i_IBUF_BUFG               |                                | Ins_EDGEDTCTR1/Pres/clkCnt[0]_i_1__5_n_0       |                6 |             24 |         4.00 |
+--------------------------------+--------------------------------+------------------------------------------------+------------------+----------------+--------------+


