Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RS1' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardA' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Adder_Out_2' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'Write_Data' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'A' [C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v:110]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
