// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ethernet_axi_HH_
#define _ethernet_axi_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ethernet_axi_mem_V_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_MEM_V_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MEM_V_ID_WIDTH = 1,
         unsigned int C_M_AXI_MEM_V_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_V_DATA_WIDTH = 64,
         unsigned int C_M_AXI_MEM_V_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_V_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_V_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_V_BUSER_WIDTH = 1>
struct ethernet_axi : public sc_module {
    // Port declarations 57
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > data_in_TDATA;
    sc_in< sc_logic > data_in_TVALID;
    sc_out< sc_logic > data_in_TREADY;
    sc_in< sc_lv<8> > data_in_TKEEP;
    sc_in< sc_lv<1> > data_in_TLAST;
    sc_out< sc_lv<64> > data_out_TDATA;
    sc_out< sc_logic > data_out_TVALID;
    sc_in< sc_logic > data_out_TREADY;
    sc_out< sc_lv<8> > data_out_TKEEP;
    sc_out< sc_lv<1> > data_out_TLAST;
    sc_out< sc_logic > m_axi_mem_V_AWVALID;
    sc_in< sc_logic > m_axi_mem_V_AWREADY;
    sc_out< sc_uint<C_M_AXI_MEM_V_ADDR_WIDTH> > m_axi_mem_V_AWADDR;
    sc_out< sc_uint<C_M_AXI_MEM_V_ID_WIDTH> > m_axi_mem_V_AWID;
    sc_out< sc_lv<8> > m_axi_mem_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_mem_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_mem_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_mem_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_mem_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_mem_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_mem_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_mem_V_AWREGION;
    sc_out< sc_uint<C_M_AXI_MEM_V_AWUSER_WIDTH> > m_axi_mem_V_AWUSER;
    sc_out< sc_logic > m_axi_mem_V_WVALID;
    sc_in< sc_logic > m_axi_mem_V_WREADY;
    sc_out< sc_uint<C_M_AXI_MEM_V_DATA_WIDTH> > m_axi_mem_V_WDATA;
    sc_out< sc_uint<C_M_AXI_MEM_V_DATA_WIDTH/8> > m_axi_mem_V_WSTRB;
    sc_out< sc_logic > m_axi_mem_V_WLAST;
    sc_out< sc_uint<C_M_AXI_MEM_V_ID_WIDTH> > m_axi_mem_V_WID;
    sc_out< sc_uint<C_M_AXI_MEM_V_WUSER_WIDTH> > m_axi_mem_V_WUSER;
    sc_out< sc_logic > m_axi_mem_V_ARVALID;
    sc_in< sc_logic > m_axi_mem_V_ARREADY;
    sc_out< sc_uint<C_M_AXI_MEM_V_ADDR_WIDTH> > m_axi_mem_V_ARADDR;
    sc_out< sc_uint<C_M_AXI_MEM_V_ID_WIDTH> > m_axi_mem_V_ARID;
    sc_out< sc_lv<8> > m_axi_mem_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_mem_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_mem_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_mem_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_mem_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_mem_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_mem_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_mem_V_ARREGION;
    sc_out< sc_uint<C_M_AXI_MEM_V_ARUSER_WIDTH> > m_axi_mem_V_ARUSER;
    sc_in< sc_logic > m_axi_mem_V_RVALID;
    sc_out< sc_logic > m_axi_mem_V_RREADY;
    sc_in< sc_uint<C_M_AXI_MEM_V_DATA_WIDTH> > m_axi_mem_V_RDATA;
    sc_in< sc_logic > m_axi_mem_V_RLAST;
    sc_in< sc_uint<C_M_AXI_MEM_V_ID_WIDTH> > m_axi_mem_V_RID;
    sc_in< sc_uint<C_M_AXI_MEM_V_RUSER_WIDTH> > m_axi_mem_V_RUSER;
    sc_in< sc_lv<2> > m_axi_mem_V_RRESP;
    sc_in< sc_logic > m_axi_mem_V_BVALID;
    sc_out< sc_logic > m_axi_mem_V_BREADY;
    sc_in< sc_lv<2> > m_axi_mem_V_BRESP;
    sc_in< sc_uint<C_M_AXI_MEM_V_ID_WIDTH> > m_axi_mem_V_BID;
    sc_in< sc_uint<C_M_AXI_MEM_V_BUSER_WIDTH> > m_axi_mem_V_BUSER;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<8> > ap_var_for_const7;


    // Module declarations
    ethernet_axi(sc_module_name name);
    SC_HAS_PROCESS(ethernet_axi);

    ~ethernet_axi();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    ethernet_axi_mem_V_m_axi<0,64,32,5,16,16,16,16,C_M_AXI_MEM_V_ID_WIDTH,C_M_AXI_MEM_V_ADDR_WIDTH,C_M_AXI_MEM_V_DATA_WIDTH,C_M_AXI_MEM_V_AWUSER_WIDTH,C_M_AXI_MEM_V_ARUSER_WIDTH,C_M_AXI_MEM_V_WUSER_WIDTH,C_M_AXI_MEM_V_RUSER_WIDTH,C_M_AXI_MEM_V_BUSER_WIDTH,C_M_AXI_MEM_V_TARGET_ADDR,C_M_AXI_MEM_V_USER_VALUE,C_M_AXI_MEM_V_PROT_VALUE,C_M_AXI_MEM_V_CACHE_VALUE>* ethernet_axi_mem_V_m_axi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_data_out;
    sc_signal< sc_logic > data_out_V_data_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_data_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_data_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_data_V_1_sel;
    sc_signal< sc_logic > data_out_V_data_V_1_load_A;
    sc_signal< sc_logic > data_out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_data_V_1_state;
    sc_signal< sc_logic > data_out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > data_out_V_keep_V_1_data_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_keep_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_keep_V_1_ack_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > data_out_V_keep_V_1_state;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_data_out;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_last_V_1_sel;
    sc_signal< sc_logic > data_out_V_last_V_1_load_A;
    sc_signal< sc_logic > data_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_last_V_1_state;
    sc_signal< sc_logic > data_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > fsm_state_V;
    sc_signal< sc_lv<48> > dest_address_V;
    sc_signal< sc_lv<48> > src_address_V;
    sc_signal< sc_lv<8> > axi_command_V;
    sc_signal< sc_lv<9> > read_len_V;
    sc_signal< sc_lv<2> > word_count_V;
    sc_signal< sc_lv<9> > write_len_V;
    sc_signal< sc_lv<16> > mac_type_V;
    sc_signal< sc_lv<8> > ethernet_axi_id_V;
    sc_signal< sc_lv<32> > axi_address_V;
    sc_signal< sc_lv<9> > axi_len_V;
    sc_signal< sc_lv<32> > write_address_V;
    sc_signal< sc_lv<32> > read_address_V;
    sc_signal< sc_lv<2> > send_word_count_V;
    sc_signal< sc_logic > data_in_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_iter0_fsm;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state1;
    sc_signal< sc_lv<2> > ap_CS_iter1_fsm;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state2;
    sc_signal< sc_lv<2> > ap_CS_iter2_fsm;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state3;
    sc_signal< sc_lv<2> > ap_CS_iter3_fsm;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state4;
    sc_signal< sc_lv<2> > ap_CS_iter4_fsm;
    sc_signal< sc_logic > ap_CS_iter4_fsm_state5;
    sc_signal< sc_lv<2> > ap_CS_iter5_fsm;
    sc_signal< sc_logic > ap_CS_iter5_fsm_state6;
    sc_signal< sc_lv<2> > ap_CS_iter6_fsm;
    sc_signal< sc_logic > ap_CS_iter6_fsm_state7;
    sc_signal< sc_lv<2> > ap_CS_iter7_fsm;
    sc_signal< sc_logic > ap_CS_iter7_fsm_state8;
    sc_signal< sc_lv<2> > ap_CS_iter8_fsm;
    sc_signal< sc_logic > ap_CS_iter8_fsm_state9;
    sc_signal< sc_lv<2> > ap_CS_iter9_fsm;
    sc_signal< sc_logic > ap_CS_iter9_fsm_state10;
    sc_signal< sc_lv<2> > ap_CS_iter10_fsm;
    sc_signal< sc_logic > ap_CS_iter10_fsm_state11;
    sc_signal< sc_lv<2> > ap_CS_iter11_fsm;
    sc_signal< sc_logic > ap_CS_iter11_fsm_state12;
    sc_signal< sc_lv<2> > ap_CS_iter12_fsm;
    sc_signal< sc_logic > ap_CS_iter12_fsm_state13;
    sc_signal< sc_lv<2> > ap_CS_iter13_fsm;
    sc_signal< sc_logic > ap_CS_iter13_fsm_state14;
    sc_signal< sc_lv<2> > ap_CS_iter14_fsm;
    sc_signal< sc_logic > ap_CS_iter14_fsm_state15;
    sc_signal< sc_lv<1> > fsm_state_V_load_load_fu_360_p1;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_164_p5;
    sc_signal< sc_logic > data_out_TDATA_blk_n;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter12_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter13_reg;
    sc_signal< sc_logic > mem_V_blk_n_AW;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_reg_835;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter7_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond_reg_899;
    sc_signal< sc_logic > mem_V_blk_n_W;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter8_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_cond_reg_899_pp0_iter8_reg;
    sc_signal< sc_logic > mem_V_blk_n_B;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter13_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond_reg_899_pp0_iter13_reg;
    sc_signal< sc_logic > mem_V_blk_n_AR;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter0_reg;
    sc_signal< sc_lv<2> > t_V_reg_864;
    sc_signal< sc_lv<1> > tmp_5_reg_868;
    sc_signal< sc_lv<1> > tmp_s_reg_872;
    sc_signal< sc_logic > mem_V_blk_n_R;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter7_reg;
    sc_signal< sc_logic > mem_V_AWVALID;
    sc_signal< sc_logic > mem_V_AWREADY;
    sc_signal< sc_lv<32> > mem_V_AWADDR;
    sc_signal< sc_logic > mem_V_WVALID;
    sc_signal< sc_logic > mem_V_WREADY;
    sc_signal< sc_logic > mem_V_ARVALID;
    sc_signal< sc_logic > mem_V_ARREADY;
    sc_signal< sc_lv<32> > mem_V_ARADDR;
    sc_signal< sc_logic > mem_V_RVALID;
    sc_signal< sc_logic > mem_V_RREADY;
    sc_signal< sc_lv<64> > mem_V_RDATA;
    sc_signal< sc_logic > mem_V_RLAST;
    sc_signal< sc_lv<1> > mem_V_RID;
    sc_signal< sc_lv<1> > mem_V_RUSER;
    sc_signal< sc_lv<2> > mem_V_RRESP;
    sc_signal< sc_logic > mem_V_BVALID;
    sc_signal< sc_logic > mem_V_BREADY;
    sc_signal< sc_lv<2> > mem_V_BRESP;
    sc_signal< sc_lv<1> > mem_V_BID;
    sc_signal< sc_lv<1> > mem_V_BUSER;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_mem_V_ARREADY;
    sc_signal< bool > ap_predicate_op61_readreq_state2;
    sc_signal< bool > ap_predicate_op65_readreq_state2;
    sc_signal< bool > ap_predicate_op69_readreq_state2;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_predicate_op103_read_state9;
    sc_signal< bool > ap_predicate_op105_read_state9;
    sc_signal< bool > ap_predicate_op106_read_state9;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< sc_logic > ap_sig_ioackin_mem_V_AWREADY;
    sc_signal< bool > ap_predicate_op102_writereq_state9;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< sc_logic > ap_sig_ioackin_mem_V_WREADY;
    sc_signal< bool > ap_predicate_op115_write_state10;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_predicate_op166_writeresp_state15;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state15_io;
    sc_signal< sc_lv<64> > tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > tmp_data_V_reg_318_pp0_iter12_reg;
    sc_signal< bool > ap_predicate_op22_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter1_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter2_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter3_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter4_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter5_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter6_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter9_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter10_reg;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_825_pp0_iter11_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter1_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter2_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter3_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter4_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter5_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter6_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter7_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter8_reg;
    sc_signal< sc_lv<8> > axi_command_V_load_reg_829_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter0_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_reg_835_pp0_iter12_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter1_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter7_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter8_reg;
    sc_signal< sc_lv<64> > tmp_data_V_1_reg_839_pp0_iter9_reg;
    sc_signal< sc_lv<2> > t_V_1_load_fu_380_p1;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter0_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter1_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter2_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter3_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter4_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter5_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter6_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter9_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter10_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter11_reg;
    sc_signal< sc_lv<2> > t_V_1_reg_854_pp0_iter12_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter1_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter2_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter3_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter4_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter5_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter6_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter7_reg;
    sc_signal< sc_lv<9> > p_Result_10_reg_858_pp0_iter8_reg;
    sc_signal< sc_lv<2> > t_V_load_fu_428_p1;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter1_reg;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter2_reg;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter3_reg;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter4_reg;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter5_reg;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter6_reg;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter8_reg;
    sc_signal< sc_lv<2> > t_V_reg_864_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_5_fu_450_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_868_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_s_fu_456_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_872_pp0_iter9_reg;
    sc_signal< sc_lv<32> > p_4_fu_495_p1;
    sc_signal< sc_lv<32> > p_4_reg_876;
    sc_signal< sc_lv<32> > p_4_reg_876_pp0_iter2_reg;
    sc_signal< sc_lv<32> > p_4_reg_876_pp0_iter3_reg;
    sc_signal< sc_lv<32> > p_4_reg_876_pp0_iter4_reg;
    sc_signal< sc_lv<32> > p_4_reg_876_pp0_iter5_reg;
    sc_signal< sc_lv<32> > p_4_reg_876_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond_fu_571_p2;
    sc_signal< sc_lv<1> > or_cond_reg_899_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_cond_reg_899_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond_reg_899_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond_reg_899_pp0_iter12_reg;
    sc_signal< sc_lv<32> > t_V_4_reg_903;
    sc_signal< sc_lv<32> > tmp_11_fu_615_p1;
    sc_signal< sc_lv<32> > tmp_11_reg_914;
    sc_signal< sc_lv<64> > mem_V_addr_2_read_reg_919;
    sc_signal< sc_lv<64> > mem_V_addr_2_read_reg_919_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_15_fu_619_p1;
    sc_signal< sc_lv<32> > tmp_15_reg_924;
    sc_signal< sc_lv<64> > p_Result_4_fu_667_p5;
    sc_signal< sc_lv<64> > p_Result_12_fu_678_p5;
    sc_signal< sc_lv<64> > p_Result_3_fu_762_p4;
    sc_signal< sc_lv<64> > p_Result_2_fu_790_p5;
    sc_signal< sc_lv<64> > p_Result_s_15_fu_805_p3;
    sc_signal< sc_lv<64> > p_Result_13_fu_813_p5;
    sc_signal< sc_lv<1> > ap_phi_mux_word_count_V_flag_phi_fu_255_p8;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_word_count_V_flag_reg_252;
    sc_signal< sc_lv<2> > ap_phi_mux_word_count_V_new_phi_fu_272_p8;
    sc_signal< sc_lv<2> > ap_phi_reg_pp0_iter0_word_count_V_new_reg_269;
    sc_signal< sc_lv<1> > ap_phi_mux_word_count_V_flag_1_phi_fu_289_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_286;
    sc_signal< sc_lv<1> > tmp_last_V_fu_376_p1;
    sc_signal< sc_lv<2> > ap_phi_mux_word_count_V_new_1_phi_fu_301_p4;
    sc_signal< sc_lv<2> > ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_298;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_p_Val2_3_reg_309;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_tmp_data_V_reg_318;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_tmp_data_V_reg_318;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter2_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter3_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter4_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter5_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter6_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter7_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter8_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter9_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter10_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter11_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter12_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter13_tmp_last_V_1_reg_335;
    sc_signal< sc_lv<64> > tmp_1_fu_516_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_605_p1;
    sc_signal< sc_logic > ap_reg_ioackin_mem_V_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_mem_V_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_mem_V_WREADY;
    sc_signal< sc_lv<48> > tmp_12_fu_718_p1;
    sc_signal< sc_lv<48> > p_Result_7_fu_700_p5;
    sc_signal< sc_lv<48> > p_Result_5_fu_736_p5;
    sc_signal< sc_lv<9> > tmp_3_fu_462_p2;
    sc_signal< sc_lv<9> > tmp_7_fu_593_p2;
    sc_signal< sc_lv<32> > tmp_14_fu_623_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_581_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_527_p2;
    sc_signal< sc_lv<29> > p_Result_11_fu_486_p4;
    sc_signal< sc_lv<1> > tmp_9_fu_560_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_565_p2;
    sc_signal< sc_lv<32> > tmp_13_fu_697_p1;
    sc_signal< sc_lv<16> > p_Result_6_fu_727_p4;
    sc_signal< sc_lv<32> > p_Result_1_fu_772_p4;
    sc_signal< sc_lv<16> > tmp_10_fu_801_p1;
    sc_signal< sc_lv<1> > ap_NS_iter0_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter1_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter2_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter3_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter4_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter5_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter6_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter7_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter8_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter9_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter10_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter11_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter12_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter13_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter14_fsm;
    sc_signal< bool > ap_condition_445;
    sc_signal< bool > ap_condition_989;
    sc_signal< bool > ap_condition_996;
    sc_signal< bool > ap_condition_736;
    sc_signal< bool > ap_condition_1086;
    sc_signal< bool > ap_condition_1022;
    sc_signal< bool > ap_condition_740;
    sc_signal< bool > ap_condition_1522;
    sc_signal< bool > ap_condition_730;
    sc_signal< bool > ap_condition_1528;
    sc_signal< bool > ap_condition_735;
    sc_signal< bool > ap_condition_1049;
    sc_signal< bool > ap_condition_1174;
    sc_signal< bool > ap_condition_773;
    sc_signal< bool > ap_condition_1539;
    sc_signal< bool > ap_condition_896;
    sc_signal< bool > ap_condition_510;
    sc_signal< bool > ap_condition_709;
    sc_signal< bool > ap_condition_840;
    sc_signal< bool > ap_condition_1197;
    sc_signal< bool > ap_condition_1553;
    sc_signal< bool > ap_condition_1557;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_iter0_fsm_state1;
    static const sc_lv<2> ap_ST_iter1_fsm_state2;
    static const sc_lv<2> ap_ST_iter2_fsm_state3;
    static const sc_lv<2> ap_ST_iter3_fsm_state4;
    static const sc_lv<2> ap_ST_iter4_fsm_state5;
    static const sc_lv<2> ap_ST_iter5_fsm_state6;
    static const sc_lv<2> ap_ST_iter6_fsm_state7;
    static const sc_lv<2> ap_ST_iter7_fsm_state8;
    static const sc_lv<2> ap_ST_iter8_fsm_state9;
    static const sc_lv<2> ap_ST_iter9_fsm_state10;
    static const sc_lv<2> ap_ST_iter10_fsm_state11;
    static const sc_lv<2> ap_ST_iter11_fsm_state12;
    static const sc_lv<2> ap_ST_iter12_fsm_state13;
    static const sc_lv<2> ap_ST_iter13_fsm_state14;
    static const sc_lv<2> ap_ST_iter14_fsm_state15;
    static const sc_lv<2> ap_ST_iter1_fsm_state0;
    static const sc_lv<2> ap_ST_iter2_fsm_state0;
    static const sc_lv<2> ap_ST_iter3_fsm_state0;
    static const sc_lv<2> ap_ST_iter4_fsm_state0;
    static const sc_lv<2> ap_ST_iter5_fsm_state0;
    static const sc_lv<2> ap_ST_iter6_fsm_state0;
    static const sc_lv<2> ap_ST_iter7_fsm_state0;
    static const sc_lv<2> ap_ST_iter8_fsm_state0;
    static const sc_lv<2> ap_ST_iter9_fsm_state0;
    static const sc_lv<2> ap_ST_iter10_fsm_state0;
    static const sc_lv<2> ap_ST_iter11_fsm_state0;
    static const sc_lv<2> ap_ST_iter12_fsm_state0;
    static const sc_lv<2> ap_ST_iter13_fsm_state0;
    static const sc_lv<2> ap_ST_iter14_fsm_state0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const int C_M_AXI_MEM_V_TARGET_ADDR;
    static const int C_M_AXI_MEM_V_USER_VALUE;
    static const int C_M_AXI_MEM_V_PROT_VALUE;
    static const int C_M_AXI_MEM_V_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<64> ap_const_lv64_10000000;
    static const sc_lv<64> ap_const_lv64_10000002;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<8> ap_const_lv8_52;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_57;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_DEADBEEF;
    static const bool ap_const_boolean_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_iter0_fsm_state1();
    void thread_ap_CS_iter10_fsm_state11();
    void thread_ap_CS_iter11_fsm_state12();
    void thread_ap_CS_iter12_fsm_state13();
    void thread_ap_CS_iter13_fsm_state14();
    void thread_ap_CS_iter14_fsm_state15();
    void thread_ap_CS_iter1_fsm_state2();
    void thread_ap_CS_iter2_fsm_state3();
    void thread_ap_CS_iter3_fsm_state4();
    void thread_ap_CS_iter4_fsm_state5();
    void thread_ap_CS_iter5_fsm_state6();
    void thread_ap_CS_iter6_fsm_state7();
    void thread_ap_CS_iter7_fsm_state8();
    void thread_ap_CS_iter8_fsm_state9();
    void thread_ap_CS_iter9_fsm_state10();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_io();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_io();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_1022();
    void thread_ap_condition_1049();
    void thread_ap_condition_1086();
    void thread_ap_condition_1174();
    void thread_ap_condition_1197();
    void thread_ap_condition_1522();
    void thread_ap_condition_1528();
    void thread_ap_condition_1539();
    void thread_ap_condition_1553();
    void thread_ap_condition_1557();
    void thread_ap_condition_445();
    void thread_ap_condition_510();
    void thread_ap_condition_709();
    void thread_ap_condition_730();
    void thread_ap_condition_735();
    void thread_ap_condition_736();
    void thread_ap_condition_740();
    void thread_ap_condition_773();
    void thread_ap_condition_840();
    void thread_ap_condition_896();
    void thread_ap_condition_989();
    void thread_ap_condition_996();
    void thread_ap_phi_mux_word_count_V_flag_1_phi_fu_289_p4();
    void thread_ap_phi_mux_word_count_V_flag_phi_fu_255_p8();
    void thread_ap_phi_mux_word_count_V_new_1_phi_fu_301_p4();
    void thread_ap_phi_mux_word_count_V_new_phi_fu_272_p8();
    void thread_ap_phi_reg_pp0_iter0_p_Val2_3_reg_309();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_reg_318();
    void thread_ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_335();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_286();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_flag_reg_252();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_298();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_new_reg_269();
    void thread_ap_predicate_op102_writereq_state9();
    void thread_ap_predicate_op103_read_state9();
    void thread_ap_predicate_op105_read_state9();
    void thread_ap_predicate_op106_read_state9();
    void thread_ap_predicate_op115_write_state10();
    void thread_ap_predicate_op166_writeresp_state15();
    void thread_ap_predicate_op22_read_state1();
    void thread_ap_predicate_op61_readreq_state2();
    void thread_ap_predicate_op65_readreq_state2();
    void thread_ap_predicate_op69_readreq_state2();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_mem_V_ARREADY();
    void thread_ap_sig_ioackin_mem_V_AWREADY();
    void thread_ap_sig_ioackin_mem_V_WREADY();
    void thread_data_in_TDATA_blk_n();
    void thread_data_in_TREADY();
    void thread_data_out_TDATA();
    void thread_data_out_TDATA_blk_n();
    void thread_data_out_TKEEP();
    void thread_data_out_TLAST();
    void thread_data_out_TVALID();
    void thread_data_out_V_data_V_1_ack_in();
    void thread_data_out_V_data_V_1_ack_out();
    void thread_data_out_V_data_V_1_data_out();
    void thread_data_out_V_data_V_1_load_A();
    void thread_data_out_V_data_V_1_load_B();
    void thread_data_out_V_data_V_1_sel();
    void thread_data_out_V_data_V_1_state_cmp_full();
    void thread_data_out_V_data_V_1_vld_in();
    void thread_data_out_V_data_V_1_vld_out();
    void thread_data_out_V_keep_V_1_ack_in();
    void thread_data_out_V_keep_V_1_ack_out();
    void thread_data_out_V_keep_V_1_data_out();
    void thread_data_out_V_keep_V_1_sel();
    void thread_data_out_V_keep_V_1_vld_in();
    void thread_data_out_V_keep_V_1_vld_out();
    void thread_data_out_V_last_V_1_ack_in();
    void thread_data_out_V_last_V_1_ack_out();
    void thread_data_out_V_last_V_1_data_out();
    void thread_data_out_V_last_V_1_load_A();
    void thread_data_out_V_last_V_1_load_B();
    void thread_data_out_V_last_V_1_sel();
    void thread_data_out_V_last_V_1_state_cmp_full();
    void thread_data_out_V_last_V_1_vld_in();
    void thread_data_out_V_last_V_1_vld_out();
    void thread_fsm_state_V_load_load_fu_360_p1();
    void thread_fsm_state_V_load_reg_825_pp0_iter0_reg();
    void thread_mem_V_ARADDR();
    void thread_mem_V_ARVALID();
    void thread_mem_V_AWADDR();
    void thread_mem_V_AWVALID();
    void thread_mem_V_BREADY();
    void thread_mem_V_RREADY();
    void thread_mem_V_WVALID();
    void thread_mem_V_blk_n_AR();
    void thread_mem_V_blk_n_AW();
    void thread_mem_V_blk_n_B();
    void thread_mem_V_blk_n_R();
    void thread_mem_V_blk_n_W();
    void thread_or_cond_fu_571_p2();
    void thread_p_4_fu_495_p1();
    void thread_p_Result_11_fu_486_p4();
    void thread_p_Result_12_fu_678_p5();
    void thread_p_Result_13_fu_813_p5();
    void thread_p_Result_1_fu_772_p4();
    void thread_p_Result_2_fu_790_p5();
    void thread_p_Result_3_fu_762_p4();
    void thread_p_Result_4_fu_667_p5();
    void thread_p_Result_5_fu_736_p5();
    void thread_p_Result_6_fu_727_p4();
    void thread_p_Result_7_fu_700_p5();
    void thread_p_Result_s_15_fu_805_p3();
    void thread_t_V_1_load_fu_380_p1();
    void thread_t_V_1_reg_854_pp0_iter0_reg();
    void thread_t_V_load_fu_428_p1();
    void thread_tmp_10_fu_801_p1();
    void thread_tmp_11_fu_615_p1();
    void thread_tmp_12_fu_718_p1();
    void thread_tmp_13_fu_697_p1();
    void thread_tmp_14_fu_623_p1();
    void thread_tmp_15_fu_619_p1();
    void thread_tmp_1_fu_516_p1();
    void thread_tmp_2_fu_527_p2();
    void thread_tmp_3_fu_462_p2();
    void thread_tmp_4_fu_565_p2();
    void thread_tmp_5_fu_450_p2();
    void thread_tmp_6_fu_581_p2();
    void thread_tmp_7_fu_593_p2();
    void thread_tmp_8_fu_605_p1();
    void thread_tmp_9_fu_560_p2();
    void thread_tmp_last_V_fu_376_p1();
    void thread_tmp_nbreadreq_fu_164_p5();
    void thread_tmp_reg_835_pp0_iter0_reg();
    void thread_tmp_s_fu_456_p2();
    void thread_ap_NS_iter0_fsm();
    void thread_ap_NS_iter1_fsm();
    void thread_ap_NS_iter2_fsm();
    void thread_ap_NS_iter3_fsm();
    void thread_ap_NS_iter4_fsm();
    void thread_ap_NS_iter5_fsm();
    void thread_ap_NS_iter6_fsm();
    void thread_ap_NS_iter7_fsm();
    void thread_ap_NS_iter8_fsm();
    void thread_ap_NS_iter9_fsm();
    void thread_ap_NS_iter10_fsm();
    void thread_ap_NS_iter11_fsm();
    void thread_ap_NS_iter12_fsm();
    void thread_ap_NS_iter13_fsm();
    void thread_ap_NS_iter14_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
