{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 10:15:53 2024 " "Info: Processing started: Wed Jun 26 10:15:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multi_Cycle -c Single_Cycle --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multi_Cycle -c Single_Cycle --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\] memory Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg2 116.12 MHz 8.612 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 116.12 MHz between source register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\]\" and destination memory \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg2\" (period= 8.612 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.603 ns + Longest register memory " "Info: + Longest register to memory delay is 8.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\] 1 REG LCFF_X54_Y21_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y21_N1; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.271 ns) 0.814 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37 2 COMB LCCOMB_X54_Y21_N26 346 " "Info: 2: + IC(0.543 ns) + CELL(0.271 ns) = 0.814 ns; Loc. = LCCOMB_X54_Y21_N26; Fanout = 346; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.437 ns) 2.145 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3036 3 COMB LCCOMB_X55_Y23_N30 1 " "Info: 3: + IC(0.894 ns) + CELL(0.437 ns) = 2.145 ns; Loc. = LCCOMB_X55_Y23_N30; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3036'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3036 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.150 ns) 3.244 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3037 4 COMB LCCOMB_X50_Y23_N28 1 " "Info: 4: + IC(0.949 ns) + CELL(0.150 ns) = 3.244 ns; Loc. = LCCOMB_X50_Y23_N28; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3037'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3036 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3037 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.275 ns) 4.354 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3040 5 COMB LCCOMB_X49_Y20_N0 1 " "Info: 5: + IC(0.835 ns) + CELL(0.275 ns) = 4.354 ns; Loc. = LCCOMB_X49_Y20_N0; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3040'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3037 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3040 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.438 ns) 5.474 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3043 6 COMB LCCOMB_X47_Y21_N16 1 " "Info: 6: + IC(0.682 ns) + CELL(0.438 ns) = 5.474 ns; Loc. = LCCOMB_X47_Y21_N16; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3043'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3040 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3043 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 5.996 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3044 7 COMB LCCOMB_X47_Y21_N18 1 " "Info: 7: + IC(0.247 ns) + CELL(0.275 ns) = 5.996 ns; Loc. = LCCOMB_X47_Y21_N18; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3044'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3043 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3044 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.150 ns) 7.409 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3055 8 COMB LCCOMB_X53_Y19_N6 3 " "Info: 8: + IC(1.263 ns) + CELL(0.150 ns) = 7.409 ns; Loc. = LCCOMB_X53_Y19_N6; Fanout = 3; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~3055'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3044 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3055 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.142 ns) 8.603 ns Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg2 9 MEM M4K_X52_Y20 26 " "Info: 9: + IC(1.052 ns) + CELL(0.142 ns) = 8.603 ns; Loc. = M4K_X52_Y20; Fanout = 26; MEM Node = 'Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3055 Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_fcl1.tdf" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/db/altsyncram_fcl1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.138 ns ( 24.85 % ) " "Info: Total cell delay = 2.138 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.465 ns ( 75.15 % ) " "Info: Total interconnect delay = 6.465 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.603 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3036 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3037 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3040 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3043 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3044 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3055 Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.603 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3036 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3037 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3040 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3043 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3044 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3055 {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.543ns 0.894ns 0.949ns 0.835ns 0.682ns 0.247ns 1.263ns 1.052ns } { 0.000ns 0.271ns 0.437ns 0.150ns 0.275ns 0.438ns 0.275ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.276 ns - Smallest " "Info: - Smallest clock skew is 0.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.460 ns + Shortest memory " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination memory is 3.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.689 ns) 3.460 ns Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg2 2 MEM M4K_X52_Y20 26 " "Info: 2: + IC(1.909 ns) + CELL(0.689 ns) = 3.460 ns; Loc. = M4K_X52_Y20; Fanout = 26; MEM Node = 'Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_fcl1.tdf" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/db/altsyncram_fcl1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.551 ns ( 44.83 % ) " "Info: Total cell delay = 1.551 ns ( 44.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 55.17 % ) " "Info: Total interconnect delay = 1.909 ns ( 55.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 1.909ns } { 0.000ns 0.862ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.184 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.537 ns) 3.184 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\] 2 REG LCFF_X54_Y21_N1 3 " "Info: 2: + IC(1.785 ns) + CELL(0.537 ns) = 3.184 ns; Loc. = LCFF_X54_Y21_N1; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.94 % ) " "Info: Total cell delay = 1.399 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.06 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 1.909ns } { 0.000ns 0.862ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_fcl1.tdf" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/db/altsyncram_fcl1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.603 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3036 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3037 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3040 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3043 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3044 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3055 Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.603 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3036 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3037 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3040 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3043 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3044 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~3055 {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.543ns 0.894ns 0.949ns 0.835ns 0.682ns 0.247ns 1.263ns 1.052ns } { 0.000ns 0.271ns 0.437ns 0.150ns 0.275ns 0.438ns 0.275ns 0.150ns 0.142ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 1.909ns } { 0.000ns 0.862ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\|output_data\[10\] SW\[15\] KEY\[0\] 13.180 ns register " "Info: tsu for register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\|output_data\[10\]\" (data pin = \"SW\[15\]\", clock pin = \"KEY\[0\]\") is 13.180 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.573 ns + Longest pin register " "Info: + Longest pin to register delay is 16.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 8; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.406 ns) + CELL(0.438 ns) 8.676 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[4\]~32 2 COMB LCCOMB_X55_Y22_N2 245 " "Info: 2: + IC(7.406 ns) + CELL(0.438 ns) = 8.676 ns; Loc. = LCCOMB_X55_Y22_N2; Fanout = 245; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[4\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.844 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.437 ns) 10.175 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2490 3 COMB LCCOMB_X49_Y22_N2 1 " "Info: 3: + IC(1.062 ns) + CELL(0.437 ns) = 10.175 ns; Loc. = LCCOMB_X49_Y22_N2; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2490'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2490 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.150 ns) 11.562 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2491 4 COMB LCCOMB_X56_Y25_N26 1 " "Info: 4: + IC(1.237 ns) + CELL(0.150 ns) = 11.562 ns; Loc. = LCCOMB_X56_Y25_N26; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2491'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2490 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2491 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 12.462 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2494 5 COMB LCCOMB_X55_Y21_N14 1 " "Info: 5: + IC(0.750 ns) + CELL(0.150 ns) = 12.462 ns; Loc. = LCCOMB_X55_Y21_N14; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2494'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2491 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2494 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 13.330 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2497 6 COMB LCCOMB_X56_Y24_N6 1 " "Info: 6: + IC(0.718 ns) + CELL(0.150 ns) = 13.330 ns; Loc. = LCCOMB_X56_Y24_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2497'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2494 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2497 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 13.719 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2498 7 COMB LCCOMB_X56_Y24_N8 1 " "Info: 7: + IC(0.239 ns) + CELL(0.150 ns) = 13.719 ns; Loc. = LCCOMB_X56_Y24_N8; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2498'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2497 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2498 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.150 ns) 14.897 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2509 8 COMB LCCOMB_X56_Y19_N16 2 " "Info: 8: + IC(1.028 ns) + CELL(0.150 ns) = 14.897 ns; Loc. = LCCOMB_X56_Y19_N16; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2509'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2498 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2509 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.366 ns) 16.573 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\|output_data\[10\] 9 REG LCFF_X60_Y21_N1 4 " "Info: 9: + IC(1.310 ns) + CELL(0.366 ns) = 16.573 ns; Loc. = LCFF_X60_Y21_N1; Fanout = 4; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\|output_data\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2509 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.823 ns ( 17.03 % ) " "Info: Total cell delay = 2.823 ns ( 17.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.750 ns ( 82.97 % ) " "Info: Total interconnect delay = 13.750 ns ( 82.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.573 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2490 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2491 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2494 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2497 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2498 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2509 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.573 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2490 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2491 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2494 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2497 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2498 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2509 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] {} } { 0.000ns 0.000ns 7.406ns 1.062ns 1.237ns 0.750ns 0.718ns 0.239ns 1.028ns 1.310ns } { 0.000ns 0.832ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.357 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.537 ns) 3.357 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\|output_data\[10\] 2 REG LCFF_X60_Y21_N1 4 " "Info: 2: + IC(1.958 ns) + CELL(0.537 ns) = 3.357 ns; Loc. = LCFF_X60_Y21_N1; Fanout = 4; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\|output_data\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.67 % ) " "Info: Total cell delay = 1.399 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.958 ns ( 58.33 % ) " "Info: Total interconnect delay = 1.958 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] {} } { 0.000ns 0.000ns 1.958ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.573 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2490 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2491 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2494 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2497 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2498 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2509 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.573 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2490 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2491 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2494 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2497 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2498 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2509 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] {} } { 0.000ns 0.000ns 7.406ns 1.062ns 1.237ns 0.750ns 0.718ns 0.239ns 1.028ns 1.310ns } { 0.000ns 0.832ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp4|output_data[10] {} } { 0.000ns 0.000ns 1.958ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX3\[5\] Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\] 17.881 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX3\[5\]\" through register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\]\" is 17.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.184 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.537 ns) 3.184 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\] 2 REG LCFF_X54_Y21_N1 3 " "Info: 2: + IC(1.785 ns) + CELL(0.537 ns) = 3.184 ns; Loc. = LCFF_X54_Y21_N1; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.94 % ) " "Info: Total cell delay = 1.399 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.06 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.447 ns + Longest register pin " "Info: + Longest register to pin delay is 14.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\] 1 REG LCFF_X54_Y21_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y21_N1; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.271 ns) 0.814 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37 2 COMB LCCOMB_X54_Y21_N26 346 " "Info: 2: + IC(0.543 ns) + CELL(0.271 ns) = 0.814 ns; Loc. = LCCOMB_X54_Y21_N26; Fanout = 346; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.437 ns) 2.835 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2186 3 COMB LCCOMB_X64_Y23_N6 1 " "Info: 3: + IC(1.584 ns) + CELL(0.437 ns) = 2.835 ns; Loc. = LCCOMB_X64_Y23_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2186'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2186 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.150 ns) 3.711 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2187 4 COMB LCCOMB_X63_Y25_N10 1 " "Info: 4: + IC(0.726 ns) + CELL(0.150 ns) = 3.711 ns; Loc. = LCCOMB_X63_Y25_N10; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2187'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2186 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2187 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.275 ns) 4.740 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2190 5 COMB LCCOMB_X63_Y27_N26 1 " "Info: 5: + IC(0.754 ns) + CELL(0.275 ns) = 4.740 ns; Loc. = LCCOMB_X63_Y27_N26; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2187 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2190 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.419 ns) 6.465 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2193 6 COMB LCCOMB_X59_Y21_N22 1 " "Info: 6: + IC(1.306 ns) + CELL(0.419 ns) = 6.465 ns; Loc. = LCCOMB_X59_Y21_N22; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2193'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2190 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2193 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.862 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2204 7 COMB LCCOMB_X59_Y21_N18 1 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 6.862 ns; Loc. = LCCOMB_X59_Y21_N18; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2204'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2193 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2204 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.416 ns) 7.529 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2215 8 COMB LCCOMB_X59_Y21_N20 9 " "Info: 8: + IC(0.251 ns) + CELL(0.416 ns) = 7.529 ns; Loc. = LCCOMB_X59_Y21_N20; Fanout = 9; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2215'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2204 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2215 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.437 ns) 10.051 ns hex_ssd:C3\|WideOr5~0 9 COMB LCCOMB_X60_Y19_N8 1 " "Info: 9: + IC(2.085 ns) + CELL(0.437 ns) = 10.051 ns; Loc. = LCCOMB_X60_Y19_N8; Fanout = 1; COMB Node = 'hex_ssd:C3\|WideOr5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2215 hex_ssd:C3|WideOr5~0 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(2.622 ns) 14.447 ns HEX3\[5\] 10 PIN PIN_U22 0 " "Info: 10: + IC(1.774 ns) + CELL(2.622 ns) = 14.447 ns; Loc. = PIN_U22; Fanout = 0; PIN Node = 'HEX3\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.396 ns" { hex_ssd:C3|WideOr5~0 HEX3[5] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.177 ns ( 35.83 % ) " "Info: Total cell delay = 5.177 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.270 ns ( 64.17 % ) " "Info: Total interconnect delay = 9.270 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.447 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2186 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2187 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2190 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2193 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2204 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2215 hex_ssd:C3|WideOr5~0 HEX3[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.447 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2186 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2187 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2190 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2193 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2204 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2215 {} hex_ssd:C3|WideOr5~0 {} HEX3[5] {} } { 0.000ns 0.543ns 1.584ns 0.726ns 0.754ns 1.306ns 0.247ns 0.251ns 2.085ns 1.774ns } { 0.000ns 0.271ns 0.437ns 0.150ns 0.275ns 0.419ns 0.150ns 0.416ns 0.437ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.184 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} } { 0.000ns 0.000ns 1.785ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.447 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2186 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2187 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2190 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2193 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2204 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2215 hex_ssd:C3|WideOr5~0 HEX3[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.447 ns" { Datapath_Multi_cycle_Processor:DUT|holding_reg:comp16|output_data[1] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2186 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2187 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2190 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2193 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2204 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2215 {} hex_ssd:C3|WideOr5~0 {} HEX3[5] {} } { 0.000ns 0.543ns 1.584ns 0.726ns 0.754ns 1.306ns 0.247ns 0.251ns 2.085ns 1.774ns } { 0.000ns 0.271ns 0.437ns 0.150ns 0.275ns 0.419ns 0.150ns 0.416ns 0.437ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] HEX2\[6\] 22.083 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"HEX2\[6\]\" is 22.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 8; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.403 ns) + CELL(0.438 ns) 8.673 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[0\]~36 2 COMB LCCOMB_X55_Y22_N4 345 " "Info: 2: + IC(7.403 ns) + CELL(0.438 ns) = 8.673 ns; Loc. = LCCOMB_X55_Y22_N4; Fanout = 345; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[0\]~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.841 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.150 ns) 10.400 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2270 3 COMB LCCOMB_X64_Y23_N4 1 " "Info: 3: + IC(1.577 ns) + CELL(0.150 ns) = 10.400 ns; Loc. = LCCOMB_X64_Y23_N4; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2270'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2270 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.150 ns) 11.509 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2271 4 COMB LCCOMB_X63_Y25_N24 1 " "Info: 4: + IC(0.959 ns) + CELL(0.150 ns) = 11.509 ns; Loc. = LCCOMB_X63_Y25_N24; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2271'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2270 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2271 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 12.376 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2274 5 COMB LCCOMB_X63_Y27_N12 1 " "Info: 5: + IC(0.717 ns) + CELL(0.150 ns) = 12.376 ns; Loc. = LCCOMB_X63_Y27_N12; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2274'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2271 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2274 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 12.766 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2277 6 COMB LCCOMB_X63_Y27_N6 1 " "Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 12.766 ns; Loc. = LCCOMB_X63_Y27_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2277'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2274 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2277 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.419 ns) 14.464 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2288 7 COMB LCCOMB_X59_Y20_N22 1 " "Info: 7: + IC(1.279 ns) + CELL(0.419 ns) = 14.464 ns; Loc. = LCCOMB_X59_Y20_N22; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2288'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2277 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2288 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 15.132 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2299 8 COMB LCCOMB_X59_Y20_N16 9 " "Info: 8: + IC(0.252 ns) + CELL(0.416 ns) = 15.132 ns; Loc. = LCCOMB_X59_Y20_N16; Fanout = 9; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2299'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2288 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2299 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.420 ns) 17.375 ns hex_ssd:C2\|WideOr6~0 9 COMB LCCOMB_X53_Y19_N30 1 " "Info: 9: + IC(1.823 ns) + CELL(0.420 ns) = 17.375 ns; Loc. = LCCOMB_X53_Y19_N30; Fanout = 1; COMB Node = 'hex_ssd:C2\|WideOr6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2299 hex_ssd:C2|WideOr6~0 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(2.642 ns) 22.083 ns HEX2\[6\] 10 PIN PIN_Y24 0 " "Info: 10: + IC(2.066 ns) + CELL(2.642 ns) = 22.083 ns; Loc. = PIN_Y24; Fanout = 0; PIN Node = 'HEX2\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { hex_ssd:C2|WideOr6~0 HEX2[6] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.767 ns ( 26.12 % ) " "Info: Total cell delay = 5.767 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.316 ns ( 73.88 % ) " "Info: Total interconnect delay = 16.316 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.083 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2270 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2271 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2274 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2277 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2288 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2299 hex_ssd:C2|WideOr6~0 HEX2[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.083 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[0]~36 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2270 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2271 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2274 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2277 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2288 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2299 {} hex_ssd:C2|WideOr6~0 {} HEX2[6] {} } { 0.000ns 0.000ns 7.403ns 1.577ns 0.959ns 0.717ns 0.240ns 1.279ns 0.252ns 1.823ns 2.066ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.419ns 0.416ns 0.420ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[25\] SW\[2\] KEY\[0\] 1.671 ns register " "Info: th for register \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[25\]\" (data pin = \"SW\[2\]\", clock pin = \"KEY\[0\]\") is 1.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.602 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2005 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2005; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.537 ns) 3.602 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[25\] 2 REG LCFF_X51_Y19_N11 2 " "Info: 2: + IC(2.203 ns) + CELL(0.537 ns) = 3.602 ns; Loc. = LCFF_X51_Y19_N11; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[25\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.84 % ) " "Info: Total cell delay = 1.399 ns ( 38.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 61.16 % ) " "Info: Total interconnect delay = 2.203 ns ( 61.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.602 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.602 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.197 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 30 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 30; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.150 ns) 2.113 ns Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[25\]~160 2 COMB LCCOMB_X51_Y19_N10 1 " "Info: 2: + IC(0.964 ns) + CELL(0.150 ns) = 2.113 ns; Loc. = LCCOMB_X51_Y19_N10; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp19\|mux_out\[25\]~160'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { SW[2] Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[25]~160 } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.197 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[25\] 3 REG LCFF_X51_Y19_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.197 ns; Loc. = LCFF_X51_Y19_N11; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[25\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[25]~160 Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] } "NODE_NAME" } } { "Multi_Cycle.v" "" { Text "C:/Users/Admin/Pictures/DSD/Full-Multicycle/Multi_Cycle.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 56.12 % ) " "Info: Total cell delay = 1.233 ns ( 56.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 43.88 % ) " "Info: Total interconnect delay = 0.964 ns ( 43.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { SW[2] Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[25]~160 Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.197 ns" { SW[2] {} SW[2]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[25]~160 {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] {} } { 0.000ns 0.000ns 0.964ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.602 ns" { KEY[0] Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.602 ns" { KEY[0] {} KEY[0]~combout {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { SW[2] Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[25]~160 Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.197 ns" { SW[2] {} SW[2]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux4_32_bit:comp19|mux_out[25]~160 {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[25] {} } { 0.000ns 0.000ns 0.964ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 10:15:54 2024 " "Info: Processing ended: Wed Jun 26 10:15:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
