// Seed: 3176780858
module module_0;
  always begin : LABEL_0
    id_1 = #id_2(1);
    #1 begin : LABEL_0
      assert (id_1);
    end
    id_2 <= 1'b0 + 1 == 1;
  end
  wire id_3;
endmodule
module module_0 (
    input wand id_0,
    output wire id_1,
    output wor id_2,
    output tri0 id_3,
    output wand id_4,
    output tri0 id_5,
    input uwire id_6
    , id_16,
    output tri id_7,
    input tri0 id_8,
    input supply1 module_1,
    output tri1 id_10,
    input uwire id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14
);
  assign id_5 = id_16;
  module_0 modCall_1 ();
endmodule
