

================================================================
== Vitis HLS Report for 'ellipse_solver_Pipeline_1'
================================================================
* Date:           Mon Nov 20 13:30:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ellipse_solver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       14|       14|         1|          1|          1|    14|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       6|      48|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_12_fu_231_p2     |         +|   0|  0|  12|           4|           1|
    |exitcond473_fu_225_p2  |      icmp|   0|  0|   9|           4|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  21|           8|           4|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    4|          8|
    |empty_fu_70              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_70  |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  ellipse_solver_Pipeline_1|  return value|
|outData_12_out         |  out|   32|      ap_vld|             outData_12_out|       pointer|
|outData_12_out_ap_vld  |  out|    1|      ap_vld|             outData_12_out|       pointer|
|outData_11_out         |  out|   32|      ap_vld|             outData_11_out|       pointer|
|outData_11_out_ap_vld  |  out|    1|      ap_vld|             outData_11_out|       pointer|
|outData_10_out         |  out|   32|      ap_vld|             outData_10_out|       pointer|
|outData_10_out_ap_vld  |  out|    1|      ap_vld|             outData_10_out|       pointer|
|outData_9_out          |  out|   32|      ap_vld|              outData_9_out|       pointer|
|outData_9_out_ap_vld   |  out|    1|      ap_vld|              outData_9_out|       pointer|
|outData_8_out          |  out|   32|      ap_vld|              outData_8_out|       pointer|
|outData_8_out_ap_vld   |  out|    1|      ap_vld|              outData_8_out|       pointer|
|outData_7_out          |  out|   32|      ap_vld|              outData_7_out|       pointer|
|outData_7_out_ap_vld   |  out|    1|      ap_vld|              outData_7_out|       pointer|
|outData_6_out          |  out|   32|      ap_vld|              outData_6_out|       pointer|
|outData_6_out_ap_vld   |  out|    1|      ap_vld|              outData_6_out|       pointer|
|outData_5_out          |  out|   32|      ap_vld|              outData_5_out|       pointer|
|outData_5_out_ap_vld   |  out|    1|      ap_vld|              outData_5_out|       pointer|
|outData_4_out          |  out|   32|      ap_vld|              outData_4_out|       pointer|
|outData_4_out_ap_vld   |  out|    1|      ap_vld|              outData_4_out|       pointer|
|outData_3_out          |  out|   32|      ap_vld|              outData_3_out|       pointer|
|outData_3_out_ap_vld   |  out|    1|      ap_vld|              outData_3_out|       pointer|
|outData_2_out          |  out|   32|      ap_vld|              outData_2_out|       pointer|
|outData_2_out_ap_vld   |  out|    1|      ap_vld|              outData_2_out|       pointer|
|outData_1_out          |  out|   32|      ap_vld|              outData_1_out|       pointer|
|outData_1_out_ap_vld   |  out|    1|      ap_vld|              outData_1_out|       pointer|
|outData_out            |  out|   32|      ap_vld|                outData_out|       pointer|
|outData_out_ap_vld     |  out|    1|      ap_vld|                outData_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outData = alloca i32 1"   --->   Operation 5 'alloca' 'outData' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outData_1 = alloca i32 1"   --->   Operation 6 'alloca' 'outData_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outData_2 = alloca i32 1"   --->   Operation 7 'alloca' 'outData_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outData_3 = alloca i32 1"   --->   Operation 8 'alloca' 'outData_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outData_4 = alloca i32 1"   --->   Operation 9 'alloca' 'outData_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outData_5 = alloca i32 1"   --->   Operation 10 'alloca' 'outData_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outData_6 = alloca i32 1"   --->   Operation 11 'alloca' 'outData_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outData_7 = alloca i32 1"   --->   Operation 12 'alloca' 'outData_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outData_8 = alloca i32 1"   --->   Operation 13 'alloca' 'outData_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outData_9 = alloca i32 1"   --->   Operation 14 'alloca' 'outData_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outData_10 = alloca i32 1"   --->   Operation 15 'alloca' 'outData_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outData_11 = alloca i32 1"   --->   Operation 16 'alloca' 'outData_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outData_12 = alloca i32 1"   --->   Operation 17 'alloca' 'outData_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 20 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%exitcond473 = icmp_eq  i4 %p_load, i4 14"   --->   Operation 22 'icmp' 'exitcond473' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 23 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%empty_12 = add i4 %p_load, i4 1"   --->   Operation 24 'add' 'empty_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond473, void %memset.loop.split, void %for.inc.preheader.exitStub"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%switch_ln0 = switch i4 %p_load, void %.exit, i4 0, void %memset.loop.split..exit_crit_edge1, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %.case.8, i4 9, void %.case.9, i4 10, void %.case.10, i4 11, void %.case.11, i4 12, void %memset.loop.split..exit_crit_edge"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond473)> <Delay = 0.44>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_12"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 12)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 12)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_11"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 11)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_10"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 10)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 10)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_9"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 9)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 9)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_8"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 8)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 8)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_7"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_6"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 6)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 6)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_5"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_4"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 4)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_3"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_2"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_1"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 0)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %empty_12, i4 %empty"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond473)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond473)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%outData_load = load i32 %outData"   --->   Operation 55 'load' 'outData_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%outData_1_load = load i32 %outData_1"   --->   Operation 56 'load' 'outData_1_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%outData_2_load = load i32 %outData_2"   --->   Operation 57 'load' 'outData_2_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%outData_3_load = load i32 %outData_3"   --->   Operation 58 'load' 'outData_3_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%outData_4_load = load i32 %outData_4"   --->   Operation 59 'load' 'outData_4_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%outData_5_load = load i32 %outData_5"   --->   Operation 60 'load' 'outData_5_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%outData_6_load = load i32 %outData_6"   --->   Operation 61 'load' 'outData_6_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%outData_7_load = load i32 %outData_7"   --->   Operation 62 'load' 'outData_7_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%outData_8_load = load i32 %outData_8"   --->   Operation 63 'load' 'outData_8_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%outData_9_load = load i32 %outData_9"   --->   Operation 64 'load' 'outData_9_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%outData_10_load = load i32 %outData_10"   --->   Operation 65 'load' 'outData_10_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%outData_11_load = load i32 %outData_11"   --->   Operation 66 'load' 'outData_11_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%outData_12_load = load i32 %outData_12"   --->   Operation 67 'load' 'outData_12_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_12_out, i32 %outData_12_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_11_out, i32 %outData_11_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_10_out, i32 %outData_10_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_9_out, i32 %outData_9_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_8_out, i32 %outData_8_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_7_out, i32 %outData_7_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_6_out, i32 %outData_6_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_5_out, i32 %outData_5_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_4_out, i32 %outData_4_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_3_out, i32 %outData_3_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_2_out, i32 %outData_2_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_1_out, i32 %outData_1_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_out, i32 %outData_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (exitcond473)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outData_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outData_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (alloca           ) [ 01]
outData          (alloca           ) [ 01]
outData_1        (alloca           ) [ 01]
outData_2        (alloca           ) [ 01]
outData_3        (alloca           ) [ 01]
outData_4        (alloca           ) [ 01]
outData_5        (alloca           ) [ 01]
outData_6        (alloca           ) [ 01]
outData_7        (alloca           ) [ 01]
outData_8        (alloca           ) [ 01]
outData_9        (alloca           ) [ 01]
outData_10       (alloca           ) [ 01]
outData_11       (alloca           ) [ 01]
outData_12       (alloca           ) [ 01]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
p_load           (load             ) [ 01]
specpipeline_ln0 (specpipeline     ) [ 00]
exitcond473      (icmp             ) [ 01]
empty_11         (speclooptripcount) [ 00]
empty_12         (add              ) [ 00]
br_ln0           (br               ) [ 00]
switch_ln0       (switch           ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
outData_load     (load             ) [ 00]
outData_1_load   (load             ) [ 00]
outData_2_load   (load             ) [ 00]
outData_3_load   (load             ) [ 00]
outData_4_load   (load             ) [ 00]
outData_5_load   (load             ) [ 00]
outData_6_load   (load             ) [ 00]
outData_7_load   (load             ) [ 00]
outData_8_load   (load             ) [ 00]
outData_9_load   (load             ) [ 00]
outData_10_load  (load             ) [ 00]
outData_11_load  (load             ) [ 00]
outData_12_load  (load             ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outData_12_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_12_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outData_11_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_11_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outData_10_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_10_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outData_9_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_9_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outData_8_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_8_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outData_7_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_7_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outData_6_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_6_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outData_5_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_5_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outData_4_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_4_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outData_3_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_3_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outData_2_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_2_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outData_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outData_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="empty_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="outData_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="outData_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="outData_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="outData_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="outData_4_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="outData_5_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="outData_6_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="outData_7_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="outData_8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="outData_9_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="outData_10_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="outData_11_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="outData_12_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outData_12/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln0_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln0_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln0_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln0_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln0_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln0_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln0_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln0_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln0_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="exitcond473_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond473/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_12_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln0_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln0_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="outData_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_load/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="outData_1_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_1_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="outData_2_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_2_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="outData_3_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_3_load/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="outData_4_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_4_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="outData_5_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_5_load/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="outData_6_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_6_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="outData_7_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_7_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="outData_8_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_8_load/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="outData_9_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_9_load/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="outData_10_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_10_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="outData_11_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_11_load/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="outData_12_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outData_12_load/1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="empty_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="366" class="1005" name="outData_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData "/>
</bind>
</comp>

<comp id="372" class="1005" name="outData_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="outData_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="outData_3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="outData_4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="outData_5_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="outData_6_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_6 "/>
</bind>
</comp>

<comp id="408" class="1005" name="outData_7_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_7 "/>
</bind>
</comp>

<comp id="414" class="1005" name="outData_8_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="outData_9_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_9 "/>
</bind>
</comp>

<comp id="426" class="1005" name="outData_10_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_10 "/>
</bind>
</comp>

<comp id="432" class="1005" name="outData_11_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_11 "/>
</bind>
</comp>

<comp id="438" class="1005" name="outData_12_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outData_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="231" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="362"><net_src comp="70" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="369"><net_src comp="74" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="375"><net_src comp="78" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="381"><net_src comp="82" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="387"><net_src comp="86" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="393"><net_src comp="90" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="399"><net_src comp="94" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="405"><net_src comp="98" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="411"><net_src comp="102" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="417"><net_src comp="106" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="423"><net_src comp="110" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="429"><net_src comp="114" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="435"><net_src comp="118" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="441"><net_src comp="122" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="355" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outData_12_out | {1 }
	Port: outData_11_out | {1 }
	Port: outData_10_out | {1 }
	Port: outData_9_out | {1 }
	Port: outData_8_out | {1 }
	Port: outData_7_out | {1 }
	Port: outData_6_out | {1 }
	Port: outData_5_out | {1 }
	Port: outData_4_out | {1 }
	Port: outData_3_out | {1 }
	Port: outData_2_out | {1 }
	Port: outData_1_out | {1 }
	Port: outData_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond473 : 2
		empty_12 : 2
		br_ln0 : 3
		switch_ln0 : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 3
		outData_load : 1
		outData_1_load : 1
		outData_2_load : 1
		outData_3_load : 1
		outData_4_load : 1
		outData_5_load : 1
		outData_6_load : 1
		outData_7_load : 1
		outData_8_load : 1
		outData_9_load : 1
		outData_10_load : 1
		outData_11_load : 1
		outData_12_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     empty_12_fu_231    |    0    |    12   |
|----------|------------------------|---------|---------|
|   icmp   |   exitcond473_fu_225   |    0    |    9    |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_126 |    0    |    0    |
|          | write_ln0_write_fu_133 |    0    |    0    |
|          | write_ln0_write_fu_140 |    0    |    0    |
|          | write_ln0_write_fu_147 |    0    |    0    |
|          | write_ln0_write_fu_154 |    0    |    0    |
|          | write_ln0_write_fu_161 |    0    |    0    |
|   write  | write_ln0_write_fu_168 |    0    |    0    |
|          | write_ln0_write_fu_175 |    0    |    0    |
|          | write_ln0_write_fu_182 |    0    |    0    |
|          | write_ln0_write_fu_189 |    0    |    0    |
|          | write_ln0_write_fu_196 |    0    |    0    |
|          | write_ln0_write_fu_203 |    0    |    0    |
|          | write_ln0_write_fu_210 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    21   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   empty_reg_359  |    4   |
|outData_10_reg_426|   32   |
|outData_11_reg_432|   32   |
|outData_12_reg_438|   32   |
| outData_1_reg_372|   32   |
| outData_2_reg_378|   32   |
| outData_3_reg_384|   32   |
| outData_4_reg_390|   32   |
| outData_5_reg_396|   32   |
| outData_6_reg_402|   32   |
| outData_7_reg_408|   32   |
| outData_8_reg_414|   32   |
| outData_9_reg_420|   32   |
|  outData_reg_366 |   32   |
+------------------+--------+
|       Total      |   420  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   420  |    -   |
+-----------+--------+--------+
|   Total   |   420  |   21   |
+-----------+--------+--------+
