{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:02:59 2025 " "Processing started: Fri Nov 14 22:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763146980031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxmmc_spi_port divmmc.vhd(109) " "VHDL Signal Declaration warning at divmmc.vhd(109): used implicit default value for signal \"zxmmc_spi_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1763146980033 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(179) " "VHDL Process Statement warning at divmmc.vhd(179): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980034 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(280) " "VHDL Process Statement warning at divmmc.vhd(280): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(288) " "VHDL Process Statement warning at divmmc.vhd(288): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(291) " "VHDL Process Statement warning at divmmc.vhd(291): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(286) " "VHDL Process Statement warning at divmmc.vhd(286): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(286) " "Inferred latch for \"clock_cs\" at divmmc.vhd(286)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763146980037 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763146980077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 210 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763146980176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock GND " "Pin \"spi_clock\" is stuck at GND" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dataout VCC " "Pin \"spi_dataout\" is stuck at VCC" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_dataout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763146980195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763146980246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_datain " "No output dependent on input pin \"spi_datain\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|spi_datain"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763146980252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_MCELLS" "44 " "Implemented 44 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763146980253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763146980253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:00 2025 " "Processing ended: Fri Nov 14 22:03:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:02:59 2025 " "Processing started: Fri Nov 14 22:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763146980031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxmmc_spi_port divmmc.vhd(109) " "VHDL Signal Declaration warning at divmmc.vhd(109): used implicit default value for signal \"zxmmc_spi_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1763146980033 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(179) " "VHDL Process Statement warning at divmmc.vhd(179): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980034 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(280) " "VHDL Process Statement warning at divmmc.vhd(280): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(288) " "VHDL Process Statement warning at divmmc.vhd(288): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(291) " "VHDL Process Statement warning at divmmc.vhd(291): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(286) " "VHDL Process Statement warning at divmmc.vhd(286): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(286) " "Inferred latch for \"clock_cs\" at divmmc.vhd(286)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763146980037 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763146980077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 210 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763146980176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock GND " "Pin \"spi_clock\" is stuck at GND" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dataout VCC " "Pin \"spi_dataout\" is stuck at VCC" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_dataout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763146980195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763146980246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_datain " "No output dependent on input pin \"spi_datain\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|spi_datain"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763146980252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_MCELLS" "44 " "Implemented 44 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763146980253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763146980253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:00 2025 " "Processing ended: Fri Nov 14 22:03:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146981341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146981342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:03:01 2025 " "Processing started: Fri Nov 14 22:03:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146981342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763146981342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off divmmc -c divmmc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763146981342 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1763146981421 ""}
{ "Info" "0" "" "Project  = divmmc" {  } {  } 0 0 "Project  = divmmc" 0 0 "Fitter" 0 0 1763146981421 ""}
{ "Info" "0" "" "Revision = divmmc" {  } {  } 0 0 "Revision = divmmc" 0 0 "Fitter" 0 0 1763146981421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:02:59 2025 " "Processing started: Fri Nov 14 22:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763146980031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxmmc_spi_port divmmc.vhd(109) " "VHDL Signal Declaration warning at divmmc.vhd(109): used implicit default value for signal \"zxmmc_spi_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1763146980033 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(179) " "VHDL Process Statement warning at divmmc.vhd(179): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980034 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(280) " "VHDL Process Statement warning at divmmc.vhd(280): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(288) " "VHDL Process Statement warning at divmmc.vhd(288): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(291) " "VHDL Process Statement warning at divmmc.vhd(291): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(286) " "VHDL Process Statement warning at divmmc.vhd(286): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(286) " "Inferred latch for \"clock_cs\" at divmmc.vhd(286)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763146980037 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763146980077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 210 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763146980176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock GND " "Pin \"spi_clock\" is stuck at GND" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dataout VCC " "Pin \"spi_dataout\" is stuck at VCC" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_dataout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763146980195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763146980246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_datain " "No output dependent on input pin \"spi_datain\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|spi_datain"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763146980252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_MCELLS" "44 " "Implemented 44 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763146980253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763146980253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:00 2025 " "Processing ended: Fri Nov 14 22:03:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763146981469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divmmc EPM3256ATC144-10 " "Selected device EPM3256ATC144-10 for design \"divmmc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763146981472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:01 2025 " "Processing ended: Fri Nov 14 22:03:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763146981693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:02:59 2025 " "Processing started: Fri Nov 14 22:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763146980031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxmmc_spi_port divmmc.vhd(109) " "VHDL Signal Declaration warning at divmmc.vhd(109): used implicit default value for signal \"zxmmc_spi_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1763146980033 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(179) " "VHDL Process Statement warning at divmmc.vhd(179): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980034 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(280) " "VHDL Process Statement warning at divmmc.vhd(280): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(288) " "VHDL Process Statement warning at divmmc.vhd(288): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(291) " "VHDL Process Statement warning at divmmc.vhd(291): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(286) " "VHDL Process Statement warning at divmmc.vhd(286): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(286) " "Inferred latch for \"clock_cs\" at divmmc.vhd(286)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763146980037 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763146980077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 210 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763146980176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock GND " "Pin \"spi_clock\" is stuck at GND" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dataout VCC " "Pin \"spi_dataout\" is stuck at VCC" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_dataout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763146980195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763146980246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_datain " "No output dependent on input pin \"spi_datain\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|spi_datain"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763146980252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_MCELLS" "44 " "Implemented 44 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763146980253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763146980253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:00 2025 " "Processing ended: Fri Nov 14 22:03:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763146981469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divmmc EPM3256ATC144-10 " "Selected device EPM3256ATC144-10 for design \"divmmc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763146981472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:01 2025 " "Processing ended: Fri Nov 14 22:03:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763146981693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1763146982545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146982546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:03:02 2025 " "Processing started: Fri Nov 14 22:03:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146982546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763146982546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off divmmc -c divmmc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763146982546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:02:59 2025 " "Processing started: Fri Nov 14 22:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763146980031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxmmc_spi_port divmmc.vhd(109) " "VHDL Signal Declaration warning at divmmc.vhd(109): used implicit default value for signal \"zxmmc_spi_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1763146980033 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(179) " "VHDL Process Statement warning at divmmc.vhd(179): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980034 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(280) " "VHDL Process Statement warning at divmmc.vhd(280): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(288) " "VHDL Process Statement warning at divmmc.vhd(288): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(291) " "VHDL Process Statement warning at divmmc.vhd(291): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(286) " "VHDL Process Statement warning at divmmc.vhd(286): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(286) " "Inferred latch for \"clock_cs\" at divmmc.vhd(286)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763146980037 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763146980077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 210 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763146980176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock GND " "Pin \"spi_clock\" is stuck at GND" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dataout VCC " "Pin \"spi_dataout\" is stuck at VCC" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_dataout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763146980195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763146980246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_datain " "No output dependent on input pin \"spi_datain\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|spi_datain"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763146980252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_MCELLS" "44 " "Implemented 44 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763146980253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763146980253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:00 2025 " "Processing ended: Fri Nov 14 22:03:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763146981469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divmmc EPM3256ATC144-10 " "Selected device EPM3256ATC144-10 for design \"divmmc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763146981472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:01 2025 " "Processing ended: Fri Nov 14 22:03:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763146981693 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763146982736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4517 " "Peak virtual memory: 4517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:02 2025 " "Processing ended: Fri Nov 14 22:03:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763146982908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:02:59 2025 " "Processing started: Fri Nov 14 22:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763146980031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxmmc_spi_port divmmc.vhd(109) " "VHDL Signal Declaration warning at divmmc.vhd(109): used implicit default value for signal \"zxmmc_spi_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1763146980033 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(179) " "VHDL Process Statement warning at divmmc.vhd(179): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980034 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(280) " "VHDL Process Statement warning at divmmc.vhd(280): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(288) " "VHDL Process Statement warning at divmmc.vhd(288): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(291) " "VHDL Process Statement warning at divmmc.vhd(291): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(286) " "VHDL Process Statement warning at divmmc.vhd(286): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(286) " "Inferred latch for \"clock_cs\" at divmmc.vhd(286)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763146980037 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763146980077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 210 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763146980176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock GND " "Pin \"spi_clock\" is stuck at GND" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dataout VCC " "Pin \"spi_dataout\" is stuck at VCC" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_dataout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763146980195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763146980246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_datain " "No output dependent on input pin \"spi_datain\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|spi_datain"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763146980252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_MCELLS" "44 " "Implemented 44 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763146980253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763146980253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:00 2025 " "Processing ended: Fri Nov 14 22:03:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763146981469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divmmc EPM3256ATC144-10 " "Selected device EPM3256ATC144-10 for design \"divmmc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763146981472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:01 2025 " "Processing ended: Fri Nov 14 22:03:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763146981693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146982545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146982546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:03:02 2025 " "Processing started: Fri Nov 14 22:03:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146982546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763146982546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off divmmc -c divmmc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763146982546 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763146982736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4517 " "Peak virtual memory: 4517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:02 2025 " "Processing ended: Fri Nov 14 22:03:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763146982908 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1763146983535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1763146983953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:03:03 2025 " "Processing started: Fri Nov 14 22:03:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta divmmc -c divmmc " "Command: quartus_sta divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1763146984042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146984231 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1763146984240 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1763146984241 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." {  } {  } 0 335095 "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." 0 0 "Quartus II" 0 -1 1763146984251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divmmc.sdc " "Synopsys Design Constraints File file not found: 'divmmc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1763146984257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[0\] A\[0\] " "create_clock -period 1.000 -name A\[0\] A\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mreq mreq " "create_clock -period 1.000 -name mreq mreq" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "clock_cs\$latch~9\|\[1\] " "Node \"clock_cs\$latch~9\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146984259 ""} { "Warning" "WSTA_SCC_NODE" "clock_cs\$latch~9\|dataout " "Node \"clock_cs\$latch~9\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146984259 ""}  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1763146984259 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1763146984260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1763146984269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.900 " "Worst-case setup slack is -9.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.900       -19.400 mreq  " "   -9.900       -19.400 mreq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.900        -9.900 A\[0\]  " "   -9.900        -9.900 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.300 " "Worst-case hold slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300        -0.300 mreq  " "   -0.300        -0.300 mreq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.800         0.000 A\[0\]  " "    6.800         0.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763146984274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763146984276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.500 " "Worst-case minimum pulse width slack is -3.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500       -70.000 A\[0\]  " "   -3.500       -70.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500       -14.000 mreq  " "   -3.500       -14.000 mreq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1763146984301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763146984313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763146984313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146984345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:04 2025 " "Processing ended: Fri Nov 14 22:03:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:02:59 2025 " "Processing started: Fri Nov 14 22:02:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146979294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763146979950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763146980031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxmmc_spi_port divmmc.vhd(109) " "VHDL Signal Declaration warning at divmmc.vhd(109): used implicit default value for signal \"zxmmc_spi_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1763146980033 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(179) " "VHDL Process Statement warning at divmmc.vhd(179): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980034 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(280) " "VHDL Process Statement warning at divmmc.vhd(280): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(288) " "VHDL Process Statement warning at divmmc.vhd(288): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980035 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(291) " "VHDL Process Statement warning at divmmc.vhd(291): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(286) " "VHDL Process Statement warning at divmmc.vhd(286): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763146980036 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(286) " "Inferred latch for \"clock_cs\" at divmmc.vhd(286)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763146980037 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763146980077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763146980113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763146980113 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 210 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 233 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763146980176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clock GND " "Pin \"spi_clock\" is stuck at GND" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dataout VCC " "Pin \"spi_dataout\" is stuck at VCC" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763146980195 "|divmmc|spi_dataout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763146980195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763146980246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_datain " "No output dependent on input pin \"spi_datain\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|spi_datain"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146980252 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763146980252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_MCELLS" "44 " "Implemented 44 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763146980253 ""} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Implemented 6 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763146980253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763146980253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:00 2025 " "Processing ended: Fri Nov 14 22:03:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146980305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1763146981469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divmmc EPM3256ATC144-10 " "Selected device EPM3256ATC144-10 for design \"divmmc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763146981472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:01 2025 " "Processing ended: Fri Nov 14 22:03:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146981693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763146981693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146982545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146982546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:03:02 2025 " "Processing started: Fri Nov 14 22:03:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146982546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763146982546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off divmmc -c divmmc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763146982546 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763146982736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4517 " "Peak virtual memory: 4517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:02 2025 " "Processing ended: Fri Nov 14 22:03:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146982908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763146982908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763146983953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 22:03:03 2025 " "Processing started: Fri Nov 14 22:03:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta divmmc -c divmmc " "Command: quartus_sta divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763146983953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1763146984042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763146984231 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1763146984240 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1763146984241 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." {  } {  } 0 335095 "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." 0 0 "Quartus II" 0 -1 1763146984251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divmmc.sdc " "Synopsys Design Constraints File file not found: 'divmmc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1763146984257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[0\] A\[0\] " "create_clock -period 1.000 -name A\[0\] A\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mreq mreq " "create_clock -period 1.000 -name mreq mreq" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "clock_cs\$latch~9\|\[1\] " "Node \"clock_cs\$latch~9\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146984259 ""} { "Warning" "WSTA_SCC_NODE" "clock_cs\$latch~9\|dataout " "Node \"clock_cs\$latch~9\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763146984259 ""}  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 286 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1763146984259 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1763146984260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1763146984269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.900 " "Worst-case setup slack is -9.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.900       -19.400 mreq  " "   -9.900       -19.400 mreq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.900        -9.900 A\[0\]  " "   -9.900        -9.900 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763146984270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.300 " "Worst-case hold slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300        -0.300 mreq  " "   -0.300        -0.300 mreq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.800         0.000 A\[0\]  " "    6.800         0.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763146984272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763146984274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763146984276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.500 " "Worst-case minimum pulse width slack is -3.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500       -70.000 A\[0\]  " "   -3.500       -70.000 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500       -14.000 mreq  " "   -3.500       -14.000 mreq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763146984277 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1763146984301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763146984313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763146984313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763146984345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 22:03:04 2025 " "Processing ended: Fri Nov 14 22:03:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146984345 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763146985004 ""}
