Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug 16 03:01:00 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.722        0.000                      0                 3525        0.091        0.000                      0                 3525        4.500        0.000                       0                  1748  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.722        0.000                      0                 3524        0.091        0.000                      0                 3524        9.500        0.000                       0                  1746  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.534ns  (logic 6.055ns (34.533%)  route 11.479ns (65.466%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.599     8.005    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.459 f  dual_port_ram_instance/ram_reg_0/DOBDO[5]
                         net (fo=10, routed)          1.565    12.024    dual_port_ram_instance/port0_rdata[2]
    SLICE_X20Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.148 r  dual_port_ram_instance/csr_file_write_request_stage3_i_4/O
                         net (fo=7, routed)           0.742    12.890    dual_port_ram_instance/csr_file_write_request_stage3_i_4_n_0
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.119    13.009 f  dual_port_ram_instance/csr_file_write_request_stage3_i_2/O
                         net (fo=5, routed)           0.624    13.633    dual_port_ram_instance/csr_file_write_request_stage3_i_2_n_0
    SLICE_X26Y104        LUT4 (Prop_lut4_I0_O)        0.358    13.991 f  dual_port_ram_instance/csr_file_write_request_stage3_i_1/O
                         net (fo=11, routed)          0.901    14.891    dual_port_ram_instance/csr_file_write_request
    SLICE_X25Y104        LUT2 (Prop_lut2_I1_O)        0.352    15.243 f  dual_port_ram_instance/immediate_stage3[10]_i_2/O
                         net (fo=15, routed)          0.367    15.610    dual_port_ram_instance/ram_reg_0_5
    SLICE_X25Y103        LUT6 (Prop_lut6_I5_O)        0.326    15.936 r  dual_port_ram_instance/integer_file_write_request_stage3_i_2/O
                         net (fo=6, routed)           0.594    16.530    riscv_steel_core_instance/immediate_stage3_reg[0]_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  riscv_steel_core_instance/immediate_stage3[30]_i_4/O
                         net (fo=25, routed)          1.253    17.907    riscv_steel_core_instance/current_state_reg[0]_3
    SLICE_X16Y114        LUT3 (Prop_lut3_I0_O)        0.150    18.057 r  riscv_steel_core_instance/immediate_stage3[18]_i_1/O
                         net (fo=2, routed)           0.514    18.571    riscv_steel_core_instance/immediate_stage3[18]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    19.171 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.171    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.285    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.614 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.390    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.688 r  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.548    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.888 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.500    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.624 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.052    23.676    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.689    24.489    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.119    24.608 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.930    25.538    uart_instance/SR[0]
    SLICE_X10Y103        FDRE                                         r  uart_instance/uart_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X10Y103        FDRE                                         r  uart_instance/uart_rdata_reg[0]/C
                         clock pessimism              0.482    28.027    
                         clock uncertainty           -0.035    27.992    
    SLICE_X10Y103        FDRE (Setup_fdre_C_R)       -0.732    27.260    uart_instance/uart_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         27.260    
                         arrival time                         -25.538    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.485ns  (logic 6.055ns (34.630%)  route 11.430ns (65.370%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.599     8.005    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.459 f  dual_port_ram_instance/ram_reg_0/DOBDO[5]
                         net (fo=10, routed)          1.565    12.024    dual_port_ram_instance/port0_rdata[2]
    SLICE_X20Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.148 r  dual_port_ram_instance/csr_file_write_request_stage3_i_4/O
                         net (fo=7, routed)           0.742    12.890    dual_port_ram_instance/csr_file_write_request_stage3_i_4_n_0
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.119    13.009 f  dual_port_ram_instance/csr_file_write_request_stage3_i_2/O
                         net (fo=5, routed)           0.624    13.633    dual_port_ram_instance/csr_file_write_request_stage3_i_2_n_0
    SLICE_X26Y104        LUT4 (Prop_lut4_I0_O)        0.358    13.991 f  dual_port_ram_instance/csr_file_write_request_stage3_i_1/O
                         net (fo=11, routed)          0.901    14.891    dual_port_ram_instance/csr_file_write_request
    SLICE_X25Y104        LUT2 (Prop_lut2_I1_O)        0.352    15.243 f  dual_port_ram_instance/immediate_stage3[10]_i_2/O
                         net (fo=15, routed)          0.367    15.610    dual_port_ram_instance/ram_reg_0_5
    SLICE_X25Y103        LUT6 (Prop_lut6_I5_O)        0.326    15.936 r  dual_port_ram_instance/integer_file_write_request_stage3_i_2/O
                         net (fo=6, routed)           0.594    16.530    riscv_steel_core_instance/immediate_stage3_reg[0]_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  riscv_steel_core_instance/immediate_stage3[30]_i_4/O
                         net (fo=25, routed)          1.253    17.907    riscv_steel_core_instance/current_state_reg[0]_3
    SLICE_X16Y114        LUT3 (Prop_lut3_I0_O)        0.150    18.057 r  riscv_steel_core_instance/immediate_stage3[18]_i_1/O
                         net (fo=2, routed)           0.514    18.571    riscv_steel_core_instance/immediate_stage3[18]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    19.171 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.171    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.285    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.614 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.390    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.688 r  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.548    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.888 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.500    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.624 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.052    23.676    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.689    24.489    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.119    24.608 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.881    25.489    uart_instance/SR[0]
    SLICE_X10Y104        FDRE                                         r  uart_instance/uart_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X10Y104        FDRE                                         r  uart_instance/uart_rdata_reg[3]/C
                         clock pessimism              0.482    28.027    
                         clock uncertainty           -0.035    27.992    
    SLICE_X10Y104        FDRE (Setup_fdre_C_R)       -0.732    27.260    uart_instance/uart_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         27.260    
                         arrival time                         -25.489    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.485ns  (logic 6.055ns (34.630%)  route 11.430ns (65.370%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.599     8.005    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.459 f  dual_port_ram_instance/ram_reg_0/DOBDO[5]
                         net (fo=10, routed)          1.565    12.024    dual_port_ram_instance/port0_rdata[2]
    SLICE_X20Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.148 r  dual_port_ram_instance/csr_file_write_request_stage3_i_4/O
                         net (fo=7, routed)           0.742    12.890    dual_port_ram_instance/csr_file_write_request_stage3_i_4_n_0
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.119    13.009 f  dual_port_ram_instance/csr_file_write_request_stage3_i_2/O
                         net (fo=5, routed)           0.624    13.633    dual_port_ram_instance/csr_file_write_request_stage3_i_2_n_0
    SLICE_X26Y104        LUT4 (Prop_lut4_I0_O)        0.358    13.991 f  dual_port_ram_instance/csr_file_write_request_stage3_i_1/O
                         net (fo=11, routed)          0.901    14.891    dual_port_ram_instance/csr_file_write_request
    SLICE_X25Y104        LUT2 (Prop_lut2_I1_O)        0.352    15.243 f  dual_port_ram_instance/immediate_stage3[10]_i_2/O
                         net (fo=15, routed)          0.367    15.610    dual_port_ram_instance/ram_reg_0_5
    SLICE_X25Y103        LUT6 (Prop_lut6_I5_O)        0.326    15.936 r  dual_port_ram_instance/integer_file_write_request_stage3_i_2/O
                         net (fo=6, routed)           0.594    16.530    riscv_steel_core_instance/immediate_stage3_reg[0]_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  riscv_steel_core_instance/immediate_stage3[30]_i_4/O
                         net (fo=25, routed)          1.253    17.907    riscv_steel_core_instance/current_state_reg[0]_3
    SLICE_X16Y114        LUT3 (Prop_lut3_I0_O)        0.150    18.057 r  riscv_steel_core_instance/immediate_stage3[18]_i_1/O
                         net (fo=2, routed)           0.514    18.571    riscv_steel_core_instance/immediate_stage3[18]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    19.171 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.171    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.285    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.614 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.390    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.688 r  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.548    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.888 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.500    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.624 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.052    23.676    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.689    24.489    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.119    24.608 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.881    25.489    uart_instance/SR[0]
    SLICE_X10Y104        FDRE                                         r  uart_instance/uart_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X10Y104        FDRE                                         r  uart_instance/uart_rdata_reg[4]/C
                         clock pessimism              0.482    28.027    
                         clock uncertainty           -0.035    27.992    
    SLICE_X10Y104        FDRE (Setup_fdre_C_R)       -0.732    27.260    uart_instance/uart_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         27.260    
                         arrival time                         -25.489    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.485ns  (logic 6.055ns (34.630%)  route 11.430ns (65.370%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.599     8.005    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.459 f  dual_port_ram_instance/ram_reg_0/DOBDO[5]
                         net (fo=10, routed)          1.565    12.024    dual_port_ram_instance/port0_rdata[2]
    SLICE_X20Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.148 r  dual_port_ram_instance/csr_file_write_request_stage3_i_4/O
                         net (fo=7, routed)           0.742    12.890    dual_port_ram_instance/csr_file_write_request_stage3_i_4_n_0
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.119    13.009 f  dual_port_ram_instance/csr_file_write_request_stage3_i_2/O
                         net (fo=5, routed)           0.624    13.633    dual_port_ram_instance/csr_file_write_request_stage3_i_2_n_0
    SLICE_X26Y104        LUT4 (Prop_lut4_I0_O)        0.358    13.991 f  dual_port_ram_instance/csr_file_write_request_stage3_i_1/O
                         net (fo=11, routed)          0.901    14.891    dual_port_ram_instance/csr_file_write_request
    SLICE_X25Y104        LUT2 (Prop_lut2_I1_O)        0.352    15.243 f  dual_port_ram_instance/immediate_stage3[10]_i_2/O
                         net (fo=15, routed)          0.367    15.610    dual_port_ram_instance/ram_reg_0_5
    SLICE_X25Y103        LUT6 (Prop_lut6_I5_O)        0.326    15.936 r  dual_port_ram_instance/integer_file_write_request_stage3_i_2/O
                         net (fo=6, routed)           0.594    16.530    riscv_steel_core_instance/immediate_stage3_reg[0]_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  riscv_steel_core_instance/immediate_stage3[30]_i_4/O
                         net (fo=25, routed)          1.253    17.907    riscv_steel_core_instance/current_state_reg[0]_3
    SLICE_X16Y114        LUT3 (Prop_lut3_I0_O)        0.150    18.057 r  riscv_steel_core_instance/immediate_stage3[18]_i_1/O
                         net (fo=2, routed)           0.514    18.571    riscv_steel_core_instance/immediate_stage3[18]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    19.171 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.171    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.285    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.614 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.390    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.688 r  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.548    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.888 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.500    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.624 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.052    23.676    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.689    24.489    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.119    24.608 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.881    25.489    uart_instance/SR[0]
    SLICE_X10Y104        FDRE                                         r  uart_instance/uart_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X10Y104        FDRE                                         r  uart_instance/uart_rdata_reg[7]/C
                         clock pessimism              0.482    28.027    
                         clock uncertainty           -0.035    27.992    
    SLICE_X10Y104        FDRE (Setup_fdre_C_R)       -0.732    27.260    uart_instance/uart_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         27.260    
                         arrival time                         -25.489    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 5.420ns (31.044%)  route 12.039ns (68.956%))
  Logic Levels:           21  (CARRY4=8 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.737     8.143    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y108        FDRE                                         r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.456     8.599 r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/Q
                         net (fo=83, routed)          1.380     9.979    riscv_steel_core_instance/p_0_in
    SLICE_X18Y112        LUT5 (Prop_lut5_I4_O)        0.152    10.131 r  riscv_steel_core_instance/integer_file[30][2]_i_39/O
                         net (fo=1, routed)           0.594    10.725    riscv_steel_core_instance/integer_file[30][2]_i_39_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    11.583 r  riscv_steel_core_instance/integer_file_reg[30][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.583    riscv_steel_core_instance/integer_file_reg[30][2]_i_24_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  riscv_steel_core_instance/integer_file_reg[30][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.697    riscv_steel_core_instance/integer_file_reg[30][6]_i_23_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  riscv_steel_core_instance/integer_file_reg[30][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.811    riscv_steel_core_instance/integer_file_reg[30][11]_i_14_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  riscv_steel_core_instance/integer_file_reg[30][15]_i_22/O[1]
                         net (fo=1, routed)           0.939    13.083    riscv_steel_core_instance/integer_file_reg[30][15]_i_22_n_6
    SLICE_X20Y111        LUT4 (Prop_lut4_I3_O)        0.329    13.412 r  riscv_steel_core_instance/integer_file[30][13]_i_19/O
                         net (fo=1, routed)           0.621    14.034    riscv_steel_core_instance/integer_file[30][13]_i_19_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I1_O)        0.326    14.360 f  riscv_steel_core_instance/integer_file[30][13]_i_14/O
                         net (fo=1, routed)           0.279    14.639    riscv_steel_core_instance/integer_file[30][13]_i_14_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.763 r  riscv_steel_core_instance/integer_file[30][13]_i_9/O
                         net (fo=1, routed)           0.792    15.555    riscv_steel_core_instance/integer_file[30][13]_i_9_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.679 r  riscv_steel_core_instance/integer_file[30][13]_i_3/O
                         net (fo=1, routed)           0.418    16.097    riscv_steel_core_instance/integer_file[30][13]_i_3_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.221 r  riscv_steel_core_instance/integer_file[30][13]_i_1/O
                         net (fo=35, routed)          1.045    17.267    riscv_steel_core_instance/writeback_multiplexer_output[13]
    SLICE_X34Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.391 r  riscv_steel_core_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           1.005    18.396    riscv_steel_core_instance/rs1_data[13]
    SLICE_X15Y113        LUT6 (Prop_lut6_I3_O)        0.124    18.520 r  riscv_steel_core_instance/prev_data_address[12]_i_4/O
                         net (fo=1, routed)           0.000    18.520    riscv_steel_core_instance/prev_data_address[12]_i_4_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  riscv_steel_core_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    riscv_steel_core_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.627 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.402    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.700 f  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.560    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.900 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.512    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.636 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.053    23.689    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.813 f  riscv_steel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          0.902    24.715    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.839 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.763    25.602    uart_instance/tx_register_0
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.429    27.390    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.390    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 5.420ns (31.044%)  route 12.039ns (68.956%))
  Logic Levels:           21  (CARRY4=8 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.737     8.143    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y108        FDRE                                         r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.456     8.599 r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/Q
                         net (fo=83, routed)          1.380     9.979    riscv_steel_core_instance/p_0_in
    SLICE_X18Y112        LUT5 (Prop_lut5_I4_O)        0.152    10.131 r  riscv_steel_core_instance/integer_file[30][2]_i_39/O
                         net (fo=1, routed)           0.594    10.725    riscv_steel_core_instance/integer_file[30][2]_i_39_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    11.583 r  riscv_steel_core_instance/integer_file_reg[30][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.583    riscv_steel_core_instance/integer_file_reg[30][2]_i_24_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  riscv_steel_core_instance/integer_file_reg[30][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.697    riscv_steel_core_instance/integer_file_reg[30][6]_i_23_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  riscv_steel_core_instance/integer_file_reg[30][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.811    riscv_steel_core_instance/integer_file_reg[30][11]_i_14_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  riscv_steel_core_instance/integer_file_reg[30][15]_i_22/O[1]
                         net (fo=1, routed)           0.939    13.083    riscv_steel_core_instance/integer_file_reg[30][15]_i_22_n_6
    SLICE_X20Y111        LUT4 (Prop_lut4_I3_O)        0.329    13.412 r  riscv_steel_core_instance/integer_file[30][13]_i_19/O
                         net (fo=1, routed)           0.621    14.034    riscv_steel_core_instance/integer_file[30][13]_i_19_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I1_O)        0.326    14.360 f  riscv_steel_core_instance/integer_file[30][13]_i_14/O
                         net (fo=1, routed)           0.279    14.639    riscv_steel_core_instance/integer_file[30][13]_i_14_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.763 r  riscv_steel_core_instance/integer_file[30][13]_i_9/O
                         net (fo=1, routed)           0.792    15.555    riscv_steel_core_instance/integer_file[30][13]_i_9_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.679 r  riscv_steel_core_instance/integer_file[30][13]_i_3/O
                         net (fo=1, routed)           0.418    16.097    riscv_steel_core_instance/integer_file[30][13]_i_3_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.221 r  riscv_steel_core_instance/integer_file[30][13]_i_1/O
                         net (fo=35, routed)          1.045    17.267    riscv_steel_core_instance/writeback_multiplexer_output[13]
    SLICE_X34Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.391 r  riscv_steel_core_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           1.005    18.396    riscv_steel_core_instance/rs1_data[13]
    SLICE_X15Y113        LUT6 (Prop_lut6_I3_O)        0.124    18.520 r  riscv_steel_core_instance/prev_data_address[12]_i_4/O
                         net (fo=1, routed)           0.000    18.520    riscv_steel_core_instance/prev_data_address[12]_i_4_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  riscv_steel_core_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    riscv_steel_core_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.627 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.402    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.700 f  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.560    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.900 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.512    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.636 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.053    23.689    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.813 f  riscv_steel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          0.902    24.715    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.839 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.763    25.602    uart_instance/tx_register_0
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.429    27.390    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.390    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 5.420ns (31.044%)  route 12.039ns (68.956%))
  Logic Levels:           21  (CARRY4=8 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.737     8.143    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y108        FDRE                                         r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.456     8.599 r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/Q
                         net (fo=83, routed)          1.380     9.979    riscv_steel_core_instance/p_0_in
    SLICE_X18Y112        LUT5 (Prop_lut5_I4_O)        0.152    10.131 r  riscv_steel_core_instance/integer_file[30][2]_i_39/O
                         net (fo=1, routed)           0.594    10.725    riscv_steel_core_instance/integer_file[30][2]_i_39_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    11.583 r  riscv_steel_core_instance/integer_file_reg[30][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.583    riscv_steel_core_instance/integer_file_reg[30][2]_i_24_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  riscv_steel_core_instance/integer_file_reg[30][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.697    riscv_steel_core_instance/integer_file_reg[30][6]_i_23_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  riscv_steel_core_instance/integer_file_reg[30][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.811    riscv_steel_core_instance/integer_file_reg[30][11]_i_14_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  riscv_steel_core_instance/integer_file_reg[30][15]_i_22/O[1]
                         net (fo=1, routed)           0.939    13.083    riscv_steel_core_instance/integer_file_reg[30][15]_i_22_n_6
    SLICE_X20Y111        LUT4 (Prop_lut4_I3_O)        0.329    13.412 r  riscv_steel_core_instance/integer_file[30][13]_i_19/O
                         net (fo=1, routed)           0.621    14.034    riscv_steel_core_instance/integer_file[30][13]_i_19_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I1_O)        0.326    14.360 f  riscv_steel_core_instance/integer_file[30][13]_i_14/O
                         net (fo=1, routed)           0.279    14.639    riscv_steel_core_instance/integer_file[30][13]_i_14_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.763 r  riscv_steel_core_instance/integer_file[30][13]_i_9/O
                         net (fo=1, routed)           0.792    15.555    riscv_steel_core_instance/integer_file[30][13]_i_9_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.679 r  riscv_steel_core_instance/integer_file[30][13]_i_3/O
                         net (fo=1, routed)           0.418    16.097    riscv_steel_core_instance/integer_file[30][13]_i_3_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.221 r  riscv_steel_core_instance/integer_file[30][13]_i_1/O
                         net (fo=35, routed)          1.045    17.267    riscv_steel_core_instance/writeback_multiplexer_output[13]
    SLICE_X34Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.391 r  riscv_steel_core_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           1.005    18.396    riscv_steel_core_instance/rs1_data[13]
    SLICE_X15Y113        LUT6 (Prop_lut6_I3_O)        0.124    18.520 r  riscv_steel_core_instance/prev_data_address[12]_i_4/O
                         net (fo=1, routed)           0.000    18.520    riscv_steel_core_instance/prev_data_address[12]_i_4_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  riscv_steel_core_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    riscv_steel_core_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.627 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.402    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.700 f  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.560    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.900 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.512    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.636 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.053    23.689    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.813 f  riscv_steel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          0.902    24.715    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.839 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.763    25.602    uart_instance/tx_register_0
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.429    27.390    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.390    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 5.420ns (31.044%)  route 12.039ns (68.956%))
  Logic Levels:           21  (CARRY4=8 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.143ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.737     8.143    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y108        FDRE                                         r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.456     8.599 r  riscv_steel_core_instance/alu_operation_code_stage3_reg[3]/Q
                         net (fo=83, routed)          1.380     9.979    riscv_steel_core_instance/p_0_in
    SLICE_X18Y112        LUT5 (Prop_lut5_I4_O)        0.152    10.131 r  riscv_steel_core_instance/integer_file[30][2]_i_39/O
                         net (fo=1, routed)           0.594    10.725    riscv_steel_core_instance/integer_file[30][2]_i_39_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    11.583 r  riscv_steel_core_instance/integer_file_reg[30][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.583    riscv_steel_core_instance/integer_file_reg[30][2]_i_24_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  riscv_steel_core_instance/integer_file_reg[30][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.697    riscv_steel_core_instance/integer_file_reg[30][6]_i_23_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  riscv_steel_core_instance/integer_file_reg[30][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.811    riscv_steel_core_instance/integer_file_reg[30][11]_i_14_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  riscv_steel_core_instance/integer_file_reg[30][15]_i_22/O[1]
                         net (fo=1, routed)           0.939    13.083    riscv_steel_core_instance/integer_file_reg[30][15]_i_22_n_6
    SLICE_X20Y111        LUT4 (Prop_lut4_I3_O)        0.329    13.412 r  riscv_steel_core_instance/integer_file[30][13]_i_19/O
                         net (fo=1, routed)           0.621    14.034    riscv_steel_core_instance/integer_file[30][13]_i_19_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I1_O)        0.326    14.360 f  riscv_steel_core_instance/integer_file[30][13]_i_14/O
                         net (fo=1, routed)           0.279    14.639    riscv_steel_core_instance/integer_file[30][13]_i_14_n_0
    SLICE_X24Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.763 r  riscv_steel_core_instance/integer_file[30][13]_i_9/O
                         net (fo=1, routed)           0.792    15.555    riscv_steel_core_instance/integer_file[30][13]_i_9_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.679 r  riscv_steel_core_instance/integer_file[30][13]_i_3/O
                         net (fo=1, routed)           0.418    16.097    riscv_steel_core_instance/integer_file[30][13]_i_3_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.221 r  riscv_steel_core_instance/integer_file[30][13]_i_1/O
                         net (fo=35, routed)          1.045    17.267    riscv_steel_core_instance/writeback_multiplexer_output[13]
    SLICE_X34Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.391 r  riscv_steel_core_instance/rs1_data_stage3[13]_i_1/O
                         net (fo=5, routed)           1.005    18.396    riscv_steel_core_instance/rs1_data[13]
    SLICE_X15Y113        LUT6 (Prop_lut6_I3_O)        0.124    18.520 r  riscv_steel_core_instance/prev_data_address[12]_i_4/O
                         net (fo=1, routed)           0.000    18.520    riscv_steel_core_instance/prev_data_address[12]_i_4_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.070 r  riscv_steel_core_instance/prev_data_address_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    riscv_steel_core_instance/prev_data_address_reg[12]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.627 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.402    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.700 f  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.560    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.900 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.512    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.636 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.053    23.689    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.813 f  riscv_steel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          0.902    24.715    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.839 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.763    25.602    uart_instance/tx_register_0
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.429    27.390    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.390    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.531ns  (logic 6.055ns (34.539%)  route 11.476ns (65.461%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.599     8.005    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.459 f  dual_port_ram_instance/ram_reg_0/DOBDO[5]
                         net (fo=10, routed)          1.565    12.024    dual_port_ram_instance/port0_rdata[2]
    SLICE_X20Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.148 r  dual_port_ram_instance/csr_file_write_request_stage3_i_4/O
                         net (fo=7, routed)           0.742    12.890    dual_port_ram_instance/csr_file_write_request_stage3_i_4_n_0
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.119    13.009 f  dual_port_ram_instance/csr_file_write_request_stage3_i_2/O
                         net (fo=5, routed)           0.624    13.633    dual_port_ram_instance/csr_file_write_request_stage3_i_2_n_0
    SLICE_X26Y104        LUT4 (Prop_lut4_I0_O)        0.358    13.991 f  dual_port_ram_instance/csr_file_write_request_stage3_i_1/O
                         net (fo=11, routed)          0.901    14.891    dual_port_ram_instance/csr_file_write_request
    SLICE_X25Y104        LUT2 (Prop_lut2_I1_O)        0.352    15.243 f  dual_port_ram_instance/immediate_stage3[10]_i_2/O
                         net (fo=15, routed)          0.367    15.610    dual_port_ram_instance/ram_reg_0_5
    SLICE_X25Y103        LUT6 (Prop_lut6_I5_O)        0.326    15.936 r  dual_port_ram_instance/integer_file_write_request_stage3_i_2/O
                         net (fo=6, routed)           0.594    16.530    riscv_steel_core_instance/immediate_stage3_reg[0]_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  riscv_steel_core_instance/immediate_stage3[30]_i_4/O
                         net (fo=25, routed)          1.253    17.907    riscv_steel_core_instance/current_state_reg[0]_3
    SLICE_X16Y114        LUT3 (Prop_lut3_I0_O)        0.150    18.057 r  riscv_steel_core_instance/immediate_stage3[18]_i_1/O
                         net (fo=2, routed)           0.514    18.571    riscv_steel_core_instance/immediate_stage3[18]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    19.171 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.171    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.285    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.614 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.390    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.688 r  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.548    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.888 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.500    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.624 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.052    23.676    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.689    24.489    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.119    24.608 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.927    25.536    uart_instance/SR[0]
    SLICE_X9Y105         FDRE                                         r  uart_instance/uart_rdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X9Y105         FDRE                                         r  uart_instance/uart_rdata_reg[1]/C
                         clock pessimism              0.482    28.027    
                         clock uncertainty           -0.035    27.992    
    SLICE_X9Y105         FDRE (Setup_fdre_C_R)       -0.637    27.355    uart_instance/uart_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         27.355    
                         arrival time                         -25.536    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/uart_rdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.531ns  (logic 6.055ns (34.539%)  route 11.476ns (65.461%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.005ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.599     8.005    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.459 f  dual_port_ram_instance/ram_reg_0/DOBDO[5]
                         net (fo=10, routed)          1.565    12.024    dual_port_ram_instance/port0_rdata[2]
    SLICE_X20Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.148 r  dual_port_ram_instance/csr_file_write_request_stage3_i_4/O
                         net (fo=7, routed)           0.742    12.890    dual_port_ram_instance/csr_file_write_request_stage3_i_4_n_0
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.119    13.009 f  dual_port_ram_instance/csr_file_write_request_stage3_i_2/O
                         net (fo=5, routed)           0.624    13.633    dual_port_ram_instance/csr_file_write_request_stage3_i_2_n_0
    SLICE_X26Y104        LUT4 (Prop_lut4_I0_O)        0.358    13.991 f  dual_port_ram_instance/csr_file_write_request_stage3_i_1/O
                         net (fo=11, routed)          0.901    14.891    dual_port_ram_instance/csr_file_write_request
    SLICE_X25Y104        LUT2 (Prop_lut2_I1_O)        0.352    15.243 f  dual_port_ram_instance/immediate_stage3[10]_i_2/O
                         net (fo=15, routed)          0.367    15.610    dual_port_ram_instance/ram_reg_0_5
    SLICE_X25Y103        LUT6 (Prop_lut6_I5_O)        0.326    15.936 r  dual_port_ram_instance/integer_file_write_request_stage3_i_2/O
                         net (fo=6, routed)           0.594    16.530    riscv_steel_core_instance/immediate_stage3_reg[0]_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124    16.654 r  riscv_steel_core_instance/immediate_stage3[30]_i_4/O
                         net (fo=25, routed)          1.253    17.907    riscv_steel_core_instance/current_state_reg[0]_3
    SLICE_X16Y114        LUT3 (Prop_lut3_I0_O)        0.150    18.057 r  riscv_steel_core_instance/immediate_stage3[18]_i_1/O
                         net (fo=2, routed)           0.514    18.571    riscv_steel_core_instance/immediate_stage3[18]_i_1_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    19.171 r  riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.171    riscv_steel_core_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  riscv_steel_core_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.285    dual_port_ram_instance/target_address_adder_stage3_reg[27][0]
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.614 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=4, routed)           0.776    20.390    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[3]
    SLICE_X8Y119         LUT4 (Prop_lut4_I2_O)        0.298    20.688 r  riscv_steel_core_instance/prev_data_address[27]_i_1__0/O
                         net (fo=2, routed)           0.859    21.548    riscv_steel_core_instance/prev_data_address[27]_i_1__0_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.340    21.888 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.612    22.500    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.624 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.052    23.676    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  riscv_steel_core_instance/uart_rdata[7]_i_3/O
                         net (fo=2, routed)           0.689    24.489    riscv_steel_core_instance/uart_rdata[7]_i_3_n_0
    SLICE_X25Y105        LUT2 (Prop_lut2_I0_O)        0.119    24.608 r  riscv_steel_core_instance/uart_rdata[7]_i_1/O
                         net (fo=8, routed)           0.927    25.536    uart_instance/SR[0]
    SLICE_X9Y105         FDRE                                         r  uart_instance/uart_rdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X9Y105         FDRE                                         r  uart_instance/uart_rdata_reg[2]/C
                         clock pessimism              0.482    28.027    
                         clock uncertainty           -0.035    27.992    
    SLICE_X9Y105         FDRE (Setup_fdre_C_R)       -0.637    27.355    uart_instance/uart_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         27.355    
                         arrival time                         -25.536    
  -------------------------------------------------------------------
                         slack                                  1.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.392ns (71.429%)  route 0.157ns (28.571%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 f  uart_instance/tx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.788    uart_instance/tx_cycle_counter_reg_n_0_[0]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.833 r  uart_instance/tx_cycle_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.833    uart_instance/tx_cycle_counter[0]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.985 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.985    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.039 r  uart_instance/tx_cycle_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.039    uart_instance/tx_cycle_counter_reg[4]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.403ns (71.990%)  route 0.157ns (28.010%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 f  uart_instance/tx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.788    uart_instance/tx_cycle_counter_reg_n_0_[0]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.833 r  uart_instance/tx_cycle_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.833    uart_instance/tx_cycle_counter[0]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.985 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.985    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.050 r  uart_instance/tx_cycle_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.050    uart_instance/tx_cycle_counter_reg[4]_i_1_n_5
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/mepc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.644     2.570    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y111        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     2.711 r  riscv_steel_core_instance/program_counter_stage3_reg[9]/Q
                         net (fo=2, routed)           0.068     2.779    riscv_steel_core_instance/program_counter_stage3[9]
    SLICE_X10Y111        LUT6 (Prop_lut6_I0_O)        0.045     2.824 r  riscv_steel_core_instance/mepc[9]_i_1/O
                         net (fo=1, routed)           0.000     2.824    riscv_steel_core_instance/mepc[9]
    SLICE_X10Y111        FDRE                                         r  riscv_steel_core_instance/mepc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.919     3.428    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y111        FDRE                                         r  riscv_steel_core_instance/mepc_reg[9]/C
                         clock pessimism             -0.846     2.583    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.120     2.703    riscv_steel_core_instance/mepc_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.428ns (73.188%)  route 0.157ns (26.812%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 f  uart_instance/tx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.788    uart_instance/tx_cycle_counter_reg_n_0_[0]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.833 r  uart_instance/tx_cycle_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.833    uart_instance/tx_cycle_counter[0]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.985 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.985    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.075 r  uart_instance/tx_cycle_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.075    uart_instance/tx_cycle_counter_reg[4]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.428ns (73.188%)  route 0.157ns (26.812%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 f  uart_instance/tx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.788    uart_instance/tx_cycle_counter_reg_n_0_[0]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.833 r  uart_instance/tx_cycle_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.833    uart_instance/tx_cycle_counter[0]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.985 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.985    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.075 r  uart_instance/tx_cycle_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.075    uart_instance/tx_cycle_counter_reg[4]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.431ns (73.325%)  route 0.157ns (26.675%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 f  uart_instance/tx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.788    uart_instance/tx_cycle_counter_reg_n_0_[0]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.833 r  uart_instance/tx_cycle_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.833    uart_instance/tx_cycle_counter[0]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.985 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.985    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.024 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.024    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.078 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.078    uart_instance/tx_cycle_counter_reg[8]_i_1_n_7
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.641     2.567    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.141     2.708 r  riscv_steel_core_instance/program_counter_reg[22]/Q
                         net (fo=3, routed)           0.068     2.776    riscv_steel_core_instance/program_counter_reg[31]_0[10]
    SLICE_X11Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.914     3.423    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[22]/C
                         clock pessimism             -0.857     2.567    
    SLICE_X11Y116        FDRE (Hold_fdre_C_D)         0.076     2.643    riscv_steel_core_instance/program_counter_stage3_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.641     2.567    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.141     2.708 r  riscv_steel_core_instance/program_counter_reg[20]/Q
                         net (fo=3, routed)           0.068     2.776    riscv_steel_core_instance/program_counter[20]
    SLICE_X11Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.914     3.423    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[20]/C
                         clock pessimism             -0.857     2.567    
    SLICE_X11Y116        FDRE (Hold_fdre_C_D)         0.075     2.642    riscv_steel_core_instance/program_counter_stage3_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.638     2.564    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y119        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     2.705 r  riscv_steel_core_instance/program_counter_reg[25]/Q
                         net (fo=3, routed)           0.068     2.773    riscv_steel_core_instance/program_counter_reg[31]_0[13]
    SLICE_X11Y119        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y119        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[25]/C
                         clock pessimism             -0.857     2.564    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.075     2.639    riscv_steel_core_instance/program_counter_stage3_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y113        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/program_counter_reg[15]/Q
                         net (fo=3, routed)           0.068     2.777    riscv_steel_core_instance/program_counter_reg[31]_0[9]
    SLICE_X13Y113        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.915     3.424    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y113        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[15]/C
                         clock pessimism             -0.857     2.568    
    SLICE_X13Y113        FDRE (Hold_fdre_C_D)         0.075     2.643    riscv_steel_core_instance/program_counter_stage3_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y19   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y104  dual_port_ram_instance/port0_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y104  dual_port_ram_instance/port0_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y104  dual_port_ram_instance/port0_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y105  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y105  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y98   dual_port_ram_instance/prev_port1_wdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y98   dual_port_ram_instance/prev_port1_wdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y106   dual_port_ram_instance/prev_port1_wdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y106   dual_port_ram_instance/prev_port1_wdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y107   dual_port_ram_instance/prev_port1_wdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y107   dual_port_ram_instance/prev_port1_wdata_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y104  dual_port_ram_instance/port0_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y104  dual_port_ram_instance/port0_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y105  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y105  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y98   dual_port_ram_instance/prev_port1_wdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y98   dual_port_ram_instance/prev_port1_wdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y106   dual_port_ram_instance/prev_port1_wdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y106   dual_port_ram_instance/prev_port1_wdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y107   dual_port_ram_instance/prev_port1_wdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y107   dual_port_ram_instance/prev_port1_wdata_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.977ns (65.169%)  route 2.126ns (34.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.740     8.146    uart_instance/internal_clock_BUFG
    SLICE_X9Y104         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.456     8.602 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.126    10.727    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.249 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.249    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.363ns (71.151%)  route 0.553ns (28.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.646     2.572    uart_instance/internal_clock_BUFG
    SLICE_X9Y104         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141     2.713 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.553     3.266    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.488 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.488    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          2000 Endpoints
Min Delay          2000 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.363ns  (logic 2.513ns (22.114%)  route 8.850ns (77.886%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.809     9.462    dual_port_ram_instance/prev_write_request_reg
    SLICE_X13Y105        LUT5 (Prop_lut5_I3_O)        0.118     9.580 f  dual_port_ram_instance/ram_reg_2_i_11/O
                         net (fo=3, routed)           0.771    10.351    riscv_steel_core_instance/prev_port1_write_strobe_reg[2]_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.677 r  riscv_steel_core_instance/ram_reg_2_i_9/O
                         net (fo=1, routed)           0.686    11.363    dual_port_ram_instance/p_0_in0_out[2]
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.658     7.588    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.093ns  (logic 2.317ns (20.886%)  route 8.776ns (79.114%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        7.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.809     9.462    dual_port_ram_instance/prev_write_request_reg
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.586 r  dual_port_ram_instance/ram_reg_1_i_19/O
                         net (fo=2, routed)           0.682    10.268    riscv_steel_core_instance/prev_port1_write_strobe_reg[1]
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    10.392 r  riscv_steel_core_instance/ram_reg_1_i_9/O
                         net (fo=1, routed)           0.701    11.093    dual_port_ram_instance/p_0_in0_out[1]
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.657     7.587    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.084ns  (logic 2.317ns (20.902%)  route 8.767ns (79.098%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.467     9.121    dual_port_ram_instance/prev_write_request_reg
    SLICE_X24Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.245 f  dual_port_ram_instance/ram_reg_0_i_23/O
                         net (fo=2, routed)           0.912    10.157    riscv_steel_core_instance/prev_port1_write_strobe_reg[0]
    SLICE_X12Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.281 r  riscv_steel_core_instance/ram_reg_0_i_21/O
                         net (fo=1, routed)           0.803    11.084    dual_port_ram_instance/p_0_in0_out[0]
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.483     7.413    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.011ns  (logic 2.317ns (21.041%)  route 8.694ns (78.959%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.539     9.193    dual_port_ram_instance/prev_write_request_reg
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.317 f  dual_port_ram_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.957    10.274    riscv_steel_core_instance/ram_reg_3_1
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    10.398 r  riscv_steel_core_instance/ram_reg_3_i_8/O
                         net (fo=1, routed)           0.613    11.011    dual_port_ram_instance/p_1_in[24]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.940ns  (logic 2.317ns (21.178%)  route 8.623ns (78.822%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.539     9.193    dual_port_ram_instance/prev_write_request_reg
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.317 f  dual_port_ram_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.722    10.039    riscv_steel_core_instance/ram_reg_3_1
    SLICE_X8Y106         LUT6 (Prop_lut6_I2_O)        0.124    10.163 r  riscv_steel_core_instance/ram_reg_3_i_9/O
                         net (fo=1, routed)           0.777    10.940    dual_port_ram_instance/p_0_in0_out[3]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.932ns  (logic 2.317ns (21.194%)  route 8.615ns (78.806%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.539     9.193    dual_port_ram_instance/prev_write_request_reg
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.317 f  dual_port_ram_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.910    10.227    riscv_steel_core_instance/ram_reg_3_1
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.351 r  riscv_steel_core_instance/ram_reg_3_i_1/O
                         net (fo=1, routed)           0.581    10.932    dual_port_ram_instance/p_1_in[31]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.814ns  (logic 2.317ns (21.425%)  route 8.497ns (78.575%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.539     9.193    dual_port_ram_instance/prev_write_request_reg
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.317 f  dual_port_ram_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.921    10.238    riscv_steel_core_instance/ram_reg_3_1
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.362 r  riscv_steel_core_instance/ram_reg_3_i_3/O
                         net (fo=1, routed)           0.452    10.814    dual_port_ram_instance/p_1_in[29]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.812ns  (logic 2.317ns (21.429%)  route 8.495ns (78.571%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.539     9.193    dual_port_ram_instance/prev_write_request_reg
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.317 f  dual_port_ram_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.920    10.237    riscv_steel_core_instance/ram_reg_3_1
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.361 r  riscv_steel_core_instance/ram_reg_3_i_4/O
                         net (fo=1, routed)           0.451    10.812    dual_port_ram_instance/p_1_in[28]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.810ns  (logic 2.317ns (21.433%)  route 8.493ns (78.567%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.539     9.193    dual_port_ram_instance/prev_write_request_reg
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.317 f  dual_port_ram_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.930    10.247    riscv_steel_core_instance/ram_reg_3_1
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.124    10.371 r  riscv_steel_core_instance/ram_reg_3_i_5/O
                         net (fo=1, routed)           0.439    10.810    dual_port_ram_instance/p_1_in[27]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.781ns  (logic 2.317ns (21.490%)  route 8.464ns (78.510%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1722, routed)        4.960     6.427    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y104        LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  riscv_steel_core_instance/prev_data_wdata[7]_i_3/O
                         net (fo=24, routed)          0.883     7.434    riscv_steel_core_instance/reset
    SLICE_X18Y104        LUT2 (Prop_lut2_I1_O)        0.152     7.586 r  riscv_steel_core_instance/tx_bit_counter[3]_i_7/O
                         net (fo=1, routed)           0.742     8.328    dual_port_ram_instance/tx_bit_counter_reg[1]
    SLICE_X25Y105        LUT6 (Prop_lut6_I0_O)        0.326     8.654 f  dual_port_ram_instance/tx_bit_counter[3]_i_3/O
                         net (fo=19, routed)          0.539     9.193    dual_port_ram_instance/prev_write_request_reg
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.317 f  dual_port_ram_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.852    10.170    riscv_steel_core_instance/ram_reg_3_1
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    10.294 r  riscv_steel_core_instance/ram_reg_3_i_7/O
                         net (fo=1, routed)           0.488    10.781    dual_port_ram_instance/p_1_in[25]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_data_address_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.235ns (21.933%)  route 0.836ns (78.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.836     1.071    riscv_steel_core_instance/reset_IBUF
    SLICE_X9Y120         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y120         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[26]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.306ns (28.294%)  route 0.775ns (71.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.775     1.081    uart_instance/rx_register_reg[7]_0[0]
    SLICE_X9Y102         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X9Y102         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.235ns (20.976%)  route 0.885ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.885     1.119    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.235ns (20.976%)  route 0.885ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.885     1.119    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.235ns (20.976%)  route 0.885ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.885     1.119    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.235ns (20.976%)  route 0.885ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.885     1.119    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y120        FDRE                                         r  riscv_steel_core_instance/mepc_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.235ns (20.976%)  route 0.885ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.885     1.119    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y120        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y120        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.235ns (20.976%)  route 0.885ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.885     1.119    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y120        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y120        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.235ns (20.976%)  route 0.885ns (79.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.885     1.119    riscv_steel_core_instance/reset_IBUF
    SLICE_X10Y120        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X10Y120        FDRE                                         r  riscv_steel_core_instance/mscratch_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.235ns (20.748%)  route 0.897ns (79.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1722, routed)        0.897     1.132    riscv_steel_core_instance/reset_IBUF
    SLICE_X9Y118         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1745, routed)        0.912     3.421    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y118         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[23]/C





