{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456246994789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456246994796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 17:03:14 2016 " "Processing started: Tue Feb 23 17:03:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456246994796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456246994796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xstage1 -c xstage1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off xstage1 -c xstage1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456246994796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456246996207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/fpga lab/xstage0/xstage0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/fpga lab/xstage0/xstage0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xstage0 " "Found entity 1: xstage0" {  } { { "../xstage0/xstage0.bdf" "" { Schematic "H:/Desktop/FPGA Lab/xstage0/xstage0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456246996329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456246996329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/fpga lab/10-bitshiftcombo/10-bitshiftcombo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/fpga lab/10-bitshiftcombo/10-bitshiftcombo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10-bitshiftcombo " "Found entity 1: 10-bitshiftcombo" {  } { { "../10-bitshiftcombo/10-bitshiftcombo.bdf" "" { Schematic "H:/Desktop/FPGA Lab/10-bitshiftcombo/10-bitshiftcombo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456246996351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456246996351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/fpga lab/5-bitshiftcombo/5-bitshiftcombo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/fpga lab/5-bitshiftcombo/5-bitshiftcombo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5-bitshiftcombo " "Found entity 1: 5-bitshiftcombo" {  } { { "../5-bitshiftcombo/5-bitshiftcombo.bdf" "" { Schematic "H:/Desktop/FPGA Lab/5-bitshiftcombo/5-bitshiftcombo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456246996383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456246996383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/fpga lab/10-bitadder2/10-bitadder2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/fpga lab/10-bitadder2/10-bitadder2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10-bitadder2 " "Found entity 1: 10-bitadder2" {  } { { "../10-bitadder2/10-bitadder2.bdf" "" { Schematic "H:/Desktop/FPGA Lab/10-bitadder2/10-bitadder2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456246996411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456246996411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/fpga lab/fulladd/fulladd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/fpga lab/fulladd/fulladd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "../fulladd/fulladd.bdf" "" { Schematic "H:/Desktop/FPGA Lab/fulladd/fulladd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456246996435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456246996435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/fpga lab/halfadd/halfadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/fpga lab/halfadd/halfadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "../halfadd/halfadd.bdf" "" { Schematic "H:/Desktop/FPGA Lab/halfadd/halfadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456246996456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456246996456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xstage1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xstage1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xstage1 " "Found entity 1: xstage1" {  } { { "xstage1.bdf" "" { Schematic "H:/Desktop/FPGA Lab/xstage1/xstage1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456246996480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456246996480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xstage1 " "Elaborating entity \"xstage1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456246996644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xstage0 xstage0:inst5 " "Elaborating entity \"xstage0\" for hierarchy \"xstage0:inst5\"" {  } { { "xstage1.bdf" "inst5" { Schematic "H:/Desktop/FPGA Lab/xstage1/xstage1.bdf" { { 328 1400 1544 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456246996871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10-bitadder2 xstage0:inst5\|10-bitadder2:inst1 " "Elaborating entity \"10-bitadder2\" for hierarchy \"xstage0:inst5\|10-bitadder2:inst1\"" {  } { { "../xstage0/xstage0.bdf" "inst1" { Schematic "H:/Desktop/FPGA Lab/xstage0/xstage0.bdf" { { 160 760 888 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456246996960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10 " "Elaborating entity \"fulladd\" for hierarchy \"xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10\"" {  } { { "../10-bitadder2/10-bitadder2.bdf" "inst10" { Schematic "H:/Desktop/FPGA Lab/10-bitadder2/10-bitadder2.bdf" { { 920 2432 2592 1016 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456246997004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10\|halfadd:inst1 " "Elaborating entity \"halfadd\" for hierarchy \"xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10\|halfadd:inst1\"" {  } { { "../fulladd/fulladd.bdf" "inst1" { Schematic "H:/Desktop/FPGA Lab/fulladd/fulladd.bdf" { { 248 616 712 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456246997034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10-bitshiftcombo xstage0:inst5\|10-bitshiftcombo:inst " "Elaborating entity \"10-bitshiftcombo\" for hierarchy \"xstage0:inst5\|10-bitshiftcombo:inst\"" {  } { { "../xstage0/xstage0.bdf" "inst" { Schematic "H:/Desktop/FPGA Lab/xstage0/xstage0.bdf" { { 160 320 448 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456246997579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1456247001354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456247003732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456247003732 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[9\] " "No output dependent on input pin \"R\[9\]\"" {  } { { "xstage1.bdf" "" { Schematic "H:/Desktop/FPGA Lab/xstage1/xstage1.bdf" { { 200 -120 48 216 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456247003896 "|xstage1|R[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[8\] " "No output dependent on input pin \"R\[8\]\"" {  } { { "xstage1.bdf" "" { Schematic "H:/Desktop/FPGA Lab/xstage1/xstage1.bdf" { { 200 -120 48 216 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456247003896 "|xstage1|R[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[7\] " "No output dependent on input pin \"R\[7\]\"" {  } { { "xstage1.bdf" "" { Schematic "H:/Desktop/FPGA Lab/xstage1/xstage1.bdf" { { 200 -120 48 216 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456247003896 "|xstage1|R[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[6\] " "No output dependent on input pin \"R\[6\]\"" {  } { { "xstage1.bdf" "" { Schematic "H:/Desktop/FPGA Lab/xstage1/xstage1.bdf" { { 200 -120 48 216 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456247003896 "|xstage1|R[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[5\] " "No output dependent on input pin \"R\[5\]\"" {  } { { "xstage1.bdf" "" { Schematic "H:/Desktop/FPGA Lab/xstage1/xstage1.bdf" { { 200 -120 48 216 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456247003896 "|xstage1|R[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1456247003896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456247003903 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456247003903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456247003903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456247003903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456247004001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 17:03:23 2016 " "Processing ended: Tue Feb 23 17:03:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456247004001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456247004001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456247004001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456247004001 ""}
