<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.5.2">
<title data-rh="true">简介 | My Site</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://xalwayswill.github.io/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://xalwayswill.github.io/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://xalwayswill.github.io/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="简介 | My Site"><meta data-rh="true" name="description" content="VCS和Verdi均为synopsys退出的eda仿真软件，用于IC及FPGA等RTL代码的仿真及调试"><meta data-rh="true" property="og:description" content="VCS和Verdi均为synopsys退出的eda仿真软件，用于IC及FPGA等RTL代码的仿真及调试"><link data-rh="true" rel="icon" href="/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://xalwayswill.github.io/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写"><link data-rh="true" rel="alternate" href="https://xalwayswill.github.io/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写" hreflang="en"><link data-rh="true" rel="alternate" href="https://xalwayswill.github.io/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="My Site RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="My Site Atom Feed"><link rel="stylesheet" href="/assets/css/styles.ce37c9a8.css">
<script src="/assets/js/runtime~main.58983a80.js" defer="defer"></script>
<script src="/assets/js/main.8555064f.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();t(null!==e?e:"light")}(),function(){try{const n=new URLSearchParams(window.location.search).entries();for(var[t,e]of n)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate">My Site</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/intro">Tutorial</a><a class="navbar__item navbar__link" href="/blog">Blog</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/docs/intro">Tutorial Intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/docs/category/tutorial---basics">Tutorial - Basics</a><button aria-label="Expand sidebar category &#x27;Tutorial - Basics&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/docs/category/tutorial---extras">Tutorial - Extras</a><button aria-label="Expand sidebar category &#x27;Tutorial - Extras&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" href="/docs/FPGA-IC/8B10B编码">FPGA-IC</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/8B10B编码">8B10B编码</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/AHB">AHB</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/APB">APB</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/AXI4简记">AXI4简记</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/CRC生成-LFSR电路">[CRC Generator](http://outputlogic.com/)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Coding-style">Coding-style</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DC简明教程">DC简明教程</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DDR3-简记">DDR3-简记</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DesignWire">DesignWire</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/ECC校验【转载】">ECC校验【转载】</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/FIFO设计">FIFO设计</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/FPGA内部结构">FPGA内部结构</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems">High-Speed-Links-Circuits-and-Systems</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/IC设计常用文件及格式介绍">IC设计常用文件及格式介绍</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/LUT实现逻辑功能">LUT实现逻辑功能</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/PTPX">PTPX</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/QuestaSim-仿真VIVADO-IP">QuestaSim-仿真VIVADO-IP</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/RAM-三种模式">RAM-三种模式</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Register">Register</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/SPI四种工作模式">SPI四种工作模式</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/STA">STA</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Systen-Cache">关于CPU Cache&lt;sup&gt;[1](https://blog.csdn.net/zhangj95/article/details/81199272#fn1)&lt;/sup&gt;</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VALID-READY-handshake">VALID-READY-handshake</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写">简介</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VCS-仿真-VIVADO-IP">VCS-仿真-VIVADO-IP</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Valid-Ready打拍-TODO：自己整理下">Valid-Ready打拍-TODO：自己整理下</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/common-lib">common-lib</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/gotcha">gotcha</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/memory-compiler">memory-compiler</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/notepad++调用VIVADO语法检测工具进行verilog语法检测">notepad++调用VIVADO语法检测工具进行verilog语法检测</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/仲裁器-TODO：自己整理下">仲裁器-TODO：自己整理下</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/低功耗相关">低功耗相关</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/原型验证(Prototyping)">原型验证(Prototyping)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/双调排序Bitonic-Sort">双调排序Bitonic-Sort</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/后端">后端</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/器件工艺相关">器件工艺相关</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/基础知识">基础知识</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/异步FIFO">异步FIFO</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/总线跨4K处理">总线跨4K处理</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/直方图统计">直方图统计</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/跨时钟域(CDC)">跨时钟域(CDC)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/门控时钟">门控时钟</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/除法运算">除法运算</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/高级ASIC芯片综合">Reference</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/System-Verilog/Assertion">System-Verilog</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/save this to git code reponsitories/2021-01-27">save this to git code reponsitories</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/script/CSH">script</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/work-log---arm-china/2023-08-15">work-log---arm-china</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/work-log---g/2024-09-24">work-log---g</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/功能安全/低功耗相关">功能安全</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/图像处理/3DLUT">图像处理</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/开发工具/Graphviz---绘制图形网络">开发工具</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/接口协议/CameraLink">接口协议</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/环境配置/Anaconda-配置多环境">环境配置</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/移知网课程/AMBA-APB-AHB-AXI">移知网课程</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/随笔/ImageData-sv">随笔</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/面试题目记录/为什么使用与非门而不是或非门进行逻辑面积评估？">面试题目记录</a></div></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">FPGA-IC</span><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">简介</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>简介</h1></header>
<p>VCS和Verdi均为synopsys退出的eda仿真软件，用于IC及FPGA等RTL代码的仿真及调试</p>
<h1>VCS和Verdi环境的配置</h1>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="三个变量">三个变量：<a href="#三个变量" class="hash-link" aria-label="Direct link to 三个变量：" title="Direct link to 三个变量：">​</a></h2>
<ul>
<li>VERDI_HOME/NOVAS_HOME：仿真器默认，且为设置PATH做准备</li>
<li>PATH：让系统（Linux）找到Verdi</li>
<li>LD_LIBRARY_PATH：让系统（Linux）能够中找到Verdi需要的库文件</li>
</ul>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="三个命令">三个命令<a href="#三个命令" class="hash-link" aria-label="Direct link to 三个命令" title="Direct link to 三个命令">​</a></h2>
<ul>
<li>echo(可配合sed)：查询环境变量<!-- -->
<ul>
<li>echo $PATH | sed &#x27;s/:/\n/g&#x27;</li>
<li>echo $LD_LIBRARY_PATH | sed &#x27;s/:/\n/g&#x27;</li>
</ul>
</li>
</ul>
<p>需要保证VCS和Verdi均成功增加环境变量，可使用which命令查询软件路径是否设置成功</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="vcs命令及参数的设置">VCS命令及参数的设置<a href="#vcs命令及参数的设置" class="hash-link" aria-label="Direct link to VCS命令及参数的设置" title="Direct link to VCS命令及参数的设置">​</a></h2>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="设置仿真环境">设置仿真环境<a href="#设置仿真环境" class="hash-link" aria-label="Direct link to 设置仿真环境" title="Direct link to 设置仿真环境">​</a></h3>
<p>在进行仿真之前需要先配置synopsys_sim.setup文件，该文件用于映射特定的设计库，设置搜索路径，并声明仿真过程中的控制变量。synopsys_sim.setup文件应存放在VCS的安装目录/bin目录下，个人home目录下，或者仿真的运行路径下。一般而言，我们只需要指定库名称用于存放analyze过程中生成的中间文件。</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">WORK &gt; worklib</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">worklib : ./worklib</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>在上述代码中，设置worklib为WORK的逻辑库，并将其映射到计算机对应的物理路径worklib。</p>
<p>VCS进行仿真可分为三步，Analysis(vlogan/vhdlan) -&gt; Elaboration(vcs) -&gt; simulation -&gt; verdi</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="使用vlogan或者vhdlan对verilogvhdlsystem-verilog或者openvera等文件进行语法分析">使用vlogan或者vhdlan对verilog、vhdl、System Verilog或者Openvera等文件进行语法分析<a href="#使用vlogan或者vhdlan对verilogvhdlsystem-verilog或者openvera等文件进行语法分析" class="hash-link" aria-label="Direct link to 使用vlogan或者vhdlan对verilog、vhdl、System Verilog或者Openvera等文件进行语法分析" title="Direct link to 使用vlogan或者vhdlan对verilog、vhdl、System Verilog或者Openvera等文件进行语法分析">​</a></h3>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain"># set the vhdlan options, the more options can be find in VCS MX/VCS MXi User Guide or vhdlan -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS  = -nc # Suppresses the Synopsys copyright message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS += -full64 # Analyze the design for 64-bit simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-work worklib # Map a design library name to the logical library ame WORK</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                  # which receives the output of vhdlan.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-l vhdlan_rtl.log # Specifies a log file.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-f ./filelist/vhdl.f # Specifies the VHDL source filelist to be analyzed.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-f ./filelist/tb.f # Specifies the TB source filelist to be analyzed.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS += -kdb</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#--------------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># set the vlogan options, the more options can be find in VCS MX/VCS MXi User Guide or vlogan -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS = -nc # Suppresses the Synopsys copyright message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -full64 # Analyze the design for 64-bit simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += +v2k</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_VLOG_OPTIONS += -q # Suppresses compiler message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -work worklib # Map a design library name to the logical library ame WORK</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                  # which receives the output of vlogan.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS +=	-sverilog # Enable the SystemVerilog source code.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -timescale=$(TIME_SCALE) # Specifies the timecale.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_VLOG_OPTIONS += +define+DUMP_FSDB # Define a text macro. Test for this deifinition in your</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">             						  			      # Verilog source code using the ifdef compiler directive</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_VLOG_OPTIONS += +libext+.v+.vh.+.vp+.sv # Specifies that VCS MX search only for files with</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">									                          # the specified file name extensions in a library </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">																						#	directory.`</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS +=	-l vlogan_rtl.log # Specifies a log file.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS +=	-f ./filelist/vlog.f # Specifies the VHDL source filelist to be analyzed.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -kdb</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>上述代码仅给出部分实例参数，更多详细设置可通过vlogan或vhdlan -help或者查阅VCS MX官方文档</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="elaboration">Elaboration<a href="#elaboration" class="hash-link" aria-label="Direct link to Elaboration" title="Direct link to Elaboration">​</a></h3>
<p>该步骤使用analyze过程生成的中间文件建立模块实例化的层次结构并生成可执行的simv文件用于后续仿真的运行</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain"># set the vcs options, the more options can be find in VCS MX/VCS MXi User Guide or vcs -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS  = -full64 # Analyze the design for 64-bit simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -q # Suppresses compiler message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_ELAB_OPTIONS += -R # Run the executable file immediately after VCS MX links it together.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -l elaborate.log # Specifies a log file.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -timescale=$(TIME_SCALE)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_ELAB_OPTIONS += -P $(VERDI_PLI_PATH)/novas.tab $(VERDI_PLI_PATH)/pli.a</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -kdb # Enable generate Verdi KDB database.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -debug_access+all # Enables post-process debug.  </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # Use&#x27;-debug_access+classdbg&#x27; for testbench debug,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # and &#x27;-debug_access+all&#x27; for all debug capabilities</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # Refer the VCS user &#x27;-debug_access&#x27; </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # and refer to &#x27;-debug_region&#x27; for region control.&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -lca # The kdb option is belong to the lca strategy.</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>上述代码仅给出部分实例参数，更多详细设置可通过vlogan或vhdlan -help或者查阅VCS MX官方文档</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="simulation并使用verdi查看仿真结果">Simulation并使用verdi查看仿真结果<a href="#simulation并使用verdi查看仿真结果" class="hash-link" aria-label="Direct link to Simulation并使用verdi查看仿真结果" title="Direct link to Simulation并使用verdi查看仿真结果">​</a></h3>
<p>该过程使用上一步产生的可执行文件进行仿真的运行。大致可分为两种模式</p>
<h4 class="anchor anchorWithStickyNavbar_LWe7" id="1-post-processing-mode">1. post-processing mode<a href="#1-post-processing-mode" class="hash-link" aria-label="Direct link to 1. post-processing mode" title="Direct link to 1. post-processing mode">​</a></h4>
<p>该模式需要首先生成Verdi所需的fsdb文件，生成fsdb可通过两种方式</p>
<ol>
<li>使用Verilog系统函数</li>
</ol>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">initial begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    $fsdbDumpfile(&quot;top_tb.fsdb&quot;);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    $fsdbDumpvars(0,&quot;tob_tb&quot;);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>VCS中不包含fsdbDump相关函数，若仿真过程中提示找不到函数或task 可通过-P参数增加Verdi动态链接库或增加-debug_acc+all参数
2. 使用UCLI/TCL命令</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">global env</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">fsdbDumpfile &quot;$env(demo_fifo).fsdb&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">fsdbDumpvars 0 &quot;top_tb&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">run 100us</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>若使用tcl命令对仿真过程进行控制，需要在运行simv文件时增加-i参数并指定对应的tcl文件。
使用tcl控制仿真过程不需要重新编译仿真顶层，是用高级语言接口容易完成复杂处理，如变量的传递，正则表达式匹配等，并使用交互式接口，控制灵活，可在仿真过程中修改dump信息，如dumpoff/on等</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain"># set the simulation options, the more options can be find in VCS MX/VCS MXi User Guide or vlogan -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS  = -l run.log # Specifies the simulation log file</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS += -ucli # Use the Unified Command-line Interface(UCLI)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS += -i run.tcl # specifies the run.tcl</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS += +fsdb+autoflush # Enable the dumping while simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">./simv $(VCS_SIM_OPTISONS);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>在运行仿真之后，便可使用verdi 通过-ssf参数加载fsdb文件查看仿真结果</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">verdi:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@if [ -f $(MODULE_TOP).rc ]; then \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		verdi $(VERDI_OPTISONS) -ssf $(MODULE_TOP).fsdb -sswr $(MODULE_TOP).rc; \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	else \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		verdi $(VERDI_OPTISONS) -ssf $(MODULE_TOP).fsdb; \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	fi</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<h4 class="anchor anchorWithStickyNavbar_LWe7" id="2-ufe-flow推荐">2. UFE flow(推荐)<a href="#2-ufe-flow推荐" class="hash-link" aria-label="Direct link to 2. UFE flow(推荐)" title="Direct link to 2. UFE flow(推荐)">​</a></h4>
<p>该模式可以简化Verdi导入的流程
该模式不需要提前生成fsdb文件再通过verdi导入，可通过在analyze和elaborate阶段增加-kdb -lca参数来生成Verdi的KDB database，从而直接使用Verdi启动仿真并调用tcl脚本</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">./simv $(VCS_SIM_OPTISONS) -verdi;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="verdi的使用">Verdi的使用<a href="#verdi的使用" class="hash-link" aria-label="Direct link to Verdi的使用" title="Direct link to Verdi的使用">​</a></h2>
<ul>
<li>nTrace</li>
<li>nWave</li>
</ul>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="参考文献">参考文献<a href="#参考文献" class="hash-link" aria-label="Direct link to 参考文献" title="Direct link to 参考文献">​</a></h2>
<ol>
<li>VCS MX/VCS MXi User Guide</li>
<li><a href="https://www.youtube.com/watch?v=SGiSNNCVk4Y" target="_blank" rel="noopener noreferrer">https://www.youtube.com/watch?v=SGiSNNCVk4Y</a></li>
<li>Verdi基础知识整理 <a href="https://blog.csdn.net/immeatea_aun/article/details/80961258" target="_blank" rel="noopener noreferrer">https://blog.csdn.net/immeatea_aun/article/details/80961258</a></li>
<li><a href="https://b23.tv/pEvsLe" target="_blank" rel="noopener noreferrer">https://b23.tv/pEvsLe</a></li>
<li>solvnet.synopsys.com</li>
<li>VCS学习总结_201212060 <a href="https://wenku.baidu.com/view/a514c0ef9ec3d5bbfd0a743f.html?pn=50" target="_blank" rel="noopener noreferrer">https://wenku.baidu.com/view/a514c0ef9ec3d5bbfd0a743f.html?pn=50</a></li>
</ol>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="附录">附录<a href="#附录" class="hash-link" aria-label="Direct link to 附录" title="Direct link to 附录">​</a></h2>
<p>Makefile</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">#============================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Company: </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Author: </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Description:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#    This makefile is used to simulate your design and view </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#    the wave file by vcs+verdi. The simulation process </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#    includes the following four steps:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#    Analysis(vlogan/vhdlan) -&gt; Elaboration(vcs) -&gt; simulation -&gt; verdi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Tool version: vcs L-2016.06 verdi_2017.12_sp2</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Version: 1.0 - file created</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Data: 2020.06.17</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#============================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">TIME_SCALE = 1ns/1ps</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">TEST_NAME = tb # the top module name of design</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VLOG_LIST = 1 # if there is a vlog_list</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VHDL_LIST = 0 # if there is a vhdl_list</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">INIT_STD_LOGIC = 0 # initialize the VHDL STD_LOGIC/STD_ULOGIC</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VERDI_INVOKED_MODE = 1 # 0-Post-processing mode, 1-interactive mode</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># Specifies the VERDI </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VERDI_PLI_PATH = /share/eda/Synopsys/verdi/verdi_2016.06/share/PLI/VCS/LINUX64</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">MODULE_TOP = $(TB)# TB is form the terminal input</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#--------------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># set the vhdlan options, the more options can be find in VCS MX/VCS MXi User Guide or vhdlan -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS  = -nc # Suppresses the Synopsys copyright message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS += -full64 # Analyze the design for 64-bit simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-work worklib # Map a design library name to the logical library ame WORK</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                  # which receives the output of vhdlan.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-l vhdlan_rtl.log # Specifies a log file.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-f ./filelist/vhdl.f # Specifies the VHDL source filelist to be analyzed.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS +=	-f ./filelist/tb.f # Specifies the TB source filelist to be analyzed.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VHDL_OPTIONS += -kdb</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#--------------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># set the vlogan options, the more options can be find in VCS MX/VCS MXi User Guide or vlogan -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS = -nc # Suppresses the Synopsys copyright message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -full64 # Analyze the design for 64-bit simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += +v2k</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_VLOG_OPTIONS += -q # Suppresses compiler message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -work worklib # Map a design library name to the logical library ame WORK</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                  # which receives the output of vlogan.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS +=	-sverilog # Enable the SystemVerilog source code.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -timescale=$(TIME_SCALE) # Specifies the timecale.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_VLOG_OPTIONS += +define+DUMP_FSDB # Define a text macro. Test for this deifinition in your</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">             						  			      # Verilog source code using the ifdef compiler directive</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_VLOG_OPTIONS += +libext+.v+.vh.+.vp+.sv # Specifies that VCS MX search only for files with</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">									                          # the specified file name extensions in a library </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">																						#	directory.`</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS +=	-l vlogan_rtl.log # Specifies a log file.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS +=	-f ./filelist/vlog.f # Specifies the VHDL source filelist to be analyzed.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_VLOG_OPTIONS += -kdb # Compile design and generate un-resolved KDB to ./work</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#--------------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># set the vcs options, the more options can be find in VCS MX/VCS MXi User Guide or vcs -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS  = -full64 # Analyze the design for 64-bit simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -q # Suppresses compiler message.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_ELAB_OPTIONS += -R # Run the executable file immediately after VCS MX links it together.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -l elaborate.log # Specifies a log file.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -timescale=$(TIME_SCALE)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#VCS_ELAB_OPTIONS += -P $(VERDI_PLI_PATH)/novas.tab $(VERDI_PLI_PATH)/pli.a</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -kdb # Enable generate Verdi KDB database, generate elaborate KDB to ./simv.dadir</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -debug_access+all # Enables post-process debug.  </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # Use&#x27;-debug_access+classdbg&#x27; for testbench debug,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # and &#x27;-debug_access+all&#x27; for all debug capabilities</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # Refer the VCS user &#x27;-debug_access&#x27; </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                                      # and refer to &#x27;-debug_region&#x27; for region control.&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_ELAB_OPTIONS += -lca # The kdb option is belong to the lca strategy.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#--------------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># set the simulation options, the more options can be find in VCS MX/VCS MXi User Guide or vlogan -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS  = -l run.log # Specifies the simulation log file</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS += -ucli # Use the Unified Command-line Interface(UCLI)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS += -i run.tcl # specifies the run.tcl</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VCS_SIM_OPTISONS += +fsdb+autoflush # Enable the dumping while simulation.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#--------------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># set the verdi options, the more options can be find in verdi User Guide or verdi -help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VERDI_OPTISONS   = -sv # Support the SystemVerilog</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VERDI_OPTISONS  += -f ./filelist/vlog.f</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VERDI_OPTISONS  += -f ./filelist/vhdl.f</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">VERDI_OPTISONS  += -top $(MODULE_TOP) </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">all: config analyze elaborate sim</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  help</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">help:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;############################################################################################&quot;;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;# Makefile Help Page:&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;#    Testcase:&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;#           TB=test_name:    specify testcase name&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;#           TB=tb_sensor_driver_top&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;#           TB=tb_fan_pwm_ctrl&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;#    Targets:&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;#           clean:       clean simulation directory&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;#           verdi:       show simulation wave in verdi&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;############################################################################################&quot;;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Config</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">config:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &#x27;=============== Config work library ================&#x27;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@mkdir -p worklib</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;WORK &gt; worklib&quot;                     &gt; synopsys_sim.setup</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &quot;worklib : ./worklib&quot;               &gt;&gt; synopsys_sim.setup</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@if [ $(VHDL_LIST) == 1 ]; then \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	  echo &quot;INIT_STD_LOGIC=$(INIT_STD_LOGIC)&quot; &gt;&gt; synopsys_sim.setup; \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	fi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Analyze</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">analyze: </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &#x27;================ Analysis disegn ===================&#x27;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@if [ $(VHDL_LIST) == 1 ]; then \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		vhdlan $(VCS_VHDL_OPTIONS); \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	fi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@if [ $(VLOG_LIST) == 1 ]; then \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		vlogan $(VCS_VLOG_OPTIONS); \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	fi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Elaboration</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  VCS MX using the intermediate files generated during analysis builds </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  the instance hierarchy and generates a binary executable simv </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#----------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">elaborate:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &#x27;================ Elaborate design ==================&#x27;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@vcs $(VCS_ELAB_OPTIONS) worklib.$(MODULE_TOP) </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  Simulate</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">sim: simulate</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">simulate:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &#x27;================= Simulate design ==================&#x27;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@if [ $(VERDI_INVOKED_MODE) == 0 ]; then \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		./simv $(VCS_SIM_OPTISONS); \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	else \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		./simv $(VCS_SIM_OPTISONS) -verdi -verdi_opts; \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	fi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  view the wave</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">verdi:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@if [ -f $(MODULE_TOP).rc ]; then \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		verdi $(VERDI_OPTISONS) -ssf $(MODULE_TOP).fsdb -sswr $(MODULE_TOP).rc; \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	else \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">		verdi $(VERDI_OPTISONS) -ssf $(MODULE_TOP).fsdb; \</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	fi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#  clean</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#------------------------------------------------------------</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">clean:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@echo &#x27;================== Clean output ====================&#x27;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -f simv</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -f ucli.key</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -f novas.conf</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -f novas.rc</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -f synopsys_sim.setup</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -f *.log</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -f *.fsdb</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -fr worklib</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -fr verdiLog</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -fr simv.daidir</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">	@rm -fr csrc</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        @rm -rf *.fsdb*</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        @rm -rf *.ses*</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>run.sh</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">#!/bin/bash</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#-*- coding: utf-8 -*-</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">if [ ! $1 ]; then</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  export TB=&quot;default_top_name&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">else</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  export TB=$1</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">fi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># export设置的环境变量是临时的，再关闭shell时失效（有的系统直到log out才失效），$1为传入的第一个参数，$0返回命令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">echo &quot;The top module is $TB&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># make clean</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">make TB=$TB VERDI_INVOKED_MODE=1</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>run.tcl</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">fsdbDumpfile &quot;$env(TB).fsdb&quot;  # 通过shell设置环境变量传递参数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">fsdbDumpvars 0 &quot;$env(TB)&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">run 100us</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># if there is signal.rc existed, restore the rc file</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">if { [file exists $env(TB).rc] == 1 } {</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  wvRestoreSignal &quot;$env(TB).rc&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">}</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>上面wvRestoreSignal为verdi的命令，verdi兼容tcl命令，详细关系和命令格式可查看verdi 界面help帮助页中的Verdi and Siloti Tcl Reference文档</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/docs/FPGA-IC/VALID-READY-handshake"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">VALID-READY-handshake</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/docs/FPGA-IC/VCS-仿真-VIVADO-IP"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">VCS-仿真-VIVADO-IP</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#三个变量" class="table-of-contents__link toc-highlight">三个变量：</a></li><li><a href="#三个命令" class="table-of-contents__link toc-highlight">三个命令</a></li><li><a href="#vcs命令及参数的设置" class="table-of-contents__link toc-highlight">VCS命令及参数的设置</a><ul><li><a href="#设置仿真环境" class="table-of-contents__link toc-highlight">设置仿真环境</a></li><li><a href="#使用vlogan或者vhdlan对verilogvhdlsystem-verilog或者openvera等文件进行语法分析" class="table-of-contents__link toc-highlight">使用vlogan或者vhdlan对verilog、vhdl、System Verilog或者Openvera等文件进行语法分析</a></li><li><a href="#elaboration" class="table-of-contents__link toc-highlight">Elaboration</a></li><li><a href="#simulation并使用verdi查看仿真结果" class="table-of-contents__link toc-highlight">Simulation并使用verdi查看仿真结果</a></li></ul></li><li><a href="#verdi的使用" class="table-of-contents__link toc-highlight">Verdi的使用</a></li><li><a href="#参考文献" class="table-of-contents__link toc-highlight">参考文献</a></li><li><a href="#附录" class="table-of-contents__link toc-highlight">附录</a></li></ul></div></div></div></div></main></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/docs/intro">Tutorial</a></li></ul></div><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://stackoverflow.com/questions/tagged/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Stack Overflow<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://discordapp.com/invite/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://twitter.com/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Twitter<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/blog">Blog</a></li><li class="footer__item"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 My Project, Inc. Built with Docusaurus.</div></div></div></footer></div>
</body>
</html>