# power-efficient-2D-systolic-array-architecture
Verilog and Python codes for a 2D systolic array for CNN based applications along with power-saving schemes. 

1) Vanilla version is in project_vanilla folder.
2) Multichannel version is in project_multichannel folder.
3) Alpha 1 part (DBI) is in project_alpha1_dbi folder.
4) Alpha 2 part (Toggle Reduction in MAC tile) is in project_alpha2_tr_mac_tile folder.
