{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554907249401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554907249401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:40:49 2019 " "Processing started: Wed Apr 10 21:40:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554907249401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554907249401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554907249401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554907249963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554907251153 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554907251153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554907251153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554907251388 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "and_op alu.vhd(27) " "VHDL Signal Declaration warning at alu.vhd(27): used explicit default value for signal \"and_op\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554907251450 "|alu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "or_op alu.vhd(28) " "VHDL Signal Declaration warning at alu.vhd(28): used explicit default value for signal \"or_op\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554907251450 "|alu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "add alu.vhd(29) " "VHDL Signal Declaration warning at alu.vhd(29): used explicit default value for signal \"add\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554907251450 "|alu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "subtract_not_equal alu.vhd(30) " "VHDL Signal Declaration warning at alu.vhd(30): used explicit default value for signal \"subtract_not_equal\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554907251450 "|alu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "subtract alu.vhd(31) " "VHDL Signal Declaration warning at alu.vhd(31): used explicit default value for signal \"subtract\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554907251450 "|alu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "set_on_less_than alu.vhd(32) " "VHDL Signal Declaration warning at alu.vhd(32): used explicit default value for signal \"set_on_less_than\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554907251450 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[0\] alu.vhd(36) " "Inferred latch for \"alu_result\[0\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[1\] alu.vhd(36) " "Inferred latch for \"alu_result\[1\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[2\] alu.vhd(36) " "Inferred latch for \"alu_result\[2\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[3\] alu.vhd(36) " "Inferred latch for \"alu_result\[3\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[4\] alu.vhd(36) " "Inferred latch for \"alu_result\[4\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[5\] alu.vhd(36) " "Inferred latch for \"alu_result\[5\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[6\] alu.vhd(36) " "Inferred latch for \"alu_result\[6\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[7\] alu.vhd(36) " "Inferred latch for \"alu_result\[7\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[8\] alu.vhd(36) " "Inferred latch for \"alu_result\[8\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[9\] alu.vhd(36) " "Inferred latch for \"alu_result\[9\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[10\] alu.vhd(36) " "Inferred latch for \"alu_result\[10\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[11\] alu.vhd(36) " "Inferred latch for \"alu_result\[11\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[12\] alu.vhd(36) " "Inferred latch for \"alu_result\[12\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[13\] alu.vhd(36) " "Inferred latch for \"alu_result\[13\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[14\] alu.vhd(36) " "Inferred latch for \"alu_result\[14\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[15\] alu.vhd(36) " "Inferred latch for \"alu_result\[15\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[16\] alu.vhd(36) " "Inferred latch for \"alu_result\[16\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[17\] alu.vhd(36) " "Inferred latch for \"alu_result\[17\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[18\] alu.vhd(36) " "Inferred latch for \"alu_result\[18\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251466 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[19\] alu.vhd(36) " "Inferred latch for \"alu_result\[19\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[20\] alu.vhd(36) " "Inferred latch for \"alu_result\[20\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[21\] alu.vhd(36) " "Inferred latch for \"alu_result\[21\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[22\] alu.vhd(36) " "Inferred latch for \"alu_result\[22\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[23\] alu.vhd(36) " "Inferred latch for \"alu_result\[23\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[24\] alu.vhd(36) " "Inferred latch for \"alu_result\[24\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[25\] alu.vhd(36) " "Inferred latch for \"alu_result\[25\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[26\] alu.vhd(36) " "Inferred latch for \"alu_result\[26\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[27\] alu.vhd(36) " "Inferred latch for \"alu_result\[27\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[28\] alu.vhd(36) " "Inferred latch for \"alu_result\[28\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[29\] alu.vhd(36) " "Inferred latch for \"alu_result\[29\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[30\] alu.vhd(36) " "Inferred latch for \"alu_result\[30\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[31\] alu.vhd(36) " "Inferred latch for \"alu_result\[31\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554907251481 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[0\]\$latch " "Latch alu_result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[1\]\$latch " "Latch alu_result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[2\]\$latch " "Latch alu_result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[3\]\$latch " "Latch alu_result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[4\]\$latch " "Latch alu_result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[5\]\$latch " "Latch alu_result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[6\]\$latch " "Latch alu_result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[7\]\$latch " "Latch alu_result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[8\]\$latch " "Latch alu_result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[9\]\$latch " "Latch alu_result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254621 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[10\]\$latch " "Latch alu_result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[11\]\$latch " "Latch alu_result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[12\]\$latch " "Latch alu_result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[13\]\$latch " "Latch alu_result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[14\]\$latch " "Latch alu_result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[15\]\$latch " "Latch alu_result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[16\]\$latch " "Latch alu_result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[17\]\$latch " "Latch alu_result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[18\]\$latch " "Latch alu_result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[19\]\$latch " "Latch alu_result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[20\]\$latch " "Latch alu_result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[21\]\$latch " "Latch alu_result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[22\]\$latch " "Latch alu_result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[23\]\$latch " "Latch alu_result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[24\]\$latch " "Latch alu_result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[25\]\$latch " "Latch alu_result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[26\]\$latch " "Latch alu_result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[27\]\$latch " "Latch alu_result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[28\]\$latch " "Latch alu_result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[29\]\$latch " "Latch alu_result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[30\]\$latch " "Latch alu_result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_result\[31\]\$latch " "Latch alu_result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_fuct\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_fuct\[1\]" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554907254636 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/alu/alu.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554907254636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554907255152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554907258082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554907258082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554907259392 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554907259392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554907259392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554907259392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554907259595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:40:59 2019 " "Processing ended: Wed Apr 10 21:40:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554907259595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554907259595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554907259595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554907259595 ""}
