Classic Timing Analyzer report for yiwei
Tue Nov 19 11:44:28 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.302 ns   ; a[2] ; w[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 14.302 ns       ; a[2]  ; w[1] ;
; N/A   ; None              ; 14.292 ns       ; a[7]  ; w[6] ;
; N/A   ; None              ; 14.050 ns       ; flbus ; w[6] ;
; N/A   ; None              ; 13.924 ns       ; a[2]  ; w[3] ;
; N/A   ; None              ; 13.859 ns       ; flbus ; w[3] ;
; N/A   ; None              ; 13.786 ns       ; a[0]  ; w[1] ;
; N/A   ; None              ; 13.701 ns       ; flbus ; w[5] ;
; N/A   ; None              ; 13.678 ns       ; flbus ; w[1] ;
; N/A   ; None              ; 13.269 ns       ; a[0]  ; cf   ;
; N/A   ; None              ; 13.217 ns       ; flbus ; w[2] ;
; N/A   ; None              ; 13.064 ns       ; frbus ; cf   ;
; N/A   ; None              ; 13.039 ns       ; fbus  ; w[6] ;
; N/A   ; None              ; 13.039 ns       ; fbus  ; w[1] ;
; N/A   ; None              ; 12.848 ns       ; frbus ; w[6] ;
; N/A   ; None              ; 12.848 ns       ; frbus ; w[1] ;
; N/A   ; None              ; 12.838 ns       ; flbus ; w[4] ;
; N/A   ; None              ; 12.780 ns       ; a[1]  ; w[2] ;
; N/A   ; None              ; 12.714 ns       ; fbus  ; w[3] ;
; N/A   ; None              ; 12.637 ns       ; a[2]  ; w[2] ;
; N/A   ; None              ; 12.537 ns       ; fbus  ; w[5] ;
; N/A   ; None              ; 12.471 ns       ; a[1]  ; w[1] ;
; N/A   ; None              ; 12.424 ns       ; frbus ; w[3] ;
; N/A   ; None              ; 12.371 ns       ; flbus ; cf   ;
; N/A   ; None              ; 12.309 ns       ; flbus ; w[7] ;
; N/A   ; None              ; 12.307 ns       ; flbus ; w[0] ;
; N/A   ; None              ; 12.299 ns       ; a[7]  ; w[7] ;
; N/A   ; None              ; 12.293 ns       ; frbus ; w[5] ;
; N/A   ; None              ; 12.276 ns       ; fbus  ; cf   ;
; N/A   ; None              ; 12.163 ns       ; fbus  ; w[7] ;
; N/A   ; None              ; 12.152 ns       ; fbus  ; w[0] ;
; N/A   ; None              ; 12.144 ns       ; a[0]  ; w[0] ;
; N/A   ; None              ; 12.138 ns       ; fbus  ; w[4] ;
; N/A   ; None              ; 12.114 ns       ; fbus  ; w[2] ;
; N/A   ; None              ; 11.932 ns       ; a[7]  ; cf   ;
; N/A   ; None              ; 11.890 ns       ; frbus ; w[7] ;
; N/A   ; None              ; 11.890 ns       ; frbus ; w[0] ;
; N/A   ; None              ; 11.880 ns       ; frbus ; w[4] ;
; N/A   ; None              ; 11.880 ns       ; frbus ; w[2] ;
; N/A   ; None              ; 11.815 ns       ; a[1]  ; w[0] ;
; N/A   ; None              ; 9.422 ns        ; a[6]  ; w[5] ;
; N/A   ; None              ; 9.382 ns        ; a[5]  ; w[6] ;
; N/A   ; None              ; 9.263 ns        ; a[4]  ; w[3] ;
; N/A   ; None              ; 9.121 ns        ; a[4]  ; w[5] ;
; N/A   ; None              ; 8.470 ns        ; a[3]  ; w[2] ;
; N/A   ; None              ; 8.393 ns        ; a[6]  ; w[6] ;
; N/A   ; None              ; 8.391 ns        ; a[3]  ; w[3] ;
; N/A   ; None              ; 8.104 ns        ; a[4]  ; w[4] ;
; N/A   ; None              ; 8.048 ns        ; a[3]  ; w[4] ;
; N/A   ; None              ; 7.911 ns        ; a[5]  ; w[4] ;
; N/A   ; None              ; 7.758 ns        ; a[5]  ; w[5] ;
; N/A   ; None              ; 7.589 ns        ; a[6]  ; w[7] ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 19 11:44:28 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yiwei -c yiwei --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "a[2]" to destination pin "w[1]" is 14.302 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_87; Fanout = 3; PIN Node = 'a[2]'
    Info: 2: + IC(6.686 ns) + CELL(0.650 ns) = 8.281 ns; Loc. = LCCOMB_X7_Y5_N0; Fanout = 1; COMB Node = 'w[1]~27'
    Info: 3: + IC(0.359 ns) + CELL(0.623 ns) = 9.263 ns; Loc. = LCCOMB_X7_Y5_N10; Fanout = 1; COMB Node = 'w[1]~28'
    Info: 4: + IC(1.983 ns) + CELL(3.056 ns) = 14.302 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'w[1]'
    Info: Total cell delay = 5.274 ns ( 36.88 % )
    Info: Total interconnect delay = 9.028 ns ( 63.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Tue Nov 19 11:44:28 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


