static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nunsigned int V_6 ;\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_7 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_5 = V_1 ;\r\nif ( V_5 >= V_8 ) {\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_8 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_9 = V_1 ;\r\nV_10 = V_2 ;\r\nV_11 = V_3 ;\r\nV_12 = V_4 ;\r\n}\r\nreturn V_5 ;\r\n}\r\nT_1 F_3 ( T_1 V_13 , void * V_14 , void * V_15 )\r\n{\r\nT_1 V_16 = ( V_14 ) ? F_4 ( V_14 ) : 0 ;\r\nT_1 V_17 = ( V_15 ) ? F_4 ( V_15 ) : 0 ;\r\nvoid * V_18 = V_19 . V_18 ;\r\n#ifdef F_5\r\nT_1 V_20 = 0 ;\r\nif ( ! V_18 )\r\nreturn ( T_1 ) V_21 ;\r\n__asm__ __volatile__("mov %0, %%r8" : : "r" (output_address) : "r8");\r\n__asm__ __volatile__("call *%3" : "=a" (hv_status) :\r\n"c" (control), "d" (input_address),\r\n"m" (hypercall_page));\r\nreturn V_20 ;\r\n#else\r\nT_2 V_22 = V_13 >> 32 ;\r\nT_2 V_23 = V_13 & 0xFFFFFFFF ;\r\nT_2 V_24 = 1 ;\r\nT_2 V_25 = 1 ;\r\nT_2 V_26 = V_16 >> 32 ;\r\nT_2 V_27 = V_16 & 0xFFFFFFFF ;\r\nT_2 V_28 = V_17 >> 32 ;\r\nT_2 V_29 = V_17 & 0xFFFFFFFF ;\r\nif ( ! V_18 )\r\nreturn ( T_1 ) V_21 ;\r\n__asm__ __volatile__ ("call *%8" : "=d"(hv_status_hi),\r\n"=a"(hv_status_lo) : "d" (control_hi),\r\n"a" (control_lo), "b" (input_address_hi),\r\n"c" (input_address_lo), "D"(output_address_hi),\r\n"S"(output_address_lo), "m" (hypercall_page));\r\nreturn V_25 | ( ( T_1 ) V_24 << 32 ) ;\r\n#endif\r\n}\r\nstatic T_3 F_6 ( struct V_30 * V_31 )\r\n{\r\nT_3 V_32 ;\r\nstruct V_33 * V_34 = V_19 . V_35 ;\r\nif ( V_34 -> V_36 != 0 ) {\r\nwhile ( 1 ) {\r\nT_3 V_37 ;\r\nT_2 V_38 = V_34 -> V_36 ;\r\nT_1 V_39 ;\r\nT_1 V_40 = V_34 -> V_41 ;\r\nT_4 V_42 = V_34 -> V_43 ;\r\nF_7 ( V_39 ) ;\r\nasm("mulq %3"\r\n: "=d" (current_tick), "=a" (tmp)\r\n: "a" (cur_tsc), "r" (scale));\r\nV_32 += V_42 ;\r\nif ( V_34 -> V_36 == V_38 )\r\nreturn V_32 ;\r\nif ( V_34 -> V_36 != 0 )\r\ncontinue;\r\nbreak;\r\n}\r\n}\r\nF_8 ( V_44 , V_32 ) ;\r\nreturn V_32 ;\r\n}\r\nint F_9 ( void )\r\n{\r\nint V_5 ;\r\nunion V_45 V_46 ;\r\nvoid * V_47 = NULL ;\r\nmemset ( V_19 . V_48 , 0 , sizeof( void * ) * V_49 ) ;\r\nmemset ( V_19 . V_50 , 0 ,\r\nsizeof( void * ) * V_49 ) ;\r\nmemset ( V_19 . V_51 , 0 ,\r\nsizeof( void * ) * V_49 ) ;\r\nmemset ( V_19 . V_52 , 0 ,\r\nsizeof( int ) * V_49 ) ;\r\nmemset ( V_19 . V_53 , 0 ,\r\nsizeof( void * ) * V_49 ) ;\r\nmemset ( V_19 . V_54 , 0 ,\r\nsizeof( void * ) * V_49 ) ;\r\nmemset ( V_19 . V_55 , 0 ,\r\nsizeof( void * ) * V_49 ) ;\r\nV_5 = F_1 () ;\r\nV_19 . V_56 = F_10 ( 0 , V_57 , 0 ) ;\r\nF_11 ( V_58 , V_19 . V_56 ) ;\r\nF_8 ( V_59 , V_46 . V_60 ) ;\r\nV_47 = F_12 ( V_61 , V_62 , V_63 ) ;\r\nif ( ! V_47 )\r\ngoto V_64;\r\nV_46 . V_65 = 1 ;\r\nV_46 . V_66 = F_13 ( V_47 ) ;\r\nF_11 ( V_59 , V_46 . V_60 ) ;\r\nV_46 . V_60 = 0 ;\r\nF_8 ( V_59 , V_46 . V_60 ) ;\r\nif ( ! V_46 . V_65 )\r\ngoto V_64;\r\nV_19 . V_18 = V_47 ;\r\n#ifdef F_5\r\nif ( V_67 . V_68 & V_69 ) {\r\nunion V_45 V_70 ;\r\nvoid * V_71 ;\r\nV_71 = F_12 ( V_61 , V_62 , V_72 ) ;\r\nif ( ! V_71 )\r\ngoto V_64;\r\nV_19 . V_35 = V_71 ;\r\nF_8 ( V_73 , V_70 . V_60 ) ;\r\nV_70 . V_65 = 1 ;\r\nV_70 . V_66 = F_13 ( V_71 ) ;\r\nF_11 ( V_73 , V_70 . V_60 ) ;\r\nF_14 ( & V_74 , V_75 / 100 ) ;\r\n}\r\n#endif\r\nreturn 0 ;\r\nV_64:\r\nif ( V_47 ) {\r\nif ( V_46 . V_65 ) {\r\nV_46 . V_60 = 0 ;\r\nF_11 ( V_59 , V_46 . V_60 ) ;\r\n}\r\nF_15 ( V_47 ) ;\r\n}\r\nreturn - V_76 ;\r\n}\r\nvoid F_16 ( void )\r\n{\r\nunion V_45 V_46 ;\r\nF_11 ( V_58 , 0 ) ;\r\nif ( V_19 . V_18 ) {\r\nV_46 . V_60 = 0 ;\r\nF_11 ( V_59 , V_46 . V_60 ) ;\r\nF_15 ( V_19 . V_18 ) ;\r\nV_19 . V_18 = NULL ;\r\n}\r\n#ifdef F_5\r\nif ( V_67 . V_68 & V_69 ) {\r\nif ( ! V_77 ) {\r\nF_17 ( & V_74 , 10 ) ;\r\nF_18 ( & V_74 ) ;\r\n}\r\nV_46 . V_60 = 0 ;\r\nF_11 ( V_73 , V_46 . V_60 ) ;\r\nF_15 ( V_19 . V_35 ) ;\r\nV_19 . V_35 = NULL ;\r\n}\r\n#endif\r\n}\r\nint F_19 ( union V_78 V_79 ,\r\nenum V_80 V_81 ,\r\nvoid * V_82 , T_5 V_83 )\r\n{\r\nstruct V_84 * V_85 ;\r\nT_1 V_86 ;\r\nif ( V_83 > V_87 )\r\nreturn - V_88 ;\r\nV_85 = (struct V_84 * )\r\nV_19 . V_51 [ F_20 () ] ;\r\nV_85 -> V_89 = V_79 ;\r\nV_85 -> V_90 = 0 ;\r\nV_85 -> V_81 = V_81 ;\r\nV_85 -> V_83 = V_83 ;\r\nmemcpy ( ( void * ) V_85 -> V_82 , V_82 , V_83 ) ;\r\nV_86 = F_3 ( V_91 , V_85 , NULL ) ;\r\nF_21 () ;\r\nreturn V_86 & 0xFFFF ;\r\n}\r\nstatic int F_22 ( unsigned long V_92 ,\r\nstruct V_93 * V_94 )\r\n{\r\nT_3 V_32 ;\r\nF_23 ( ! F_24 ( V_94 ) ) ;\r\nF_8 ( V_44 , V_32 ) ;\r\nV_32 += V_92 ;\r\nF_11 ( V_95 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( struct V_93 * V_94 )\r\n{\r\nF_11 ( V_95 , 0 ) ;\r\nF_11 ( V_96 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_93 * V_94 )\r\n{\r\nunion V_97 V_98 ;\r\nV_98 . V_65 = 1 ;\r\nV_98 . V_99 = 1 ;\r\nV_98 . V_100 = V_101 ;\r\nF_11 ( V_96 , V_98 . V_60 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_27 ( struct V_93 * V_102 , int V_103 )\r\n{\r\nV_102 -> V_104 = L_1 ;\r\nV_102 -> V_68 = V_105 ;\r\nV_102 -> V_106 = F_28 ( V_103 ) ;\r\nV_102 -> V_107 = 1000 ;\r\nV_102 -> V_108 = F_25 ;\r\nV_102 -> V_109 = F_26 ;\r\nV_102 -> V_110 = F_22 ;\r\n}\r\nint F_29 ( void )\r\n{\r\nT_5 V_111 = sizeof( struct V_112 ) ;\r\nT_5 V_113 = sizeof( struct V_93 ) ;\r\nint V_103 ;\r\nV_19 . V_114 = F_30 ( sizeof( struct V_106 ) * V_115 ,\r\nV_116 ) ;\r\nif ( V_19 . V_114 == NULL ) {\r\nF_31 ( L_2 ) ;\r\ngoto V_117;\r\n}\r\nF_32 (cpu) {\r\nV_19 . V_53 [ V_103 ] = F_33 ( V_111 , V_116 ) ;\r\nif ( V_19 . V_53 [ V_103 ] == NULL ) {\r\nF_31 ( L_3 ) ;\r\ngoto V_117;\r\n}\r\nF_34 ( V_19 . V_53 [ V_103 ] , V_118 , V_103 ) ;\r\nV_19 . V_54 [ V_103 ] = F_33 ( V_111 , V_116 ) ;\r\nif ( V_19 . V_54 [ V_103 ] == NULL ) {\r\nF_31 ( L_3 ) ;\r\ngoto V_117;\r\n}\r\nF_34 ( V_19 . V_54 [ V_103 ] , V_119 , V_103 ) ;\r\nV_19 . V_55 [ V_103 ] = F_30 ( V_113 , V_116 ) ;\r\nif ( V_19 . V_55 [ V_103 ] == NULL ) {\r\nF_31 ( L_4 ) ;\r\ngoto V_117;\r\n}\r\nF_27 ( V_19 . V_55 [ V_103 ] , V_103 ) ;\r\nV_19 . V_50 [ V_103 ] =\r\n( void * ) F_35 ( V_116 ) ;\r\nif ( V_19 . V_50 [ V_103 ] == NULL ) {\r\nF_31 ( L_5 ) ;\r\ngoto V_117;\r\n}\r\nV_19 . V_48 [ V_103 ] =\r\n( void * ) F_35 ( V_116 ) ;\r\nif ( V_19 . V_48 [ V_103 ] == NULL ) {\r\nF_31 ( L_6 ) ;\r\ngoto V_117;\r\n}\r\nV_19 . V_51 [ V_103 ] =\r\n( void * ) F_35 ( V_116 ) ;\r\nif ( V_19 . V_51 [ V_103 ] == NULL ) {\r\nF_31 ( L_7 ) ;\r\ngoto V_117;\r\n}\r\n}\r\nreturn 0 ;\r\nV_117:\r\nreturn - V_120 ;\r\n}\r\nstatic void F_36 ( int V_103 )\r\n{\r\nF_37 ( V_19 . V_53 [ V_103 ] ) ;\r\nF_37 ( V_19 . V_54 [ V_103 ] ) ;\r\nF_37 ( V_19 . V_55 [ V_103 ] ) ;\r\nif ( V_19 . V_48 [ V_103 ] )\r\nF_38 ( ( unsigned long ) V_19 . V_48 [ V_103 ] ) ;\r\nif ( V_19 . V_50 [ V_103 ] )\r\nF_38 ( ( unsigned long ) V_19 . V_50 [ V_103 ] ) ;\r\nif ( V_19 . V_51 [ V_103 ] )\r\nF_38 ( ( unsigned long ) V_19 . V_51 [ V_103 ] ) ;\r\n}\r\nvoid F_39 ( void )\r\n{\r\nint V_103 ;\r\nF_37 ( V_19 . V_114 ) ;\r\nF_32 (cpu)\r\nF_36 ( V_103 ) ;\r\n}\r\nvoid F_40 ( void * V_31 )\r\n{\r\nT_1 V_121 ;\r\nunion V_122 V_123 ;\r\nunion V_124 V_125 ;\r\nunion V_126 V_127 ;\r\nunion V_128 V_129 ;\r\nT_1 V_52 ;\r\nint V_103 = F_41 () ;\r\nif ( ! V_19 . V_18 )\r\nreturn;\r\nF_8 ( V_130 , V_121 ) ;\r\nF_8 ( V_131 , V_123 . V_60 ) ;\r\nV_123 . V_132 = 1 ;\r\nV_123 . V_133 = F_4 ( V_19 . V_50 [ V_103 ] )\r\n>> V_134 ;\r\nF_11 ( V_131 , V_123 . V_60 ) ;\r\nF_8 ( V_135 , V_125 . V_60 ) ;\r\nV_125 . V_136 = 1 ;\r\nV_125 . V_137 = F_4 ( V_19 . V_48 [ V_103 ] )\r\n>> V_134 ;\r\nF_11 ( V_135 , V_125 . V_60 ) ;\r\nF_8 ( V_138 + V_101 , V_127 . V_60 ) ;\r\nV_127 . V_60 = 0 ;\r\nV_127 . V_139 = V_140 ;\r\nV_127 . V_141 = false ;\r\nV_127 . V_142 = true ;\r\nF_11 ( V_138 + V_101 , V_127 . V_60 ) ;\r\nF_8 ( V_143 , V_129 . V_60 ) ;\r\nV_129 . V_65 = 1 ;\r\nF_11 ( V_143 , V_129 . V_60 ) ;\r\nV_19 . V_144 = true ;\r\nF_8 ( V_145 , V_52 ) ;\r\nV_19 . V_52 [ V_103 ] = ( T_2 ) V_52 ;\r\nF_42 ( & V_19 . V_146 [ V_103 ] ) ;\r\nif ( V_67 . V_68 & V_147 )\r\nF_43 ( V_19 . V_55 [ V_103 ] ,\r\nV_148 ,\r\nV_149 ,\r\nV_150 ) ;\r\nreturn;\r\n}\r\nvoid F_44 ( void )\r\n{\r\nint V_103 ;\r\nif ( ! ( V_67 . V_68 & V_147 ) )\r\nreturn;\r\nF_32 (cpu)\r\nF_45 ( V_19 . V_55 [ V_103 ] , V_103 ) ;\r\n}\r\nvoid F_46 ( void * V_31 )\r\n{\r\nunion V_126 V_127 ;\r\nunion V_122 V_123 ;\r\nunion V_124 V_125 ;\r\nunion V_128 V_129 ;\r\nint V_103 = F_41 () ;\r\nif ( ! V_19 . V_144 )\r\nreturn;\r\nif ( V_67 . V_68 & V_147 )\r\nF_25 ( V_19 . V_55 [ V_103 ] ) ;\r\nF_8 ( V_138 + V_101 , V_127 . V_60 ) ;\r\nV_127 . V_141 = 1 ;\r\nF_11 ( V_138 + V_101 , V_127 . V_60 ) ;\r\nF_8 ( V_131 , V_123 . V_60 ) ;\r\nV_123 . V_132 = 0 ;\r\nV_123 . V_133 = 0 ;\r\nF_11 ( V_131 , V_123 . V_60 ) ;\r\nF_8 ( V_135 , V_125 . V_60 ) ;\r\nV_125 . V_136 = 0 ;\r\nV_125 . V_137 = 0 ;\r\nF_11 ( V_135 , V_125 . V_60 ) ;\r\nF_8 ( V_143 , V_129 . V_60 ) ;\r\nV_129 . V_65 = 0 ;\r\nF_11 ( V_143 , V_129 . V_60 ) ;\r\n}
