HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:PSU_Top_Level
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sum_rem[15:0]. Make sure that there are no unused intermediate registers.||PSU_Top_Level.srr(146);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/146||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 39 to 24 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(147);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/147||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 0 of sum_adj[39:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(148);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/148||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| CG133 ||@W:Object sec_lim is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(160);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/160||pwm_tx.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object cur_secondary is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(161);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/161||pwm_tx.v(38);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_tx.v'/linenumber/38
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port wait_time. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(184);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/184||PID_controller.v(70);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/70
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port k_d. The port definition is 13 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||PSU_Top_Level.srr(185);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/185||PID_controller.v(118);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/118
Implementation;Synthesis|| CG360 ||@W:Removing wire lock, as there is no assignment to it.||PSU_Top_Level.srr(186);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/186||PID_controller.v(66);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/66
Implementation;Synthesis|| CG360 ||@W:Removing wire pwm_clk, as there is no assignment to it.||PSU_Top_Level.srr(187);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/187||PID_controller.v(66);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/66
Implementation;Synthesis|| CL168 ||@W:Removing instance ID_DCLC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PSU_Top_Level.srr(188);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/188||PID_controller.v(86);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/86
Implementation;Synthesis|| CL168 ||@W:Removing instance ID_AVGSR because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PSU_Top_Level.srr(189);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/189||PID_controller.v(83);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PID_controller.v'/linenumber/83
Implementation;Synthesis|| CG133 ||@W:Object pre_delayreg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(192);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/192||constant_gen.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object post_delayreg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(193);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/193||constant_gen.v(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/36
Implementation;Synthesis|| CG133 ||@W:Object k_ireg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(194);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/194||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object k_dreg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(195);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/195||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object k_preg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(196);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/196||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG133 ||@W:Object vd_reg is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(197);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/197||constant_gen.v(37);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/37
Implementation;Synthesis|| CG360 ||@W:Removing wire sck_12, as there is no assignment to it.||PSU_Top_Level.srr(200);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/200||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CG360 ||@W:Removing wire cs_12, as there is no assignment to it.||PSU_Top_Level.srr(201);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/201||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CG360 ||@W:Removing wire primary_12, as there is no assignment to it.||PSU_Top_Level.srr(202);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/202||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CG360 ||@W:Removing wire secondary_12, as there is no assignment to it.||PSU_Top_Level.srr(203);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/203||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CG360 ||@W:Removing wire sck_fb, as there is no assignment to it.||PSU_Top_Level.srr(204);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/204||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CG360 ||@W:Removing wire cs_fb, as there is no assignment to it.||PSU_Top_Level.srr(205);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/205||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CG360 ||@W:Removing wire primary_fb, as there is no assignment to it.||PSU_Top_Level.srr(206);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/206||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CG360 ||@W:Removing wire secondary_fb, as there is no assignment to it.||PSU_Top_Level.srr(207);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/207||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CG360 ||@W:Removing wire sck_5, as there is no assignment to it.||PSU_Top_Level.srr(208);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/208||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CG360 ||@W:Removing wire cs_5, as there is no assignment to it.||PSU_Top_Level.srr(209);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/209||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CG360 ||@W:Removing wire primary_5, as there is no assignment to it.||PSU_Top_Level.srr(210);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/210||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CG360 ||@W:Removing wire secondary_5, as there is no assignment to it.||PSU_Top_Level.srr(211);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/211||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CG360 ||@W:Removing wire sck_15, as there is no assignment to it.||PSU_Top_Level.srr(212);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/212||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CG360 ||@W:Removing wire cs_15, as there is no assignment to it.||PSU_Top_Level.srr(213);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/213||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CG360 ||@W:Removing wire primary_15, as there is no assignment to it.||PSU_Top_Level.srr(214);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/214||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CG360 ||@W:Removing wire secondary_15, as there is no assignment to it.||PSU_Top_Level.srr(215);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/215||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CG360 ||@W:Removing wire LED_12, as there is no assignment to it.||PSU_Top_Level.srr(216);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/216||PSU_Top_Level.v(47);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/47
Implementation;Synthesis|| CG360 ||@W:Removing wire LED_FB, as there is no assignment to it.||PSU_Top_Level.srr(217);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/217||PSU_Top_Level.v(47);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/47
Implementation;Synthesis|| CG360 ||@W:Removing wire LED_5, as there is no assignment to it.||PSU_Top_Level.srr(218);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/218||PSU_Top_Level.v(47);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/47
Implementation;Synthesis|| CG360 ||@W:Removing wire LED_15, as there is no assignment to it.||PSU_Top_Level.srr(219);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/219||PSU_Top_Level.v(47);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/47
Implementation;Synthesis|| CG133 ||@W:Object choose is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(220);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/220||PSU_Top_Level.v(48);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/48
Implementation;Synthesis|| CG133 ||@W:Object choose_cd is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(221);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/221||PSU_Top_Level.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object choos_constd is declared but not assigned. Either assign a value or remove the declaration.||PSU_Top_Level.srr(222);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/222||PSU_Top_Level.v(49);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/49
Implementation;Synthesis|| CL156 ||@W:*Input un1_LED_5[11:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PSU_Top_Level.srr(223);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/223||constant_gen.v(186);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/186
Implementation;Synthesis|| CL156 ||@W:*Input un1_LED_15[11:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PSU_Top_Level.srr(224);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/224||constant_gen.v(186);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/186
Implementation;Synthesis|| CL156 ||@W:*Input un1_LED_12[11:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PSU_Top_Level.srr(225);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/225||constant_gen.v(186);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/186
Implementation;Synthesis|| CL156 ||@W:*Input un1_LED_FB[11:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||PSU_Top_Level.srr(226);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/226||constant_gen.v(186);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\constant_gen.v'/linenumber/186
Implementation;Synthesis|| CL157 ||@W:*Output sck_12 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(227);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/227||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CL157 ||@W:*Output cs_12 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(228);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/228||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CL157 ||@W:*Output primary_12 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(229);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/229||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CL157 ||@W:*Output secondary_12 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(230);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/230||PSU_Top_Level.v(26);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/26
Implementation;Synthesis|| CL157 ||@W:*Output sck_fb has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(231);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/231||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CL157 ||@W:*Output cs_fb has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(232);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/232||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CL157 ||@W:*Output primary_fb has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(233);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/233||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CL157 ||@W:*Output secondary_fb has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(234);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/234||PSU_Top_Level.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/30
Implementation;Synthesis|| CL157 ||@W:*Output sck_5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(235);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/235||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CL157 ||@W:*Output cs_5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(236);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/236||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CL157 ||@W:*Output primary_5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(237);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/237||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CL157 ||@W:*Output secondary_5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(238);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/238||PSU_Top_Level.v(32);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/32
Implementation;Synthesis|| CL157 ||@W:*Output sck_15 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(239);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/239||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CL157 ||@W:*Output cs_15 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(240);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/240||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CL157 ||@W:*Output primary_15 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(241);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/241||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CL157 ||@W:*Output secondary_15 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||PSU_Top_Level.srr(242);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/242||PSU_Top_Level.v(34);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_Top_Level.v'/linenumber/34
Implementation;Synthesis|| CL246 ||@W:Input port bits 38 to 24 of sum[39:0] are unused. Assign logic for all port bits or change the input port size.||PSU_Top_Level.srr(257);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/257||pwm_ctl.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\pwm_ctl.v'/linenumber/30
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(279);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/279||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(280);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/280||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(281);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/281||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(282);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/282||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(283);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/283||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(284);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/284||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(285);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/285||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(286);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/286||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(287);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/287||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(288);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/288||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(289);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/289||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(290);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/290||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(291);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/291||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit avg_count[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(292);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/292||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 2 of avg_count[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(293);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/293||controller.v(50);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\controller.v'/linenumber/50
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(311);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/311||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(312);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/312||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(313);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/313||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(314);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/314||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(315);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/315||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(316);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/316||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(317);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/317||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(318);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/318||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(319);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/319||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(320);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/320||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(321);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/321||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(322);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/322||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(323);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/323||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(324);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/324||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(325);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/325||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(326);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/326||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(327);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/327||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(328);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/328||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(329);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/329||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(330);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/330||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(331);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/331||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(332);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/332||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PSU_Top_Level.srr(333);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/333||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 9 of cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PSU_Top_Level.srr(334);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/334||PSU_controller.v(35);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\hdl\PSU_controller.v'/linenumber/35
Implementation;Synthesis|| MT530 ||@W:Found inferred clock PSU_Top_Level|clk which controls 1656 sequential elements including PSU_CTL.state[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(430);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/430||psu_controller.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\psu_controller.v'/linenumber/35
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_clk_20|cur_clk_inferred_clock which controls 44 sequential elements including PID_33.SPI.VD_STP.sr[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PSU_Top_Level.srr(431);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/431||spi_stp.v(32);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\spi_stp.v'/linenumber/32
Implementation;Synthesis|| MO160 ||@W:Register bit ID_SAMPLESR.sr_0_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(566);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/566||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_0_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(567);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/567||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit ID_SAMPLESR.sr_1_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(568);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/568||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_1_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(569);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/569||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit ID_SAMPLESR.sr_2_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(570);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/570||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_2_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(571);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/571||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_3_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(572);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/572||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit ID_SAMPLESR.sr_3_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(573);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/573||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit AVGSR.sr_4_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(574);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/574||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit ID_SAMPLESR.sr_4_[12] (in view view:work.PID_controller_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(575);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/575||error_sr.v(35);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\error_sr.v'/linenumber/35
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[31] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(694);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/694||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[30] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(695);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/695||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[29] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(696);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/696||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[28] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(697);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/697||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[27] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(698);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/698||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[26] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(699);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/699||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[25] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(700);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/700||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[24] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(701);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/701||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[23] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(702);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/702||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[22] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(703);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/703||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[21] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(704);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/704||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[20] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(705);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/705||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[19] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(706);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/706||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[18] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(707);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/707||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MO160 ||@W:Register bit total_time[17] (in view view:work.pwm_ctl_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||PSU_Top_Level.srr(708);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/708||pwm_ctl.v(52);liberoaction://cross_probe/hdl/file/'c:\pid project\pid_controller\hdl\pwm_ctl.v'/linenumber/52
Implementation;Synthesis|| MT420 ||@W:Found inferred clock PSU_Top_Level|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||PSU_Top_Level.srr(936);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/936||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_clk_20|cur_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PID_33.SPICLK.cur_clk"||PSU_Top_Level.srr(937);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/937||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||PSU_Top_Level.srr(953);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/953||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||PSU_Top_Level.srr(955);liberoaction://cross_probe/hdl/file/'C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.srr'/linenumber/955||null;null
Implementation;Compile;RootName:PSU_Top_Level
Implementation;Compile||(null)||Please refer to the log file for details about 5 Warning(s) , 1 Info(s)||PSU_Top_Level_compile_log.rpt;liberoaction://open_report/file/PSU_Top_Level_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:PSU_Top_Level
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||PSU_Top_Level_placeroute_log.rpt;liberoaction://open_report/file/PSU_Top_Level_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:PSU_Top_Level
