# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program
## FROM DESIGN  TO  SILICON
### ğ…ğ«ğ¨ğ¦ ğ’ğ¢ğ¥ğ¢ğœğ¨ğ§ ğ­ğ¨ ğ’ğ¨ğ¯ğğ«ğğ¢ğ ğ§ğ­ğ² - A first-of-its-kind initiative by IIT Gandhinagar and VLSI System Design (VSD). 





<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

**RISCâ€‘V Reference SoC Tapeout Program** is a **national-level initiative** by **VSD** to empower students with the most authentic VLSI experience right from RTL design to actual silicon fabrication (tapeout). 
This program is part of **Indiaâ€™s Semiconductor Mission** to create skilled silicon designers who donâ€™t just simulateâ€”but fabricate. 
______________________________________________________________________________________________________________________________________________________
This repository presents my JOURNEY through Lab based experience in the digital ASIC design flow from RTL to GDSII. 
Each module demonstrates a critical stage of the VLSI frontend and backend process, integrating open-source EDA tools (Yosys, iverilog, gtkwave, ...) 
to build, verify and layout custom digital blocks for RISC_V processor.

The repository is organised by **week-by-week** tasks progress




ğŸ“ RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready

---

## ğŸ“… Week 0 - Foundation Week - Environment Set Up and Tools Installation

This week focuses on preparing the development environment with essential open-source EDA tools like Yosys, iverilog (ICARUS Verilog) and GTKWave for RTL synthesis

| Task | Description | Tools to be Installed | Status |
|------|-------------|-----------------|--------|
| [**Task 0**](Week0/Task0/README.md) | ğŸ› ï¸ [Tools Installation](Week0/Task0/README.md) | **iverilog**, **Yosys**, and **gtkWave** | âœ… Done |


## Tools Installed in Week0 - TASK 0

 **Core RTL Design & Synthesis Tools**

| Task | Objective|Status |
|------|------------------|--------|
| **Yosys**| RTL Verification and Synthesis | âœ… Verified |
| **iverilog**| Verilog Simulation and Compilation | âœ… Verified |
| **GTKwave**| Waveform Viewer & Analysis | âœ… Verified |
| **Ngspice**| Analog & Mixed-Signal Simulation | âœ… Verified |
| **Magic VLSI**| Layout Design & DRC Verification | âœ… Verified |

**Advance Flow Design & Synthesis Tools**
| Task | Objective|Status |
|------|------------------|--------|
| **Docker**| Containerization Platform | âœ… Verified |
| **OpenLane**| Complete RTL-to-GDSII Flow | Yet to be Done|

### ğŸŒŸ Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.


## ğŸ™ Acknowledgment  

I express my sincere gratitude to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for providing me with such a great opportunity to participate and learn through the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **IIT Gandhi Nagar**, **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://github.com/efabless) for making this initiative possible.  



<div align="center">



## ğŸ“ˆ **Weekly Progress Tracker**

[![Week0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square)](Week0)
![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)



</div>




__________________________________________________________________________________________________________________________________________
**ğŸ”— Program Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  [![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org)              [![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)
