[[{"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTASimDPI.v":["file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/target/scala-2.11/classes/verilog/VTASimDPI.v"],"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAMemDPI.v":["file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/target/scala-2.11/classes/verilog/VTAMemDPI.v"],"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAHostDPI.v":["file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/target/scala-2.11/classes/verilog/VTAHostDPI.v"]},{"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/target/scala-2.11/classes/verilog/VTASimDPI.v":["file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTASimDPI.v"],"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/target/scala-2.11/classes/verilog/VTAMemDPI.v":["file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAMemDPI.v"],"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/target/scala-2.11/classes/verilog/VTAHostDPI.v":["file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAHostDPI.v"]}],{"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTASimDPI.v":{"file":"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTASimDPI.v","lastModified":1621355778000},"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAMemDPI.v":{"file":"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAMemDPI.v","lastModified":1621355778000},"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAHostDPI.v":{"file":"file:///home/terasic/workspace/tvm/3rdparty/vta-hw/hardware/chisel/src/main/resources/verilog/VTAHostDPI.v","lastModified":1621355778000}}]