#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 25 12:08:56 2025
# Process ID: 30044
# Current directory: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1
# Command line: vivado.exe -log display7.vds -mode batch -messageDb vivado.pb -notrace -source display7.tcl
# Log file: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1/display7.vds
# Journal file: F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display7.tcl -notrace
Command: synth_design -top display7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 305.516 ; gain = 98.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display7' [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/display7.v:27]
INFO: [Synth 8-638] synthesizing module 'Divider' [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Divider.v:22]
	Parameter N bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (1#1) [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/Divider.v:22]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/sources_1/new/display7.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 343.004 ; gain = 136.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 343.004 ; gain = 136.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/constrs_1/new/Setting.xdc]
Finished Parsing XDC File [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/constrs_1/new/Setting.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vivadotest/tj_mp3/tj_mp3/tj_mp3.srcs/constrs_1/new/Setting.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 640.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O_CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CLKDIV/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV/O_CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 640.215 ; gain = 433.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Time_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnt0_inferred/\cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnt0_inferred/\cnt_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cnt_reg[1]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[0]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[7]) is unused and will be removed from module display7.
INFO: [Synth 8-3886] merging instance 'Time_reg[31]' (FDS) to 'Time_reg[30]'
INFO: [Synth 8-3886] merging instance 'Time_reg[27]' (FDS) to 'Time_reg[30]'
INFO: [Synth 8-3886] merging instance 'Time_reg[23]' (FDS) to 'Time_reg[30]'
INFO: [Synth 8-3886] merging instance 'Time_reg[19]' (FDS) to 'Time_reg[30]'
INFO: [Synth 8-3886] merging instance 'Time_reg[30]' (FDS) to 'Time_reg[26]'
INFO: [Synth 8-3886] merging instance 'Time_reg[26]' (FDS) to 'Time_reg[22]'
INFO: [Synth 8-3886] merging instance 'Time_reg[22]' (FDS) to 'Time_reg[18]'
WARNING: [Synth 8-3332] Sequential element (Time_reg[31]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[30]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[27]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[26]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[23]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[22]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[19]) is unused and will be removed from module display7.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 640.215 ; gain = 433.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 640.215 ; gain = 433.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Time_reg[28]' (FDS) to 'Time_reg[25]'
INFO: [Synth 8-3886] merging instance 'Time_reg[24]' (FDR) to 'Time_reg[29]'
INFO: [Synth 8-3886] merging instance 'Time_reg[20]' (FDS) to 'Time_reg[25]'
INFO: [Synth 8-3886] merging instance 'Time_reg[16]' (FDR) to 'Time_reg[29]'
INFO: [Synth 8-3886] merging instance 'Time_reg[29]' (FDR) to 'Time_reg[21]'
INFO: [Synth 8-3886] merging instance 'Time_reg[25]' (FDS) to 'Time_reg[17]'
WARNING: [Synth 8-3332] Sequential element (Time_reg[29]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[28]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[25]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[24]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[20]) is unused and will be removed from module display7.
WARNING: [Synth 8-3332] Sequential element (Time_reg[16]) is unused and will be removed from module display7.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 651.551 ; gain = 444.957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    40|
|3     |LUT1   |    50|
|4     |LUT2   |    57|
|5     |LUT3   |    53|
|6     |LUT4   |    74|
|7     |LUT5   |    32|
|8     |LUT6   |    64|
|9     |FDRE   |    69|
|10    |FDSE   |     1|
|11    |IBUF   |    17|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   475|
|2     |  CLKDIV |Divider |    83|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 651.551 ; gain = 126.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 651.551 ; gain = 444.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 651.551 ; gain = 427.621
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 651.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 25 12:09:12 2025...
