
gpib_004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001cb4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000002ec  00800060  00001cb4  00001d28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000105  0080034c  00001fa0  00002014  2**0
                  ALLOC
  3 .stab         00004104  00000000  00000000  00002014  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000020ad  00000000  00000000  00006118  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 86 0c 	jmp	0x190c	; 0x190c <__vector_7>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      34:	0c 94 c8 0c 	jmp	0x1990	; 0x1990 <__vector_13>
      38:	0c 94 0c 0d 	jmp	0x1a18	; 0x1a18 <__vector_14>
      3c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      40:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      44:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      48:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000054 <__c.1878>:
      54:	42 75 66 66 65 72 20 6f 76 65 72 66 6c 6f 77 20     Buffer overflow 
      64:	65 72 72 6f 72 3a 20 00                             error: .

0000006c <__c.1876>:
      6c:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
      7c:	6f 72 3a 20 00                                      or: .

00000081 <__c.1874>:
      81:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
      91:	3a 20 00                                            : .

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf e5       	ldi	r28, 0x5F	; 95
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e6       	ldi	r26, 0x60	; 96
      a4:	b0 e0       	ldi	r27, 0x00	; 0
      a6:	e4 eb       	ldi	r30, 0xB4	; 180
      a8:	fc e1       	ldi	r31, 0x1C	; 28
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <.do_copy_data_start>

000000ac <.do_copy_data_loop>:
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0

000000b0 <.do_copy_data_start>:
      b0:	ac 34       	cpi	r26, 0x4C	; 76
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <.do_copy_data_loop>

000000b6 <__do_clear_bss>:
      b6:	14 e0       	ldi	r17, 0x04	; 4
      b8:	ac e4       	ldi	r26, 0x4C	; 76
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a1 35       	cpi	r26, 0x51	; 81
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 0c 0a 	call	0x1418	; 0x1418 <main>
      ca:	0c 94 58 0e 	jmp	0x1cb0	; 0x1cb0 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

000000d2 <atoi>:
      d2:	fc 01       	movw	r30, r24
      d4:	88 27       	eor	r24, r24
      d6:	99 27       	eor	r25, r25
      d8:	e8 94       	clt
      da:	21 91       	ld	r18, Z+
      dc:	20 32       	cpi	r18, 0x20	; 32
      de:	e9 f3       	breq	.-6      	; 0xda <atoi+0x8>
      e0:	29 30       	cpi	r18, 0x09	; 9
      e2:	10 f0       	brcs	.+4      	; 0xe8 <atoi+0x16>
      e4:	2e 30       	cpi	r18, 0x0E	; 14
      e6:	c8 f3       	brcs	.-14     	; 0xda <atoi+0x8>
      e8:	2b 32       	cpi	r18, 0x2B	; 43
      ea:	41 f0       	breq	.+16     	; 0xfc <atoi+0x2a>
      ec:	2d 32       	cpi	r18, 0x2D	; 45
      ee:	39 f4       	brne	.+14     	; 0xfe <atoi+0x2c>
      f0:	68 94       	set
      f2:	04 c0       	rjmp	.+8      	; 0xfc <atoi+0x2a>
      f4:	0e 94 9b 00 	call	0x136	; 0x136 <__mulhi_const_10>
      f8:	82 0f       	add	r24, r18
      fa:	91 1d       	adc	r25, r1
      fc:	21 91       	ld	r18, Z+
      fe:	20 53       	subi	r18, 0x30	; 48
     100:	2a 30       	cpi	r18, 0x0A	; 10
     102:	c0 f3       	brcs	.-16     	; 0xf4 <atoi+0x22>
     104:	1e f4       	brtc	.+6      	; 0x10c <atoi+0x3a>
     106:	90 95       	com	r25
     108:	81 95       	neg	r24
     10a:	9f 4f       	sbci	r25, 0xFF	; 255
     10c:	08 95       	ret

0000010e <strchr>:
     10e:	fc 01       	movw	r30, r24
     110:	81 91       	ld	r24, Z+
     112:	86 17       	cp	r24, r22
     114:	21 f0       	breq	.+8      	; 0x11e <strchr+0x10>
     116:	88 23       	and	r24, r24
     118:	d9 f7       	brne	.-10     	; 0x110 <strchr+0x2>
     11a:	99 27       	eor	r25, r25
     11c:	08 95       	ret
     11e:	31 97       	sbiw	r30, 0x01	; 1
     120:	cf 01       	movw	r24, r30
     122:	08 95       	ret

00000124 <strlen>:
     124:	fc 01       	movw	r30, r24
     126:	01 90       	ld	r0, Z+
     128:	00 20       	and	r0, r0
     12a:	e9 f7       	brne	.-6      	; 0x126 <strlen+0x2>
     12c:	80 95       	com	r24
     12e:	90 95       	com	r25
     130:	8e 0f       	add	r24, r30
     132:	9f 1f       	adc	r25, r31
     134:	08 95       	ret

00000136 <__mulhi_const_10>:
     136:	7a e0       	ldi	r23, 0x0A	; 10
     138:	97 9f       	mul	r25, r23
     13a:	90 2d       	mov	r25, r0
     13c:	87 9f       	mul	r24, r23
     13e:	80 2d       	mov	r24, r0
     140:	91 0d       	add	r25, r1
     142:	11 24       	eor	r1, r1
     144:	08 95       	ret

00000146 <sprintf>:
     146:	ae e0       	ldi	r26, 0x0E	; 14
     148:	b0 e0       	ldi	r27, 0x00	; 0
     14a:	e9 ea       	ldi	r30, 0xA9	; 169
     14c:	f0 e0       	ldi	r31, 0x00	; 0
     14e:	0c 94 2f 0e 	jmp	0x1c5e	; 0x1c5e <__prologue_saves__+0x1c>
     152:	0d 89       	ldd	r16, Y+21	; 0x15
     154:	1e 89       	ldd	r17, Y+22	; 0x16
     156:	86 e0       	ldi	r24, 0x06	; 6
     158:	8c 83       	std	Y+4, r24	; 0x04
     15a:	1a 83       	std	Y+2, r17	; 0x02
     15c:	09 83       	std	Y+1, r16	; 0x01
     15e:	8f ef       	ldi	r24, 0xFF	; 255
     160:	9f e7       	ldi	r25, 0x7F	; 127
     162:	9e 83       	std	Y+6, r25	; 0x06
     164:	8d 83       	std	Y+5, r24	; 0x05
     166:	9e 01       	movw	r18, r28
     168:	27 5e       	subi	r18, 0xE7	; 231
     16a:	3f 4f       	sbci	r19, 0xFF	; 255
     16c:	ce 01       	movw	r24, r28
     16e:	01 96       	adiw	r24, 0x01	; 1
     170:	6f 89       	ldd	r22, Y+23	; 0x17
     172:	78 8d       	ldd	r23, Y+24	; 0x18
     174:	a9 01       	movw	r20, r18
     176:	0e 94 c7 00 	call	0x18e	; 0x18e <vfprintf>
     17a:	2f 81       	ldd	r18, Y+7	; 0x07
     17c:	38 85       	ldd	r19, Y+8	; 0x08
     17e:	02 0f       	add	r16, r18
     180:	13 1f       	adc	r17, r19
     182:	f8 01       	movw	r30, r16
     184:	10 82       	st	Z, r1
     186:	2e 96       	adiw	r28, 0x0e	; 14
     188:	e4 e0       	ldi	r30, 0x04	; 4
     18a:	0c 94 4b 0e 	jmp	0x1c96	; 0x1c96 <__epilogue_restores__+0x1c>

0000018e <vfprintf>:
     18e:	ab e0       	ldi	r26, 0x0B	; 11
     190:	b0 e0       	ldi	r27, 0x00	; 0
     192:	ed ec       	ldi	r30, 0xCD	; 205
     194:	f0 e0       	ldi	r31, 0x00	; 0
     196:	0c 94 21 0e 	jmp	0x1c42	; 0x1c42 <__prologue_saves__>
     19a:	3c 01       	movw	r6, r24
     19c:	2b 01       	movw	r4, r22
     19e:	5a 01       	movw	r10, r20
     1a0:	fc 01       	movw	r30, r24
     1a2:	17 82       	std	Z+7, r1	; 0x07
     1a4:	16 82       	std	Z+6, r1	; 0x06
     1a6:	83 81       	ldd	r24, Z+3	; 0x03
     1a8:	81 fd       	sbrc	r24, 1
     1aa:	03 c0       	rjmp	.+6      	; 0x1b2 <vfprintf+0x24>
     1ac:	6f ef       	ldi	r22, 0xFF	; 255
     1ae:	7f ef       	ldi	r23, 0xFF	; 255
     1b0:	c6 c1       	rjmp	.+908    	; 0x53e <vfprintf+0x3b0>
     1b2:	9a e0       	ldi	r25, 0x0A	; 10
     1b4:	89 2e       	mov	r8, r25
     1b6:	1e 01       	movw	r2, r28
     1b8:	08 94       	sec
     1ba:	21 1c       	adc	r2, r1
     1bc:	31 1c       	adc	r3, r1
     1be:	f3 01       	movw	r30, r6
     1c0:	23 81       	ldd	r18, Z+3	; 0x03
     1c2:	f2 01       	movw	r30, r4
     1c4:	23 fd       	sbrc	r18, 3
     1c6:	85 91       	lpm	r24, Z+
     1c8:	23 ff       	sbrs	r18, 3
     1ca:	81 91       	ld	r24, Z+
     1cc:	2f 01       	movw	r4, r30
     1ce:	88 23       	and	r24, r24
     1d0:	09 f4       	brne	.+2      	; 0x1d4 <vfprintf+0x46>
     1d2:	b2 c1       	rjmp	.+868    	; 0x538 <vfprintf+0x3aa>
     1d4:	85 32       	cpi	r24, 0x25	; 37
     1d6:	39 f4       	brne	.+14     	; 0x1e6 <vfprintf+0x58>
     1d8:	23 fd       	sbrc	r18, 3
     1da:	85 91       	lpm	r24, Z+
     1dc:	23 ff       	sbrs	r18, 3
     1de:	81 91       	ld	r24, Z+
     1e0:	2f 01       	movw	r4, r30
     1e2:	85 32       	cpi	r24, 0x25	; 37
     1e4:	29 f4       	brne	.+10     	; 0x1f0 <vfprintf+0x62>
     1e6:	90 e0       	ldi	r25, 0x00	; 0
     1e8:	b3 01       	movw	r22, r6
     1ea:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     1ee:	e7 cf       	rjmp	.-50     	; 0x1be <vfprintf+0x30>
     1f0:	98 2f       	mov	r25, r24
     1f2:	ff 24       	eor	r15, r15
     1f4:	ee 24       	eor	r14, r14
     1f6:	99 24       	eor	r9, r9
     1f8:	ff e1       	ldi	r31, 0x1F	; 31
     1fa:	ff 15       	cp	r31, r15
     1fc:	d0 f0       	brcs	.+52     	; 0x232 <vfprintf+0xa4>
     1fe:	9b 32       	cpi	r25, 0x2B	; 43
     200:	69 f0       	breq	.+26     	; 0x21c <vfprintf+0x8e>
     202:	9c 32       	cpi	r25, 0x2C	; 44
     204:	28 f4       	brcc	.+10     	; 0x210 <vfprintf+0x82>
     206:	90 32       	cpi	r25, 0x20	; 32
     208:	59 f0       	breq	.+22     	; 0x220 <vfprintf+0x92>
     20a:	93 32       	cpi	r25, 0x23	; 35
     20c:	91 f4       	brne	.+36     	; 0x232 <vfprintf+0xa4>
     20e:	0e c0       	rjmp	.+28     	; 0x22c <vfprintf+0x9e>
     210:	9d 32       	cpi	r25, 0x2D	; 45
     212:	49 f0       	breq	.+18     	; 0x226 <vfprintf+0x98>
     214:	90 33       	cpi	r25, 0x30	; 48
     216:	69 f4       	brne	.+26     	; 0x232 <vfprintf+0xa4>
     218:	41 e0       	ldi	r20, 0x01	; 1
     21a:	24 c0       	rjmp	.+72     	; 0x264 <vfprintf+0xd6>
     21c:	52 e0       	ldi	r21, 0x02	; 2
     21e:	f5 2a       	or	r15, r21
     220:	84 e0       	ldi	r24, 0x04	; 4
     222:	f8 2a       	or	r15, r24
     224:	28 c0       	rjmp	.+80     	; 0x276 <vfprintf+0xe8>
     226:	98 e0       	ldi	r25, 0x08	; 8
     228:	f9 2a       	or	r15, r25
     22a:	25 c0       	rjmp	.+74     	; 0x276 <vfprintf+0xe8>
     22c:	e0 e1       	ldi	r30, 0x10	; 16
     22e:	fe 2a       	or	r15, r30
     230:	22 c0       	rjmp	.+68     	; 0x276 <vfprintf+0xe8>
     232:	f7 fc       	sbrc	r15, 7
     234:	29 c0       	rjmp	.+82     	; 0x288 <vfprintf+0xfa>
     236:	89 2f       	mov	r24, r25
     238:	80 53       	subi	r24, 0x30	; 48
     23a:	8a 30       	cpi	r24, 0x0A	; 10
     23c:	70 f4       	brcc	.+28     	; 0x25a <vfprintf+0xcc>
     23e:	f6 fe       	sbrs	r15, 6
     240:	05 c0       	rjmp	.+10     	; 0x24c <vfprintf+0xbe>
     242:	98 9c       	mul	r9, r8
     244:	90 2c       	mov	r9, r0
     246:	11 24       	eor	r1, r1
     248:	98 0e       	add	r9, r24
     24a:	15 c0       	rjmp	.+42     	; 0x276 <vfprintf+0xe8>
     24c:	e8 9c       	mul	r14, r8
     24e:	e0 2c       	mov	r14, r0
     250:	11 24       	eor	r1, r1
     252:	e8 0e       	add	r14, r24
     254:	f0 e2       	ldi	r31, 0x20	; 32
     256:	ff 2a       	or	r15, r31
     258:	0e c0       	rjmp	.+28     	; 0x276 <vfprintf+0xe8>
     25a:	9e 32       	cpi	r25, 0x2E	; 46
     25c:	29 f4       	brne	.+10     	; 0x268 <vfprintf+0xda>
     25e:	f6 fc       	sbrc	r15, 6
     260:	6b c1       	rjmp	.+726    	; 0x538 <vfprintf+0x3aa>
     262:	40 e4       	ldi	r20, 0x40	; 64
     264:	f4 2a       	or	r15, r20
     266:	07 c0       	rjmp	.+14     	; 0x276 <vfprintf+0xe8>
     268:	9c 36       	cpi	r25, 0x6C	; 108
     26a:	19 f4       	brne	.+6      	; 0x272 <vfprintf+0xe4>
     26c:	50 e8       	ldi	r21, 0x80	; 128
     26e:	f5 2a       	or	r15, r21
     270:	02 c0       	rjmp	.+4      	; 0x276 <vfprintf+0xe8>
     272:	98 36       	cpi	r25, 0x68	; 104
     274:	49 f4       	brne	.+18     	; 0x288 <vfprintf+0xfa>
     276:	f2 01       	movw	r30, r4
     278:	23 fd       	sbrc	r18, 3
     27a:	95 91       	lpm	r25, Z+
     27c:	23 ff       	sbrs	r18, 3
     27e:	91 91       	ld	r25, Z+
     280:	2f 01       	movw	r4, r30
     282:	99 23       	and	r25, r25
     284:	09 f0       	breq	.+2      	; 0x288 <vfprintf+0xfa>
     286:	b8 cf       	rjmp	.-144    	; 0x1f8 <vfprintf+0x6a>
     288:	89 2f       	mov	r24, r25
     28a:	85 54       	subi	r24, 0x45	; 69
     28c:	83 30       	cpi	r24, 0x03	; 3
     28e:	18 f0       	brcs	.+6      	; 0x296 <vfprintf+0x108>
     290:	80 52       	subi	r24, 0x20	; 32
     292:	83 30       	cpi	r24, 0x03	; 3
     294:	38 f4       	brcc	.+14     	; 0x2a4 <vfprintf+0x116>
     296:	44 e0       	ldi	r20, 0x04	; 4
     298:	50 e0       	ldi	r21, 0x00	; 0
     29a:	a4 0e       	add	r10, r20
     29c:	b5 1e       	adc	r11, r21
     29e:	5f e3       	ldi	r21, 0x3F	; 63
     2a0:	59 83       	std	Y+1, r21	; 0x01
     2a2:	0f c0       	rjmp	.+30     	; 0x2c2 <vfprintf+0x134>
     2a4:	93 36       	cpi	r25, 0x63	; 99
     2a6:	31 f0       	breq	.+12     	; 0x2b4 <vfprintf+0x126>
     2a8:	93 37       	cpi	r25, 0x73	; 115
     2aa:	79 f0       	breq	.+30     	; 0x2ca <vfprintf+0x13c>
     2ac:	93 35       	cpi	r25, 0x53	; 83
     2ae:	09 f0       	breq	.+2      	; 0x2b2 <vfprintf+0x124>
     2b0:	56 c0       	rjmp	.+172    	; 0x35e <vfprintf+0x1d0>
     2b2:	20 c0       	rjmp	.+64     	; 0x2f4 <vfprintf+0x166>
     2b4:	f5 01       	movw	r30, r10
     2b6:	80 81       	ld	r24, Z
     2b8:	89 83       	std	Y+1, r24	; 0x01
     2ba:	42 e0       	ldi	r20, 0x02	; 2
     2bc:	50 e0       	ldi	r21, 0x00	; 0
     2be:	a4 0e       	add	r10, r20
     2c0:	b5 1e       	adc	r11, r21
     2c2:	61 01       	movw	r12, r2
     2c4:	01 e0       	ldi	r16, 0x01	; 1
     2c6:	10 e0       	ldi	r17, 0x00	; 0
     2c8:	12 c0       	rjmp	.+36     	; 0x2ee <vfprintf+0x160>
     2ca:	f5 01       	movw	r30, r10
     2cc:	c0 80       	ld	r12, Z
     2ce:	d1 80       	ldd	r13, Z+1	; 0x01
     2d0:	f6 fc       	sbrc	r15, 6
     2d2:	03 c0       	rjmp	.+6      	; 0x2da <vfprintf+0x14c>
     2d4:	6f ef       	ldi	r22, 0xFF	; 255
     2d6:	7f ef       	ldi	r23, 0xFF	; 255
     2d8:	02 c0       	rjmp	.+4      	; 0x2de <vfprintf+0x150>
     2da:	69 2d       	mov	r22, r9
     2dc:	70 e0       	ldi	r23, 0x00	; 0
     2de:	42 e0       	ldi	r20, 0x02	; 2
     2e0:	50 e0       	ldi	r21, 0x00	; 0
     2e2:	a4 0e       	add	r10, r20
     2e4:	b5 1e       	adc	r11, r21
     2e6:	c6 01       	movw	r24, r12
     2e8:	0e 94 af 02 	call	0x55e	; 0x55e <strnlen>
     2ec:	8c 01       	movw	r16, r24
     2ee:	5f e7       	ldi	r21, 0x7F	; 127
     2f0:	f5 22       	and	r15, r21
     2f2:	14 c0       	rjmp	.+40     	; 0x31c <vfprintf+0x18e>
     2f4:	f5 01       	movw	r30, r10
     2f6:	c0 80       	ld	r12, Z
     2f8:	d1 80       	ldd	r13, Z+1	; 0x01
     2fa:	f6 fc       	sbrc	r15, 6
     2fc:	03 c0       	rjmp	.+6      	; 0x304 <vfprintf+0x176>
     2fe:	6f ef       	ldi	r22, 0xFF	; 255
     300:	7f ef       	ldi	r23, 0xFF	; 255
     302:	02 c0       	rjmp	.+4      	; 0x308 <vfprintf+0x17a>
     304:	69 2d       	mov	r22, r9
     306:	70 e0       	ldi	r23, 0x00	; 0
     308:	42 e0       	ldi	r20, 0x02	; 2
     30a:	50 e0       	ldi	r21, 0x00	; 0
     30c:	a4 0e       	add	r10, r20
     30e:	b5 1e       	adc	r11, r21
     310:	c6 01       	movw	r24, r12
     312:	0e 94 a4 02 	call	0x548	; 0x548 <strnlen_P>
     316:	8c 01       	movw	r16, r24
     318:	50 e8       	ldi	r21, 0x80	; 128
     31a:	f5 2a       	or	r15, r21
     31c:	f3 fe       	sbrs	r15, 3
     31e:	07 c0       	rjmp	.+14     	; 0x32e <vfprintf+0x1a0>
     320:	1a c0       	rjmp	.+52     	; 0x356 <vfprintf+0x1c8>
     322:	80 e2       	ldi	r24, 0x20	; 32
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	b3 01       	movw	r22, r6
     328:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     32c:	ea 94       	dec	r14
     32e:	8e 2d       	mov	r24, r14
     330:	90 e0       	ldi	r25, 0x00	; 0
     332:	08 17       	cp	r16, r24
     334:	19 07       	cpc	r17, r25
     336:	a8 f3       	brcs	.-22     	; 0x322 <vfprintf+0x194>
     338:	0e c0       	rjmp	.+28     	; 0x356 <vfprintf+0x1c8>
     33a:	f6 01       	movw	r30, r12
     33c:	f7 fc       	sbrc	r15, 7
     33e:	85 91       	lpm	r24, Z+
     340:	f7 fe       	sbrs	r15, 7
     342:	81 91       	ld	r24, Z+
     344:	6f 01       	movw	r12, r30
     346:	90 e0       	ldi	r25, 0x00	; 0
     348:	b3 01       	movw	r22, r6
     34a:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     34e:	e1 10       	cpse	r14, r1
     350:	ea 94       	dec	r14
     352:	01 50       	subi	r16, 0x01	; 1
     354:	10 40       	sbci	r17, 0x00	; 0
     356:	01 15       	cp	r16, r1
     358:	11 05       	cpc	r17, r1
     35a:	79 f7       	brne	.-34     	; 0x33a <vfprintf+0x1ac>
     35c:	ea c0       	rjmp	.+468    	; 0x532 <vfprintf+0x3a4>
     35e:	94 36       	cpi	r25, 0x64	; 100
     360:	11 f0       	breq	.+4      	; 0x366 <vfprintf+0x1d8>
     362:	99 36       	cpi	r25, 0x69	; 105
     364:	69 f5       	brne	.+90     	; 0x3c0 <vfprintf+0x232>
     366:	f7 fe       	sbrs	r15, 7
     368:	08 c0       	rjmp	.+16     	; 0x37a <vfprintf+0x1ec>
     36a:	f5 01       	movw	r30, r10
     36c:	20 81       	ld	r18, Z
     36e:	31 81       	ldd	r19, Z+1	; 0x01
     370:	42 81       	ldd	r20, Z+2	; 0x02
     372:	53 81       	ldd	r21, Z+3	; 0x03
     374:	84 e0       	ldi	r24, 0x04	; 4
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	0a c0       	rjmp	.+20     	; 0x38e <vfprintf+0x200>
     37a:	f5 01       	movw	r30, r10
     37c:	80 81       	ld	r24, Z
     37e:	91 81       	ldd	r25, Z+1	; 0x01
     380:	9c 01       	movw	r18, r24
     382:	44 27       	eor	r20, r20
     384:	37 fd       	sbrc	r19, 7
     386:	40 95       	com	r20
     388:	54 2f       	mov	r21, r20
     38a:	82 e0       	ldi	r24, 0x02	; 2
     38c:	90 e0       	ldi	r25, 0x00	; 0
     38e:	a8 0e       	add	r10, r24
     390:	b9 1e       	adc	r11, r25
     392:	9f e6       	ldi	r25, 0x6F	; 111
     394:	f9 22       	and	r15, r25
     396:	57 ff       	sbrs	r21, 7
     398:	09 c0       	rjmp	.+18     	; 0x3ac <vfprintf+0x21e>
     39a:	50 95       	com	r21
     39c:	40 95       	com	r20
     39e:	30 95       	com	r19
     3a0:	21 95       	neg	r18
     3a2:	3f 4f       	sbci	r19, 0xFF	; 255
     3a4:	4f 4f       	sbci	r20, 0xFF	; 255
     3a6:	5f 4f       	sbci	r21, 0xFF	; 255
     3a8:	e0 e8       	ldi	r30, 0x80	; 128
     3aa:	fe 2a       	or	r15, r30
     3ac:	ca 01       	movw	r24, r20
     3ae:	b9 01       	movw	r22, r18
     3b0:	a1 01       	movw	r20, r2
     3b2:	2a e0       	ldi	r18, 0x0A	; 10
     3b4:	30 e0       	ldi	r19, 0x00	; 0
     3b6:	0e 94 e6 02 	call	0x5cc	; 0x5cc <__ultoa_invert>
     3ba:	d8 2e       	mov	r13, r24
     3bc:	d2 18       	sub	r13, r2
     3be:	40 c0       	rjmp	.+128    	; 0x440 <vfprintf+0x2b2>
     3c0:	95 37       	cpi	r25, 0x75	; 117
     3c2:	29 f4       	brne	.+10     	; 0x3ce <vfprintf+0x240>
     3c4:	1f 2d       	mov	r17, r15
     3c6:	1f 7e       	andi	r17, 0xEF	; 239
     3c8:	2a e0       	ldi	r18, 0x0A	; 10
     3ca:	30 e0       	ldi	r19, 0x00	; 0
     3cc:	1d c0       	rjmp	.+58     	; 0x408 <vfprintf+0x27a>
     3ce:	1f 2d       	mov	r17, r15
     3d0:	19 7f       	andi	r17, 0xF9	; 249
     3d2:	9f 36       	cpi	r25, 0x6F	; 111
     3d4:	61 f0       	breq	.+24     	; 0x3ee <vfprintf+0x260>
     3d6:	90 37       	cpi	r25, 0x70	; 112
     3d8:	20 f4       	brcc	.+8      	; 0x3e2 <vfprintf+0x254>
     3da:	98 35       	cpi	r25, 0x58	; 88
     3dc:	09 f0       	breq	.+2      	; 0x3e0 <vfprintf+0x252>
     3de:	ac c0       	rjmp	.+344    	; 0x538 <vfprintf+0x3aa>
     3e0:	0f c0       	rjmp	.+30     	; 0x400 <vfprintf+0x272>
     3e2:	90 37       	cpi	r25, 0x70	; 112
     3e4:	39 f0       	breq	.+14     	; 0x3f4 <vfprintf+0x266>
     3e6:	98 37       	cpi	r25, 0x78	; 120
     3e8:	09 f0       	breq	.+2      	; 0x3ec <vfprintf+0x25e>
     3ea:	a6 c0       	rjmp	.+332    	; 0x538 <vfprintf+0x3aa>
     3ec:	04 c0       	rjmp	.+8      	; 0x3f6 <vfprintf+0x268>
     3ee:	28 e0       	ldi	r18, 0x08	; 8
     3f0:	30 e0       	ldi	r19, 0x00	; 0
     3f2:	0a c0       	rjmp	.+20     	; 0x408 <vfprintf+0x27a>
     3f4:	10 61       	ori	r17, 0x10	; 16
     3f6:	14 fd       	sbrc	r17, 4
     3f8:	14 60       	ori	r17, 0x04	; 4
     3fa:	20 e1       	ldi	r18, 0x10	; 16
     3fc:	30 e0       	ldi	r19, 0x00	; 0
     3fe:	04 c0       	rjmp	.+8      	; 0x408 <vfprintf+0x27a>
     400:	14 fd       	sbrc	r17, 4
     402:	16 60       	ori	r17, 0x06	; 6
     404:	20 e1       	ldi	r18, 0x10	; 16
     406:	32 e0       	ldi	r19, 0x02	; 2
     408:	17 ff       	sbrs	r17, 7
     40a:	08 c0       	rjmp	.+16     	; 0x41c <vfprintf+0x28e>
     40c:	f5 01       	movw	r30, r10
     40e:	60 81       	ld	r22, Z
     410:	71 81       	ldd	r23, Z+1	; 0x01
     412:	82 81       	ldd	r24, Z+2	; 0x02
     414:	93 81       	ldd	r25, Z+3	; 0x03
     416:	44 e0       	ldi	r20, 0x04	; 4
     418:	50 e0       	ldi	r21, 0x00	; 0
     41a:	08 c0       	rjmp	.+16     	; 0x42c <vfprintf+0x29e>
     41c:	f5 01       	movw	r30, r10
     41e:	80 81       	ld	r24, Z
     420:	91 81       	ldd	r25, Z+1	; 0x01
     422:	bc 01       	movw	r22, r24
     424:	80 e0       	ldi	r24, 0x00	; 0
     426:	90 e0       	ldi	r25, 0x00	; 0
     428:	42 e0       	ldi	r20, 0x02	; 2
     42a:	50 e0       	ldi	r21, 0x00	; 0
     42c:	a4 0e       	add	r10, r20
     42e:	b5 1e       	adc	r11, r21
     430:	a1 01       	movw	r20, r2
     432:	0e 94 e6 02 	call	0x5cc	; 0x5cc <__ultoa_invert>
     436:	d8 2e       	mov	r13, r24
     438:	d2 18       	sub	r13, r2
     43a:	8f e7       	ldi	r24, 0x7F	; 127
     43c:	f8 2e       	mov	r15, r24
     43e:	f1 22       	and	r15, r17
     440:	f6 fe       	sbrs	r15, 6
     442:	0b c0       	rjmp	.+22     	; 0x45a <vfprintf+0x2cc>
     444:	5e ef       	ldi	r21, 0xFE	; 254
     446:	f5 22       	and	r15, r21
     448:	d9 14       	cp	r13, r9
     44a:	38 f4       	brcc	.+14     	; 0x45a <vfprintf+0x2cc>
     44c:	f4 fe       	sbrs	r15, 4
     44e:	07 c0       	rjmp	.+14     	; 0x45e <vfprintf+0x2d0>
     450:	f2 fc       	sbrc	r15, 2
     452:	05 c0       	rjmp	.+10     	; 0x45e <vfprintf+0x2d0>
     454:	8f ee       	ldi	r24, 0xEF	; 239
     456:	f8 22       	and	r15, r24
     458:	02 c0       	rjmp	.+4      	; 0x45e <vfprintf+0x2d0>
     45a:	1d 2d       	mov	r17, r13
     45c:	01 c0       	rjmp	.+2      	; 0x460 <vfprintf+0x2d2>
     45e:	19 2d       	mov	r17, r9
     460:	f4 fe       	sbrs	r15, 4
     462:	0d c0       	rjmp	.+26     	; 0x47e <vfprintf+0x2f0>
     464:	fe 01       	movw	r30, r28
     466:	ed 0d       	add	r30, r13
     468:	f1 1d       	adc	r31, r1
     46a:	80 81       	ld	r24, Z
     46c:	80 33       	cpi	r24, 0x30	; 48
     46e:	19 f4       	brne	.+6      	; 0x476 <vfprintf+0x2e8>
     470:	99 ee       	ldi	r25, 0xE9	; 233
     472:	f9 22       	and	r15, r25
     474:	08 c0       	rjmp	.+16     	; 0x486 <vfprintf+0x2f8>
     476:	1f 5f       	subi	r17, 0xFF	; 255
     478:	f2 fe       	sbrs	r15, 2
     47a:	05 c0       	rjmp	.+10     	; 0x486 <vfprintf+0x2f8>
     47c:	03 c0       	rjmp	.+6      	; 0x484 <vfprintf+0x2f6>
     47e:	8f 2d       	mov	r24, r15
     480:	86 78       	andi	r24, 0x86	; 134
     482:	09 f0       	breq	.+2      	; 0x486 <vfprintf+0x2f8>
     484:	1f 5f       	subi	r17, 0xFF	; 255
     486:	0f 2d       	mov	r16, r15
     488:	f3 fc       	sbrc	r15, 3
     48a:	14 c0       	rjmp	.+40     	; 0x4b4 <vfprintf+0x326>
     48c:	f0 fe       	sbrs	r15, 0
     48e:	0f c0       	rjmp	.+30     	; 0x4ae <vfprintf+0x320>
     490:	1e 15       	cp	r17, r14
     492:	10 f0       	brcs	.+4      	; 0x498 <vfprintf+0x30a>
     494:	9d 2c       	mov	r9, r13
     496:	0b c0       	rjmp	.+22     	; 0x4ae <vfprintf+0x320>
     498:	9d 2c       	mov	r9, r13
     49a:	9e 0c       	add	r9, r14
     49c:	91 1a       	sub	r9, r17
     49e:	1e 2d       	mov	r17, r14
     4a0:	06 c0       	rjmp	.+12     	; 0x4ae <vfprintf+0x320>
     4a2:	80 e2       	ldi	r24, 0x20	; 32
     4a4:	90 e0       	ldi	r25, 0x00	; 0
     4a6:	b3 01       	movw	r22, r6
     4a8:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     4ac:	1f 5f       	subi	r17, 0xFF	; 255
     4ae:	1e 15       	cp	r17, r14
     4b0:	c0 f3       	brcs	.-16     	; 0x4a2 <vfprintf+0x314>
     4b2:	04 c0       	rjmp	.+8      	; 0x4bc <vfprintf+0x32e>
     4b4:	1e 15       	cp	r17, r14
     4b6:	10 f4       	brcc	.+4      	; 0x4bc <vfprintf+0x32e>
     4b8:	e1 1a       	sub	r14, r17
     4ba:	01 c0       	rjmp	.+2      	; 0x4be <vfprintf+0x330>
     4bc:	ee 24       	eor	r14, r14
     4be:	04 ff       	sbrs	r16, 4
     4c0:	0f c0       	rjmp	.+30     	; 0x4e0 <vfprintf+0x352>
     4c2:	80 e3       	ldi	r24, 0x30	; 48
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	b3 01       	movw	r22, r6
     4c8:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     4cc:	02 ff       	sbrs	r16, 2
     4ce:	1d c0       	rjmp	.+58     	; 0x50a <vfprintf+0x37c>
     4d0:	01 fd       	sbrc	r16, 1
     4d2:	03 c0       	rjmp	.+6      	; 0x4da <vfprintf+0x34c>
     4d4:	88 e7       	ldi	r24, 0x78	; 120
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	0e c0       	rjmp	.+28     	; 0x4f6 <vfprintf+0x368>
     4da:	88 e5       	ldi	r24, 0x58	; 88
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	0b c0       	rjmp	.+22     	; 0x4f6 <vfprintf+0x368>
     4e0:	80 2f       	mov	r24, r16
     4e2:	86 78       	andi	r24, 0x86	; 134
     4e4:	91 f0       	breq	.+36     	; 0x50a <vfprintf+0x37c>
     4e6:	01 ff       	sbrs	r16, 1
     4e8:	02 c0       	rjmp	.+4      	; 0x4ee <vfprintf+0x360>
     4ea:	8b e2       	ldi	r24, 0x2B	; 43
     4ec:	01 c0       	rjmp	.+2      	; 0x4f0 <vfprintf+0x362>
     4ee:	80 e2       	ldi	r24, 0x20	; 32
     4f0:	f7 fc       	sbrc	r15, 7
     4f2:	8d e2       	ldi	r24, 0x2D	; 45
     4f4:	90 e0       	ldi	r25, 0x00	; 0
     4f6:	b3 01       	movw	r22, r6
     4f8:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     4fc:	06 c0       	rjmp	.+12     	; 0x50a <vfprintf+0x37c>
     4fe:	80 e3       	ldi	r24, 0x30	; 48
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	b3 01       	movw	r22, r6
     504:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     508:	9a 94       	dec	r9
     50a:	d9 14       	cp	r13, r9
     50c:	c0 f3       	brcs	.-16     	; 0x4fe <vfprintf+0x370>
     50e:	da 94       	dec	r13
     510:	f1 01       	movw	r30, r2
     512:	ed 0d       	add	r30, r13
     514:	f1 1d       	adc	r31, r1
     516:	80 81       	ld	r24, Z
     518:	90 e0       	ldi	r25, 0x00	; 0
     51a:	b3 01       	movw	r22, r6
     51c:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     520:	dd 20       	and	r13, r13
     522:	a9 f7       	brne	.-22     	; 0x50e <vfprintf+0x380>
     524:	06 c0       	rjmp	.+12     	; 0x532 <vfprintf+0x3a4>
     526:	80 e2       	ldi	r24, 0x20	; 32
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	b3 01       	movw	r22, r6
     52c:	0e 94 ba 02 	call	0x574	; 0x574 <fputc>
     530:	ea 94       	dec	r14
     532:	ee 20       	and	r14, r14
     534:	c1 f7       	brne	.-16     	; 0x526 <vfprintf+0x398>
     536:	43 ce       	rjmp	.-890    	; 0x1be <vfprintf+0x30>
     538:	f3 01       	movw	r30, r6
     53a:	66 81       	ldd	r22, Z+6	; 0x06
     53c:	77 81       	ldd	r23, Z+7	; 0x07
     53e:	cb 01       	movw	r24, r22
     540:	2b 96       	adiw	r28, 0x0b	; 11
     542:	e2 e1       	ldi	r30, 0x12	; 18
     544:	0c 94 3d 0e 	jmp	0x1c7a	; 0x1c7a <__epilogue_restores__>

00000548 <strnlen_P>:
     548:	fc 01       	movw	r30, r24
     54a:	05 90       	lpm	r0, Z+
     54c:	61 50       	subi	r22, 0x01	; 1
     54e:	70 40       	sbci	r23, 0x00	; 0
     550:	01 10       	cpse	r0, r1
     552:	d8 f7       	brcc	.-10     	; 0x54a <strnlen_P+0x2>
     554:	80 95       	com	r24
     556:	90 95       	com	r25
     558:	8e 0f       	add	r24, r30
     55a:	9f 1f       	adc	r25, r31
     55c:	08 95       	ret

0000055e <strnlen>:
     55e:	fc 01       	movw	r30, r24
     560:	61 50       	subi	r22, 0x01	; 1
     562:	70 40       	sbci	r23, 0x00	; 0
     564:	01 90       	ld	r0, Z+
     566:	01 10       	cpse	r0, r1
     568:	d8 f7       	brcc	.-10     	; 0x560 <strnlen+0x2>
     56a:	80 95       	com	r24
     56c:	90 95       	com	r25
     56e:	8e 0f       	add	r24, r30
     570:	9f 1f       	adc	r25, r31
     572:	08 95       	ret

00000574 <fputc>:
     574:	0f 93       	push	r16
     576:	1f 93       	push	r17
     578:	cf 93       	push	r28
     57a:	df 93       	push	r29
     57c:	8c 01       	movw	r16, r24
     57e:	eb 01       	movw	r28, r22
     580:	8b 81       	ldd	r24, Y+3	; 0x03
     582:	81 ff       	sbrs	r24, 1
     584:	1b c0       	rjmp	.+54     	; 0x5bc <fputc+0x48>
     586:	82 ff       	sbrs	r24, 2
     588:	0d c0       	rjmp	.+26     	; 0x5a4 <fputc+0x30>
     58a:	2e 81       	ldd	r18, Y+6	; 0x06
     58c:	3f 81       	ldd	r19, Y+7	; 0x07
     58e:	8c 81       	ldd	r24, Y+4	; 0x04
     590:	9d 81       	ldd	r25, Y+5	; 0x05
     592:	28 17       	cp	r18, r24
     594:	39 07       	cpc	r19, r25
     596:	64 f4       	brge	.+24     	; 0x5b0 <fputc+0x3c>
     598:	e8 81       	ld	r30, Y
     59a:	f9 81       	ldd	r31, Y+1	; 0x01
     59c:	01 93       	st	Z+, r16
     59e:	f9 83       	std	Y+1, r31	; 0x01
     5a0:	e8 83       	st	Y, r30
     5a2:	06 c0       	rjmp	.+12     	; 0x5b0 <fputc+0x3c>
     5a4:	e8 85       	ldd	r30, Y+8	; 0x08
     5a6:	f9 85       	ldd	r31, Y+9	; 0x09
     5a8:	80 2f       	mov	r24, r16
     5aa:	09 95       	icall
     5ac:	89 2b       	or	r24, r25
     5ae:	31 f4       	brne	.+12     	; 0x5bc <fputc+0x48>
     5b0:	8e 81       	ldd	r24, Y+6	; 0x06
     5b2:	9f 81       	ldd	r25, Y+7	; 0x07
     5b4:	01 96       	adiw	r24, 0x01	; 1
     5b6:	9f 83       	std	Y+7, r25	; 0x07
     5b8:	8e 83       	std	Y+6, r24	; 0x06
     5ba:	02 c0       	rjmp	.+4      	; 0x5c0 <fputc+0x4c>
     5bc:	0f ef       	ldi	r16, 0xFF	; 255
     5be:	1f ef       	ldi	r17, 0xFF	; 255
     5c0:	c8 01       	movw	r24, r16
     5c2:	df 91       	pop	r29
     5c4:	cf 91       	pop	r28
     5c6:	1f 91       	pop	r17
     5c8:	0f 91       	pop	r16
     5ca:	08 95       	ret

000005cc <__ultoa_invert>:
     5cc:	fa 01       	movw	r30, r20
     5ce:	aa 27       	eor	r26, r26
     5d0:	28 30       	cpi	r18, 0x08	; 8
     5d2:	51 f1       	breq	.+84     	; 0x628 <__ultoa_invert+0x5c>
     5d4:	20 31       	cpi	r18, 0x10	; 16
     5d6:	81 f1       	breq	.+96     	; 0x638 <__ultoa_invert+0x6c>
     5d8:	e8 94       	clt
     5da:	6f 93       	push	r22
     5dc:	6e 7f       	andi	r22, 0xFE	; 254
     5de:	6e 5f       	subi	r22, 0xFE	; 254
     5e0:	7f 4f       	sbci	r23, 0xFF	; 255
     5e2:	8f 4f       	sbci	r24, 0xFF	; 255
     5e4:	9f 4f       	sbci	r25, 0xFF	; 255
     5e6:	af 4f       	sbci	r26, 0xFF	; 255
     5e8:	b1 e0       	ldi	r27, 0x01	; 1
     5ea:	3e d0       	rcall	.+124    	; 0x668 <__ultoa_invert+0x9c>
     5ec:	b4 e0       	ldi	r27, 0x04	; 4
     5ee:	3c d0       	rcall	.+120    	; 0x668 <__ultoa_invert+0x9c>
     5f0:	67 0f       	add	r22, r23
     5f2:	78 1f       	adc	r23, r24
     5f4:	89 1f       	adc	r24, r25
     5f6:	9a 1f       	adc	r25, r26
     5f8:	a1 1d       	adc	r26, r1
     5fa:	68 0f       	add	r22, r24
     5fc:	79 1f       	adc	r23, r25
     5fe:	8a 1f       	adc	r24, r26
     600:	91 1d       	adc	r25, r1
     602:	a1 1d       	adc	r26, r1
     604:	6a 0f       	add	r22, r26
     606:	71 1d       	adc	r23, r1
     608:	81 1d       	adc	r24, r1
     60a:	91 1d       	adc	r25, r1
     60c:	a1 1d       	adc	r26, r1
     60e:	20 d0       	rcall	.+64     	; 0x650 <__ultoa_invert+0x84>
     610:	09 f4       	brne	.+2      	; 0x614 <__ultoa_invert+0x48>
     612:	68 94       	set
     614:	3f 91       	pop	r19
     616:	2a e0       	ldi	r18, 0x0A	; 10
     618:	26 9f       	mul	r18, r22
     61a:	11 24       	eor	r1, r1
     61c:	30 19       	sub	r19, r0
     61e:	30 5d       	subi	r19, 0xD0	; 208
     620:	31 93       	st	Z+, r19
     622:	de f6       	brtc	.-74     	; 0x5da <__ultoa_invert+0xe>
     624:	cf 01       	movw	r24, r30
     626:	08 95       	ret
     628:	46 2f       	mov	r20, r22
     62a:	47 70       	andi	r20, 0x07	; 7
     62c:	40 5d       	subi	r20, 0xD0	; 208
     62e:	41 93       	st	Z+, r20
     630:	b3 e0       	ldi	r27, 0x03	; 3
     632:	0f d0       	rcall	.+30     	; 0x652 <__ultoa_invert+0x86>
     634:	c9 f7       	brne	.-14     	; 0x628 <__ultoa_invert+0x5c>
     636:	f6 cf       	rjmp	.-20     	; 0x624 <__ultoa_invert+0x58>
     638:	46 2f       	mov	r20, r22
     63a:	4f 70       	andi	r20, 0x0F	; 15
     63c:	40 5d       	subi	r20, 0xD0	; 208
     63e:	4a 33       	cpi	r20, 0x3A	; 58
     640:	18 f0       	brcs	.+6      	; 0x648 <__ultoa_invert+0x7c>
     642:	49 5d       	subi	r20, 0xD9	; 217
     644:	31 fd       	sbrc	r19, 1
     646:	40 52       	subi	r20, 0x20	; 32
     648:	41 93       	st	Z+, r20
     64a:	02 d0       	rcall	.+4      	; 0x650 <__ultoa_invert+0x84>
     64c:	a9 f7       	brne	.-22     	; 0x638 <__ultoa_invert+0x6c>
     64e:	ea cf       	rjmp	.-44     	; 0x624 <__ultoa_invert+0x58>
     650:	b4 e0       	ldi	r27, 0x04	; 4
     652:	a6 95       	lsr	r26
     654:	97 95       	ror	r25
     656:	87 95       	ror	r24
     658:	77 95       	ror	r23
     65a:	67 95       	ror	r22
     65c:	ba 95       	dec	r27
     65e:	c9 f7       	brne	.-14     	; 0x652 <__ultoa_invert+0x86>
     660:	00 97       	sbiw	r24, 0x00	; 0
     662:	61 05       	cpc	r22, r1
     664:	71 05       	cpc	r23, r1
     666:	08 95       	ret
     668:	9b 01       	movw	r18, r22
     66a:	ac 01       	movw	r20, r24
     66c:	0a 2e       	mov	r0, r26
     66e:	06 94       	lsr	r0
     670:	57 95       	ror	r21
     672:	47 95       	ror	r20
     674:	37 95       	ror	r19
     676:	27 95       	ror	r18
     678:	ba 95       	dec	r27
     67a:	c9 f7       	brne	.-14     	; 0x66e <__ultoa_invert+0xa2>
     67c:	62 0f       	add	r22, r18
     67e:	73 1f       	adc	r23, r19
     680:	84 1f       	adc	r24, r20
     682:	95 1f       	adc	r25, r21
     684:	a0 1d       	adc	r26, r0
     686:	08 95       	ret

00000688 <delay_ms>:
uchar cmd_buf[100];

/**
 * Some basic delay function
 */
void delay_ms(unsigned short ms) {
     688:	df 93       	push	r29
     68a:	cf 93       	push	r28
     68c:	00 d0       	rcall	.+0      	; 0x68e <delay_ms+0x6>
     68e:	00 d0       	rcall	.+0      	; 0x690 <delay_ms+0x8>
     690:	00 d0       	rcall	.+0      	; 0x692 <delay_ms+0xa>
     692:	cd b7       	in	r28, 0x3d	; 61
     694:	de b7       	in	r29, 0x3e	; 62
     696:	9e 83       	std	Y+6, r25	; 0x06
     698:	8d 83       	std	Y+5, r24	; 0x05
	unsigned short outer1, outer2;
	outer1 = 200 * 12;
     69a:	80 e6       	ldi	r24, 0x60	; 96
     69c:	99 e0       	ldi	r25, 0x09	; 9
     69e:	9c 83       	std	Y+4, r25	; 0x04
     6a0:	8b 83       	std	Y+3, r24	; 0x03
     6a2:	1c c0       	rjmp	.+56     	; 0x6dc <delay_ms+0x54>

	while (outer1) {
		outer2 = 100;
     6a4:	84 e6       	ldi	r24, 0x64	; 100
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	9a 83       	std	Y+2, r25	; 0x02
     6aa:	89 83       	std	Y+1, r24	; 0x01
     6ac:	0e c0       	rjmp	.+28     	; 0x6ca <delay_ms+0x42>
		while (outer2) {
			while (ms)
				ms--;
     6ae:	8d 81       	ldd	r24, Y+5	; 0x05
     6b0:	9e 81       	ldd	r25, Y+6	; 0x06
     6b2:	01 97       	sbiw	r24, 0x01	; 1
     6b4:	9e 83       	std	Y+6, r25	; 0x06
     6b6:	8d 83       	std	Y+5, r24	; 0x05
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
			while (ms)
     6b8:	8d 81       	ldd	r24, Y+5	; 0x05
     6ba:	9e 81       	ldd	r25, Y+6	; 0x06
     6bc:	00 97       	sbiw	r24, 0x00	; 0
     6be:	b9 f7       	brne	.-18     	; 0x6ae <delay_ms+0x26>
				ms--;
			outer2--;
     6c0:	89 81       	ldd	r24, Y+1	; 0x01
     6c2:	9a 81       	ldd	r25, Y+2	; 0x02
     6c4:	01 97       	sbiw	r24, 0x01	; 1
     6c6:	9a 83       	std	Y+2, r25	; 0x02
     6c8:	89 83       	std	Y+1, r24	; 0x01
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
     6ca:	89 81       	ldd	r24, Y+1	; 0x01
     6cc:	9a 81       	ldd	r25, Y+2	; 0x02
     6ce:	00 97       	sbiw	r24, 0x00	; 0
     6d0:	99 f7       	brne	.-26     	; 0x6b8 <delay_ms+0x30>
			while (ms)
				ms--;
			outer2--;
		}
		outer1--;
     6d2:	8b 81       	ldd	r24, Y+3	; 0x03
     6d4:	9c 81       	ldd	r25, Y+4	; 0x04
     6d6:	01 97       	sbiw	r24, 0x01	; 1
     6d8:	9c 83       	std	Y+4, r25	; 0x04
     6da:	8b 83       	std	Y+3, r24	; 0x03
 */
void delay_ms(unsigned short ms) {
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
     6dc:	8b 81       	ldd	r24, Y+3	; 0x03
     6de:	9c 81       	ldd	r25, Y+4	; 0x04
     6e0:	00 97       	sbiw	r24, 0x00	; 0
     6e2:	01 f7       	brne	.-64     	; 0x6a4 <delay_ms+0x1c>
				ms--;
			outer2--;
		}
		outer1--;
	}
}
     6e4:	26 96       	adiw	r28, 0x06	; 6
     6e6:	0f b6       	in	r0, 0x3f	; 63
     6e8:	f8 94       	cli
     6ea:	de bf       	out	0x3e, r29	; 62
     6ec:	0f be       	out	0x3f, r0	; 63
     6ee:	cd bf       	out	0x3d, r28	; 61
     6f0:	cf 91       	pop	r28
     6f2:	df 91       	pop	r29
     6f4:	08 95       	ret

000006f6 <gpib_init>:
 * Init GPIB pins and variables.
 * \brief All signal lines not related to the controller part
 * 		are initialized with useful values.
 *		(The controller part initialization is done on gpib_controller_assert())
 */
void gpib_init(void) {
     6f6:	df 93       	push	r29
     6f8:	cf 93       	push	r28
     6fa:	cd b7       	in	r28, 0x3d	; 61
     6fc:	de b7       	in	r29, 0x3e	; 62
	// data lines - complete port A as input
	DDRA = 0x00;
     6fe:	ea e3       	ldi	r30, 0x3A	; 58
     700:	f0 e0       	ldi	r31, 0x00	; 0
     702:	10 82       	st	Z, r1

	// handshake lines - on port D , everything as input
	DDRD &= ~_BV(G_DAV); // DAV 
     704:	a1 e3       	ldi	r26, 0x31	; 49
     706:	b0 e0       	ldi	r27, 0x00	; 0
     708:	e1 e3       	ldi	r30, 0x31	; 49
     70a:	f0 e0       	ldi	r31, 0x00	; 0
     70c:	80 81       	ld	r24, Z
     70e:	8b 7f       	andi	r24, 0xFB	; 251
     710:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_EOI); // EOI 
     712:	a1 e3       	ldi	r26, 0x31	; 49
     714:	b0 e0       	ldi	r27, 0x00	; 0
     716:	e1 e3       	ldi	r30, 0x31	; 49
     718:	f0 e0       	ldi	r31, 0x00	; 0
     71a:	80 81       	ld	r24, Z
     71c:	8f 7e       	andi	r24, 0xEF	; 239
     71e:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_SRQ); // SRQ 
     720:	a1 e3       	ldi	r26, 0x31	; 49
     722:	b0 e0       	ldi	r27, 0x00	; 0
     724:	e1 e3       	ldi	r30, 0x31	; 49
     726:	f0 e0       	ldi	r31, 0x00	; 0
     728:	80 81       	ld	r24, Z
     72a:	8f 7b       	andi	r24, 0xBF	; 191
     72c:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_ATN); // ATN  
     72e:	a1 e3       	ldi	r26, 0x31	; 49
     730:	b0 e0       	ldi	r27, 0x00	; 0
     732:	e1 e3       	ldi	r30, 0x31	; 49
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	80 81       	ld	r24, Z
     738:	8f 77       	andi	r24, 0x7F	; 127
     73a:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_REN); // REN  
     73c:	a7 e3       	ldi	r26, 0x37	; 55
     73e:	b0 e0       	ldi	r27, 0x00	; 0
     740:	e7 e3       	ldi	r30, 0x37	; 55
     742:	f0 e0       	ldi	r31, 0x00	; 0
     744:	80 81       	ld	r24, Z
     746:	8d 7f       	andi	r24, 0xFD	; 253
     748:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_IFC); // IFC  
     74a:	a7 e3       	ldi	r26, 0x37	; 55
     74c:	b0 e0       	ldi	r27, 0x00	; 0
     74e:	e7 e3       	ldi	r30, 0x37	; 55
     750:	f0 e0       	ldi	r31, 0x00	; 0
     752:	80 81       	ld	r24, Z
     754:	8e 7f       	andi	r24, 0xFE	; 254
     756:	8c 93       	st	X, r24

	// init handshake lines
	assign_bit(DDRD, PORTD, G_NRFD);
     758:	a2 e3       	ldi	r26, 0x32	; 50
     75a:	b0 e0       	ldi	r27, 0x00	; 0
     75c:	e2 e3       	ldi	r30, 0x32	; 50
     75e:	f0 e0       	ldi	r31, 0x00	; 0
     760:	80 81       	ld	r24, Z
     762:	87 7f       	andi	r24, 0xF7	; 247
     764:	8c 93       	st	X, r24
     766:	a1 e3       	ldi	r26, 0x31	; 49
     768:	b0 e0       	ldi	r27, 0x00	; 0
     76a:	e1 e3       	ldi	r30, 0x31	; 49
     76c:	f0 e0       	ldi	r31, 0x00	; 0
     76e:	80 81       	ld	r24, Z
     770:	88 60       	ori	r24, 0x08	; 8
     772:	8c 93       	st	X, r24
     774:	a2 e3       	ldi	r26, 0x32	; 50
     776:	b0 e0       	ldi	r27, 0x00	; 0
     778:	e2 e3       	ldi	r30, 0x32	; 50
     77a:	f0 e0       	ldi	r31, 0x00	; 0
     77c:	80 81       	ld	r24, Z
     77e:	87 7f       	andi	r24, 0xF7	; 247
     780:	8c 93       	st	X, r24
	// not ready for data now
	release_bit(DDRD, PORTD, G_NDAC);
     782:	a1 e3       	ldi	r26, 0x31	; 49
     784:	b0 e0       	ldi	r27, 0x00	; 0
     786:	e1 e3       	ldi	r30, 0x31	; 49
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	8f 7d       	andi	r24, 0xDF	; 223
     78e:	8c 93       	st	X, r24
     790:	a2 e3       	ldi	r26, 0x32	; 50
     792:	b0 e0       	ldi	r27, 0x00	; 0
     794:	e2 e3       	ldi	r30, 0x32	; 50
     796:	f0 e0       	ldi	r31, 0x00	; 0
     798:	80 81       	ld	r24, Z
     79a:	80 62       	ori	r24, 0x20	; 32
     79c:	8c 93       	st	X, r24
	// initially: ok so far
}
     79e:	cf 91       	pop	r28
     7a0:	df 91       	pop	r29
     7a2:	08 95       	ret

000007a4 <gpib_receive>:
 *  \returns		On any error, 0xff is returned. in this case, the value of parameter *_byte is undefined.
 * 		Otherwise the value of the EOI signal line during read is returned. If EOI was assigned, a 0x01 is
 * 		returned. If EOI was not assigned, a 0x00 is returned. Assignment of EOI means that the talker
 * 		is sending the last character for this transmission.
 */
uchar gpib_receive(uchar* _byte) {
     7a4:	df 93       	push	r29
     7a6:	cf 93       	push	r28
     7a8:	cd b7       	in	r28, 0x3d	; 61
     7aa:	de b7       	in	r29, 0x3e	; 62
     7ac:	27 97       	sbiw	r28, 0x07	; 7
     7ae:	0f b6       	in	r0, 0x3f	; 63
     7b0:	f8 94       	cli
     7b2:	de bf       	out	0x3e, r29	; 62
     7b4:	0f be       	out	0x3f, r0	; 63
     7b6:	cd bf       	out	0x3d, r28	; 61
     7b8:	9e 83       	std	Y+6, r25	; 0x06
     7ba:	8d 83       	std	Y+5, r24	; 0x05
	int timeout;
	uchar byte, eoi;

	//uart_puts("\n\rgpib_receive()\n\r");

	if (controller.talks == 1) {
     7bc:	80 91 95 03 	lds	r24, 0x0395
     7c0:	81 30       	cpi	r24, 0x01	; 1
     7c2:	39 f4       	brne	.+14     	; 0x7d2 <gpib_receive+0x2e>
		*_byte = 0xff;
     7c4:	ed 81       	ldd	r30, Y+5	; 0x05
     7c6:	fe 81       	ldd	r31, Y+6	; 0x06
     7c8:	8f ef       	ldi	r24, 0xFF	; 255
     7ca:	80 83       	st	Z, r24
		return 0xff;
     7cc:	8f ef       	ldi	r24, 0xFF	; 255
     7ce:	8f 83       	std	Y+7, r24	; 0x07
     7d0:	c6 c0       	rjmp	.+396    	; 0x95e <__stack+0xff>
	}

	// handshake: set nrfd, means i am ready to receive some data
	release_bit(DDRD, PORTD, G_NRFD);
     7d2:	a1 e3       	ldi	r26, 0x31	; 49
     7d4:	b0 e0       	ldi	r27, 0x00	; 0
     7d6:	e1 e3       	ldi	r30, 0x31	; 49
     7d8:	f0 e0       	ldi	r31, 0x00	; 0
     7da:	80 81       	ld	r24, Z
     7dc:	87 7f       	andi	r24, 0xF7	; 247
     7de:	8c 93       	st	X, r24
     7e0:	a2 e3       	ldi	r26, 0x32	; 50
     7e2:	b0 e0       	ldi	r27, 0x00	; 0
     7e4:	e2 e3       	ldi	r30, 0x32	; 50
     7e6:	f0 e0       	ldi	r31, 0x00	; 0
     7e8:	80 81       	ld	r24, Z
     7ea:	88 60       	ori	r24, 0x08	; 8
     7ec:	8c 93       	st	X, r24
	assign_bit(DDRD, PORTD, G_NDAC);
     7ee:	a2 e3       	ldi	r26, 0x32	; 50
     7f0:	b0 e0       	ldi	r27, 0x00	; 0
     7f2:	e2 e3       	ldi	r30, 0x32	; 50
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	8f 7d       	andi	r24, 0xDF	; 223
     7fa:	8c 93       	st	X, r24
     7fc:	a1 e3       	ldi	r26, 0x31	; 49
     7fe:	b0 e0       	ldi	r27, 0x00	; 0
     800:	e1 e3       	ldi	r30, 0x31	; 49
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	80 81       	ld	r24, Z
     806:	80 62       	ori	r24, 0x20	; 32
     808:	8c 93       	st	X, r24
     80a:	a2 e3       	ldi	r26, 0x32	; 50
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e2 e3       	ldi	r30, 0x32	; 50
     810:	f0 e0       	ldi	r31, 0x00	; 0
     812:	80 81       	ld	r24, Z
     814:	8f 7d       	andi	r24, 0xDF	; 223
     816:	8c 93       	st	X, r24

	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     818:	80 91 50 04 	lds	r24, 0x0450
     81c:	88 2f       	mov	r24, r24
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	05 96       	adiw	r24, 0x05	; 5
     822:	9c 83       	std	Y+4, r25	; 0x04
     824:	8b 83       	std	Y+3, r24	; 0x03
     826:	10 c0       	rjmp	.+32     	; 0x848 <gpib_receive+0xa4>
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     828:	80 91 50 04 	lds	r24, 0x0450
     82c:	28 2f       	mov	r18, r24
     82e:	30 e0       	ldi	r19, 0x00	; 0
     830:	8b 81       	ldd	r24, Y+3	; 0x03
     832:	9c 81       	ldd	r25, Y+4	; 0x04
     834:	28 17       	cp	r18, r24
     836:	39 07       	cpc	r19, r25
     838:	39 f4       	brne	.+14     	; 0x848 <gpib_receive+0xa4>
			uart_puts("\n\rError: DAV timeout (1)\n\r");
     83a:	80 e6       	ldi	r24, 0x60	; 96
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			return 0xff;
     842:	8f ef       	ldi	r24, 0xFF	; 255
     844:	8f 83       	std	Y+7, r24	; 0x07
     846:	8b c0       	rjmp	.+278    	; 0x95e <__stack+0xff>
	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
     848:	e0 e3       	ldi	r30, 0x30	; 48
     84a:	f0 e0       	ldi	r31, 0x00	; 0
     84c:	80 81       	ld	r24, Z
     84e:	88 2f       	mov	r24, r24
     850:	90 e0       	ldi	r25, 0x00	; 0
     852:	84 70       	andi	r24, 0x04	; 4
     854:	90 70       	andi	r25, 0x00	; 0
     856:	00 97       	sbiw	r24, 0x00	; 0
     858:	49 f0       	breq	.+18     	; 0x86c <__stack+0xd>
     85a:	80 91 50 04 	lds	r24, 0x0450
     85e:	28 2f       	mov	r18, r24
     860:	30 e0       	ldi	r19, 0x00	; 0
     862:	8b 81       	ldd	r24, Y+3	; 0x03
     864:	9c 81       	ldd	r25, Y+4	; 0x04
     866:	82 17       	cp	r24, r18
     868:	93 07       	cpc	r25, r19
     86a:	f4 f6       	brge	.-68     	; 0x828 <gpib_receive+0x84>
#else
	loop_until_bit_is_clear(PIND,G_DAV);
#endif

	// handshake: clear NRFD, means i am busy now to read data
	assign_bit(DDRD, PORTD, G_NRFD);
     86c:	a2 e3       	ldi	r26, 0x32	; 50
     86e:	b0 e0       	ldi	r27, 0x00	; 0
     870:	e2 e3       	ldi	r30, 0x32	; 50
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	80 81       	ld	r24, Z
     876:	87 7f       	andi	r24, 0xF7	; 247
     878:	8c 93       	st	X, r24
     87a:	a1 e3       	ldi	r26, 0x31	; 49
     87c:	b0 e0       	ldi	r27, 0x00	; 0
     87e:	e1 e3       	ldi	r30, 0x31	; 49
     880:	f0 e0       	ldi	r31, 0x00	; 0
     882:	80 81       	ld	r24, Z
     884:	88 60       	ori	r24, 0x08	; 8
     886:	8c 93       	st	X, r24
     888:	a2 e3       	ldi	r26, 0x32	; 50
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	e2 e3       	ldi	r30, 0x32	; 50
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	80 81       	ld	r24, Z
     892:	87 7f       	andi	r24, 0xF7	; 247
     894:	8c 93       	st	X, r24
	// read data
	byte = PINA ^ 0xff;
     896:	e9 e3       	ldi	r30, 0x39	; 57
     898:	f0 e0       	ldi	r31, 0x00	; 0
     89a:	80 81       	ld	r24, Z
     89c:	80 95       	com	r24
     89e:	8a 83       	std	Y+2, r24	; 0x02

	// handshake: set ndac, means i have completed/accepted the read
	release_bit(DDRD, PORTD, G_NDAC);
     8a0:	a1 e3       	ldi	r26, 0x31	; 49
     8a2:	b0 e0       	ldi	r27, 0x00	; 0
     8a4:	e1 e3       	ldi	r30, 0x31	; 49
     8a6:	f0 e0       	ldi	r31, 0x00	; 0
     8a8:	80 81       	ld	r24, Z
     8aa:	8f 7d       	andi	r24, 0xDF	; 223
     8ac:	8c 93       	st	X, r24
     8ae:	a2 e3       	ldi	r26, 0x32	; 50
     8b0:	b0 e0       	ldi	r27, 0x00	; 0
     8b2:	e2 e3       	ldi	r30, 0x32	; 50
     8b4:	f0 e0       	ldi	r31, 0x00	; 0
     8b6:	80 81       	ld	r24, Z
     8b8:	80 62       	ori	r24, 0x20	; 32
     8ba:	8c 93       	st	X, r24

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     8bc:	80 91 50 04 	lds	r24, 0x0450
     8c0:	88 2f       	mov	r24, r24
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	05 96       	adiw	r24, 0x05	; 5
     8c6:	9c 83       	std	Y+4, r25	; 0x04
     8c8:	8b 83       	std	Y+3, r24	; 0x03
     8ca:	10 c0       	rjmp	.+32     	; 0x8ec <__stack+0x8d>
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     8cc:	80 91 50 04 	lds	r24, 0x0450
     8d0:	28 2f       	mov	r18, r24
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	8b 81       	ldd	r24, Y+3	; 0x03
     8d6:	9c 81       	ldd	r25, Y+4	; 0x04
     8d8:	28 17       	cp	r18, r24
     8da:	39 07       	cpc	r19, r25
     8dc:	39 f4       	brne	.+14     	; 0x8ec <__stack+0x8d>
			uart_puts("\n\rError: DAV timeout (2)\n\r");
     8de:	8b e7       	ldi	r24, 0x7B	; 123
     8e0:	90 e0       	ldi	r25, 0x00	; 0
     8e2:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			return 0xff;
     8e6:	8f ef       	ldi	r24, 0xFF	; 255
     8e8:	8f 83       	std	Y+7, r24	; 0x07
     8ea:	39 c0       	rjmp	.+114    	; 0x95e <__stack+0xff>
	release_bit(DDRD, PORTD, G_NDAC);

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
     8ec:	e0 e3       	ldi	r30, 0x30	; 48
     8ee:	f0 e0       	ldi	r31, 0x00	; 0
     8f0:	80 81       	ld	r24, Z
     8f2:	88 2f       	mov	r24, r24
     8f4:	90 e0       	ldi	r25, 0x00	; 0
     8f6:	84 70       	andi	r24, 0x04	; 4
     8f8:	90 70       	andi	r25, 0x00	; 0
     8fa:	00 97       	sbiw	r24, 0x00	; 0
     8fc:	49 f4       	brne	.+18     	; 0x910 <__stack+0xb1>
     8fe:	80 91 50 04 	lds	r24, 0x0450
     902:	28 2f       	mov	r18, r24
     904:	30 e0       	ldi	r19, 0x00	; 0
     906:	8b 81       	ldd	r24, Y+3	; 0x03
     908:	9c 81       	ldd	r25, Y+4	; 0x04
     90a:	82 17       	cp	r24, r18
     90c:	93 07       	cpc	r25, r19
     90e:	f4 f6       	brge	.-68     	; 0x8cc <__stack+0x6d>
	}
#else
	loop_until_bit_is_set(PIND,G_DAV);
#endif
	// handshake: clear ndac (this is a prerequisite for receive next byte)
	assign_bit(DDRD, PORTD, G_NDAC);
     910:	a2 e3       	ldi	r26, 0x32	; 50
     912:	b0 e0       	ldi	r27, 0x00	; 0
     914:	e2 e3       	ldi	r30, 0x32	; 50
     916:	f0 e0       	ldi	r31, 0x00	; 0
     918:	80 81       	ld	r24, Z
     91a:	8f 7d       	andi	r24, 0xDF	; 223
     91c:	8c 93       	st	X, r24
     91e:	a1 e3       	ldi	r26, 0x31	; 49
     920:	b0 e0       	ldi	r27, 0x00	; 0
     922:	e1 e3       	ldi	r30, 0x31	; 49
     924:	f0 e0       	ldi	r31, 0x00	; 0
     926:	80 81       	ld	r24, Z
     928:	80 62       	ori	r24, 0x20	; 32
     92a:	8c 93       	st	X, r24
     92c:	a2 e3       	ldi	r26, 0x32	; 50
     92e:	b0 e0       	ldi	r27, 0x00	; 0
     930:	e2 e3       	ldi	r30, 0x32	; 50
     932:	f0 e0       	ldi	r31, 0x00	; 0
     934:	80 81       	ld	r24, Z
     936:	8f 7d       	andi	r24, 0xDF	; 223
     938:	8c 93       	st	X, r24

	// check if last byte of transmission
	eoi = bit_is_clear(PIND,G_EOI);
     93a:	e0 e3       	ldi	r30, 0x30	; 48
     93c:	f0 e0       	ldi	r31, 0x00	; 0
     93e:	80 81       	ld	r24, Z
     940:	88 2f       	mov	r24, r24
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	80 71       	andi	r24, 0x10	; 16
     946:	90 70       	andi	r25, 0x00	; 0
     948:	19 82       	std	Y+1, r1	; 0x01
     94a:	00 97       	sbiw	r24, 0x00	; 0
     94c:	11 f4       	brne	.+4      	; 0x952 <__stack+0xf3>
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	89 83       	std	Y+1, r24	; 0x01

	*_byte = byte;
     952:	ed 81       	ldd	r30, Y+5	; 0x05
     954:	fe 81       	ldd	r31, Y+6	; 0x06
     956:	8a 81       	ldd	r24, Y+2	; 0x02
     958:	80 83       	st	Z, r24

	return eoi;
     95a:	89 81       	ldd	r24, Y+1	; 0x01
     95c:	8f 83       	std	Y+7, r24	; 0x07
     95e:	8f 81       	ldd	r24, Y+7	; 0x07
}
     960:	27 96       	adiw	r28, 0x07	; 7
     962:	0f b6       	in	r0, 0x3f	; 63
     964:	f8 94       	cli
     966:	de bf       	out	0x3e, r29	; 62
     968:	0f be       	out	0x3f, r0	; 63
     96a:	cd bf       	out	0x3d, r28	; 61
     96c:	cf 91       	pop	r28
     96e:	df 91       	pop	r29
     970:	08 95       	ret

00000972 <queryPartners>:
 * array "partners".
 *
 * TODO: the function does not a query for now, but just assumes that there are two devices
 * with addresses 0x01 and 0x02. This is very limited but currently ok for me.
 */
void queryPartners() {
     972:	df 93       	push	r29
     974:	cf 93       	push	r28
     976:	cd b7       	in	r28, 0x3d	; 61
     978:	de b7       	in	r29, 0x3e	; 62
	controller.partners[0] = 0x02;
     97a:	82 e0       	ldi	r24, 0x02	; 2
     97c:	80 93 96 03 	sts	0x0396, r24
	//controller.partners[1] = 0x01;
	controller.partners[3] = 0x00; // end value is 0x00
     980:	10 92 99 03 	sts	0x0399, r1
}
     984:	cf 91       	pop	r28
     986:	df 91       	pop	r29
     988:	08 95       	ret

0000098a <gpib_controller_assign>:
 * You have to change the initialization of the partner array according to your environment.
 * The partners-array is used by gpib_serial_poll() for looping over all existing devices.
 * 
 * \param address the address to be used by the controller. Usually 0x00.
 */
void gpib_controller_assign(uchar address) {
     98a:	df 93       	push	r29
     98c:	cf 93       	push	r28
     98e:	0f 92       	push	r0
     990:	cd b7       	in	r28, 0x3d	; 61
     992:	de b7       	in	r29, 0x3e	; 62
     994:	89 83       	std	Y+1, r24	; 0x01
	controller.myaddress = address;
     996:	89 81       	ldd	r24, Y+1	; 0x01
     998:	80 93 93 03 	sts	0x0393, r24
	controller.talks = 0;
     99c:	10 92 95 03 	sts	0x0395, r1
	controller.partneraddress = DEFAULT_PARTNER_ADDRESS; // init default active partner
     9a0:	81 e0       	ldi	r24, 0x01	; 1
     9a2:	80 93 94 03 	sts	0x0394, r24
	/** get all partners on bus by querying them */
	queryPartners();
     9a6:	0e 94 b9 04 	call	0x972	; 0x972 <queryPartners>

	// set up initial state of bus
	assign_bit( DDRB, PORTB, G_IFC);
     9aa:	a8 e3       	ldi	r26, 0x38	; 56
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	e8 e3       	ldi	r30, 0x38	; 56
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	80 81       	ld	r24, Z
     9b4:	8e 7f       	andi	r24, 0xFE	; 254
     9b6:	8c 93       	st	X, r24
     9b8:	a7 e3       	ldi	r26, 0x37	; 55
     9ba:	b0 e0       	ldi	r27, 0x00	; 0
     9bc:	e7 e3       	ldi	r30, 0x37	; 55
     9be:	f0 e0       	ldi	r31, 0x00	; 0
     9c0:	80 81       	ld	r24, Z
     9c2:	81 60       	ori	r24, 0x01	; 1
     9c4:	8c 93       	st	X, r24
     9c6:	a8 e3       	ldi	r26, 0x38	; 56
     9c8:	b0 e0       	ldi	r27, 0x00	; 0
     9ca:	e8 e3       	ldi	r30, 0x38	; 56
     9cc:	f0 e0       	ldi	r31, 0x00	; 0
     9ce:	80 81       	ld	r24, Z
     9d0:	8e 7f       	andi	r24, 0xFE	; 254
     9d2:	8c 93       	st	X, r24
	delay_ms(200);
     9d4:	88 ec       	ldi	r24, 0xC8	; 200
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	0e 94 44 03 	call	0x688	; 0x688 <delay_ms>
	release_bit( DDRB, PORTB, G_IFC);
     9dc:	a7 e3       	ldi	r26, 0x37	; 55
     9de:	b0 e0       	ldi	r27, 0x00	; 0
     9e0:	e7 e3       	ldi	r30, 0x37	; 55
     9e2:	f0 e0       	ldi	r31, 0x00	; 0
     9e4:	80 81       	ld	r24, Z
     9e6:	8e 7f       	andi	r24, 0xFE	; 254
     9e8:	8c 93       	st	X, r24
     9ea:	a8 e3       	ldi	r26, 0x38	; 56
     9ec:	b0 e0       	ldi	r27, 0x00	; 0
     9ee:	e8 e3       	ldi	r30, 0x38	; 56
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	80 81       	ld	r24, Z
     9f4:	81 60       	ori	r24, 0x01	; 1
     9f6:	8c 93       	st	X, r24
	// set up all devices for remote control
	assign_bit( DDRB, PORTB, G_REN);
     9f8:	a8 e3       	ldi	r26, 0x38	; 56
     9fa:	b0 e0       	ldi	r27, 0x00	; 0
     9fc:	e8 e3       	ldi	r30, 0x38	; 56
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	80 81       	ld	r24, Z
     a02:	8d 7f       	andi	r24, 0xFD	; 253
     a04:	8c 93       	st	X, r24
     a06:	a7 e3       	ldi	r26, 0x37	; 55
     a08:	b0 e0       	ldi	r27, 0x00	; 0
     a0a:	e7 e3       	ldi	r30, 0x37	; 55
     a0c:	f0 e0       	ldi	r31, 0x00	; 0
     a0e:	80 81       	ld	r24, Z
     a10:	82 60       	ori	r24, 0x02	; 2
     a12:	8c 93       	st	X, r24
     a14:	a8 e3       	ldi	r26, 0x38	; 56
     a16:	b0 e0       	ldi	r27, 0x00	; 0
     a18:	e8 e3       	ldi	r30, 0x38	; 56
     a1a:	f0 e0       	ldi	r31, 0x00	; 0
     a1c:	80 81       	ld	r24, Z
     a1e:	8d 7f       	andi	r24, 0xFD	; 253
     a20:	8c 93       	st	X, r24

	// DCL - device clear for all devices on bus
	cmd_buf[0] = G_CMD_DCL;
     a22:	84 e1       	ldi	r24, 0x14	; 20
     a24:	80 93 9b 03 	sts	0x039B, r24
	gpib_cmd(cmd_buf, 1);
     a28:	8b e9       	ldi	r24, 0x9B	; 155
     a2a:	93 e0       	ldi	r25, 0x03	; 3
     a2c:	61 e0       	ldi	r22, 0x01	; 1
     a2e:	70 e0       	ldi	r23, 0x00	; 0
     a30:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
}
     a34:	0f 90       	pop	r0
     a36:	cf 91       	pop	r28
     a38:	df 91       	pop	r29
     a3a:	08 95       	ret

00000a3c <gpib_controller_release>:

/**
 * Release bus 
 */
void gpib_controller_release(void) {
     a3c:	df 93       	push	r29
     a3e:	cf 93       	push	r28
     a40:	cd b7       	in	r28, 0x3d	; 61
     a42:	de b7       	in	r29, 0x3e	; 62
	// set up initial state of bus
	assign_bit( DDRB, PORTB, G_IFC);
     a44:	a8 e3       	ldi	r26, 0x38	; 56
     a46:	b0 e0       	ldi	r27, 0x00	; 0
     a48:	e8 e3       	ldi	r30, 0x38	; 56
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	80 81       	ld	r24, Z
     a4e:	8e 7f       	andi	r24, 0xFE	; 254
     a50:	8c 93       	st	X, r24
     a52:	a7 e3       	ldi	r26, 0x37	; 55
     a54:	b0 e0       	ldi	r27, 0x00	; 0
     a56:	e7 e3       	ldi	r30, 0x37	; 55
     a58:	f0 e0       	ldi	r31, 0x00	; 0
     a5a:	80 81       	ld	r24, Z
     a5c:	81 60       	ori	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	a8 e3       	ldi	r26, 0x38	; 56
     a62:	b0 e0       	ldi	r27, 0x00	; 0
     a64:	e8 e3       	ldi	r30, 0x38	; 56
     a66:	f0 e0       	ldi	r31, 0x00	; 0
     a68:	80 81       	ld	r24, Z
     a6a:	8e 7f       	andi	r24, 0xFE	; 254
     a6c:	8c 93       	st	X, r24
	delay_ms(200);
     a6e:	88 ec       	ldi	r24, 0xC8	; 200
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	0e 94 44 03 	call	0x688	; 0x688 <delay_ms>
	release_bit( DDRB, PORTB, G_IFC);
     a76:	a7 e3       	ldi	r26, 0x37	; 55
     a78:	b0 e0       	ldi	r27, 0x00	; 0
     a7a:	e7 e3       	ldi	r30, 0x37	; 55
     a7c:	f0 e0       	ldi	r31, 0x00	; 0
     a7e:	80 81       	ld	r24, Z
     a80:	8e 7f       	andi	r24, 0xFE	; 254
     a82:	8c 93       	st	X, r24
     a84:	a8 e3       	ldi	r26, 0x38	; 56
     a86:	b0 e0       	ldi	r27, 0x00	; 0
     a88:	e8 e3       	ldi	r30, 0x38	; 56
     a8a:	f0 e0       	ldi	r31, 0x00	; 0
     a8c:	80 81       	ld	r24, Z
     a8e:	81 60       	ori	r24, 0x01	; 1
     a90:	8c 93       	st	X, r24
	// set up all devices for local control
	release_bit( DDRB, PORTB, G_REN);
     a92:	a7 e3       	ldi	r26, 0x37	; 55
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	e7 e3       	ldi	r30, 0x37	; 55
     a98:	f0 e0       	ldi	r31, 0x00	; 0
     a9a:	80 81       	ld	r24, Z
     a9c:	8d 7f       	andi	r24, 0xFD	; 253
     a9e:	8c 93       	st	X, r24
     aa0:	a8 e3       	ldi	r26, 0x38	; 56
     aa2:	b0 e0       	ldi	r27, 0x00	; 0
     aa4:	e8 e3       	ldi	r30, 0x38	; 56
     aa6:	f0 e0       	ldi	r31, 0x00	; 0
     aa8:	80 81       	ld	r24, Z
     aaa:	82 60       	ori	r24, 0x02	; 2
     aac:	8c 93       	st	X, r24
}
     aae:	cf 91       	pop	r28
     ab0:	df 91       	pop	r29
     ab2:	08 95       	ret

00000ab4 <gpib_write>:

/**
 * Write GPIB string to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_write(uchar *bytes, int length) {
     ab4:	df 93       	push	r29
     ab6:	cf 93       	push	r28
     ab8:	00 d0       	rcall	.+0      	; 0xaba <gpib_write+0x6>
     aba:	00 d0       	rcall	.+0      	; 0xabc <gpib_write+0x8>
     abc:	cd b7       	in	r28, 0x3d	; 61
     abe:	de b7       	in	r29, 0x3e	; 62
     ac0:	9a 83       	std	Y+2, r25	; 0x02
     ac2:	89 83       	std	Y+1, r24	; 0x01
     ac4:	7c 83       	std	Y+4, r23	; 0x04
     ac6:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg false for ordinary strings
	return _gpib_write(bytes, length, (uchar) 0);
     ac8:	89 81       	ldd	r24, Y+1	; 0x01
     aca:	9a 81       	ldd	r25, Y+2	; 0x02
     acc:	2b 81       	ldd	r18, Y+3	; 0x03
     ace:	3c 81       	ldd	r19, Y+4	; 0x04
     ad0:	b9 01       	movw	r22, r18
     ad2:	40 e0       	ldi	r20, 0x00	; 0
     ad4:	0e 94 8c 05 	call	0xb18	; 0xb18 <_gpib_write>
}
     ad8:	0f 90       	pop	r0
     ada:	0f 90       	pop	r0
     adc:	0f 90       	pop	r0
     ade:	0f 90       	pop	r0
     ae0:	cf 91       	pop	r28
     ae2:	df 91       	pop	r29
     ae4:	08 95       	ret

00000ae6 <gpib_cmd>:

/**
 * Write GPIB command to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_cmd(uchar *bytes, int length) {
     ae6:	df 93       	push	r29
     ae8:	cf 93       	push	r28
     aea:	00 d0       	rcall	.+0      	; 0xaec <gpib_cmd+0x6>
     aec:	00 d0       	rcall	.+0      	; 0xaee <gpib_cmd+0x8>
     aee:	cd b7       	in	r28, 0x3d	; 61
     af0:	de b7       	in	r29, 0x3e	; 62
     af2:	9a 83       	std	Y+2, r25	; 0x02
     af4:	89 83       	std	Y+1, r24	; 0x01
     af6:	7c 83       	std	Y+4, r23	; 0x04
     af8:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg true for commands
	return _gpib_write(bytes, length, (uchar) 1);
     afa:	89 81       	ldd	r24, Y+1	; 0x01
     afc:	9a 81       	ldd	r25, Y+2	; 0x02
     afe:	2b 81       	ldd	r18, Y+3	; 0x03
     b00:	3c 81       	ldd	r19, Y+4	; 0x04
     b02:	b9 01       	movw	r22, r18
     b04:	41 e0       	ldi	r20, 0x01	; 1
     b06:	0e 94 8c 05 	call	0xb18	; 0xb18 <_gpib_write>
}
     b0a:	0f 90       	pop	r0
     b0c:	0f 90       	pop	r0
     b0e:	0f 90       	pop	r0
     b10:	0f 90       	pop	r0
     b12:	cf 91       	pop	r28
     b14:	df 91       	pop	r29
     b16:	08 95       	ret

00000b18 <_gpib_write>:
 * \param length length of valid bytes in byte array or zero.
 * for binary data, lenght must be defined. For strings, length can be set to zero. Then the length of
 * the string is calculated internally.
 * \param attention attention tur means assign ATN signal line during write.
 */
uchar _gpib_write(uchar *bytes, int length, uchar attention) {
     b18:	df 93       	push	r29
     b1a:	cf 93       	push	r28
     b1c:	cd b7       	in	r28, 0x3d	; 61
     b1e:	de b7       	in	r29, 0x3e	; 62
     b20:	2b 97       	sbiw	r28, 0x0b	; 11
     b22:	0f b6       	in	r0, 0x3f	; 63
     b24:	f8 94       	cli
     b26:	de bf       	out	0x3e, r29	; 62
     b28:	0f be       	out	0x3f, r0	; 63
     b2a:	cd bf       	out	0x3d, r28	; 61
     b2c:	9f 83       	std	Y+7, r25	; 0x07
     b2e:	8e 83       	std	Y+6, r24	; 0x06
     b30:	79 87       	std	Y+9, r23	; 0x09
     b32:	68 87       	std	Y+8, r22	; 0x08
     b34:	4a 87       	std	Y+10, r20	; 0x0a
	int timeout;
	//uchar buf[64];

	// set talks state. This is used by ISR to recognize own talk
	// (controller must not talk to itself and must not take part in listener handshake when talking)
	controller.talks = 1;
     b36:	81 e0       	ldi	r24, 0x01	; 1
     b38:	80 93 95 03 	sts	0x0395, r24

	if (attention) {
     b3c:	8a 85       	ldd	r24, Y+10	; 0x0a
     b3e:	88 23       	and	r24, r24
     b40:	a9 f0       	breq	.+42     	; 0xb6c <_gpib_write+0x54>
		//uart_puts("\n\rgpib_controller_write()\n\r");
		// assign ATN for commands
		assign_bit( DDRD, PORTD, G_ATN);
     b42:	a2 e3       	ldi	r26, 0x32	; 50
     b44:	b0 e0       	ldi	r27, 0x00	; 0
     b46:	e2 e3       	ldi	r30, 0x32	; 50
     b48:	f0 e0       	ldi	r31, 0x00	; 0
     b4a:	80 81       	ld	r24, Z
     b4c:	8f 77       	andi	r24, 0x7F	; 127
     b4e:	8c 93       	st	X, r24
     b50:	a1 e3       	ldi	r26, 0x31	; 49
     b52:	b0 e0       	ldi	r27, 0x00	; 0
     b54:	e1 e3       	ldi	r30, 0x31	; 49
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	80 81       	ld	r24, Z
     b5a:	80 68       	ori	r24, 0x80	; 128
     b5c:	8c 93       	st	X, r24
     b5e:	a2 e3       	ldi	r26, 0x32	; 50
     b60:	b0 e0       	ldi	r27, 0x00	; 0
     b62:	e2 e3       	ldi	r30, 0x32	; 50
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	80 81       	ld	r24, Z
     b68:	8f 77       	andi	r24, 0x7F	; 127
     b6a:	8c 93       	st	X, r24
	}

	if (length == 0) {
     b6c:	88 85       	ldd	r24, Y+8	; 0x08
     b6e:	99 85       	ldd	r25, Y+9	; 0x09
     b70:	00 97       	sbiw	r24, 0x00	; 0
     b72:	31 f4       	brne	.+12     	; 0xb80 <_gpib_write+0x68>
		// length==0 means this is a common C string, null-terminated.
		// then, length can be easily calculated
		length = strlen((char*) bytes);
     b74:	8e 81       	ldd	r24, Y+6	; 0x06
     b76:	9f 81       	ldd	r25, Y+7	; 0x07
     b78:	0e 94 92 00 	call	0x124	; 0x124 <strlen>
     b7c:	99 87       	std	Y+9, r25	; 0x09
     b7e:	88 87       	std	Y+8, r24	; 0x08
	//	else 
	//		sprintf( buf, "gpib_write: 0x%02x\n\r", bytes[0] );
	//	uart_puts((char*)buf);

	// release EOI during transmission
	release_bit(DDRD, PORTD, G_EOI);
     b80:	a1 e3       	ldi	r26, 0x31	; 49
     b82:	b0 e0       	ldi	r27, 0x00	; 0
     b84:	e1 e3       	ldi	r30, 0x31	; 49
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	80 81       	ld	r24, Z
     b8a:	8f 7e       	andi	r24, 0xEF	; 239
     b8c:	8c 93       	st	X, r24
     b8e:	a2 e3       	ldi	r26, 0x32	; 50
     b90:	b0 e0       	ldi	r27, 0x00	; 0
     b92:	e2 e3       	ldi	r30, 0x32	; 50
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	80 81       	ld	r24, Z
     b98:	80 61       	ori	r24, 0x10	; 16
     b9a:	8c 93       	st	X, r24
	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
     b9c:	a1 e3       	ldi	r26, 0x31	; 49
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	e1 e3       	ldi	r30, 0x31	; 49
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	80 81       	ld	r24, Z
     ba6:	8b 7f       	andi	r24, 0xFB	; 251
     ba8:	8c 93       	st	X, r24
     baa:	a2 e3       	ldi	r26, 0x32	; 50
     bac:	b0 e0       	ldi	r27, 0x00	; 0
     bae:	e2 e3       	ldi	r30, 0x32	; 50
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	84 60       	ori	r24, 0x04	; 4
     bb6:	8c 93       	st	X, r24
	// release NRFD (just to be sure)
	release_bit(DDRD, PORTD, G_NRFD);
     bb8:	a1 e3       	ldi	r26, 0x31	; 49
     bba:	b0 e0       	ldi	r27, 0x00	; 0
     bbc:	e1 e3       	ldi	r30, 0x31	; 49
     bbe:	f0 e0       	ldi	r31, 0x00	; 0
     bc0:	80 81       	ld	r24, Z
     bc2:	87 7f       	andi	r24, 0xF7	; 247
     bc4:	8c 93       	st	X, r24
     bc6:	a2 e3       	ldi	r26, 0x32	; 50
     bc8:	b0 e0       	ldi	r27, 0x00	; 0
     bca:	e2 e3       	ldi	r30, 0x32	; 50
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	88 60       	ori	r24, 0x08	; 8
     bd2:	8c 93       	st	X, r24

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
     bd4:	1c 82       	std	Y+4, r1	; 0x04
     bd6:	1b 82       	std	Y+3, r1	; 0x03
     bd8:	34 c2       	rjmp	.+1128   	; 0x1042 <_gpib_write+0x52a>

		// put data on bus
		c = bytes[i];
     bda:	2b 81       	ldd	r18, Y+3	; 0x03
     bdc:	3c 81       	ldd	r19, Y+4	; 0x04
     bde:	8e 81       	ldd	r24, Y+6	; 0x06
     be0:	9f 81       	ldd	r25, Y+7	; 0x07
     be2:	fc 01       	movw	r30, r24
     be4:	e2 0f       	add	r30, r18
     be6:	f3 1f       	adc	r31, r19
     be8:	80 81       	ld	r24, Z
     bea:	8d 83       	std	Y+5, r24	; 0x05
		//sprintf( buf, "char: %c\n\r", c );
		//uart_puts(buf);		

		release_bit(DDRD, PORTD, G_NDAC);
     bec:	a1 e3       	ldi	r26, 0x31	; 49
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	e1 e3       	ldi	r30, 0x31	; 49
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	8f 7d       	andi	r24, 0xDF	; 223
     bf8:	8c 93       	st	X, r24
     bfa:	a2 e3       	ldi	r26, 0x32	; 50
     bfc:	b0 e0       	ldi	r27, 0x00	; 0
     bfe:	e2 e3       	ldi	r30, 0x32	; 50
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	80 81       	ld	r24, Z
     c04:	80 62       	ori	r24, 0x20	; 32
     c06:	8c 93       	st	X, r24
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
     c08:	80 91 50 04 	lds	r24, 0x0450
     c0c:	88 2f       	mov	r24, r24
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	05 96       	adiw	r24, 0x05	; 5
     c12:	9a 83       	std	Y+2, r25	; 0x02
     c14:	89 83       	std	Y+1, r24	; 0x01
     c16:	10 c0       	rjmp	.+32     	; 0xc38 <_gpib_write+0x120>
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
			if (s == timeout) {
     c18:	80 91 50 04 	lds	r24, 0x0450
     c1c:	28 2f       	mov	r18, r24
     c1e:	30 e0       	ldi	r19, 0x00	; 0
     c20:	89 81       	ldd	r24, Y+1	; 0x01
     c22:	9a 81       	ldd	r25, Y+2	; 0x02
     c24:	28 17       	cp	r18, r24
     c26:	39 07       	cpc	r19, r25
     c28:	39 f4       	brne	.+14     	; 0xc38 <_gpib_write+0x120>
				uart_puts("\n\rError: NDAC timeout\n\r");
     c2a:	86 e9       	ldi	r24, 0x96	; 150
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
				return 0xff;
     c32:	8f ef       	ldi	r24, 0xFF	; 255
     c34:	8b 87       	std	Y+11, r24	; 0x0b
     c36:	21 c2       	rjmp	.+1090   	; 0x107a <_gpib_write+0x562>
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
     c38:	e0 e3       	ldi	r30, 0x30	; 48
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	80 81       	ld	r24, Z
     c3e:	88 2f       	mov	r24, r24
     c40:	90 e0       	ldi	r25, 0x00	; 0
     c42:	80 72       	andi	r24, 0x20	; 32
     c44:	90 70       	andi	r25, 0x00	; 0
     c46:	00 97       	sbiw	r24, 0x00	; 0
     c48:	49 f0       	breq	.+18     	; 0xc5c <_gpib_write+0x144>
     c4a:	80 91 50 04 	lds	r24, 0x0450
     c4e:	28 2f       	mov	r18, r24
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	89 81       	ldd	r24, Y+1	; 0x01
     c54:	9a 81       	ldd	r25, Y+2	; 0x02
     c56:	82 17       	cp	r24, r18
     c58:	93 07       	cpc	r25, r19
     c5a:	f4 f6       	brge	.-68     	; 0xc18 <_gpib_write+0x100>
		}
#else
		loop_until_bit_is_clear(PIND,G_NDAC);
#endif

		DDRA = 0x00;
     c5c:	ea e3       	ldi	r30, 0x3A	; 58
     c5e:	f0 e0       	ldi	r31, 0x00	; 0
     c60:	10 82       	st	Z, r1
		if (c & 0x01) {
     c62:	8d 81       	ldd	r24, Y+5	; 0x05
     c64:	88 2f       	mov	r24, r24
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	81 70       	andi	r24, 0x01	; 1
     c6a:	90 70       	andi	r25, 0x00	; 0
     c6c:	88 23       	and	r24, r24
     c6e:	b1 f0       	breq	.+44     	; 0xc9c <_gpib_write+0x184>
			assign_bit(DDRA, PORTA, PA0);
     c70:	ab e3       	ldi	r26, 0x3B	; 59
     c72:	b0 e0       	ldi	r27, 0x00	; 0
     c74:	eb e3       	ldi	r30, 0x3B	; 59
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	80 81       	ld	r24, Z
     c7a:	8e 7f       	andi	r24, 0xFE	; 254
     c7c:	8c 93       	st	X, r24
     c7e:	aa e3       	ldi	r26, 0x3A	; 58
     c80:	b0 e0       	ldi	r27, 0x00	; 0
     c82:	ea e3       	ldi	r30, 0x3A	; 58
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	81 60       	ori	r24, 0x01	; 1
     c8a:	8c 93       	st	X, r24
     c8c:	ab e3       	ldi	r26, 0x3B	; 59
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	eb e3       	ldi	r30, 0x3B	; 59
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	80 81       	ld	r24, Z
     c96:	8e 7f       	andi	r24, 0xFE	; 254
     c98:	8c 93       	st	X, r24
     c9a:	0e c0       	rjmp	.+28     	; 0xcb8 <_gpib_write+0x1a0>
		} else {
			release_bit(DDRA, PORTA, PA0)
     c9c:	aa e3       	ldi	r26, 0x3A	; 58
     c9e:	b0 e0       	ldi	r27, 0x00	; 0
     ca0:	ea e3       	ldi	r30, 0x3A	; 58
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	8e 7f       	andi	r24, 0xFE	; 254
     ca8:	8c 93       	st	X, r24
     caa:	ab e3       	ldi	r26, 0x3B	; 59
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	eb e3       	ldi	r30, 0x3B	; 59
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	81 60       	ori	r24, 0x01	; 1
     cb6:	8c 93       	st	X, r24
		}

		if (c & 0x02) {
     cb8:	8d 81       	ldd	r24, Y+5	; 0x05
     cba:	88 2f       	mov	r24, r24
     cbc:	90 e0       	ldi	r25, 0x00	; 0
     cbe:	82 70       	andi	r24, 0x02	; 2
     cc0:	90 70       	andi	r25, 0x00	; 0
     cc2:	00 97       	sbiw	r24, 0x00	; 0
     cc4:	b1 f0       	breq	.+44     	; 0xcf2 <_gpib_write+0x1da>
			assign_bit(DDRA, PORTA, PA1)
     cc6:	ab e3       	ldi	r26, 0x3B	; 59
     cc8:	b0 e0       	ldi	r27, 0x00	; 0
     cca:	eb e3       	ldi	r30, 0x3B	; 59
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	80 81       	ld	r24, Z
     cd0:	8d 7f       	andi	r24, 0xFD	; 253
     cd2:	8c 93       	st	X, r24
     cd4:	aa e3       	ldi	r26, 0x3A	; 58
     cd6:	b0 e0       	ldi	r27, 0x00	; 0
     cd8:	ea e3       	ldi	r30, 0x3A	; 58
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	82 60       	ori	r24, 0x02	; 2
     ce0:	8c 93       	st	X, r24
     ce2:	ab e3       	ldi	r26, 0x3B	; 59
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	eb e3       	ldi	r30, 0x3B	; 59
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	8d 7f       	andi	r24, 0xFD	; 253
     cee:	8c 93       	st	X, r24
     cf0:	0e c0       	rjmp	.+28     	; 0xd0e <_gpib_write+0x1f6>
		} else {
			release_bit(DDRA, PORTA, PA1);
     cf2:	aa e3       	ldi	r26, 0x3A	; 58
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	ea e3       	ldi	r30, 0x3A	; 58
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	8d 7f       	andi	r24, 0xFD	; 253
     cfe:	8c 93       	st	X, r24
     d00:	ab e3       	ldi	r26, 0x3B	; 59
     d02:	b0 e0       	ldi	r27, 0x00	; 0
     d04:	eb e3       	ldi	r30, 0x3B	; 59
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	82 60       	ori	r24, 0x02	; 2
     d0c:	8c 93       	st	X, r24
		}

		if (c & 0x04) {
     d0e:	8d 81       	ldd	r24, Y+5	; 0x05
     d10:	88 2f       	mov	r24, r24
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	84 70       	andi	r24, 0x04	; 4
     d16:	90 70       	andi	r25, 0x00	; 0
     d18:	00 97       	sbiw	r24, 0x00	; 0
     d1a:	b1 f0       	breq	.+44     	; 0xd48 <_gpib_write+0x230>
			assign_bit(DDRA, PORTA, PA2);
     d1c:	ab e3       	ldi	r26, 0x3B	; 59
     d1e:	b0 e0       	ldi	r27, 0x00	; 0
     d20:	eb e3       	ldi	r30, 0x3B	; 59
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	8b 7f       	andi	r24, 0xFB	; 251
     d28:	8c 93       	st	X, r24
     d2a:	aa e3       	ldi	r26, 0x3A	; 58
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	ea e3       	ldi	r30, 0x3A	; 58
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	84 60       	ori	r24, 0x04	; 4
     d36:	8c 93       	st	X, r24
     d38:	ab e3       	ldi	r26, 0x3B	; 59
     d3a:	b0 e0       	ldi	r27, 0x00	; 0
     d3c:	eb e3       	ldi	r30, 0x3B	; 59
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	80 81       	ld	r24, Z
     d42:	8b 7f       	andi	r24, 0xFB	; 251
     d44:	8c 93       	st	X, r24
     d46:	0e c0       	rjmp	.+28     	; 0xd64 <_gpib_write+0x24c>
		} else {
			release_bit(DDRA, PORTA, PA2);
     d48:	aa e3       	ldi	r26, 0x3A	; 58
     d4a:	b0 e0       	ldi	r27, 0x00	; 0
     d4c:	ea e3       	ldi	r30, 0x3A	; 58
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	80 81       	ld	r24, Z
     d52:	8b 7f       	andi	r24, 0xFB	; 251
     d54:	8c 93       	st	X, r24
     d56:	ab e3       	ldi	r26, 0x3B	; 59
     d58:	b0 e0       	ldi	r27, 0x00	; 0
     d5a:	eb e3       	ldi	r30, 0x3B	; 59
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	84 60       	ori	r24, 0x04	; 4
     d62:	8c 93       	st	X, r24
		}

		if (c & 0x08) {
     d64:	8d 81       	ldd	r24, Y+5	; 0x05
     d66:	88 2f       	mov	r24, r24
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	88 70       	andi	r24, 0x08	; 8
     d6c:	90 70       	andi	r25, 0x00	; 0
     d6e:	00 97       	sbiw	r24, 0x00	; 0
     d70:	b1 f0       	breq	.+44     	; 0xd9e <_gpib_write+0x286>
			assign_bit(DDRA, PORTA, PA3);
     d72:	ab e3       	ldi	r26, 0x3B	; 59
     d74:	b0 e0       	ldi	r27, 0x00	; 0
     d76:	eb e3       	ldi	r30, 0x3B	; 59
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	80 81       	ld	r24, Z
     d7c:	87 7f       	andi	r24, 0xF7	; 247
     d7e:	8c 93       	st	X, r24
     d80:	aa e3       	ldi	r26, 0x3A	; 58
     d82:	b0 e0       	ldi	r27, 0x00	; 0
     d84:	ea e3       	ldi	r30, 0x3A	; 58
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	80 81       	ld	r24, Z
     d8a:	88 60       	ori	r24, 0x08	; 8
     d8c:	8c 93       	st	X, r24
     d8e:	ab e3       	ldi	r26, 0x3B	; 59
     d90:	b0 e0       	ldi	r27, 0x00	; 0
     d92:	eb e3       	ldi	r30, 0x3B	; 59
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	87 7f       	andi	r24, 0xF7	; 247
     d9a:	8c 93       	st	X, r24
     d9c:	0e c0       	rjmp	.+28     	; 0xdba <_gpib_write+0x2a2>
		} else {
			release_bit(DDRA, PORTA, PA3);
     d9e:	aa e3       	ldi	r26, 0x3A	; 58
     da0:	b0 e0       	ldi	r27, 0x00	; 0
     da2:	ea e3       	ldi	r30, 0x3A	; 58
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	80 81       	ld	r24, Z
     da8:	87 7f       	andi	r24, 0xF7	; 247
     daa:	8c 93       	st	X, r24
     dac:	ab e3       	ldi	r26, 0x3B	; 59
     dae:	b0 e0       	ldi	r27, 0x00	; 0
     db0:	eb e3       	ldi	r30, 0x3B	; 59
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	88 60       	ori	r24, 0x08	; 8
     db8:	8c 93       	st	X, r24
		}

		if (c & 0x10) {
     dba:	8d 81       	ldd	r24, Y+5	; 0x05
     dbc:	88 2f       	mov	r24, r24
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	80 71       	andi	r24, 0x10	; 16
     dc2:	90 70       	andi	r25, 0x00	; 0
     dc4:	00 97       	sbiw	r24, 0x00	; 0
     dc6:	b1 f0       	breq	.+44     	; 0xdf4 <_gpib_write+0x2dc>
			assign_bit(DDRA, PORTA, PA4);
     dc8:	ab e3       	ldi	r26, 0x3B	; 59
     dca:	b0 e0       	ldi	r27, 0x00	; 0
     dcc:	eb e3       	ldi	r30, 0x3B	; 59
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 81       	ld	r24, Z
     dd2:	8f 7e       	andi	r24, 0xEF	; 239
     dd4:	8c 93       	st	X, r24
     dd6:	aa e3       	ldi	r26, 0x3A	; 58
     dd8:	b0 e0       	ldi	r27, 0x00	; 0
     dda:	ea e3       	ldi	r30, 0x3A	; 58
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	80 61       	ori	r24, 0x10	; 16
     de2:	8c 93       	st	X, r24
     de4:	ab e3       	ldi	r26, 0x3B	; 59
     de6:	b0 e0       	ldi	r27, 0x00	; 0
     de8:	eb e3       	ldi	r30, 0x3B	; 59
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	8f 7e       	andi	r24, 0xEF	; 239
     df0:	8c 93       	st	X, r24
     df2:	0e c0       	rjmp	.+28     	; 0xe10 <_gpib_write+0x2f8>
		} else {
			release_bit(DDRA, PORTA, PA4);
     df4:	aa e3       	ldi	r26, 0x3A	; 58
     df6:	b0 e0       	ldi	r27, 0x00	; 0
     df8:	ea e3       	ldi	r30, 0x3A	; 58
     dfa:	f0 e0       	ldi	r31, 0x00	; 0
     dfc:	80 81       	ld	r24, Z
     dfe:	8f 7e       	andi	r24, 0xEF	; 239
     e00:	8c 93       	st	X, r24
     e02:	ab e3       	ldi	r26, 0x3B	; 59
     e04:	b0 e0       	ldi	r27, 0x00	; 0
     e06:	eb e3       	ldi	r30, 0x3B	; 59
     e08:	f0 e0       	ldi	r31, 0x00	; 0
     e0a:	80 81       	ld	r24, Z
     e0c:	80 61       	ori	r24, 0x10	; 16
     e0e:	8c 93       	st	X, r24
		}

		if (c & 0x20) {
     e10:	8d 81       	ldd	r24, Y+5	; 0x05
     e12:	88 2f       	mov	r24, r24
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	80 72       	andi	r24, 0x20	; 32
     e18:	90 70       	andi	r25, 0x00	; 0
     e1a:	00 97       	sbiw	r24, 0x00	; 0
     e1c:	b1 f0       	breq	.+44     	; 0xe4a <_gpib_write+0x332>
			assign_bit(DDRA, PORTA, PA5);
     e1e:	ab e3       	ldi	r26, 0x3B	; 59
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	eb e3       	ldi	r30, 0x3B	; 59
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	8f 7d       	andi	r24, 0xDF	; 223
     e2a:	8c 93       	st	X, r24
     e2c:	aa e3       	ldi	r26, 0x3A	; 58
     e2e:	b0 e0       	ldi	r27, 0x00	; 0
     e30:	ea e3       	ldi	r30, 0x3A	; 58
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	80 81       	ld	r24, Z
     e36:	80 62       	ori	r24, 0x20	; 32
     e38:	8c 93       	st	X, r24
     e3a:	ab e3       	ldi	r26, 0x3B	; 59
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	eb e3       	ldi	r30, 0x3B	; 59
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	8f 7d       	andi	r24, 0xDF	; 223
     e46:	8c 93       	st	X, r24
     e48:	0e c0       	rjmp	.+28     	; 0xe66 <_gpib_write+0x34e>
		} else {
			release_bit(DDRA, PORTA, PA5);
     e4a:	aa e3       	ldi	r26, 0x3A	; 58
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	ea e3       	ldi	r30, 0x3A	; 58
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	8f 7d       	andi	r24, 0xDF	; 223
     e56:	8c 93       	st	X, r24
     e58:	ab e3       	ldi	r26, 0x3B	; 59
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	eb e3       	ldi	r30, 0x3B	; 59
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	80 62       	ori	r24, 0x20	; 32
     e64:	8c 93       	st	X, r24
		}

		if (c & 0x40) {
     e66:	8d 81       	ldd	r24, Y+5	; 0x05
     e68:	88 2f       	mov	r24, r24
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	80 74       	andi	r24, 0x40	; 64
     e6e:	90 70       	andi	r25, 0x00	; 0
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	b1 f0       	breq	.+44     	; 0xea0 <_gpib_write+0x388>
			assign_bit(DDRA, PORTA, PA6);
     e74:	ab e3       	ldi	r26, 0x3B	; 59
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	eb e3       	ldi	r30, 0x3B	; 59
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	8f 7b       	andi	r24, 0xBF	; 191
     e80:	8c 93       	st	X, r24
     e82:	aa e3       	ldi	r26, 0x3A	; 58
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	ea e3       	ldi	r30, 0x3A	; 58
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	80 64       	ori	r24, 0x40	; 64
     e8e:	8c 93       	st	X, r24
     e90:	ab e3       	ldi	r26, 0x3B	; 59
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	eb e3       	ldi	r30, 0x3B	; 59
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	8f 7b       	andi	r24, 0xBF	; 191
     e9c:	8c 93       	st	X, r24
     e9e:	0e c0       	rjmp	.+28     	; 0xebc <_gpib_write+0x3a4>
		} else {
			release_bit(DDRA, PORTA, PA6);
     ea0:	aa e3       	ldi	r26, 0x3A	; 58
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	ea e3       	ldi	r30, 0x3A	; 58
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	8f 7b       	andi	r24, 0xBF	; 191
     eac:	8c 93       	st	X, r24
     eae:	ab e3       	ldi	r26, 0x3B	; 59
     eb0:	b0 e0       	ldi	r27, 0x00	; 0
     eb2:	eb e3       	ldi	r30, 0x3B	; 59
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
     eb6:	80 81       	ld	r24, Z
     eb8:	80 64       	ori	r24, 0x40	; 64
     eba:	8c 93       	st	X, r24
		}

		if (c & 0x80) {
     ebc:	8d 81       	ldd	r24, Y+5	; 0x05
     ebe:	88 23       	and	r24, r24
     ec0:	b4 f4       	brge	.+44     	; 0xeee <_gpib_write+0x3d6>
			assign_bit(DDRA, PORTA, PA7);
     ec2:	ab e3       	ldi	r26, 0x3B	; 59
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	eb e3       	ldi	r30, 0x3B	; 59
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	8f 77       	andi	r24, 0x7F	; 127
     ece:	8c 93       	st	X, r24
     ed0:	aa e3       	ldi	r26, 0x3A	; 58
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	ea e3       	ldi	r30, 0x3A	; 58
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	80 68       	ori	r24, 0x80	; 128
     edc:	8c 93       	st	X, r24
     ede:	ab e3       	ldi	r26, 0x3B	; 59
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	eb e3       	ldi	r30, 0x3B	; 59
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	8f 77       	andi	r24, 0x7F	; 127
     eea:	8c 93       	st	X, r24
     eec:	0e c0       	rjmp	.+28     	; 0xf0a <_gpib_write+0x3f2>
		} else {
			release_bit(DDRA, PORTA, PA7);
     eee:	aa e3       	ldi	r26, 0x3A	; 58
     ef0:	b0 e0       	ldi	r27, 0x00	; 0
     ef2:	ea e3       	ldi	r30, 0x3A	; 58
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	80 81       	ld	r24, Z
     ef8:	8f 77       	andi	r24, 0x7F	; 127
     efa:	8c 93       	st	X, r24
     efc:	ab e3       	ldi	r26, 0x3B	; 59
     efe:	b0 e0       	ldi	r27, 0x00	; 0
     f00:	eb e3       	ldi	r30, 0x3B	; 59
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	80 81       	ld	r24, Z
     f06:	80 68       	ori	r24, 0x80	; 128
     f08:	8c 93       	st	X, r24
		}

		// wait until listeners release NRFD
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
     f0a:	a1 e3       	ldi	r26, 0x31	; 49
     f0c:	b0 e0       	ldi	r27, 0x00	; 0
     f0e:	e1 e3       	ldi	r30, 0x31	; 49
     f10:	f0 e0       	ldi	r31, 0x00	; 0
     f12:	80 81       	ld	r24, Z
     f14:	87 7f       	andi	r24, 0xF7	; 247
     f16:	8c 93       	st	X, r24
     f18:	a2 e3       	ldi	r26, 0x32	; 50
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	e2 e3       	ldi	r30, 0x32	; 50
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	88 60       	ori	r24, 0x08	; 8
     f24:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
     f26:	80 91 50 04 	lds	r24, 0x0450
     f2a:	88 2f       	mov	r24, r24
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	05 96       	adiw	r24, 0x05	; 5
     f30:	9a 83       	std	Y+2, r25	; 0x02
     f32:	89 83       	std	Y+1, r24	; 0x01
     f34:	10 c0       	rjmp	.+32     	; 0xf56 <_gpib_write+0x43e>
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
			if (s == timeout) {
     f36:	80 91 50 04 	lds	r24, 0x0450
     f3a:	28 2f       	mov	r18, r24
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	89 81       	ldd	r24, Y+1	; 0x01
     f40:	9a 81       	ldd	r25, Y+2	; 0x02
     f42:	28 17       	cp	r18, r24
     f44:	39 07       	cpc	r19, r25
     f46:	39 f4       	brne	.+14     	; 0xf56 <_gpib_write+0x43e>
				uart_puts("\n\rError: NRFD timeout\n\r");
     f48:	8e ea       	ldi	r24, 0xAE	; 174
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
				return 0xff;
     f50:	8f ef       	ldi	r24, 0xFF	; 255
     f52:	8b 87       	std	Y+11, r24	; 0x0b
     f54:	92 c0       	rjmp	.+292    	; 0x107a <_gpib_write+0x562>
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
     f56:	e0 e3       	ldi	r30, 0x30	; 48
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	88 2f       	mov	r24, r24
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	88 70       	andi	r24, 0x08	; 8
     f62:	90 70       	andi	r25, 0x00	; 0
     f64:	00 97       	sbiw	r24, 0x00	; 0
     f66:	49 f4       	brne	.+18     	; 0xf7a <_gpib_write+0x462>
     f68:	80 91 50 04 	lds	r24, 0x0450
     f6c:	28 2f       	mov	r18, r24
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	89 81       	ldd	r24, Y+1	; 0x01
     f72:	9a 81       	ldd	r25, Y+2	; 0x02
     f74:	82 17       	cp	r24, r18
     f76:	93 07       	cpc	r25, r19
     f78:	f4 f6       	brge	.-68     	; 0xf36 <_gpib_write+0x41e>
#else
		loop_until_bit_is_set(PIND,G_NRFD);
#endif

		// assign EOI during transmission of only last byte
		if ((i == length - 1) && !attention) {
     f7a:	88 85       	ldd	r24, Y+8	; 0x08
     f7c:	99 85       	ldd	r25, Y+9	; 0x09
     f7e:	9c 01       	movw	r18, r24
     f80:	21 50       	subi	r18, 0x01	; 1
     f82:	30 40       	sbci	r19, 0x00	; 0
     f84:	8b 81       	ldd	r24, Y+3	; 0x03
     f86:	9c 81       	ldd	r25, Y+4	; 0x04
     f88:	28 17       	cp	r18, r24
     f8a:	39 07       	cpc	r19, r25
     f8c:	c1 f4       	brne	.+48     	; 0xfbe <_gpib_write+0x4a6>
     f8e:	8a 85       	ldd	r24, Y+10	; 0x0a
     f90:	88 23       	and	r24, r24
     f92:	a9 f4       	brne	.+42     	; 0xfbe <_gpib_write+0x4a6>
			//uart_puts("\n\rE\n\r");
			assign_bit(DDRD, PORTD, G_EOI);
     f94:	a2 e3       	ldi	r26, 0x32	; 50
     f96:	b0 e0       	ldi	r27, 0x00	; 0
     f98:	e2 e3       	ldi	r30, 0x32	; 50
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	80 81       	ld	r24, Z
     f9e:	8f 7e       	andi	r24, 0xEF	; 239
     fa0:	8c 93       	st	X, r24
     fa2:	a1 e3       	ldi	r26, 0x31	; 49
     fa4:	b0 e0       	ldi	r27, 0x00	; 0
     fa6:	e1 e3       	ldi	r30, 0x31	; 49
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	80 61       	ori	r24, 0x10	; 16
     fae:	8c 93       	st	X, r24
     fb0:	a2 e3       	ldi	r26, 0x32	; 50
     fb2:	b0 e0       	ldi	r27, 0x00	; 0
     fb4:	e2 e3       	ldi	r30, 0x32	; 50
     fb6:	f0 e0       	ldi	r31, 0x00	; 0
     fb8:	80 81       	ld	r24, Z
     fba:	8f 7e       	andi	r24, 0xEF	; 239
     fbc:	8c 93       	st	X, r24
		}

		// assign DAV, data valid for listeners
		assign_bit(DDRD, PORTD, G_DAV);
     fbe:	a2 e3       	ldi	r26, 0x32	; 50
     fc0:	b0 e0       	ldi	r27, 0x00	; 0
     fc2:	e2 e3       	ldi	r30, 0x32	; 50
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	8b 7f       	andi	r24, 0xFB	; 251
     fca:	8c 93       	st	X, r24
     fcc:	a1 e3       	ldi	r26, 0x31	; 49
     fce:	b0 e0       	ldi	r27, 0x00	; 0
     fd0:	e1 e3       	ldi	r30, 0x31	; 49
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	80 81       	ld	r24, Z
     fd6:	84 60       	ori	r24, 0x04	; 4
     fd8:	8c 93       	st	X, r24
     fda:	a2 e3       	ldi	r26, 0x32	; 50
     fdc:	b0 e0       	ldi	r27, 0x00	; 0
     fde:	e2 e3       	ldi	r30, 0x32	; 50
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	8b 7f       	andi	r24, 0xFB	; 251
     fe6:	8c 93       	st	X, r24

		// wait for NDAC release
		//uart_puts("2");
		release_bit(DDRD, PORTD, G_NDAC);
     fe8:	a1 e3       	ldi	r26, 0x31	; 49
     fea:	b0 e0       	ldi	r27, 0x00	; 0
     fec:	e1 e3       	ldi	r30, 0x31	; 49
     fee:	f0 e0       	ldi	r31, 0x00	; 0
     ff0:	80 81       	ld	r24, Z
     ff2:	8f 7d       	andi	r24, 0xDF	; 223
     ff4:	8c 93       	st	X, r24
     ff6:	a2 e3       	ldi	r26, 0x32	; 50
     ff8:	b0 e0       	ldi	r27, 0x00	; 0
     ffa:	e2 e3       	ldi	r30, 0x32	; 50
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	80 62       	ori	r24, 0x20	; 32
    1002:	8c 93       	st	X, r24
		loop_until_bit_is_set(PIND, G_NDAC);
    1004:	e0 e3       	ldi	r30, 0x30	; 48
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	88 2f       	mov	r24, r24
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	80 72       	andi	r24, 0x20	; 32
    1010:	90 70       	andi	r25, 0x00	; 0
    1012:	00 97       	sbiw	r24, 0x00	; 0
    1014:	b9 f3       	breq	.-18     	; 0x1004 <_gpib_write+0x4ec>

		// release DAV, data not valid anymore
		release_bit(DDRD, PORTD, G_DAV);
    1016:	a1 e3       	ldi	r26, 0x31	; 49
    1018:	b0 e0       	ldi	r27, 0x00	; 0
    101a:	e1 e3       	ldi	r30, 0x31	; 49
    101c:	f0 e0       	ldi	r31, 0x00	; 0
    101e:	80 81       	ld	r24, Z
    1020:	8b 7f       	andi	r24, 0xFB	; 251
    1022:	8c 93       	st	X, r24
    1024:	a2 e3       	ldi	r26, 0x32	; 50
    1026:	b0 e0       	ldi	r27, 0x00	; 0
    1028:	e2 e3       	ldi	r30, 0x32	; 50
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	84 60       	ori	r24, 0x04	; 4
    1030:	8c 93       	st	X, r24

		// reset Port to all input
		DDRA = 0x00;
    1032:	ea e3       	ldi	r30, 0x3A	; 58
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	10 82       	st	Z, r1
	release_bit(DDRD, PORTD, G_NRFD);

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
    1038:	8b 81       	ldd	r24, Y+3	; 0x03
    103a:	9c 81       	ldd	r25, Y+4	; 0x04
    103c:	01 96       	adiw	r24, 0x01	; 1
    103e:	9c 83       	std	Y+4, r25	; 0x04
    1040:	8b 83       	std	Y+3, r24	; 0x03
    1042:	2b 81       	ldd	r18, Y+3	; 0x03
    1044:	3c 81       	ldd	r19, Y+4	; 0x04
    1046:	88 85       	ldd	r24, Y+8	; 0x08
    1048:	99 85       	ldd	r25, Y+9	; 0x09
    104a:	28 17       	cp	r18, r24
    104c:	39 07       	cpc	r19, r25
    104e:	0c f4       	brge	.+2      	; 0x1052 <_gpib_write+0x53a>
    1050:	c4 cd       	rjmp	.-1144   	; 0xbda <_gpib_write+0xc2>
		DDRA = 0x00;

		//uart_puts("3\r\n");
	}

	if (attention) {
    1052:	8a 85       	ldd	r24, Y+10	; 0x0a
    1054:	88 23       	and	r24, r24
    1056:	71 f0       	breq	.+28     	; 0x1074 <_gpib_write+0x55c>
		// assign ATN for commands
		release_bit( DDRD, PORTD, G_ATN);
    1058:	a1 e3       	ldi	r26, 0x31	; 49
    105a:	b0 e0       	ldi	r27, 0x00	; 0
    105c:	e1 e3       	ldi	r30, 0x31	; 49
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	8f 77       	andi	r24, 0x7F	; 127
    1064:	8c 93       	st	X, r24
    1066:	a2 e3       	ldi	r26, 0x32	; 50
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	e2 e3       	ldi	r30, 0x32	; 50
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	80 68       	ori	r24, 0x80	; 128
    1072:	8c 93       	st	X, r24
	}

	// clear talk state.Controller does not talk anymore.
	controller.talks = 0;
    1074:	10 92 95 03 	sts	0x0395, r1

	return 0x00;
    1078:	1b 86       	std	Y+11, r1	; 0x0b
    107a:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    107c:	2b 96       	adiw	r28, 0x0b	; 11
    107e:	0f b6       	in	r0, 0x3f	; 63
    1080:	f8 94       	cli
    1082:	de bf       	out	0x3e, r29	; 62
    1084:	0f be       	out	0x3f, r0	; 63
    1086:	cd bf       	out	0x3d, r28	; 61
    1088:	cf 91       	pop	r28
    108a:	df 91       	pop	r29
    108c:	08 95       	ret

0000108e <gpib_info>:

/**
 * print some useful info about bus state (for example value of handshake pins)
 */
void gpib_info(void) {
    108e:	af 92       	push	r10
    1090:	bf 92       	push	r11
    1092:	cf 92       	push	r12
    1094:	df 92       	push	r13
    1096:	ef 92       	push	r14
    1098:	ff 92       	push	r15
    109a:	0f 93       	push	r16
    109c:	1f 93       	push	r17
    109e:	df 93       	push	r29
    10a0:	cf 93       	push	r28
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
    10a6:	28 97       	sbiw	r28, 0x08	; 8
    10a8:	0f b6       	in	r0, 0x3f	; 63
    10aa:	f8 94       	cli
    10ac:	de bf       	out	0x3e, r29	; 62
    10ae:	0f be       	out	0x3f, r0	; 63
    10b0:	cd bf       	out	0x3d, r28	; 61
	uchar b1, b2, b3, b4, b5, b6, b7, b8;
	extern uchar buf[80];

	b1 = bit_is_set(PIND,G_DAV);
    10b2:	e0 e3       	ldi	r30, 0x30	; 48
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	84 70       	andi	r24, 0x04	; 4
    10ba:	88 87       	std	Y+8, r24	; 0x08
	b2 = bit_is_set(PIND,G_NRFD);
    10bc:	e0 e3       	ldi	r30, 0x30	; 48
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	88 70       	andi	r24, 0x08	; 8
    10c4:	8f 83       	std	Y+7, r24	; 0x07
	b3 = bit_is_set(PIND,G_NDAC);
    10c6:	e0 e3       	ldi	r30, 0x30	; 48
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	80 72       	andi	r24, 0x20	; 32
    10ce:	8e 83       	std	Y+6, r24	; 0x06
	b4 = bit_is_set(PIND,G_EOI);
    10d0:	e0 e3       	ldi	r30, 0x30	; 48
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 81       	ld	r24, Z
    10d6:	80 71       	andi	r24, 0x10	; 16
    10d8:	8d 83       	std	Y+5, r24	; 0x05
	b5 = bit_is_set(PIND,G_ATN);
    10da:	e0 e3       	ldi	r30, 0x30	; 48
    10dc:	f0 e0       	ldi	r31, 0x00	; 0
    10de:	80 81       	ld	r24, Z
    10e0:	80 78       	andi	r24, 0x80	; 128
    10e2:	8c 83       	std	Y+4, r24	; 0x04
	b6 = bit_is_set(PIND,G_SRQ);
    10e4:	e0 e3       	ldi	r30, 0x30	; 48
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	80 74       	andi	r24, 0x40	; 64
    10ec:	8b 83       	std	Y+3, r24	; 0x03
	b7 = bit_is_set(PINB,G_IFC);
    10ee:	e6 e3       	ldi	r30, 0x36	; 54
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	81 70       	andi	r24, 0x01	; 1
    10f6:	8a 83       	std	Y+2, r24	; 0x02
	b8 = bit_is_set(PINB,G_REN);
    10f8:	e6 e3       	ldi	r30, 0x36	; 54
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	82 70       	andi	r24, 0x02	; 2
    1100:	89 83       	std	Y+1, r24	; 0x01
	//d = PINA;
	//di = d ^ 0xff;
	if (b1 == 0x00)
    1102:	88 85       	ldd	r24, Y+8	; 0x08
    1104:	88 23       	and	r24, r24
    1106:	19 f4       	brne	.+6      	; 0x110e <gpib_info+0x80>
		b1 = '0';
    1108:	80 e3       	ldi	r24, 0x30	; 48
    110a:	88 87       	std	Y+8, r24	; 0x08
    110c:	02 c0       	rjmp	.+4      	; 0x1112 <gpib_info+0x84>
	else
		b1 = '1';
    110e:	81 e3       	ldi	r24, 0x31	; 49
    1110:	88 87       	std	Y+8, r24	; 0x08
	if (b2 == 0x00)
    1112:	8f 81       	ldd	r24, Y+7	; 0x07
    1114:	88 23       	and	r24, r24
    1116:	19 f4       	brne	.+6      	; 0x111e <gpib_info+0x90>
		b2 = '0';
    1118:	80 e3       	ldi	r24, 0x30	; 48
    111a:	8f 83       	std	Y+7, r24	; 0x07
    111c:	02 c0       	rjmp	.+4      	; 0x1122 <gpib_info+0x94>
	else
		b2 = '1';
    111e:	81 e3       	ldi	r24, 0x31	; 49
    1120:	8f 83       	std	Y+7, r24	; 0x07
	if (b3 == 0x00)
    1122:	8e 81       	ldd	r24, Y+6	; 0x06
    1124:	88 23       	and	r24, r24
    1126:	19 f4       	brne	.+6      	; 0x112e <gpib_info+0xa0>
		b3 = '0';
    1128:	80 e3       	ldi	r24, 0x30	; 48
    112a:	8e 83       	std	Y+6, r24	; 0x06
    112c:	02 c0       	rjmp	.+4      	; 0x1132 <gpib_info+0xa4>
	else
		b3 = '1';
    112e:	81 e3       	ldi	r24, 0x31	; 49
    1130:	8e 83       	std	Y+6, r24	; 0x06
	if (b4 == 0x00)
    1132:	8d 81       	ldd	r24, Y+5	; 0x05
    1134:	88 23       	and	r24, r24
    1136:	19 f4       	brne	.+6      	; 0x113e <gpib_info+0xb0>
		b4 = '0';
    1138:	80 e3       	ldi	r24, 0x30	; 48
    113a:	8d 83       	std	Y+5, r24	; 0x05
    113c:	02 c0       	rjmp	.+4      	; 0x1142 <gpib_info+0xb4>
	else
		b4 = '1';
    113e:	81 e3       	ldi	r24, 0x31	; 49
    1140:	8d 83       	std	Y+5, r24	; 0x05
	if (b5 == 0x00)
    1142:	8c 81       	ldd	r24, Y+4	; 0x04
    1144:	88 23       	and	r24, r24
    1146:	19 f4       	brne	.+6      	; 0x114e <gpib_info+0xc0>
		b5 = '0';
    1148:	80 e3       	ldi	r24, 0x30	; 48
    114a:	8c 83       	std	Y+4, r24	; 0x04
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <gpib_info+0xc4>
	else
		b5 = '1';
    114e:	81 e3       	ldi	r24, 0x31	; 49
    1150:	8c 83       	std	Y+4, r24	; 0x04
	if (b6 == 0x00)
    1152:	8b 81       	ldd	r24, Y+3	; 0x03
    1154:	88 23       	and	r24, r24
    1156:	19 f4       	brne	.+6      	; 0x115e <gpib_info+0xd0>
		b6 = '0';
    1158:	80 e3       	ldi	r24, 0x30	; 48
    115a:	8b 83       	std	Y+3, r24	; 0x03
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <gpib_info+0xd4>
	else
		b6 = '1';
    115e:	81 e3       	ldi	r24, 0x31	; 49
    1160:	8b 83       	std	Y+3, r24	; 0x03
	if (b7 == 0x00)
    1162:	8a 81       	ldd	r24, Y+2	; 0x02
    1164:	88 23       	and	r24, r24
    1166:	19 f4       	brne	.+6      	; 0x116e <gpib_info+0xe0>
		b7 = '0';
    1168:	80 e3       	ldi	r24, 0x30	; 48
    116a:	8a 83       	std	Y+2, r24	; 0x02
    116c:	02 c0       	rjmp	.+4      	; 0x1172 <gpib_info+0xe4>
	else
		b7 = '1';
    116e:	81 e3       	ldi	r24, 0x31	; 49
    1170:	8a 83       	std	Y+2, r24	; 0x02
	if (b8 == 0x00)
    1172:	89 81       	ldd	r24, Y+1	; 0x01
    1174:	88 23       	and	r24, r24
    1176:	19 f4       	brne	.+6      	; 0x117e <gpib_info+0xf0>
		b8 = '0';
    1178:	80 e3       	ldi	r24, 0x30	; 48
    117a:	89 83       	std	Y+1, r24	; 0x01
    117c:	02 c0       	rjmp	.+4      	; 0x1182 <gpib_info+0xf4>
	else
		b8 = '1';
    117e:	81 e3       	ldi	r24, 0x31	; 49
    1180:	89 83       	std	Y+1, r24	; 0x01

	sprintf(buf,
    1182:	88 85       	ldd	r24, Y+8	; 0x08
    1184:	a8 2e       	mov	r10, r24
    1186:	bb 24       	eor	r11, r11
    1188:	8f 81       	ldd	r24, Y+7	; 0x07
    118a:	28 2f       	mov	r18, r24
    118c:	30 e0       	ldi	r19, 0x00	; 0
    118e:	8e 81       	ldd	r24, Y+6	; 0x06
    1190:	48 2f       	mov	r20, r24
    1192:	50 e0       	ldi	r21, 0x00	; 0
    1194:	8d 81       	ldd	r24, Y+5	; 0x05
    1196:	68 2f       	mov	r22, r24
    1198:	70 e0       	ldi	r23, 0x00	; 0
    119a:	8a 81       	ldd	r24, Y+2	; 0x02
    119c:	a8 2f       	mov	r26, r24
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	89 81       	ldd	r24, Y+1	; 0x01
    11a2:	08 2f       	mov	r16, r24
    11a4:	10 e0       	ldi	r17, 0x00	; 0
    11a6:	8c 81       	ldd	r24, Y+4	; 0x04
    11a8:	e8 2e       	mov	r14, r24
    11aa:	ff 24       	eor	r15, r15
    11ac:	8b 81       	ldd	r24, Y+3	; 0x03
    11ae:	c8 2e       	mov	r12, r24
    11b0:	dd 24       	eor	r13, r13
    11b2:	8d b7       	in	r24, 0x3d	; 61
    11b4:	9e b7       	in	r25, 0x3e	; 62
    11b6:	44 97       	sbiw	r24, 0x14	; 20
    11b8:	0f b6       	in	r0, 0x3f	; 63
    11ba:	f8 94       	cli
    11bc:	9e bf       	out	0x3e, r25	; 62
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	8d bf       	out	0x3d, r24	; 61
    11c2:	ed b7       	in	r30, 0x3d	; 61
    11c4:	fe b7       	in	r31, 0x3e	; 62
    11c6:	31 96       	adiw	r30, 0x01	; 1
    11c8:	8f ef       	ldi	r24, 0xFF	; 255
    11ca:	93 e0       	ldi	r25, 0x03	; 3
    11cc:	91 83       	std	Z+1, r25	; 0x01
    11ce:	80 83       	st	Z, r24
    11d0:	86 ec       	ldi	r24, 0xC6	; 198
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	93 83       	std	Z+3, r25	; 0x03
    11d6:	82 83       	std	Z+2, r24	; 0x02
    11d8:	b5 82       	std	Z+5, r11	; 0x05
    11da:	a4 82       	std	Z+4, r10	; 0x04
    11dc:	37 83       	std	Z+7, r19	; 0x07
    11de:	26 83       	std	Z+6, r18	; 0x06
    11e0:	51 87       	std	Z+9, r21	; 0x09
    11e2:	40 87       	std	Z+8, r20	; 0x08
    11e4:	73 87       	std	Z+11, r23	; 0x0b
    11e6:	62 87       	std	Z+10, r22	; 0x0a
    11e8:	b5 87       	std	Z+13, r27	; 0x0d
    11ea:	a4 87       	std	Z+12, r26	; 0x0c
    11ec:	17 87       	std	Z+15, r17	; 0x0f
    11ee:	06 87       	std	Z+14, r16	; 0x0e
    11f0:	f1 8a       	std	Z+17, r15	; 0x11
    11f2:	e0 8a       	std	Z+16, r14	; 0x10
    11f4:	d3 8a       	std	Z+19, r13	; 0x13
    11f6:	c2 8a       	std	Z+18, r12	; 0x12
    11f8:	0e 94 a3 00 	call	0x146	; 0x146 <sprintf>
    11fc:	8d b7       	in	r24, 0x3d	; 61
    11fe:	9e b7       	in	r25, 0x3e	; 62
    1200:	44 96       	adiw	r24, 0x14	; 20
    1202:	0f b6       	in	r0, 0x3f	; 63
    1204:	f8 94       	cli
    1206:	9e bf       	out	0x3e, r25	; 62
    1208:	0f be       	out	0x3f, r0	; 63
    120a:	8d bf       	out	0x3d, r24	; 61
			"dav=%c,nrfd=%c,ndac=%c, eoi=%c, ifc=%c,ren=%c,atn=%c,srq=%c\n\r",
			b1, b2, b3, b4, b7, b8, b5, b6);
	uart_puts(buf);
    120c:	8f ef       	ldi	r24, 0xFF	; 255
    120e:	93 e0       	ldi	r25, 0x03	; 3
    1210:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
}
    1214:	28 96       	adiw	r28, 0x08	; 8
    1216:	0f b6       	in	r0, 0x3f	; 63
    1218:	f8 94       	cli
    121a:	de bf       	out	0x3e, r29	; 62
    121c:	0f be       	out	0x3f, r0	; 63
    121e:	cd bf       	out	0x3d, r28	; 61
    1220:	cf 91       	pop	r28
    1222:	df 91       	pop	r29
    1224:	1f 91       	pop	r17
    1226:	0f 91       	pop	r16
    1228:	ff 90       	pop	r15
    122a:	ef 90       	pop	r14
    122c:	df 90       	pop	r13
    122e:	cf 90       	pop	r12
    1230:	bf 90       	pop	r11
    1232:	af 90       	pop	r10
    1234:	08 95       	ret

00001236 <gpib_serial_poll>:
/**
 * execute serial polling
 *
 * We return the physical address of the device that created the SRQ.
 */
uchar gpib_serial_poll(void) {
    1236:	df 93       	push	r29
    1238:	cf 93       	push	r28
    123a:	cd b7       	in	r28, 0x3d	; 61
    123c:	de b7       	in	r29, 0x3e	; 62
    123e:	27 97       	sbiw	r28, 0x07	; 7
    1240:	0f b6       	in	r0, 0x3f	; 63
    1242:	f8 94       	cli
    1244:	de bf       	out	0x3e, r29	; 62
    1246:	0f be       	out	0x3f, r0	; 63
    1248:	cd bf       	out	0x3d, r28	; 61
	uchar b, e;
	uchar address = 0, found = 0, foundPhysical=0;
    124a:	1d 82       	std	Y+5, r1	; 0x05
    124c:	1c 82       	std	Y+4, r1	; 0x04
    124e:	1b 82       	std	Y+3, r1	; 0x03
	int i;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	cmd_buf[0] = G_CMD_UNT;
    1250:	8f e5       	ldi	r24, 0x5F	; 95
    1252:	80 93 9b 03 	sts	0x039B, r24
	gpib_cmd(cmd_buf, 1);
    1256:	8b e9       	ldi	r24, 0x9B	; 155
    1258:	93 e0       	ldi	r25, 0x03	; 3
    125a:	61 e0       	ldi	r22, 0x01	; 1
    125c:	70 e0       	ldi	r23, 0x00	; 0
    125e:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
	cmd_buf[0] = G_CMD_UNL;
    1262:	8f e3       	ldi	r24, 0x3F	; 63
    1264:	80 93 9b 03 	sts	0x039B, r24
	gpib_cmd(cmd_buf, 1);
    1268:	8b e9       	ldi	r24, 0x9B	; 155
    126a:	93 e0       	ldi	r25, 0x03	; 3
    126c:	61 e0       	ldi	r22, 0x01	; 1
    126e:	70 e0       	ldi	r23, 0x00	; 0
    1270:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

	// serial poll enable
	// effect: all devices will send status byte instead of normal data when addressed
	// as talker
	//uart_puts("before SPE\r\n");
	cmd_buf[0] = G_CMD_SPE;
    1274:	88 e1       	ldi	r24, 0x18	; 24
    1276:	80 93 9b 03 	sts	0x039B, r24
	gpib_cmd(cmd_buf, 1);
    127a:	8b e9       	ldi	r24, 0x9B	; 155
    127c:	93 e0       	ldi	r25, 0x03	; 3
    127e:	61 e0       	ldi	r22, 0x01	; 1
    1280:	70 e0       	ldi	r23, 0x00	; 0
    1282:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i] != 0x00) && !found; i++) {
    1286:	1a 82       	std	Y+2, r1	; 0x02
    1288:	19 82       	std	Y+1, r1	; 0x01
    128a:	88 c0       	rjmp	.+272    	; 0x139c <gpib_serial_poll+0x166>

		// set partner to talker mode
		address = address2TalkerAddress( controller.partners[i] );
    128c:	89 81       	ldd	r24, Y+1	; 0x01
    128e:	9a 81       	ldd	r25, Y+2	; 0x02
    1290:	fc 01       	movw	r30, r24
    1292:	ea 56       	subi	r30, 0x6A	; 106
    1294:	fc 4f       	sbci	r31, 0xFC	; 252
    1296:	80 81       	ld	r24, Z
    1298:	80 5c       	subi	r24, 0xC0	; 192
    129a:	8d 83       	std	Y+5, r24	; 0x05
		cmd_buf[0] = address;
    129c:	8d 81       	ldd	r24, Y+5	; 0x05
    129e:	80 93 9b 03 	sts	0x039B, r24
		//uart_puts("before talker address write\r\n");
		gpib_cmd(cmd_buf, 1);
    12a2:	8b e9       	ldi	r24, 0x9B	; 155
    12a4:	93 e0       	ldi	r25, 0x03	; 3
    12a6:	61 e0       	ldi	r22, 0x01	; 1
    12a8:	70 e0       	ldi	r23, 0x00	; 0
    12aa:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
		//uart_puts("after talker address write\r\n");

		// now receive data
		//uart_puts("before status byte receive\r\n");
		e = gpib_receive(&b);
    12ae:	ce 01       	movw	r24, r28
    12b0:	07 96       	adiw	r24, 0x07	; 7
    12b2:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <gpib_receive>
    12b6:	8e 83       	std	Y+6, r24	; 0x06
		//uart_puts("after status byte receive\r\n");
		// status byte is now in b
		sprintf((char*) cmd_buf, "Status byte from device 0x%02x (physical address) = 0x%02x\n\r",
    12b8:	8d 81       	ldd	r24, Y+5	; 0x05
    12ba:	88 2f       	mov	r24, r24
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	9c 01       	movw	r18, r24
    12c0:	20 54       	subi	r18, 0x40	; 64
    12c2:	30 40       	sbci	r19, 0x00	; 0
    12c4:	8f 81       	ldd	r24, Y+7	; 0x07
    12c6:	48 2f       	mov	r20, r24
    12c8:	50 e0       	ldi	r21, 0x00	; 0
    12ca:	8d b7       	in	r24, 0x3d	; 61
    12cc:	9e b7       	in	r25, 0x3e	; 62
    12ce:	08 97       	sbiw	r24, 0x08	; 8
    12d0:	0f b6       	in	r0, 0x3f	; 63
    12d2:	f8 94       	cli
    12d4:	9e bf       	out	0x3e, r25	; 62
    12d6:	0f be       	out	0x3f, r0	; 63
    12d8:	8d bf       	out	0x3d, r24	; 61
    12da:	ed b7       	in	r30, 0x3d	; 61
    12dc:	fe b7       	in	r31, 0x3e	; 62
    12de:	31 96       	adiw	r30, 0x01	; 1
    12e0:	8b e9       	ldi	r24, 0x9B	; 155
    12e2:	93 e0       	ldi	r25, 0x03	; 3
    12e4:	91 83       	std	Z+1, r25	; 0x01
    12e6:	80 83       	st	Z, r24
    12e8:	84 e0       	ldi	r24, 0x04	; 4
    12ea:	91 e0       	ldi	r25, 0x01	; 1
    12ec:	93 83       	std	Z+3, r25	; 0x03
    12ee:	82 83       	std	Z+2, r24	; 0x02
    12f0:	35 83       	std	Z+5, r19	; 0x05
    12f2:	24 83       	std	Z+4, r18	; 0x04
    12f4:	57 83       	std	Z+7, r21	; 0x07
    12f6:	46 83       	std	Z+6, r20	; 0x06
    12f8:	0e 94 a3 00 	call	0x146	; 0x146 <sprintf>
    12fc:	8d b7       	in	r24, 0x3d	; 61
    12fe:	9e b7       	in	r25, 0x3e	; 62
    1300:	08 96       	adiw	r24, 0x08	; 8
    1302:	0f b6       	in	r0, 0x3f	; 63
    1304:	f8 94       	cli
    1306:	9e bf       	out	0x3e, r25	; 62
    1308:	0f be       	out	0x3f, r0	; 63
    130a:	8d bf       	out	0x3d, r24	; 61
				TalkerAddress2Address(address), b);
		uart_puts((char*) cmd_buf);
    130c:	8b e9       	ldi	r24, 0x9B	; 155
    130e:	93 e0       	ldi	r25, 0x03	; 3
    1310:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>

		// send UNT and UNL commands (unlisten and untalk)
		// effect: all talker stop talking and all listeners stop listening
		cmd_buf[0] = G_CMD_UNT;
    1314:	8f e5       	ldi	r24, 0x5F	; 95
    1316:	80 93 9b 03 	sts	0x039B, r24
		gpib_cmd(cmd_buf, 1);
    131a:	8b e9       	ldi	r24, 0x9B	; 155
    131c:	93 e0       	ldi	r25, 0x03	; 3
    131e:	61 e0       	ldi	r22, 0x01	; 1
    1320:	70 e0       	ldi	r23, 0x00	; 0
    1322:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
		cmd_buf[0] = G_CMD_UNL;
    1326:	8f e3       	ldi	r24, 0x3F	; 63
    1328:	80 93 9b 03 	sts	0x039B, r24
		gpib_cmd(cmd_buf, 1);
    132c:	8b e9       	ldi	r24, 0x9B	; 155
    132e:	93 e0       	ldi	r25, 0x03	; 3
    1330:	61 e0       	ldi	r22, 0x01	; 1
    1332:	70 e0       	ldi	r23, 0x00	; 0
    1334:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

		if (b & (1 << 6)) {
    1338:	8f 81       	ldd	r24, Y+7	; 0x07
    133a:	88 2f       	mov	r24, r24
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	80 74       	andi	r24, 0x40	; 64
    1340:	90 70       	andi	r25, 0x00	; 0
    1342:	00 97       	sbiw	r24, 0x00	; 0
    1344:	31 f1       	breq	.+76     	; 0x1392 <gpib_serial_poll+0x15c>
			found = address;
    1346:	8d 81       	ldd	r24, Y+5	; 0x05
    1348:	8c 83       	std	Y+4, r24	; 0x04
			foundPhysical = TalkerAddress2Address(found);
    134a:	8c 81       	ldd	r24, Y+4	; 0x04
    134c:	80 54       	subi	r24, 0x40	; 64
    134e:	8b 83       	std	Y+3, r24	; 0x03
			// bit 6 of status byte of SRQ emitter is 1
			// when reading status byte from emitter, he releases SRQ line (may also be tested here)
			sprintf(
    1350:	8b 81       	ldd	r24, Y+3	; 0x03
    1352:	28 2f       	mov	r18, r24
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	00 d0       	rcall	.+0      	; 0x1358 <gpib_serial_poll+0x122>
    1358:	00 d0       	rcall	.+0      	; 0x135a <gpib_serial_poll+0x124>
    135a:	00 d0       	rcall	.+0      	; 0x135c <gpib_serial_poll+0x126>
    135c:	ed b7       	in	r30, 0x3d	; 61
    135e:	fe b7       	in	r31, 0x3e	; 62
    1360:	31 96       	adiw	r30, 0x01	; 1
    1362:	8b e9       	ldi	r24, 0x9B	; 155
    1364:	93 e0       	ldi	r25, 0x03	; 3
    1366:	91 83       	std	Z+1, r25	; 0x01
    1368:	80 83       	st	Z, r24
    136a:	81 e4       	ldi	r24, 0x41	; 65
    136c:	91 e0       	ldi	r25, 0x01	; 1
    136e:	93 83       	std	Z+3, r25	; 0x03
    1370:	82 83       	std	Z+2, r24	; 0x02
    1372:	35 83       	std	Z+5, r19	; 0x05
    1374:	24 83       	std	Z+4, r18	; 0x04
    1376:	0e 94 a3 00 	call	0x146	; 0x146 <sprintf>
    137a:	8d b7       	in	r24, 0x3d	; 61
    137c:	9e b7       	in	r25, 0x3e	; 62
    137e:	06 96       	adiw	r24, 0x06	; 6
    1380:	0f b6       	in	r0, 0x3f	; 63
    1382:	f8 94       	cli
    1384:	9e bf       	out	0x3e, r25	; 62
    1386:	0f be       	out	0x3f, r0	; 63
    1388:	8d bf       	out	0x3d, r24	; 61
					(char*) cmd_buf,
					"SRQ emitter is device = 0x%02x (physical address)\n\r",
					foundPhysical);
			uart_puts((char*) cmd_buf);
    138a:	8b e9       	ldi	r24, 0x9B	; 155
    138c:	93 e0       	ldi	r25, 0x03	; 3
    138e:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
	cmd_buf[0] = G_CMD_SPE;
	gpib_cmd(cmd_buf, 1);
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i] != 0x00) && !found; i++) {
    1392:	89 81       	ldd	r24, Y+1	; 0x01
    1394:	9a 81       	ldd	r25, Y+2	; 0x02
    1396:	01 96       	adiw	r24, 0x01	; 1
    1398:	9a 83       	std	Y+2, r25	; 0x02
    139a:	89 83       	std	Y+1, r24	; 0x01
    139c:	89 81       	ldd	r24, Y+1	; 0x01
    139e:	9a 81       	ldd	r25, Y+2	; 0x02
    13a0:	fc 01       	movw	r30, r24
    13a2:	ea 56       	subi	r30, 0x6A	; 106
    13a4:	fc 4f       	sbci	r31, 0xFC	; 252
    13a6:	80 81       	ld	r24, Z
    13a8:	88 23       	and	r24, r24
    13aa:	21 f0       	breq	.+8      	; 0x13b4 <gpib_serial_poll+0x17e>
    13ac:	8c 81       	ldd	r24, Y+4	; 0x04
    13ae:	88 23       	and	r24, r24
    13b0:	09 f4       	brne	.+2      	; 0x13b4 <gpib_serial_poll+0x17e>
    13b2:	6c cf       	rjmp	.-296    	; 0x128c <gpib_serial_poll+0x56>
		}
	}

	// serial poll disable
	// effect: all devices will return to normal behaviour as talker
	cmd_buf[0] = G_CMD_SPD;
    13b4:	89 e1       	ldi	r24, 0x19	; 25
    13b6:	80 93 9b 03 	sts	0x039B, r24
	//uart_puts("before SPD\r\n");
	gpib_cmd(cmd_buf, 1);
    13ba:	8b e9       	ldi	r24, 0x9B	; 155
    13bc:	93 e0       	ldi	r25, 0x03	; 3
    13be:	61 e0       	ldi	r22, 0x01	; 1
    13c0:	70 e0       	ldi	r23, 0x00	; 0
    13c2:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
	//uart_puts("after SPD\r\n");

	// return SRQ emitter address if found
	return foundPhysical;
    13c6:	8b 81       	ldd	r24, Y+3	; 0x03
}
    13c8:	27 96       	adiw	r28, 0x07	; 7
    13ca:	0f b6       	in	r0, 0x3f	; 63
    13cc:	f8 94       	cli
    13ce:	de bf       	out	0x3e, r29	; 62
    13d0:	0f be       	out	0x3f, r0	; 63
    13d2:	cd bf       	out	0x3d, r28	; 61
    13d4:	cf 91       	pop	r28
    13d6:	df 91       	pop	r29
    13d8:	08 95       	ret

000013da <gpib_set_partner>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner(uchar address) {
    13da:	df 93       	push	r29
    13dc:	cf 93       	push	r28
    13de:	0f 92       	push	r0
    13e0:	cd b7       	in	r28, 0x3d	; 61
    13e2:	de b7       	in	r29, 0x3e	; 62
    13e4:	89 83       	std	Y+1, r24	; 0x01
	controller.partneraddress = address;
    13e6:	89 81       	ldd	r24, Y+1	; 0x01
    13e8:	80 93 94 03 	sts	0x0394, r24
}
    13ec:	0f 90       	pop	r0
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	08 95       	ret

000013f4 <gpib_get_partner>:

/**
 * Get device currently controlled.
 * \returns address Address of device.
 */
uchar gpib_get_partner(void) {
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	cd b7       	in	r28, 0x3d	; 61
    13fa:	de b7       	in	r29, 0x3e	; 62
	return controller.partneraddress;
    13fc:	80 91 94 03 	lds	r24, 0x0394
}
    1400:	cf 91       	pop	r28
    1402:	df 91       	pop	r29
    1404:	08 95       	ret

00001406 <gpib_get_address>:

/**
 * Get controller address.
 * \returns address of controller.
 */
uchar gpib_get_address(void) {
    1406:	df 93       	push	r29
    1408:	cf 93       	push	r28
    140a:	cd b7       	in	r28, 0x3d	; 61
    140c:	de b7       	in	r29, 0x3e	; 62
	return controller.myaddress;
    140e:	80 91 93 03 	lds	r24, 0x0393
}
    1412:	cf 91       	pop	r28
    1414:	df 91       	pop	r29
    1416:	08 95       	ret

00001418 <main>:
 * \brief Implementation of GPIB controller. Reads a command from RS232, sends it via bus.
 * If The command contains a '?', an answer from the device is expected and read in. The
 * answer then is printed out. If an SRQ occured, a serial poll is initiated.
 * 
 */
int main(void) {
    1418:	df 93       	push	r29
    141a:	cf 93       	push	r28
    141c:	cd b7       	in	r28, 0x3d	; 61
    141e:	de b7       	in	r29, 0x3e	; 62
    1420:	ab 97       	sbiw	r28, 0x2b	; 43
    1422:	0f b6       	in	r0, 0x3f	; 63
    1424:	f8 94       	cli
    1426:	de bf       	out	0x3e, r29	; 62
    1428:	0f be       	out	0x3f, r0	; 63
    142a:	cd bf       	out	0x3d, r28	; 61
	uchar b, e;
	uchar partnerAddress = ADDRESS_NOT_SET; // 0xff means NO address assigned
    142c:	8f ef       	ldi	r24, 0xFF	; 255
    142e:	8f 83       	std	Y+7, r24	; 0x07
	int old_time = 0;
    1430:	1e 82       	std	Y+6, r1	; 0x06
    1432:	1d 82       	std	Y+5, r1	; 0x05
	uchar srq;
	uchar is_query = 0;
    1434:	1b 82       	std	Y+3, r1	; 0x03
	uchar command_ready = 0;
    1436:	1a 82       	std	Y+2, r1	; 0x02
	char sbuf[32];
	uchar do_prompt = 1;
    1438:	81 e0       	ldi	r24, 0x01	; 1
    143a:	89 83       	std	Y+1, r24	; 0x01

	/*
	 *  Initialize UART library, pass baudrate and avr cpu clock 
	 *  with the macro UART_BAUD_SELECT()
	 */DI();
    143c:	8c e0       	ldi	r24, 0x0C	; 12
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	0e 94 4a 0d 	call	0x1a94	; 0x1a94 <uart_init>

	/*
	 * now enable interrupt, since UART and TIMER library is interrupt controlled
	 */sei();
    1444:	78 94       	sei

	/** print some usage infos */
	printHelp();
    1446:	0e 94 4f 0c 	call	0x189e	; 0x189e <printHelp>
	/*
	 * WRITE: Controller talks and listens
	 */

	// init timer for timeout detection
	timer16_init();
    144a:	0e 94 a8 0c 	call	0x1950	; 0x1950 <timer16_init>

	// init gpib lines
	gpib_init();
    144e:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <gpib_init>
	// init controller part - assign bus 
	gpib_controller_assign(0x00);
    1452:	80 e0       	ldi	r24, 0x00	; 0
    1454:	0e 94 c5 04 	call	0x98a	; 0x98a <gpib_controller_assign>
	 * 3. if command was a query, read the answer from device (become listener and set device to talker)
	 * 	4. check if SRQ occured and handle that
	 */
	for (;;) {

		if (do_prompt) {
    1458:	89 81       	ldd	r24, Y+1	; 0x01
    145a:	88 23       	and	r24, r24
    145c:	29 f0       	breq	.+10     	; 0x1468 <main+0x50>
			uart_puts("> ");
    145e:	85 e7       	ldi	r24, 0x75	; 117
    1460:	91 e0       	ldi	r25, 0x01	; 1
    1462:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			do_prompt = 0;
    1466:	19 82       	std	Y+1, r1	; 0x01
		}
		// input processing via rs232
		// command_ready may already been set by SRQ that occured before
		if (!command_ready)
    1468:	8a 81       	ldd	r24, Y+2	; 0x02
    146a:	88 23       	and	r24, r24
    146c:	19 f4       	brne	.+6      	; 0x1474 <main+0x5c>
			command_ready = input_process();
    146e:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <input_process>
    1472:	8a 83       	std	Y+2, r24	; 0x02

		// check for internal command
		if (command_ready) {
    1474:	8a 81       	ldd	r24, Y+2	; 0x02
    1476:	88 23       	and	r24, r24
    1478:	09 f4       	brne	.+2      	; 0x147c <main+0x64>
    147a:	86 c0       	rjmp	.+268    	; 0x1588 <main+0x170>
			// all internal cmds start with a '.'
			if (buf[0] == '.') {
    147c:	80 91 ff 03 	lds	r24, 0x03FF
    1480:	8e 32       	cpi	r24, 0x2E	; 46
    1482:	09 f0       	breq	.+2      	; 0x1486 <main+0x6e>
    1484:	81 c0       	rjmp	.+258    	; 0x1588 <main+0x170>
				uart_puts("\n\rInternal command: ");
    1486:	88 e7       	ldi	r24, 0x78	; 120
    1488:	91 e0       	ldi	r25, 0x01	; 1
    148a:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
				uart_puts((char*) buf);
    148e:	8f ef       	ldi	r24, 0xFF	; 255
    1490:	93 e0       	ldi	r25, 0x03	; 3
    1492:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
				uart_puts("\n\r");
    1496:	8d e8       	ldi	r24, 0x8D	; 141
    1498:	91 e0       	ldi	r25, 0x01	; 1
    149a:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
				// reset local vars for command string reading
				buf_ptr = 0;
    149e:	10 92 4d 03 	sts	0x034D, r1
    14a2:	10 92 4c 03 	sts	0x034C, r1
				command_ready = 0;
    14a6:	1a 82       	std	Y+2, r1	; 0x02

				switch (buf[1]) {
    14a8:	80 91 00 04 	lds	r24, 0x0400
    14ac:	28 2f       	mov	r18, r24
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	3b a7       	std	Y+43, r19	; 0x2b
    14b2:	2a a7       	std	Y+42, r18	; 0x2a
    14b4:	8a a5       	ldd	r24, Y+42	; 0x2a
    14b6:	9b a5       	ldd	r25, Y+43	; 0x2b
    14b8:	88 36       	cpi	r24, 0x68	; 104
    14ba:	91 05       	cpc	r25, r1
    14bc:	b1 f1       	breq	.+108    	; 0x152a <main+0x112>
    14be:	2a a5       	ldd	r18, Y+42	; 0x2a
    14c0:	3b a5       	ldd	r19, Y+43	; 0x2b
    14c2:	29 36       	cpi	r18, 0x69	; 105
    14c4:	31 05       	cpc	r19, r1
    14c6:	a1 f1       	breq	.+104    	; 0x1530 <main+0x118>
    14c8:	8a a5       	ldd	r24, Y+42	; 0x2a
    14ca:	9b a5       	ldd	r25, Y+43	; 0x2b
    14cc:	81 36       	cpi	r24, 0x61	; 97
    14ce:	91 05       	cpc	r25, r1
    14d0:	09 f0       	breq	.+2      	; 0x14d4 <main+0xbc>
    14d2:	52 c0       	rjmp	.+164    	; 0x1578 <main+0x160>
				case 'a':
					/* set partner address */
					partnerAddress = atoi((char*) (&(buf[2])));
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	94 e0       	ldi	r25, 0x04	; 4
    14d8:	0e 94 69 00 	call	0xd2	; 0xd2 <atoi>
    14dc:	8f 83       	std	Y+7, r24	; 0x07
					sprintf(sbuf, "Set partner address to %u\n\r",
    14de:	8f 81       	ldd	r24, Y+7	; 0x07
    14e0:	28 2f       	mov	r18, r24
    14e2:	30 e0       	ldi	r19, 0x00	; 0
    14e4:	00 d0       	rcall	.+0      	; 0x14e6 <main+0xce>
    14e6:	00 d0       	rcall	.+0      	; 0x14e8 <main+0xd0>
    14e8:	00 d0       	rcall	.+0      	; 0x14ea <main+0xd2>
    14ea:	ed b7       	in	r30, 0x3d	; 61
    14ec:	fe b7       	in	r31, 0x3e	; 62
    14ee:	31 96       	adiw	r30, 0x01	; 1
    14f0:	ce 01       	movw	r24, r28
    14f2:	0a 96       	adiw	r24, 0x0a	; 10
    14f4:	91 83       	std	Z+1, r25	; 0x01
    14f6:	80 83       	st	Z, r24
    14f8:	80 e9       	ldi	r24, 0x90	; 144
    14fa:	91 e0       	ldi	r25, 0x01	; 1
    14fc:	93 83       	std	Z+3, r25	; 0x03
    14fe:	82 83       	std	Z+2, r24	; 0x02
    1500:	35 83       	std	Z+5, r19	; 0x05
    1502:	24 83       	std	Z+4, r18	; 0x04
    1504:	0e 94 a3 00 	call	0x146	; 0x146 <sprintf>
    1508:	2d b7       	in	r18, 0x3d	; 61
    150a:	3e b7       	in	r19, 0x3e	; 62
    150c:	2a 5f       	subi	r18, 0xFA	; 250
    150e:	3f 4f       	sbci	r19, 0xFF	; 255
    1510:	0f b6       	in	r0, 0x3f	; 63
    1512:	f8 94       	cli
    1514:	3e bf       	out	0x3e, r19	; 62
    1516:	0f be       	out	0x3f, r0	; 63
    1518:	2d bf       	out	0x3d, r18	; 61
							partnerAddress);
					uart_puts(sbuf);
    151a:	ce 01       	movw	r24, r28
    151c:	0a 96       	adiw	r24, 0x0a	; 10
    151e:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
					gpib_set_partner(partnerAddress);
    1522:	8f 81       	ldd	r24, Y+7	; 0x07
    1524:	0e 94 ed 09 	call	0x13da	; 0x13da <gpib_set_partner>
    1528:	2d c0       	rjmp	.+90     	; 0x1584 <main+0x16c>
					break;
				case 'h':
					/* print some usage infos */
					printHelp();
    152a:	0e 94 4f 0c 	call	0x189e	; 0x189e <printHelp>
    152e:	2a c0       	rjmp	.+84     	; 0x1584 <main+0x16c>
					break;
				case 'i':
					sprintf(buf, "Partner address is: %u\n\r", partnerAddress);
    1530:	8f 81       	ldd	r24, Y+7	; 0x07
    1532:	28 2f       	mov	r18, r24
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	00 d0       	rcall	.+0      	; 0x1538 <main+0x120>
    1538:	00 d0       	rcall	.+0      	; 0x153a <main+0x122>
    153a:	00 d0       	rcall	.+0      	; 0x153c <main+0x124>
    153c:	ed b7       	in	r30, 0x3d	; 61
    153e:	fe b7       	in	r31, 0x3e	; 62
    1540:	31 96       	adiw	r30, 0x01	; 1
    1542:	8f ef       	ldi	r24, 0xFF	; 255
    1544:	93 e0       	ldi	r25, 0x03	; 3
    1546:	91 83       	std	Z+1, r25	; 0x01
    1548:	80 83       	st	Z, r24
    154a:	8c ea       	ldi	r24, 0xAC	; 172
    154c:	91 e0       	ldi	r25, 0x01	; 1
    154e:	93 83       	std	Z+3, r25	; 0x03
    1550:	82 83       	std	Z+2, r24	; 0x02
    1552:	35 83       	std	Z+5, r19	; 0x05
    1554:	24 83       	std	Z+4, r18	; 0x04
    1556:	0e 94 a3 00 	call	0x146	; 0x146 <sprintf>
    155a:	8d b7       	in	r24, 0x3d	; 61
    155c:	9e b7       	in	r25, 0x3e	; 62
    155e:	06 96       	adiw	r24, 0x06	; 6
    1560:	0f b6       	in	r0, 0x3f	; 63
    1562:	f8 94       	cli
    1564:	9e bf       	out	0x3e, r25	; 62
    1566:	0f be       	out	0x3f, r0	; 63
    1568:	8d bf       	out	0x3d, r24	; 61
					uart_puts(buf);
    156a:	8f ef       	ldi	r24, 0xFF	; 255
    156c:	93 e0       	ldi	r25, 0x03	; 3
    156e:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
					gpib_info();
    1572:	0e 94 47 08 	call	0x108e	; 0x108e <gpib_info>
    1576:	06 c0       	rjmp	.+12     	; 0x1584 <main+0x16c>
					break;
				default:
					uart_puts("unknown command\n\r");
    1578:	85 ec       	ldi	r24, 0xC5	; 197
    157a:	91 e0       	ldi	r25, 0x01	; 1
    157c:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
					printHelp();
    1580:	0e 94 4f 0c 	call	0x189e	; 0x189e <printHelp>
					break;
				}
				do_prompt = 1;
    1584:	81 e0       	ldi	r24, 0x01	; 1
    1586:	89 83       	std	Y+1, r24	; 0x01
			}
		}

		if (command_ready == 1 && (partnerAddress == ADDRESS_NOT_SET)) {
    1588:	8a 81       	ldd	r24, Y+2	; 0x02
    158a:	81 30       	cpi	r24, 0x01	; 1
    158c:	91 f4       	brne	.+36     	; 0x15b2 <main+0x19a>
    158e:	8f 81       	ldd	r24, Y+7	; 0x07
    1590:	8f 3f       	cpi	r24, 0xFF	; 255
    1592:	79 f4       	brne	.+30     	; 0x15b2 <main+0x19a>
			uart_puts(
    1594:	87 ed       	ldi	r24, 0xD7	; 215
    1596:	91 e0       	ldi	r25, 0x01	; 1
    1598:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
					"\n\rDevice address is not set. Please set the device address before sending commands.");
			uart_puts("\n\r");
    159c:	8d e8       	ldi	r24, 0x8D	; 141
    159e:	91 e0       	ldi	r25, 0x01	; 1
    15a0:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			command_ready = 0;
    15a4:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    15a6:	10 92 4d 03 	sts	0x034D, r1
    15aa:	10 92 4c 03 	sts	0x034C, r1
			do_prompt = 1;
    15ae:	81 e0       	ldi	r24, 0x01	; 1
    15b0:	89 83       	std	Y+1, r24	; 0x01
		}

		// if a command was entered, send it to listeners
		if (command_ready) {
    15b2:	8a 81       	ldd	r24, Y+2	; 0x02
    15b4:	88 23       	and	r24, r24
    15b6:	09 f4       	brne	.+2      	; 0x15ba <main+0x1a2>
    15b8:	57 c0       	rjmp	.+174    	; 0x1668 <main+0x250>
			// send UNT and UNL commands (unlisten and untalk)
			// effect: all talker stop talking and all listeners stop listening
			cmd_buf[0] = G_CMD_UNT;
    15ba:	8f e5       	ldi	r24, 0x5F	; 95
    15bc:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    15c0:	8b e9       	ldi	r24, 0x9B	; 155
    15c2:	93 e0       	ldi	r25, 0x03	; 3
    15c4:	61 e0       	ldi	r22, 0x01	; 1
    15c6:	70 e0       	ldi	r23, 0x00	; 0
    15c8:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
			cmd_buf[0] = G_CMD_UNL;
    15cc:	8f e3       	ldi	r24, 0x3F	; 63
    15ce:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    15d2:	8b e9       	ldi	r24, 0x9B	; 155
    15d4:	93 e0       	ldi	r25, 0x03	; 3
    15d6:	61 e0       	ldi	r22, 0x01	; 1
    15d8:	70 e0       	ldi	r23, 0x00	; 0
    15da:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

			// set device (oszi) to listener mode
			partnerAddress = address2ListenerAddress(gpib_get_partner());
    15de:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <gpib_get_partner>
    15e2:	80 5e       	subi	r24, 0xE0	; 224
    15e4:	8f 83       	std	Y+7, r24	; 0x07
			cmd_buf[0] = partnerAddress;
    15e6:	8f 81       	ldd	r24, Y+7	; 0x07
    15e8:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    15ec:	8b e9       	ldi	r24, 0x9B	; 155
    15ee:	93 e0       	ldi	r25, 0x03	; 3
    15f0:	61 e0       	ldi	r22, 0x01	; 1
    15f2:	70 e0       	ldi	r23, 0x00	; 0
    15f4:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

			// set myself (controller) to talker mode
			partnerAddress = address2TalkerAddress(gpib_get_address());
    15f8:	0e 94 03 0a 	call	0x1406	; 0x1406 <gpib_get_address>
    15fc:	80 5c       	subi	r24, 0xC0	; 192
    15fe:	8f 83       	std	Y+7, r24	; 0x07
			cmd_buf[0] = partnerAddress;
    1600:	8f 81       	ldd	r24, Y+7	; 0x07
    1602:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    1606:	8b e9       	ldi	r24, 0x9B	; 155
    1608:	93 e0       	ldi	r25, 0x03	; 3
    160a:	61 e0       	ldi	r22, 0x01	; 1
    160c:	70 e0       	ldi	r23, 0x00	; 0
    160e:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

			// put out command to listeners
			uart_puts("\n\rcommand: ");
    1612:	8b e2       	ldi	r24, 0x2B	; 43
    1614:	92 e0       	ldi	r25, 0x02	; 2
    1616:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			uart_puts((char*) buf);
    161a:	8f ef       	ldi	r24, 0xFF	; 255
    161c:	93 e0       	ldi	r25, 0x03	; 3
    161e:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			uart_puts("\n\r");
    1622:	8d e8       	ldi	r24, 0x8D	; 141
    1624:	91 e0       	ldi	r25, 0x01	; 1
    1626:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			// gpib bus write
			gpib_write(buf, 0);
    162a:	8f ef       	ldi	r24, 0xFF	; 255
    162c:	93 e0       	ldi	r25, 0x03	; 3
    162e:	60 e0       	ldi	r22, 0x00	; 0
    1630:	70 e0       	ldi	r23, 0x00	; 0
    1632:	0e 94 5a 05 	call	0xab4	; 0xab4 <gpib_write>

			// check if query or command only
			// all queries contain a '?'
			if (strchr((char*) buf, '?') != NULL) {
    1636:	8f ef       	ldi	r24, 0xFF	; 255
    1638:	93 e0       	ldi	r25, 0x03	; 3
    163a:	6f e3       	ldi	r22, 0x3F	; 63
    163c:	70 e0       	ldi	r23, 0x00	; 0
    163e:	0e 94 87 00 	call	0x10e	; 0x10e <strchr>
    1642:	00 97       	sbiw	r24, 0x00	; 0
    1644:	39 f0       	breq	.+14     	; 0x1654 <main+0x23c>
				uart_puts("Query. Will check for answer.\n\r");
    1646:	87 e3       	ldi	r24, 0x37	; 55
    1648:	92 e0       	ldi	r25, 0x02	; 2
    164a:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
				is_query = 1;
    164e:	81 e0       	ldi	r24, 0x01	; 1
    1650:	8b 83       	std	Y+3, r24	; 0x03
    1652:	05 c0       	rjmp	.+10     	; 0x165e <main+0x246>
			} else {
				uart_puts("Command only.\n\r> ");
    1654:	87 e5       	ldi	r24, 0x57	; 87
    1656:	92 e0       	ldi	r25, 0x02	; 2
    1658:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
				is_query = 0;
    165c:	1b 82       	std	Y+3, r1	; 0x03
			}

			// reset local vars for command string reading
			buf_ptr = 0;
    165e:	10 92 4d 03 	sts	0x034D, r1
    1662:	10 92 4c 03 	sts	0x034C, r1
			command_ready = 0;
    1666:	1a 82       	std	Y+2, r1	; 0x02
		}

		// if we sent a query, read the answer
		if (is_query) {
    1668:	8b 81       	ldd	r24, Y+3	; 0x03
    166a:	88 23       	and	r24, r24
    166c:	09 f4       	brne	.+2      	; 0x1670 <main+0x258>
    166e:	52 c0       	rjmp	.+164    	; 0x1714 <main+0x2fc>
			// UNT and UNL
			cmd_buf[0] = G_CMD_UNT;
    1670:	8f e5       	ldi	r24, 0x5F	; 95
    1672:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    1676:	8b e9       	ldi	r24, 0x9B	; 155
    1678:	93 e0       	ldi	r25, 0x03	; 3
    167a:	61 e0       	ldi	r22, 0x01	; 1
    167c:	70 e0       	ldi	r23, 0x00	; 0
    167e:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
			cmd_buf[0] = G_CMD_UNL;
    1682:	8f e3       	ldi	r24, 0x3F	; 63
    1684:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    1688:	8b e9       	ldi	r24, 0x9B	; 155
    168a:	93 e0       	ldi	r25, 0x03	; 3
    168c:	61 e0       	ldi	r22, 0x01	; 1
    168e:	70 e0       	ldi	r23, 0x00	; 0
    1690:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

			// set myself (controller) to listener mode
			partnerAddress = address2ListenerAddress(gpib_get_address());
    1694:	0e 94 03 0a 	call	0x1406	; 0x1406 <gpib_get_address>
    1698:	80 5e       	subi	r24, 0xE0	; 224
    169a:	8f 83       	std	Y+7, r24	; 0x07
			cmd_buf[0] = partnerAddress;
    169c:	8f 81       	ldd	r24, Y+7	; 0x07
    169e:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    16a2:	8b e9       	ldi	r24, 0x9B	; 155
    16a4:	93 e0       	ldi	r25, 0x03	; 3
    16a6:	61 e0       	ldi	r22, 0x01	; 1
    16a8:	70 e0       	ldi	r23, 0x00	; 0
    16aa:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

			// set device (oszi) to talker mode
			partnerAddress = address2TalkerAddress(gpib_get_partner());
    16ae:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <gpib_get_partner>
    16b2:	80 5c       	subi	r24, 0xC0	; 192
    16b4:	8f 83       	std	Y+7, r24	; 0x07
			cmd_buf[0] = partnerAddress;
    16b6:	8f 81       	ldd	r24, Y+7	; 0x07
    16b8:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    16bc:	8b e9       	ldi	r24, 0x9B	; 155
    16be:	93 e0       	ldi	r25, 0x03	; 3
    16c0:	61 e0       	ldi	r22, 0x01	; 1
    16c2:	70 e0       	ldi	r23, 0x00	; 0
    16c4:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

			// read the answer until EOI is detected (then e becomes true)
			do {
				// gpib bus receive
				e = gpib_receive(&b);
    16c8:	ce 01       	movw	r24, r28
    16ca:	09 96       	adiw	r24, 0x09	; 9
    16cc:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <gpib_receive>
    16d0:	88 87       	std	Y+8, r24	; 0x08
				// write out character
				uart_putc(b);
    16d2:	89 85       	ldd	r24, Y+9	; 0x09
    16d4:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <uart_putc>
				//sprintf((char*)buf,"%02x - %c\n\r", b, b);
				//uart_puts((char*)buf);
			} while (!e);
    16d8:	88 85       	ldd	r24, Y+8	; 0x08
    16da:	88 23       	and	r24, r24
    16dc:	a9 f3       	breq	.-22     	; 0x16c8 <main+0x2b0>

			// send UNT and UNL commands (unlisten and untalk)
			// effect: all talker stop talking and all listeners stop listening
			cmd_buf[0] = G_CMD_UNT;
    16de:	8f e5       	ldi	r24, 0x5F	; 95
    16e0:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    16e4:	8b e9       	ldi	r24, 0x9B	; 155
    16e6:	93 e0       	ldi	r25, 0x03	; 3
    16e8:	61 e0       	ldi	r22, 0x01	; 1
    16ea:	70 e0       	ldi	r23, 0x00	; 0
    16ec:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>
			cmd_buf[0] = G_CMD_UNL;
    16f0:	8f e3       	ldi	r24, 0x3F	; 63
    16f2:	80 93 9b 03 	sts	0x039B, r24
			gpib_cmd(cmd_buf, 1);
    16f6:	8b e9       	ldi	r24, 0x9B	; 155
    16f8:	93 e0       	ldi	r25, 0x03	; 3
    16fa:	61 e0       	ldi	r22, 0x01	; 1
    16fc:	70 e0       	ldi	r23, 0x00	; 0
    16fe:	0e 94 73 05 	call	0xae6	; 0xae6 <gpib_cmd>

			uart_puts("\n\r"); // tek1241 is not sending cr,lf at command end, so create it always itself
    1702:	8d e8       	ldi	r24, 0x8D	; 141
    1704:	91 e0       	ldi	r25, 0x01	; 1
    1706:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			uart_puts("> ");
    170a:	85 e7       	ldi	r24, 0x75	; 117
    170c:	91 e0       	ldi	r25, 0x01	; 1
    170e:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			// reset for next command
			is_query = 0;
    1712:	1b 82       	std	Y+3, r1	; 0x03
		}

		// SRQ detection - do this every time when time value s has changed
		// s is incremented every second. So we check once a second.
		srq = 0;
    1714:	1c 82       	std	Y+4, r1	; 0x04
		if (old_time == 0) {
    1716:	8d 81       	ldd	r24, Y+5	; 0x05
    1718:	9e 81       	ldd	r25, Y+6	; 0x06
    171a:	00 97       	sbiw	r24, 0x00	; 0
    171c:	39 f4       	brne	.+14     	; 0x172c <main+0x314>
			// old_time value initialization on first call with value s
			old_time = s;
    171e:	80 91 50 04 	lds	r24, 0x0450
    1722:	88 2f       	mov	r24, r24
    1724:	90 e0       	ldi	r25, 0x00	; 0
    1726:	9e 83       	std	Y+6, r25	; 0x06
    1728:	8d 83       	std	Y+5, r24	; 0x05
    172a:	1c c0       	rjmp	.+56     	; 0x1764 <main+0x34c>
		} else {
			if (s > old_time) {
    172c:	80 91 50 04 	lds	r24, 0x0450
    1730:	28 2f       	mov	r18, r24
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	8d 81       	ldd	r24, Y+5	; 0x05
    1736:	9e 81       	ldd	r25, Y+6	; 0x06
    1738:	82 17       	cp	r24, r18
    173a:	93 07       	cpc	r25, r19
    173c:	9c f4       	brge	.+38     	; 0x1764 <main+0x34c>
				// some time has passed - check if srq was set
				srq = bit_is_clear(PIND,G_SRQ);
    173e:	e0 e3       	ldi	r30, 0x30	; 48
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	88 2f       	mov	r24, r24
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	80 74       	andi	r24, 0x40	; 64
    174a:	90 70       	andi	r25, 0x00	; 0
    174c:	1c 82       	std	Y+4, r1	; 0x04
    174e:	00 97       	sbiw	r24, 0x00	; 0
    1750:	11 f4       	brne	.+4      	; 0x1756 <main+0x33e>
    1752:	81 e0       	ldi	r24, 0x01	; 1
    1754:	8c 83       	std	Y+4, r24	; 0x04
				if (srq)
    1756:	8c 81       	ldd	r24, Y+4	; 0x04
    1758:	88 23       	and	r24, r24
    175a:	21 f0       	breq	.+8      	; 0x1764 <main+0x34c>
					uart_puts("\n\rSRQ detected.\n\r");
    175c:	89 e6       	ldi	r24, 0x69	; 105
    175e:	92 e0       	ldi	r25, 0x02	; 2
    1760:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			}
		}

		// SRQ handling by doing serial poll
		if (srq) {
    1764:	8c 81       	ldd	r24, Y+4	; 0x04
    1766:	88 23       	and	r24, r24
    1768:	09 f4       	brne	.+2      	; 0x176c <main+0x354>
    176a:	76 ce       	rjmp	.-788    	; 0x1458 <main+0x40>
			// reset srq for next call
			srq = 0;
    176c:	1c 82       	std	Y+4, r1	; 0x04
			// handle srq with serial poll
			partnerAddress = gpib_serial_poll();
    176e:	0e 94 1b 09 	call	0x1236	; 0x1236 <gpib_serial_poll>
    1772:	8f 83       	std	Y+7, r24	; 0x07
			gpib_set_partner(partnerAddress);
    1774:	8f 81       	ldd	r24, Y+7	; 0x07
    1776:	0e 94 ed 09 	call	0x13da	; 0x13da <gpib_set_partner>
			// check status for reason
			buf[0] = 'E';
    177a:	85 e4       	ldi	r24, 0x45	; 69
    177c:	80 93 ff 03 	sts	0x03FF, r24
			buf[1] = 'V';
    1780:	86 e5       	ldi	r24, 0x56	; 86
    1782:	80 93 00 04 	sts	0x0400, r24
			buf[2] = 'E';
    1786:	85 e4       	ldi	r24, 0x45	; 69
    1788:	80 93 01 04 	sts	0x0401, r24
			buf[3] = 'N';
    178c:	8e e4       	ldi	r24, 0x4E	; 78
    178e:	80 93 02 04 	sts	0x0402, r24
			buf[4] = 'T';
    1792:	84 e5       	ldi	r24, 0x54	; 84
    1794:	80 93 03 04 	sts	0x0403, r24
			buf[5] = '?';
    1798:	8f e3       	ldi	r24, 0x3F	; 63
    179a:	80 93 04 04 	sts	0x0404, r24
			buf[6] = '\0';
    179e:	10 92 05 04 	sts	0x0405, r1
			buf_ptr = 6;
    17a2:	86 e0       	ldi	r24, 0x06	; 6
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	90 93 4d 03 	sts	0x034D, r25
    17aa:	80 93 4c 03 	sts	0x034C, r24
			command_ready = 1;
    17ae:	81 e0       	ldi	r24, 0x01	; 1
    17b0:	8a 83       	std	Y+2, r24	; 0x02
    17b2:	52 ce       	rjmp	.-860    	; 0x1458 <main+0x40>

000017b4 <input_process>:
 * Processing user input
 * \brief Read in user input via rs232 using peter fleurys UART library.
 * \returns The character read in
 */

uchar input_process(void) {
    17b4:	df 93       	push	r29
    17b6:	cf 93       	push	r28
    17b8:	00 d0       	rcall	.+0      	; 0x17ba <input_process+0x6>
    17ba:	00 d0       	rcall	.+0      	; 0x17bc <input_process+0x8>
    17bc:	0f 92       	push	r0
    17be:	cd b7       	in	r28, 0x3d	; 61
    17c0:	de b7       	in	r29, 0x3e	; 62
	unsigned int c;
	uchar ch;
	uchar ret = 0;
    17c2:	19 82       	std	Y+1, r1	; 0x01
	 * uart_getc() returns in the lower byte the received character and 
	 * in the higher byte (bitmask) the last receive error
	 * UART_NO_DATA is returned when no data is available.
	 *
	 */
	c = uart_getc();
    17c4:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <uart_getc>
    17c8:	9c 83       	std	Y+4, r25	; 0x04
    17ca:	8b 83       	std	Y+3, r24	; 0x03
	if (c & UART_NO_DATA) {
    17cc:	8b 81       	ldd	r24, Y+3	; 0x03
    17ce:	9c 81       	ldd	r25, Y+4	; 0x04
    17d0:	80 70       	andi	r24, 0x00	; 0
    17d2:	91 70       	andi	r25, 0x01	; 1
    17d4:	00 97       	sbiw	r24, 0x00	; 0
    17d6:	11 f0       	breq	.+4      	; 0x17dc <input_process+0x28>
		// no data available from UART
		return 0;
    17d8:	1d 82       	std	Y+5, r1	; 0x05
    17da:	58 c0       	rjmp	.+176    	; 0x188c <input_process+0xd8>

	/*
	 * new data available from UART
	 * check for Frame or Overrun error
	 */
	if (c & UART_FRAME_ERROR) {
    17dc:	8b 81       	ldd	r24, Y+3	; 0x03
    17de:	9c 81       	ldd	r25, Y+4	; 0x04
    17e0:	80 70       	andi	r24, 0x00	; 0
    17e2:	98 70       	andi	r25, 0x08	; 8
    17e4:	00 97       	sbiw	r24, 0x00	; 0
    17e6:	21 f0       	breq	.+8      	; 0x17f0 <input_process+0x3c>
		/* Framing Error detected, i.e no stop bit detected */
		uart_puts_P("UART Frame Error: ");
    17e8:	81 e8       	ldi	r24, 0x81	; 129
    17ea:	90 e0       	ldi	r25, 0x00	; 0
    17ec:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <uart_puts_p>
	}
	if (c & UART_OVERRUN_ERROR) {
    17f0:	8b 81       	ldd	r24, Y+3	; 0x03
    17f2:	9c 81       	ldd	r25, Y+4	; 0x04
    17f4:	80 70       	andi	r24, 0x00	; 0
    17f6:	94 70       	andi	r25, 0x04	; 4
    17f8:	00 97       	sbiw	r24, 0x00	; 0
    17fa:	21 f0       	breq	.+8      	; 0x1804 <input_process+0x50>
		/* 
		 * Overrun, a character already present in the UART UDR register was 
		 * not read by the interrupt handler before the next character arrived,
		 * one or more received characters have been dropped
		 */
		uart_puts_P("UART Overrun Error: ");
    17fc:	8c e6       	ldi	r24, 0x6C	; 108
    17fe:	90 e0       	ldi	r25, 0x00	; 0
    1800:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <uart_puts_p>
	}
	if (c & UART_BUFFER_OVERFLOW) {
    1804:	8b 81       	ldd	r24, Y+3	; 0x03
    1806:	9c 81       	ldd	r25, Y+4	; 0x04
    1808:	80 70       	andi	r24, 0x00	; 0
    180a:	92 70       	andi	r25, 0x02	; 2
    180c:	00 97       	sbiw	r24, 0x00	; 0
    180e:	21 f0       	breq	.+8      	; 0x1818 <input_process+0x64>
		/* 
		 * We are not reading the receive buffer fast enough,
		 * one or more received character have been dropped 
		 */
		uart_puts_P("Buffer overflow error: ");
    1810:	84 e5       	ldi	r24, 0x54	; 84
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <uart_puts_p>
	}

	/* 
	 * send received character back depending on global flag
	 */
	if (rs232_remote_echo)
    1818:	80 91 4a 03 	lds	r24, 0x034A
    181c:	90 91 4b 03 	lds	r25, 0x034B
    1820:	00 97       	sbiw	r24, 0x00	; 0
    1822:	19 f0       	breq	.+6      	; 0x182a <input_process+0x76>
		uart_putc((unsigned char) c);
    1824:	8b 81       	ldd	r24, Y+3	; 0x03
    1826:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <uart_putc>

	// make uchar from character in int value
	ch = (uchar) c;
    182a:	8b 81       	ldd	r24, Y+3	; 0x03
    182c:	8a 83       	std	Y+2, r24	; 0x02
	// add to buffer
	buf[buf_ptr++] = ch;
    182e:	20 91 4c 03 	lds	r18, 0x034C
    1832:	30 91 4d 03 	lds	r19, 0x034D
    1836:	f9 01       	movw	r30, r18
    1838:	e1 50       	subi	r30, 0x01	; 1
    183a:	fc 4f       	sbci	r31, 0xFC	; 252
    183c:	8a 81       	ldd	r24, Y+2	; 0x02
    183e:	80 83       	st	Z, r24
    1840:	c9 01       	movw	r24, r18
    1842:	01 96       	adiw	r24, 0x01	; 1
    1844:	90 93 4d 03 	sts	0x034D, r25
    1848:	80 93 4c 03 	sts	0x034C, r24
	// terminate string
	buf[buf_ptr] = '\0';
    184c:	80 91 4c 03 	lds	r24, 0x034C
    1850:	90 91 4d 03 	lds	r25, 0x034D
    1854:	fc 01       	movw	r30, r24
    1856:	e1 50       	subi	r30, 0x01	; 1
    1858:	fc 4f       	sbci	r31, 0xFC	; 252
    185a:	10 82       	st	Z, r1

	// <CR> means command input is complete
	if (ch == ASCII_CODE_CR) {
    185c:	8a 81       	ldd	r24, Y+2	; 0x02
    185e:	8d 30       	cpi	r24, 0x0D	; 13
    1860:	99 f4       	brne	.+38     	; 0x1888 <input_process+0xd4>
		// adjust string terminator
		buf[--buf_ptr] = '\0';
    1862:	80 91 4c 03 	lds	r24, 0x034C
    1866:	90 91 4d 03 	lds	r25, 0x034D
    186a:	01 97       	sbiw	r24, 0x01	; 1
    186c:	90 93 4d 03 	sts	0x034D, r25
    1870:	80 93 4c 03 	sts	0x034C, r24
    1874:	80 91 4c 03 	lds	r24, 0x034C
    1878:	90 91 4d 03 	lds	r25, 0x034D
    187c:	fc 01       	movw	r30, r24
    187e:	e1 50       	subi	r30, 0x01	; 1
    1880:	fc 4f       	sbci	r31, 0xFC	; 252
    1882:	10 82       	st	Z, r1
		ret = 1;
    1884:	81 e0       	ldi	r24, 0x01	; 1
    1886:	89 83       	std	Y+1, r24	; 0x01
	}

	return ret;
    1888:	89 81       	ldd	r24, Y+1	; 0x01
    188a:	8d 83       	std	Y+5, r24	; 0x05
    188c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    188e:	0f 90       	pop	r0
    1890:	0f 90       	pop	r0
    1892:	0f 90       	pop	r0
    1894:	0f 90       	pop	r0
    1896:	0f 90       	pop	r0
    1898:	cf 91       	pop	r28
    189a:	df 91       	pop	r29
    189c:	08 95       	ret

0000189e <printHelp>:

#define REVISION "0.7"

void printHelp() {
    189e:	df 93       	push	r29
    18a0:	cf 93       	push	r28
    18a2:	cd b7       	in	r28, 0x3d	; 61
    18a4:	de b7       	in	r29, 0x3e	; 62
#ifdef WRITE
	sprintf(
    18a6:	00 d0       	rcall	.+0      	; 0x18a8 <printHelp+0xa>
    18a8:	00 d0       	rcall	.+0      	; 0x18aa <printHelp+0xc>
    18aa:	00 d0       	rcall	.+0      	; 0x18ac <printHelp+0xe>
    18ac:	ed b7       	in	r30, 0x3d	; 61
    18ae:	fe b7       	in	r31, 0x3e	; 62
    18b0:	31 96       	adiw	r30, 0x01	; 1
    18b2:	8f ef       	ldi	r24, 0xFF	; 255
    18b4:	93 e0       	ldi	r25, 0x03	; 3
    18b6:	91 83       	std	Z+1, r25	; 0x01
    18b8:	80 83       	st	Z, r24
    18ba:	8b e7       	ldi	r24, 0x7B	; 123
    18bc:	92 e0       	ldi	r25, 0x02	; 2
    18be:	93 83       	std	Z+3, r25	; 0x03
    18c0:	82 83       	std	Z+2, r24	; 0x02
    18c2:	8b eb       	ldi	r24, 0xBB	; 187
    18c4:	92 e0       	ldi	r25, 0x02	; 2
    18c6:	95 83       	std	Z+5, r25	; 0x05
    18c8:	84 83       	std	Z+4, r24	; 0x04
    18ca:	0e 94 a3 00 	call	0x146	; 0x146 <sprintf>
    18ce:	8d b7       	in	r24, 0x3d	; 61
    18d0:	9e b7       	in	r25, 0x3e	; 62
    18d2:	06 96       	adiw	r24, 0x06	; 6
    18d4:	0f b6       	in	r0, 0x3f	; 63
    18d6:	f8 94       	cli
    18d8:	9e bf       	out	0x3e, r25	; 62
    18da:	0f be       	out	0x3f, r0	; 63
    18dc:	8d bf       	out	0x3d, r24	; 61
			buf,
			"\n\rGPIB Controller (T/L/C) (Rev.%s) (c) spurtikus.de 2008-2015\n\r",
			REVISION);
	uart_puts(buf);
    18de:	8f ef       	ldi	r24, 0xFF	; 255
    18e0:	93 e0       	ldi	r25, 0x03	; 3
    18e2:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
#else
	uart_puts("\n\rGPIB Listener Only (L) (Rev.%s) (c) spurtikus.de 2008-2015\n\r", REVISION);
	uart_puts(buf);
#endif
	uart_puts("Internal commands:\n\r");
    18e6:	8f eb       	ldi	r24, 0xBF	; 191
    18e8:	92 e0       	ldi	r25, 0x02	; 2
    18ea:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
	uart_puts(
    18ee:	84 ed       	ldi	r24, 0xD4	; 212
    18f0:	92 e0       	ldi	r25, 0x02	; 2
    18f2:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
			".a <device address> - set address of device to communicate with\n\r");
	uart_puts(".h - print help\n\r");
    18f6:	86 e1       	ldi	r24, 0x16	; 22
    18f8:	93 e0       	ldi	r25, 0x03	; 3
    18fa:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
	uart_puts(".i - dump info about GPIB lines\n\r");
    18fe:	88 e2       	ldi	r24, 0x28	; 40
    1900:	93 e0       	ldi	r25, 0x03	; 3
    1902:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <uart_puts>
}
    1906:	cf 91       	pop	r28
    1908:	df 91       	pop	r29
    190a:	08 95       	ret

0000190c <__vector_7>:

/**
 * Interrupt Service Routine - do not call directly
 *  This routine is called when the Timer Value TCNT1 reaches the Output Compare Register Value OCR1A
 */ 
ISR(TIMER1_COMPA_vect) {
    190c:	1f 92       	push	r1
    190e:	0f 92       	push	r0
    1910:	0f b6       	in	r0, 0x3f	; 63
    1912:	0f 92       	push	r0
    1914:	11 24       	eor	r1, r1
    1916:	8f 93       	push	r24
    1918:	df 93       	push	r29
    191a:	cf 93       	push	r28
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
#if XTAL_CPU % DEBOUNCE
	OCR1A = XTAL_CPU / DEBOUNCE - 1;
#endif
	if (--timer==0) {
    1920:	80 91 4f 04 	lds	r24, 0x044F
    1924:	81 50       	subi	r24, 0x01	; 1
    1926:	80 93 4f 04 	sts	0x044F, r24
    192a:	80 91 4f 04 	lds	r24, 0x044F
    192e:	88 23       	and	r24, r24
    1930:	39 f4       	brne	.+14     	; 0x1940 <__vector_7+0x34>
		timer=(uint8_t) DEBOUNCE;
    1932:	10 92 4f 04 	sts	0x044F, r1
		s++;
    1936:	80 91 50 04 	lds	r24, 0x0450
    193a:	8f 5f       	subi	r24, 0xFF	; 255
    193c:	80 93 50 04 	sts	0x0450, r24
#if XTAL_CPU % DEBOUNCE
		OCR1A = XTAL_CPU / DEBOUNCE + XTAL_CPU % DEBOUNCE - 1;
#endif
	}
}
    1940:	cf 91       	pop	r28
    1942:	df 91       	pop	r29
    1944:	8f 91       	pop	r24
    1946:	0f 90       	pop	r0
    1948:	0f be       	out	0x3f, r0	; 63
    194a:	0f 90       	pop	r0
    194c:	1f 90       	pop	r1
    194e:	18 95       	reti

00001950 <timer16_init>:
/**
 * Timer initialisation.
 *  \brief initializes all registers ands sets second value 's' to zero. Timer is immediately
 * started.
 */ 
void timer16_init( void ) {
    1950:	df 93       	push	r29
    1952:	cf 93       	push	r28
    1954:	cd b7       	in	r28, 0x3d	; 61
    1956:	de b7       	in	r29, 0x3e	; 62

	// OCR1A=XTAL/DEBOUNCE-1 -> Bei Erreichen dieses Wertes (31249) wird die ISR besucht
	// die ISR wird also alle 1/256s aufgerufen. Wenn man dort also bis 256 hochzählt, ist genau
	// 1 Sekunde um! 256 ist der Wert der Variable timer und wird über das define DEBOUNCE festgelegt

	TCCR1B = (1<<CS10) ^ (1<<WGM12);	// Prescaler of 1 | CTC mode
    1958:	ee e4       	ldi	r30, 0x4E	; 78
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	89 e0       	ldi	r24, 0x09	; 9
    195e:	80 83       	st	Z, r24
	OCR1A  = F_CPU/DEBOUNCE-1;		// Output compare register value 
    1960:	ea e4       	ldi	r30, 0x4A	; 74
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	81 e1       	ldi	r24, 0x11	; 17
    1966:	9a e7       	ldi	r25, 0x7A	; 122
    1968:	91 83       	std	Z+1, r25	; 0x01
    196a:	80 83       	st	Z, r24
	TCNT1 = 0; // Start value for timer register
    196c:	ec e4       	ldi	r30, 0x4C	; 76
    196e:	f0 e0       	ldi	r31, 0x00	; 0
    1970:	11 82       	std	Z+1, r1	; 0x01
    1972:	10 82       	st	Z, r1
	s=0; // Initialize second value (s) to zero
    1974:	10 92 50 04 	sts	0x0450, r1
	timer = (uint8_t)DEBOUNCE; 
    1978:	10 92 4f 04 	sts	0x044F, r1
	TIMSK |= (1<<OCIE1A);		// activate timer interrupts which starts timer run
    197c:	a9 e5       	ldi	r26, 0x59	; 89
    197e:	b0 e0       	ldi	r27, 0x00	; 0
    1980:	e9 e5       	ldi	r30, 0x59	; 89
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
    1986:	80 61       	ori	r24, 0x10	; 16
    1988:	8c 93       	st	X, r24
}
    198a:	cf 91       	pop	r28
    198c:	df 91       	pop	r29
    198e:	08 95       	ret

00001990 <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
    1990:	1f 92       	push	r1
    1992:	0f 92       	push	r0
    1994:	0f b6       	in	r0, 0x3f	; 63
    1996:	0f 92       	push	r0
    1998:	11 24       	eor	r1, r1
    199a:	8f 93       	push	r24
    199c:	9f 93       	push	r25
    199e:	ef 93       	push	r30
    19a0:	ff 93       	push	r31
    19a2:	df 93       	push	r29
    19a4:	cf 93       	push	r28
    19a6:	00 d0       	rcall	.+0      	; 0x19a8 <__vector_13+0x18>
    19a8:	00 d0       	rcall	.+0      	; 0x19aa <__vector_13+0x1a>
    19aa:	cd b7       	in	r28, 0x3d	; 61
    19ac:	de b7       	in	r29, 0x3e	; 62
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    19ae:	eb e2       	ldi	r30, 0x2B	; 43
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	80 81       	ld	r24, Z
    19b4:	8a 83       	std	Y+2, r24	; 0x02
    data = UART0_DATA;
    19b6:	ec e2       	ldi	r30, 0x2C	; 44
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	8b 83       	std	Y+3, r24	; 0x03
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
    19be:	8a 81       	ldd	r24, Y+2	; 0x02
    19c0:	88 71       	andi	r24, 0x18	; 24
    19c2:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    19c4:	80 91 90 03 	lds	r24, 0x0390
    19c8:	8f 5f       	subi	r24, 0xFF	; 255
    19ca:	8f 71       	andi	r24, 0x1F	; 31
    19cc:	8c 83       	std	Y+4, r24	; 0x04
    
    if ( tmphead == UART_RxTail ) {
    19ce:	90 91 91 03 	lds	r25, 0x0391
    19d2:	8c 81       	ldd	r24, Y+4	; 0x04
    19d4:	89 17       	cp	r24, r25
    19d6:	19 f4       	brne	.+6      	; 0x19de <__vector_13+0x4e>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    19d8:	82 e0       	ldi	r24, 0x02	; 2
    19da:	89 83       	std	Y+1, r24	; 0x01
    19dc:	0b c0       	rjmp	.+22     	; 0x19f4 <__vector_13+0x64>
    }else{
        /* store new index */
        UART_RxHead = tmphead;
    19de:	8c 81       	ldd	r24, Y+4	; 0x04
    19e0:	80 93 90 03 	sts	0x0390, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    19e4:	8c 81       	ldd	r24, Y+4	; 0x04
    19e6:	88 2f       	mov	r24, r24
    19e8:	90 e0       	ldi	r25, 0x00	; 0
    19ea:	fc 01       	movw	r30, r24
    19ec:	e2 59       	subi	r30, 0x92	; 146
    19ee:	fc 4f       	sbci	r31, 0xFC	; 252
    19f0:	8b 81       	ldd	r24, Y+3	; 0x03
    19f2:	80 83       	st	Z, r24
    }
    UART_LastRxError = lastRxError;   
    19f4:	89 81       	ldd	r24, Y+1	; 0x01
    19f6:	80 93 92 03 	sts	0x0392, r24
}
    19fa:	0f 90       	pop	r0
    19fc:	0f 90       	pop	r0
    19fe:	0f 90       	pop	r0
    1a00:	0f 90       	pop	r0
    1a02:	cf 91       	pop	r28
    1a04:	df 91       	pop	r29
    1a06:	ff 91       	pop	r31
    1a08:	ef 91       	pop	r30
    1a0a:	9f 91       	pop	r25
    1a0c:	8f 91       	pop	r24
    1a0e:	0f 90       	pop	r0
    1a10:	0f be       	out	0x3f, r0	; 63
    1a12:	0f 90       	pop	r0
    1a14:	1f 90       	pop	r1
    1a16:	18 95       	reti

00001a18 <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
    1a18:	1f 92       	push	r1
    1a1a:	0f 92       	push	r0
    1a1c:	0f b6       	in	r0, 0x3f	; 63
    1a1e:	0f 92       	push	r0
    1a20:	11 24       	eor	r1, r1
    1a22:	8f 93       	push	r24
    1a24:	9f 93       	push	r25
    1a26:	af 93       	push	r26
    1a28:	bf 93       	push	r27
    1a2a:	ef 93       	push	r30
    1a2c:	ff 93       	push	r31
    1a2e:	df 93       	push	r29
    1a30:	cf 93       	push	r28
    1a32:	0f 92       	push	r0
    1a34:	cd b7       	in	r28, 0x3d	; 61
    1a36:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
    1a38:	90 91 8e 03 	lds	r25, 0x038E
    1a3c:	80 91 8f 03 	lds	r24, 0x038F
    1a40:	98 17       	cp	r25, r24
    1a42:	99 f0       	breq	.+38     	; 0x1a6a <__vector_14+0x52>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    1a44:	80 91 8f 03 	lds	r24, 0x038F
    1a48:	8f 5f       	subi	r24, 0xFF	; 255
    1a4a:	8f 71       	andi	r24, 0x1F	; 31
    1a4c:	89 83       	std	Y+1, r24	; 0x01
        UART_TxTail = tmptail;
    1a4e:	89 81       	ldd	r24, Y+1	; 0x01
    1a50:	80 93 8f 03 	sts	0x038F, r24
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    1a54:	ac e2       	ldi	r26, 0x2C	; 44
    1a56:	b0 e0       	ldi	r27, 0x00	; 0
    1a58:	89 81       	ldd	r24, Y+1	; 0x01
    1a5a:	88 2f       	mov	r24, r24
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	fc 01       	movw	r30, r24
    1a60:	e2 5b       	subi	r30, 0xB2	; 178
    1a62:	fc 4f       	sbci	r31, 0xFC	; 252
    1a64:	80 81       	ld	r24, Z
    1a66:	8c 93       	st	X, r24
    1a68:	07 c0       	rjmp	.+14     	; 0x1a78 <__vector_14+0x60>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
    1a6a:	aa e2       	ldi	r26, 0x2A	; 42
    1a6c:	b0 e0       	ldi	r27, 0x00	; 0
    1a6e:	ea e2       	ldi	r30, 0x2A	; 42
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	80 81       	ld	r24, Z
    1a74:	8f 7d       	andi	r24, 0xDF	; 223
    1a76:	8c 93       	st	X, r24
    }
}
    1a78:	0f 90       	pop	r0
    1a7a:	cf 91       	pop	r28
    1a7c:	df 91       	pop	r29
    1a7e:	ff 91       	pop	r31
    1a80:	ef 91       	pop	r30
    1a82:	bf 91       	pop	r27
    1a84:	af 91       	pop	r26
    1a86:	9f 91       	pop	r25
    1a88:	8f 91       	pop	r24
    1a8a:	0f 90       	pop	r0
    1a8c:	0f be       	out	0x3f, r0	; 63
    1a8e:	0f 90       	pop	r0
    1a90:	1f 90       	pop	r1
    1a92:	18 95       	reti

00001a94 <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    1a94:	df 93       	push	r29
    1a96:	cf 93       	push	r28
    1a98:	00 d0       	rcall	.+0      	; 0x1a9a <uart_init+0x6>
    1a9a:	cd b7       	in	r28, 0x3d	; 61
    1a9c:	de b7       	in	r29, 0x3e	; 62
    1a9e:	9a 83       	std	Y+2, r25	; 0x02
    1aa0:	89 83       	std	Y+1, r24	; 0x01
    UART_TxHead = 0;
    1aa2:	10 92 8e 03 	sts	0x038E, r1
    UART_TxTail = 0;
    1aa6:	10 92 8f 03 	sts	0x038F, r1
    UART_RxHead = 0;
    1aaa:	10 92 90 03 	sts	0x0390, r1
    UART_RxTail = 0;
    1aae:	10 92 91 03 	sts	0x0391, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
    1ab2:	89 81       	ldd	r24, Y+1	; 0x01
    1ab4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab6:	99 23       	and	r25, r25
    1ab8:	4c f4       	brge	.+18     	; 0x1acc <uart_init+0x38>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
    1aba:	eb e2       	ldi	r30, 0x2B	; 43
    1abc:	f0 e0       	ldi	r31, 0x00	; 0
    1abe:	82 e0       	ldi	r24, 0x02	; 2
    1ac0:	80 83       	st	Z, r24
    	 baudrate &= ~0x8000;
    1ac2:	89 81       	ldd	r24, Y+1	; 0x01
    1ac4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ac6:	9f 77       	andi	r25, 0x7F	; 127
    1ac8:	9a 83       	std	Y+2, r25	; 0x02
    1aca:	89 83       	std	Y+1, r24	; 0x01
    }
    UBRRH = (unsigned char)(baudrate>>8);
    1acc:	e0 e4       	ldi	r30, 0x40	; 64
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	89 81       	ldd	r24, Y+1	; 0x01
    1ad2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ad4:	89 2f       	mov	r24, r25
    1ad6:	99 27       	eor	r25, r25
    1ad8:	80 83       	st	Z, r24
    UBRRL = (unsigned char) baudrate;
    1ada:	e9 e2       	ldi	r30, 0x29	; 41
    1adc:	f0 e0       	ldi	r31, 0x00	; 0
    1ade:	89 81       	ldd	r24, Y+1	; 0x01
    1ae0:	80 83       	st	Z, r24
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
    1ae2:	ea e2       	ldi	r30, 0x2A	; 42
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	88 e9       	ldi	r24, 0x98	; 152
    1ae8:	80 83       	st	Z, r24
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
    1aea:	e0 e4       	ldi	r30, 0x40	; 64
    1aec:	f0 e0       	ldi	r31, 0x00	; 0
    1aee:	86 e8       	ldi	r24, 0x86	; 134
    1af0:	80 83       	st	Z, r24
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    1af2:	0f 90       	pop	r0
    1af4:	0f 90       	pop	r0
    1af6:	cf 91       	pop	r28
    1af8:	df 91       	pop	r29
    1afa:	08 95       	ret

00001afc <uart_getc>:
Purpose:  return byte from ringbuffer  
Returns:  lower byte:  received byte from ringbuffer
          higher byte: last receive error
**************************************************************************/
unsigned int uart_getc(void)
{    
    1afc:	df 93       	push	r29
    1afe:	cf 93       	push	r28
    1b00:	00 d0       	rcall	.+0      	; 0x1b02 <uart_getc+0x6>
    1b02:	00 d0       	rcall	.+0      	; 0x1b04 <uart_getc+0x8>
    1b04:	cd b7       	in	r28, 0x3d	; 61
    1b06:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
    1b08:	90 91 90 03 	lds	r25, 0x0390
    1b0c:	80 91 91 03 	lds	r24, 0x0391
    1b10:	98 17       	cp	r25, r24
    1b12:	29 f4       	brne	.+10     	; 0x1b1e <uart_getc+0x22>
        return UART_NO_DATA;   /* no data available */
    1b14:	80 e0       	ldi	r24, 0x00	; 0
    1b16:	91 e0       	ldi	r25, 0x01	; 1
    1b18:	9c 83       	std	Y+4, r25	; 0x04
    1b1a:	8b 83       	std	Y+3, r24	; 0x03
    1b1c:	1d c0       	rjmp	.+58     	; 0x1b58 <uart_getc+0x5c>
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    1b1e:	80 91 91 03 	lds	r24, 0x0391
    1b22:	8f 5f       	subi	r24, 0xFF	; 255
    1b24:	8f 71       	andi	r24, 0x1F	; 31
    1b26:	8a 83       	std	Y+2, r24	; 0x02
    UART_RxTail = tmptail; 
    1b28:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2a:	80 93 91 03 	sts	0x0391, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    1b2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b30:	88 2f       	mov	r24, r24
    1b32:	90 e0       	ldi	r25, 0x00	; 0
    1b34:	fc 01       	movw	r30, r24
    1b36:	e2 59       	subi	r30, 0x92	; 146
    1b38:	fc 4f       	sbci	r31, 0xFC	; 252
    1b3a:	80 81       	ld	r24, Z
    1b3c:	89 83       	std	Y+1, r24	; 0x01
    
    return (UART_LastRxError << 8) + data;
    1b3e:	80 91 92 03 	lds	r24, 0x0392
    1b42:	88 2f       	mov	r24, r24
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	38 2f       	mov	r19, r24
    1b48:	22 27       	eor	r18, r18
    1b4a:	89 81       	ldd	r24, Y+1	; 0x01
    1b4c:	88 2f       	mov	r24, r24
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	82 0f       	add	r24, r18
    1b52:	93 1f       	adc	r25, r19
    1b54:	9c 83       	std	Y+4, r25	; 0x04
    1b56:	8b 83       	std	Y+3, r24	; 0x03
    1b58:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5a:	9c 81       	ldd	r25, Y+4	; 0x04

}/* uart_getc */
    1b5c:	0f 90       	pop	r0
    1b5e:	0f 90       	pop	r0
    1b60:	0f 90       	pop	r0
    1b62:	0f 90       	pop	r0
    1b64:	cf 91       	pop	r28
    1b66:	df 91       	pop	r29
    1b68:	08 95       	ret

00001b6a <uart_putc>:
Purpose:  write byte to ringbuffer for transmitting via UART
Input:    byte to be transmitted
Returns:  none          
**************************************************************************/
void uart_putc(unsigned char data)
{
    1b6a:	df 93       	push	r29
    1b6c:	cf 93       	push	r28
    1b6e:	00 d0       	rcall	.+0      	; 0x1b70 <uart_putc+0x6>
    1b70:	cd b7       	in	r28, 0x3d	; 61
    1b72:	de b7       	in	r29, 0x3e	; 62
    1b74:	8a 83       	std	Y+2, r24	; 0x02
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    1b76:	80 91 8e 03 	lds	r24, 0x038E
    1b7a:	8f 5f       	subi	r24, 0xFF	; 255
    1b7c:	8f 71       	andi	r24, 0x1F	; 31
    1b7e:	89 83       	std	Y+1, r24	; 0x01
    
    while ( tmphead == UART_TxTail ){
    1b80:	90 91 8f 03 	lds	r25, 0x038F
    1b84:	89 81       	ldd	r24, Y+1	; 0x01
    1b86:	89 17       	cp	r24, r25
    1b88:	d9 f3       	breq	.-10     	; 0x1b80 <uart_putc+0x16>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
    1b8a:	89 81       	ldd	r24, Y+1	; 0x01
    1b8c:	88 2f       	mov	r24, r24
    1b8e:	90 e0       	ldi	r25, 0x00	; 0
    1b90:	fc 01       	movw	r30, r24
    1b92:	e2 5b       	subi	r30, 0xB2	; 178
    1b94:	fc 4f       	sbci	r31, 0xFC	; 252
    1b96:	8a 81       	ldd	r24, Y+2	; 0x02
    1b98:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
    1b9a:	89 81       	ldd	r24, Y+1	; 0x01
    1b9c:	80 93 8e 03 	sts	0x038E, r24

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
    1ba0:	aa e2       	ldi	r26, 0x2A	; 42
    1ba2:	b0 e0       	ldi	r27, 0x00	; 0
    1ba4:	ea e2       	ldi	r30, 0x2A	; 42
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	80 62       	ori	r24, 0x20	; 32
    1bac:	8c 93       	st	X, r24

}/* uart_putc */
    1bae:	0f 90       	pop	r0
    1bb0:	0f 90       	pop	r0
    1bb2:	cf 91       	pop	r28
    1bb4:	df 91       	pop	r29
    1bb6:	08 95       	ret

00001bb8 <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    1bb8:	df 93       	push	r29
    1bba:	cf 93       	push	r28
    1bbc:	00 d0       	rcall	.+0      	; 0x1bbe <uart_puts+0x6>
    1bbe:	cd b7       	in	r28, 0x3d	; 61
    1bc0:	de b7       	in	r29, 0x3e	; 62
    1bc2:	9a 83       	std	Y+2, r25	; 0x02
    1bc4:	89 83       	std	Y+1, r24	; 0x01
    1bc6:	0b c0       	rjmp	.+22     	; 0x1bde <uart_puts+0x26>
    while (*s) 
      uart_putc(*s++);
    1bc8:	e9 81       	ldd	r30, Y+1	; 0x01
    1bca:	fa 81       	ldd	r31, Y+2	; 0x02
    1bcc:	20 81       	ld	r18, Z
    1bce:	89 81       	ldd	r24, Y+1	; 0x01
    1bd0:	9a 81       	ldd	r25, Y+2	; 0x02
    1bd2:	01 96       	adiw	r24, 0x01	; 1
    1bd4:	9a 83       	std	Y+2, r25	; 0x02
    1bd6:	89 83       	std	Y+1, r24	; 0x01
    1bd8:	82 2f       	mov	r24, r18
    1bda:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
    1bde:	e9 81       	ldd	r30, Y+1	; 0x01
    1be0:	fa 81       	ldd	r31, Y+2	; 0x02
    1be2:	80 81       	ld	r24, Z
    1be4:	88 23       	and	r24, r24
    1be6:	81 f7       	brne	.-32     	; 0x1bc8 <uart_puts+0x10>
      uart_putc(*s++);

}/* uart_puts */
    1be8:	0f 90       	pop	r0
    1bea:	0f 90       	pop	r0
    1bec:	cf 91       	pop	r28
    1bee:	df 91       	pop	r29
    1bf0:	08 95       	ret

00001bf2 <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    1bf2:	df 93       	push	r29
    1bf4:	cf 93       	push	r28
    1bf6:	00 d0       	rcall	.+0      	; 0x1bf8 <uart_puts_p+0x6>
    1bf8:	00 d0       	rcall	.+0      	; 0x1bfa <uart_puts_p+0x8>
    1bfa:	00 d0       	rcall	.+0      	; 0x1bfc <uart_puts_p+0xa>
    1bfc:	cd b7       	in	r28, 0x3d	; 61
    1bfe:	de b7       	in	r29, 0x3e	; 62
    1c00:	9d 83       	std	Y+5, r25	; 0x05
    1c02:	8c 83       	std	Y+4, r24	; 0x04
    1c04:	03 c0       	rjmp	.+6      	; 0x1c0c <uart_puts_p+0x1a>
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
      uart_putc(c);
    1c06:	8e 81       	ldd	r24, Y+6	; 0x06
    1c08:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
    1c0c:	8c 81       	ldd	r24, Y+4	; 0x04
    1c0e:	9d 81       	ldd	r25, Y+5	; 0x05
    1c10:	9b 83       	std	Y+3, r25	; 0x03
    1c12:	8a 83       	std	Y+2, r24	; 0x02
    1c14:	8c 81       	ldd	r24, Y+4	; 0x04
    1c16:	9d 81       	ldd	r25, Y+5	; 0x05
    1c18:	01 96       	adiw	r24, 0x01	; 1
    1c1a:	9d 83       	std	Y+5, r25	; 0x05
    1c1c:	8c 83       	std	Y+4, r24	; 0x04
    1c1e:	ea 81       	ldd	r30, Y+2	; 0x02
    1c20:	fb 81       	ldd	r31, Y+3	; 0x03
    1c22:	84 91       	lpm	r24, Z+
    1c24:	89 83       	std	Y+1, r24	; 0x01
    1c26:	89 81       	ldd	r24, Y+1	; 0x01
    1c28:	8e 83       	std	Y+6, r24	; 0x06
    1c2a:	8e 81       	ldd	r24, Y+6	; 0x06
    1c2c:	88 23       	and	r24, r24
    1c2e:	59 f7       	brne	.-42     	; 0x1c06 <uart_puts_p+0x14>
      uart_putc(c);

}/* uart_puts_p */
    1c30:	26 96       	adiw	r28, 0x06	; 6
    1c32:	0f b6       	in	r0, 0x3f	; 63
    1c34:	f8 94       	cli
    1c36:	de bf       	out	0x3e, r29	; 62
    1c38:	0f be       	out	0x3f, r0	; 63
    1c3a:	cd bf       	out	0x3d, r28	; 61
    1c3c:	cf 91       	pop	r28
    1c3e:	df 91       	pop	r29
    1c40:	08 95       	ret

00001c42 <__prologue_saves__>:
    1c42:	2f 92       	push	r2
    1c44:	3f 92       	push	r3
    1c46:	4f 92       	push	r4
    1c48:	5f 92       	push	r5
    1c4a:	6f 92       	push	r6
    1c4c:	7f 92       	push	r7
    1c4e:	8f 92       	push	r8
    1c50:	9f 92       	push	r9
    1c52:	af 92       	push	r10
    1c54:	bf 92       	push	r11
    1c56:	cf 92       	push	r12
    1c58:	df 92       	push	r13
    1c5a:	ef 92       	push	r14
    1c5c:	ff 92       	push	r15
    1c5e:	0f 93       	push	r16
    1c60:	1f 93       	push	r17
    1c62:	cf 93       	push	r28
    1c64:	df 93       	push	r29
    1c66:	cd b7       	in	r28, 0x3d	; 61
    1c68:	de b7       	in	r29, 0x3e	; 62
    1c6a:	ca 1b       	sub	r28, r26
    1c6c:	db 0b       	sbc	r29, r27
    1c6e:	0f b6       	in	r0, 0x3f	; 63
    1c70:	f8 94       	cli
    1c72:	de bf       	out	0x3e, r29	; 62
    1c74:	0f be       	out	0x3f, r0	; 63
    1c76:	cd bf       	out	0x3d, r28	; 61
    1c78:	09 94       	ijmp

00001c7a <__epilogue_restores__>:
    1c7a:	2a 88       	ldd	r2, Y+18	; 0x12
    1c7c:	39 88       	ldd	r3, Y+17	; 0x11
    1c7e:	48 88       	ldd	r4, Y+16	; 0x10
    1c80:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c82:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c84:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c86:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c88:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c8a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c8c:	b9 84       	ldd	r11, Y+9	; 0x09
    1c8e:	c8 84       	ldd	r12, Y+8	; 0x08
    1c90:	df 80       	ldd	r13, Y+7	; 0x07
    1c92:	ee 80       	ldd	r14, Y+6	; 0x06
    1c94:	fd 80       	ldd	r15, Y+5	; 0x05
    1c96:	0c 81       	ldd	r16, Y+4	; 0x04
    1c98:	1b 81       	ldd	r17, Y+3	; 0x03
    1c9a:	aa 81       	ldd	r26, Y+2	; 0x02
    1c9c:	b9 81       	ldd	r27, Y+1	; 0x01
    1c9e:	ce 0f       	add	r28, r30
    1ca0:	d1 1d       	adc	r29, r1
    1ca2:	0f b6       	in	r0, 0x3f	; 63
    1ca4:	f8 94       	cli
    1ca6:	de bf       	out	0x3e, r29	; 62
    1ca8:	0f be       	out	0x3f, r0	; 63
    1caa:	cd bf       	out	0x3d, r28	; 61
    1cac:	ed 01       	movw	r28, r26
    1cae:	08 95       	ret

00001cb0 <_exit>:
    1cb0:	f8 94       	cli

00001cb2 <__stop_program>:
    1cb2:	ff cf       	rjmp	.-2      	; 0x1cb2 <__stop_program>
