#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c0d8241460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c0d81f3e10 .scope module, "processor_top_tb" "processor_top_tb" 3 3;
 .timescale -9 -12;
P_000001c0d823e000 .param/l "W" 0 3 6, +C4<00000000000000000000000000100000>;
v000001c0d82a1680_0 .var "clk", 0 0;
v000001c0d82a2d00_0 .var "rst", 0 0;
S_000001c0d81f3fa0 .scope module, "dut" "processor_top" 3 11, 4 4 0, S_000001c0d81f3e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_t";
    .port_info 1 /INPUT 1 "clk_t";
    .port_info 2 /OUTPUT 64 "ALU_O_t";
    .port_info 3 /OUTPUT 64 "read_data_o_t";
P_000001c0d81f6800 .param/l "ADDRESS_WIDTH_inst_memory_t" 0 4 9, +C4<00000000000000000000000000100000>;
P_000001c0d81f6838 .param/l "DATA_WIDTH_t" 0 4 6, +C4<00000000000000000000000001000000>;
P_000001c0d81f6870 .param/l "INSTRUC_WIDTH_t" 0 4 7, +C4<00000000000000000000000000100000>;
P_000001c0d81f68a8 .param/l "IndexWidth_t" 0 4 13, +C4<00000000000000000000000000000101>;
P_000001c0d81f68e0 .param/l "MEM_SIZE_t" 0 4 10, +C4<00000000000000000000000000001010>;
P_000001c0d81f6918 .param/l "NumRegs_t" 0 4 12, +C4<00000000000000000000000000100000>;
P_000001c0d81f6950 .param/l "address_data_mem_t" 0 4 8, +C4<00000000000000000000000000000110>;
P_000001c0d81f6988 .param/l "const_sumador_pc_t" 0 4 14, +C4<00000000000000000000000000000100>;
P_000001c0d81f69c0 .param/l "width_instruc_main_control_t" 0 4 11, +C4<00000000000000000000000000000111>;
L_000001c0d8224ca0 .functor AND 1, v000001c0d82951a0_0, v000001c0d8295ce0_0, C4<1>, C4<1>;
L_000001c0d82fb5e0 .functor BUFZ 64, v000001c0d8296b40_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001c0d82fb340 .functor BUFZ 64, L_000001c0d82a2bc0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001c0d829a200_0 .net "ALU_O_t", 63 0, L_000001c0d82fb5e0;  1 drivers
v000001c0d829a2a0_0 .net "clk_t", 0 0, v000001c0d82a1680_0;  1 drivers
v000001c0d82991c0_0 .net "read_data_o_t", 63 0, L_000001c0d82fb340;  1 drivers
v000001c0d82993a0_0 .net "rst_t", 0 0, v000001c0d82a2d00_0;  1 drivers
v000001c0d829a3e0_0 .net "sel_mux_3", 0 0, L_000001c0d8224ca0;  1 drivers
v000001c0d829aca0_0 .net "w_ALUOp", 1 0, v000001c0d8296a00_0;  1 drivers
v000001c0d8299580_0 .net "w_ALUSrc", 0 0, v000001c0d8295560_0;  1 drivers
v000001c0d8299620_0 .net "w_ALU_RESULT", 63 0, v000001c0d8296b40_0;  1 drivers
v000001c0d8299260_0 .net "w_Branch", 0 0, v000001c0d82951a0_0;  1 drivers
v000001c0d8299300_0 .net "w_INSTRUCTION", 31 0, L_000001c0d8224b50;  1 drivers
v000001c0d829ad40_0 .net "w_MemRead", 0 0, v000001c0d8296dc0_0;  1 drivers
v000001c0d829ade0_0 .net "w_MemWrite", 0 0, v000001c0d8295740_0;  1 drivers
v000001c0d829ae80_0 .net "w_MemtoReg", 0 0, v000001c0d8296960_0;  1 drivers
v000001c0d82996c0_0 .net "w_RegWrite", 0 0, v000001c0d8295ba0_0;  1 drivers
v000001c0d8299760_0 .net "w_addBranch_out", 31 0, L_000001c0d82a26c0;  1 drivers
v000001c0d8299800_0 .net "w_addpc_out", 31 0, L_000001c0d82a14a0;  1 drivers
v000001c0d82998a0_0 .net "w_alu_inst", 1 0, v000001c0d82952e0_0;  1 drivers
v000001c0d8299940_0 .net "w_data1", 63 0, L_000001c0d8224bc0;  1 drivers
v000001c0d82999e0_0 .net "w_data2", 63 0, L_000001c0d8224c30;  1 drivers
v000001c0d82a1b80_0 .net "w_data_in", 63 0, v000001c0d8299d00_0;  1 drivers
v000001c0d82a1fe0_0 .net "w_data_memory_read", 63 0, L_000001c0d82a2bc0;  1 drivers
v000001c0d82a1e00_0 .net "w_imm_to_shift", 63 0, v000001c0d82961e0_0;  1 drivers
v000001c0d82a10e0_0 .net "w_mux1_to_ALU", 63 0, v000001c0d8296460_0;  1 drivers
v000001c0d82a1400_0 .net "w_mux3_to_pc", 31 0, v000001c0d8299a80_0;  1 drivers
v000001c0d82a2300_0 .net "w_pc_out", 31 0, v000001c0d82365f0_0;  1 drivers
v000001c0d82a1180_0 .net "w_shift_to_addbranch", 31 0, L_000001c0d82a19a0;  1 drivers
v000001c0d82a23a0_0 .net "w_zero", 0 0, v000001c0d8295ce0_0;  1 drivers
L_000001c0d82a24e0 .part L_000001c0d8224b50, 0, 7;
L_000001c0d82a1540 .part L_000001c0d8224b50, 7, 5;
L_000001c0d82a1ea0 .part L_000001c0d8224b50, 15, 5;
L_000001c0d82a1a40 .part L_000001c0d8224b50, 20, 5;
S_000001c0d81f6a00 .scope module, "PC" "pc_counter" 4 97, 5 3 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "address_o";
P_000001c0d823db00 .param/l "ADDRESS_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v000001c0d82364b0_0 .net "PC_next", 31 0, v000001c0d8299a80_0;  alias, 1 drivers
v000001c0d82365f0_0 .var "address_o", 31 0;
v000001c0d82362d0_0 .net "clk", 0 0, v000001c0d82a1680_0;  alias, 1 drivers
v000001c0d8235fb0_0 .net "rst", 0 0, v000001c0d82a2d00_0;  alias, 1 drivers
E_000001c0d823d7c0 .event posedge, v000001c0d82362d0_0;
S_000001c0d81fad60 .scope module, "addBranch" "sumadorb" 4 117, 6 4 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /OUTPUT 32 "sum_o";
P_000001c0d823d740 .param/l "N" 0 6 4, +C4<00000000000000000000000000100000>;
v000001c0d8236050_0 .net "a_i", 31 0, v000001c0d82365f0_0;  alias, 1 drivers
v000001c0d8236190_0 .net "b_i", 31 0, L_000001c0d82a19a0;  alias, 1 drivers
v000001c0d8236230_0 .net "sum_o", 31 0, L_000001c0d82a26c0;  alias, 1 drivers
L_000001c0d82a26c0 .arith/sum 32, v000001c0d82365f0_0, L_000001c0d82a19a0;
S_000001c0d81faef0 .scope module, "addPC" "sumadorpc" 4 110, 7 4 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /OUTPUT 32 "sum_o";
P_000001c0d823e1c0 .param/l "N" 0 7 4, +C4<00000000000000000000000000100000>;
v000001c0d8236370_0 .net "a_i", 31 0, v000001c0d82365f0_0;  alias, 1 drivers
v000001c0d82954c0_0 .var "b_i", 31 0;
v000001c0d8295240_0 .net "sum_o", 31 0, L_000001c0d82a14a0;  alias, 1 drivers
L_000001c0d82a14a0 .arith/sum 32, v000001c0d82365f0_0, v000001c0d82954c0_0;
S_000001c0d81fb340 .scope module, "alu_control_ins" "ALU_CONTROL" 4 133, 8 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruccion";
    .port_info 1 /INPUT 2 "ALU_OP";
    .port_info 2 /OUTPUT 2 "alu_inst";
P_000001c0d823dec0 .param/l "width_instruc" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c0d8296d20_0 .net "ALU_OP", 1 0, v000001c0d8296a00_0;  alias, 1 drivers
v000001c0d8296aa0_0 .net "I_30", 0 0, L_000001c0d82a21c0;  1 drivers
v000001c0d8296780_0 .net *"_ivl_1", 2 0, L_000001c0d82a2b20;  1 drivers
L_000001c0d82a30a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c0d8296640_0 .net *"_ivl_5", 0 0, L_000001c0d82a30a8;  1 drivers
v000001c0d82952e0_0 .var "alu_inst", 1 0;
v000001c0d8295060_0 .net "field_3", 3 0, L_000001c0d82a12c0;  1 drivers
v000001c0d8295380_0 .net "instruccion", 31 0, L_000001c0d8224b50;  alias, 1 drivers
E_000001c0d823d5c0 .event anyedge, v000001c0d8296d20_0, v000001c0d8296aa0_0, v000001c0d8295060_0;
L_000001c0d82a2b20 .part L_000001c0d8224b50, 12, 3;
L_000001c0d82a12c0 .concat [ 3 1 0 0], L_000001c0d82a2b20, L_000001c0d82a30a8;
L_000001c0d82a21c0 .part L_000001c0d8224b50, 30, 1;
S_000001c0d81fb4d0 .scope module, "alu_ins" "ALU" 4 125, 9 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "data_rs1";
    .port_info 1 /INPUT 64 "source_2";
    .port_info 2 /INPUT 2 "alu_inst";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c0d823dc80 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000001000000>;
L_000001c0d82256b0 .functor BUFZ 64, v000001c0d8296b40_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001c0d8295f60_0 .net "ALUResult", 63 0, L_000001c0d82256b0;  1 drivers
v000001c0d8296b40_0 .var "ALU_result", 63 0;
v000001c0d8296f00_0 .net "alu_inst", 1 0, v000001c0d82952e0_0;  alias, 1 drivers
v000001c0d8296820_0 .net "data_rs1", 63 0, L_000001c0d8224bc0;  alias, 1 drivers
v000001c0d82966e0_0 .net "source_2", 63 0, v000001c0d8296460_0;  alias, 1 drivers
v000001c0d8295ce0_0 .var "zero", 0 0;
E_000001c0d823de00 .event anyedge, v000001c0d82952e0_0, v000001c0d8296820_0, v000001c0d82966e0_0;
E_000001c0d823ddc0 .event anyedge, v000001c0d8295f60_0;
S_000001c0d81e61f0 .scope module, "data_memory_ins" "data_memory" 4 139, 10 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_data";
P_000001c0d8229500 .param/l "N" 0 10 3, +C4<00000000000000000000000000000110>;
P_000001c0d8229538 .param/l "W" 0 10 2, +C4<00000000000000000000000001000000>;
L_000001c0d8224a70 .functor AND 1, v000001c0d8296dc0_0, L_000001c0d82a1860, C4<1>, C4<1>;
v000001c0d8296000_0 .net "MemRead", 0 0, v000001c0d8296dc0_0;  alias, 1 drivers
v000001c0d8295600_0 .net "MemWrite", 0 0, v000001c0d8295740_0;  alias, 1 drivers
v000001c0d82968c0_0 .net *"_ivl_1", 0 0, L_000001c0d82a1860;  1 drivers
v000001c0d82960a0_0 .net *"_ivl_2", 0 0, L_000001c0d8224a70;  1 drivers
v000001c0d8295ec0_0 .net *"_ivl_4", 63 0, L_000001c0d82a2760;  1 drivers
v000001c0d8296500_0 .net *"_ivl_7", 61 0, L_000001c0d82a1900;  1 drivers
L_000001c0d82a30f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c0d8296be0_0 .net/2u *"_ivl_8", 63 0, L_000001c0d82a30f0;  1 drivers
v000001c0d8295d80_0 .net "address", 63 0, v000001c0d8296b40_0;  alias, 1 drivers
v000001c0d8295420_0 .net "clk", 0 0, v000001c0d82a1680_0;  alias, 1 drivers
v000001c0d82959c0 .array "mem", 0 63, 63 0;
v000001c0d8296140_0 .net "read_data", 63 0, L_000001c0d82a2bc0;  alias, 1 drivers
v000001c0d8295e20_0 .net "rst", 0 0, v000001c0d82a2d00_0;  alias, 1 drivers
v000001c0d8296e60_0 .net "write_data", 63 0, L_000001c0d8224bc0;  alias, 1 drivers
L_000001c0d82a1860 .reduce/nor v000001c0d82a2d00_0;
L_000001c0d82a2760 .array/port v000001c0d82959c0, L_000001c0d82a1900;
L_000001c0d82a1900 .part v000001c0d8296b40_0, 2, 62;
L_000001c0d82a2bc0 .functor MUXZ 64, L_000001c0d82a30f0, L_000001c0d82a2760, L_000001c0d8224a70, C4<>;
S_000001c0d81e6380 .scope module, "immediate_g" "imm" 4 174, 11 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
P_000001c0d823e240 .param/l "N" 0 11 1, +C4<00000000000000000000000001000000>;
v000001c0d82957e0_0 .net "in", 31 0, L_000001c0d8224b50;  alias, 1 drivers
v000001c0d8295b00_0 .var "inmediato", 11 0;
v000001c0d8296c80_0 .var "opcode", 6 0;
v000001c0d82961e0_0 .var "out", 63 0;
E_000001c0d823dac0 .event anyedge, v000001c0d8295380_0, v000001c0d8296c80_0, v000001c0d8295b00_0;
S_000001c0d8201080 .scope module, "instruction_mem" "inst_memory" 4 105, 12 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_000001c0d81f6b90 .param/l "ADDRESS_WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_000001c0d81f6bc8 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
P_000001c0d81f6c00 .param/l "MEM_SIZE" 0 12 4, +C4<00000000000000000000000000001010>;
L_000001c0d8224b50 .functor BUFZ 32, L_000001c0d82a1220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c0d8296280_0 .net *"_ivl_0", 31 0, L_000001c0d82a1220;  1 drivers
v000001c0d8296320_0 .net *"_ivl_3", 7 0, L_000001c0d82a2440;  1 drivers
v000001c0d82963c0_0 .net "address", 31 0, v000001c0d82365f0_0;  alias, 1 drivers
v000001c0d8295100 .array "inst_memory", 0 9, 31 0;
v000001c0d8295880_0 .net "instruction", 31 0, L_000001c0d8224b50;  alias, 1 drivers
L_000001c0d82a1220 .array/port v000001c0d8295100, L_000001c0d82a2440;
L_000001c0d82a2440 .part v000001c0d82365f0_0, 2, 8;
S_000001c0d8201210 .scope module, "main_control" "main_control" 4 181, 13 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_000001c0d823d980 .param/l "width_instruc" 0 13 1, +C4<00000000000000000000000000000111>;
v000001c0d8296a00_0 .var "ALUOp", 1 0;
v000001c0d8295560_0 .var "ALUSrc", 0 0;
v000001c0d82951a0_0 .var "Branch", 0 0;
v000001c0d8296dc0_0 .var "MemRead", 0 0;
v000001c0d8295740_0 .var "MemWrite", 0 0;
v000001c0d8296960_0 .var "MemtoReg", 0 0;
v000001c0d8295ba0_0 .var "RegWrite", 0 0;
v000001c0d82956a0_0 .net "opcode", 6 0, L_000001c0d82a24e0;  1 drivers
E_000001c0d823da40 .event anyedge, v000001c0d82956a0_0;
S_000001c0d8201fa0 .scope module, "mux_1" "mux" 4 153, 14 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_000001c0d823e100 .param/l "ancho" 0 14 1, +C4<00000000000000000000000001000000>;
v000001c0d8295920_0 .net "in_1", 63 0, L_000001c0d8224c30;  alias, 1 drivers
v000001c0d8295a60_0 .net "in_2", 63 0, v000001c0d82961e0_0;  alias, 1 drivers
v000001c0d8296460_0 .var "salida", 63 0;
v000001c0d8295c40_0 .net "sel", 0 0, v000001c0d8295560_0;  alias, 1 drivers
E_000001c0d823da00 .event anyedge, v000001c0d8295560_0, v000001c0d8295920_0, v000001c0d82961e0_0;
S_000001c0d8202130 .scope module, "mux_2" "mux" 4 160, 14 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_000001c0d823d940 .param/l "ancho" 0 14 1, +C4<00000000000000000000000001000000>;
v000001c0d82965a0_0 .net "in_1", 63 0, v000001c0d8296b40_0;  alias, 1 drivers
v000001c0d829a520_0 .net "in_2", 63 0, L_000001c0d82a2bc0;  alias, 1 drivers
v000001c0d8299d00_0 .var "salida", 63 0;
v000001c0d829a5c0_0 .net "sel", 0 0, v000001c0d8296960_0;  alias, 1 drivers
E_000001c0d823d600 .event anyedge, v000001c0d8296960_0, v000001c0d8296b40_0, v000001c0d8296140_0;
S_000001c0d82100e0 .scope module, "mux_3" "mux" 4 167, 14 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /OUTPUT 32 "salida";
P_000001c0d823d680 .param/l "ancho" 0 14 1, +C4<00000000000000000000000000100000>;
v000001c0d829a660_0 .net "in_1", 31 0, L_000001c0d82a14a0;  alias, 1 drivers
v000001c0d8299da0_0 .net "in_2", 31 0, L_000001c0d82a26c0;  alias, 1 drivers
v000001c0d8299a80_0 .var "salida", 31 0;
v000001c0d8299b20_0 .net "sel", 0 0, L_000001c0d8224ca0;  alias, 1 drivers
E_000001c0d823da80 .event anyedge, v000001c0d8299b20_0, v000001c0d8295240_0, v000001c0d8236230_0;
S_000001c0d8210270 .scope module, "registers" "reg_file" 4 196, 15 6 0, S_000001c0d81f3fa0;
 .timescale -7 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /INPUT 5 "writeAddr";
    .port_info 5 /INPUT 5 "readAddr1";
    .port_info 6 /INPUT 5 "readAddr2";
    .port_info 7 /OUTPUT 64 "readData1";
    .port_info 8 /OUTPUT 64 "readData2";
P_000001c0d829b350 .param/l "DataWidth" 0 15 7, +C4<00000000000000000000000001000000>;
P_000001c0d829b388 .param/l "IndexWidth" 0 15 9, +C4<00000000000000000000000000000101>;
P_000001c0d829b3c0 .param/l "NumRegs" 0 15 8, +C4<00000000000000000000000000100000>;
L_000001c0d8224bc0 .functor BUFZ 64, L_000001c0d82a2260, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001c0d8224c30 .functor BUFZ 64, L_000001c0d82a2da0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001c0d8299c60_0 .net *"_ivl_0", 63 0, L_000001c0d82a2260;  1 drivers
v000001c0d829aa20_0 .net *"_ivl_10", 6 0, L_000001c0d82a1360;  1 drivers
L_000001c0d82a3180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0d829aac0_0 .net *"_ivl_13", 1 0, L_000001c0d82a3180;  1 drivers
v000001c0d829ab60_0 .net *"_ivl_2", 6 0, L_000001c0d82a29e0;  1 drivers
L_000001c0d82a3138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c0d8299080_0 .net *"_ivl_5", 1 0, L_000001c0d82a3138;  1 drivers
v000001c0d829a980_0 .net *"_ivl_8", 63 0, L_000001c0d82a2da0;  1 drivers
v000001c0d8299440_0 .net "clk", 0 0, v000001c0d82a1680_0;  alias, 1 drivers
v000001c0d8299e40_0 .net "readAddr1", 4 0, L_000001c0d82a1ea0;  1 drivers
v000001c0d829a480_0 .net "readAddr2", 4 0, L_000001c0d82a1a40;  1 drivers
v000001c0d829af20_0 .net "readData1", 63 0, L_000001c0d8224bc0;  alias, 1 drivers
v000001c0d829a160_0 .net "readData2", 63 0, L_000001c0d8224c30;  alias, 1 drivers
v000001c0d8299120 .array "regs", 0 31, 63 0;
v000001c0d82994e0_0 .net "rst", 0 0, v000001c0d82a2d00_0;  alias, 1 drivers
v000001c0d829a8e0_0 .net "writeAddr", 4 0, L_000001c0d82a1540;  1 drivers
v000001c0d829a7a0_0 .net "writeData", 63 0, v000001c0d8299d00_0;  alias, 1 drivers
v000001c0d829a340_0 .net "writeEn", 0 0, v000001c0d8295ba0_0;  alias, 1 drivers
L_000001c0d82a2260 .array/port v000001c0d8299120, L_000001c0d82a29e0;
L_000001c0d82a29e0 .concat [ 5 2 0 0], L_000001c0d82a1ea0, L_000001c0d82a3138;
L_000001c0d82a2da0 .array/port v000001c0d8299120, L_000001c0d82a1360;
L_000001c0d82a1360 .concat [ 5 2 0 0], L_000001c0d82a1a40, L_000001c0d82a3180;
S_000001c0d82a0bc0 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 15 29, 15 29 0, S_000001c0d8210270;
 .timescale -7 -12;
v000001c0d829a700_0 .var/2s "i", 31 0;
S_000001c0d82a0260 .scope module, "shifter" "shift" 4 209, 16 1 0, S_000001c0d81f3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 32 "out";
P_000001c0d823d800 .param/l "N" 0 16 1, +C4<00000000000000000000000001000000>;
v000001c0d829ac00_0 .net *"_ivl_2", 62 0, L_000001c0d82a28a0;  1 drivers
L_000001c0d82a31c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c0d8299ee0_0 .net *"_ivl_4", 0 0, L_000001c0d82a31c8;  1 drivers
v000001c0d829a020_0 .net *"_ivl_7", 31 0, L_000001c0d82a2e40;  1 drivers
v000001c0d8299f80_0 .net "in", 63 0, v000001c0d82961e0_0;  alias, 1 drivers
v000001c0d829a840_0 .net "intermedio", 63 0, L_000001c0d82a2800;  1 drivers
v000001c0d829a0c0_0 .net "out", 31 0, L_000001c0d82a19a0;  alias, 1 drivers
L_000001c0d82a28a0 .part v000001c0d82961e0_0, 0, 63;
L_000001c0d82a2800 .concat [ 1 63 0 0], L_000001c0d82a31c8, L_000001c0d82a28a0;
L_000001c0d82a2e40 .part L_000001c0d82a2800, 0, 32;
L_000001c0d82a19a0 .concat [ 32 0 0 0], L_000001c0d82a2e40;
    .scope S_000001c0d81f6a00;
T_0 ;
    %wait E_000001c0d823d7c0;
    %load/vec4 v000001c0d8235fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c0d82365f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c0d82364b0_0;
    %assign/vec4 v000001c0d82365f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c0d8201080;
T_1 ;
    %vpi_call/w 12 16 "$readmemh", "programa.hex", v000001c0d8295100, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001001 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c0d81faef0;
T_2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001c0d82954c0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000001c0d81fb4d0;
T_3 ;
    %wait E_000001c0d823ddc0;
    %load/vec4 v000001c0d8295f60_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8295ce0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295ce0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c0d81fb4d0;
T_4 ;
    %wait E_000001c0d823de00;
    %load/vec4 v000001c0d8296f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v000001c0d8296820_0;
    %load/vec4 v000001c0d82966e0_0;
    %add;
    %store/vec4 v000001c0d8296b40_0, 0, 64;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001c0d8296820_0;
    %load/vec4 v000001c0d82966e0_0;
    %add;
    %store/vec4 v000001c0d8296b40_0, 0, 64;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001c0d8296820_0;
    %load/vec4 v000001c0d82966e0_0;
    %sub;
    %store/vec4 v000001c0d8296b40_0, 0, 64;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001c0d8296820_0;
    %load/vec4 v000001c0d82966e0_0;
    %and;
    %store/vec4 v000001c0d8296b40_0, 0, 64;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001c0d8296820_0;
    %load/vec4 v000001c0d82966e0_0;
    %or;
    %store/vec4 v000001c0d8296b40_0, 0, 64;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c0d81fb340;
T_5 ;
    %wait E_000001c0d823d5c0;
    %load/vec4 v000001c0d8296d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0d82952e0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0d82952e0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c0d82952e0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001c0d8296aa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v000001c0d8295060_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0d82952e0_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000001c0d8296aa0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v000001c0d8295060_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c0d82952e0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v000001c0d8296aa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.13, 4;
    %load/vec4 v000001c0d8295060_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c0d82952e0_0, 0, 2;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v000001c0d8296aa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.16, 4;
    %load/vec4 v000001c0d8295060_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c0d82952e0_0, 0, 2;
T_5.14 ;
T_5.12 ;
T_5.9 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c0d81e61f0;
T_6 ;
    %vpi_call/w 10 20 "$readmemh", "programa_inst.hex", v000001c0d82959c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001001 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001c0d81e61f0;
T_7 ;
    %wait E_000001c0d823d7c0;
    %load/vec4 v000001c0d8295600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c0d8296e60_0;
    %load/vec4 v000001c0d8295d80_0;
    %parti/s 62, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0d82959c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c0d8201fa0;
T_8 ;
    %wait E_000001c0d823da00;
    %load/vec4 v000001c0d8295c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v000001c0d8295920_0;
    %store/vec4 v000001c0d8296460_0, 0, 64;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v000001c0d8295920_0;
    %store/vec4 v000001c0d8296460_0, 0, 64;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000001c0d8295a60_0;
    %store/vec4 v000001c0d8296460_0, 0, 64;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c0d8202130;
T_9 ;
    %wait E_000001c0d823d600;
    %load/vec4 v000001c0d829a5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v000001c0d82965a0_0;
    %store/vec4 v000001c0d8299d00_0, 0, 64;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v000001c0d82965a0_0;
    %store/vec4 v000001c0d8299d00_0, 0, 64;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001c0d829a520_0;
    %store/vec4 v000001c0d8299d00_0, 0, 64;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c0d82100e0;
T_10 ;
    %wait E_000001c0d823da80;
    %load/vec4 v000001c0d8299b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %load/vec4 v000001c0d829a660_0;
    %store/vec4 v000001c0d8299a80_0, 0, 32;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v000001c0d829a660_0;
    %store/vec4 v000001c0d8299a80_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000001c0d8299da0_0;
    %store/vec4 v000001c0d8299a80_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c0d81e6380;
T_11 ;
    %wait E_000001c0d823dac0;
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001c0d8296c80_0, 0, 7;
    %load/vec4 v000001c0d8296c80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001c0d8295b00_0, 0, 12;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v000001c0d8295b00_0, 0, 12;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c0d8295b00_0, 0, 12;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c0d82957e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c0d8295b00_0, 0, 12;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %load/vec4 v000001c0d8295b00_0;
    %pad/s 64;
    %store/vec4 v000001c0d82961e0_0, 0, 64;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001c0d8201210;
T_12 ;
    %wait E_000001c0d823da40;
    %load/vec4 v000001c0d82956a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c0d8295560_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c0d8296960_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c0d8295ba0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c0d8296dc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c0d8295740_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c0d82951a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c0d8296a00_0, 0, 2;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8296960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8295ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8296dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d82951a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c0d8296a00_0, 0, 2;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8295560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8296960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8295ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8296dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d82951a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0d8296a00_0, 0, 2;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8295560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8296960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8296dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d8295740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d82951a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c0d8296a00_0, 0, 2;
    %jmp T_12.5;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8296960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8296dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d8295740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d82951a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c0d8296a00_0, 0, 2;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001c0d8210270;
T_13 ;
    %wait E_000001c0d823d7c0;
    %load/vec4 v000001c0d82994e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %fork t_1, S_000001c0d82a0bc0;
    %jmp t_0;
    .scope S_000001c0d82a0bc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0d829a700_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001c0d829a700_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000001c0d829a700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0d8299120, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c0d829a700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001c0d829a700_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_000001c0d8210270;
t_0 %join;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c0d829a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001c0d829a7a0_0;
    %load/vec4 v000001c0d829a8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0d8299120, 0, 4;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c0d81f3e10;
T_14 ;
    %delay 1000, 0;
    %load/vec4 v000001c0d82a1680_0;
    %inv;
    %store/vec4 v000001c0d82a1680_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c0d81f3e10;
T_15 ;
    %vpi_call/w 3 21 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c0d81f3e10 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001c0d81f3e10;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0d82a2d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0d82a1680_0, 0, 1;
    %wait E_000001c0d823d7c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0d82a2d00_0, 0;
    %delay 100000000, 0;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "processor_tb.sv";
    "processor_top.sv";
    "pc_counter.sv";
    "sumadorb.sv";
    "sumadorpc.sv";
    "ALU_CONTROL.sv";
    "ALU.sv";
    "data_memory.sv";
    "imm.sv";
    "inst_memory.sv";
    "main_control.sv";
    "mux.sv";
    "reg_file.sv";
    "shift.sv";
