Info: constrained 'hwclk' to bel 'X24/Y0/io1'
Info: constrained 'dht11_data' to bel 'X0/Y12/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       36 LCs used as LUT4 only
Info:       28 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        2 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk (fanout 23)
Info: promoting $PACKER_GND_NET [reset] (fanout 19)
Info: promoting hwclk$SB_IO_IN (fanout 5)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0xa5537d12

Info: Device utilisation:
Info: 	         ICESTORM_LC:    70/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     2/  256     0%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial analytic placement for 51 cells, random placement wirelen = 1762.
Info:     at initial placer iter 0, wirelen = 19
Info:     at initial placer iter 1, wirelen = 20
Info:     at initial placer iter 2, wirelen = 20
Info:     at initial placer iter 3, wirelen = 20
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 25, spread = 204, legal = 204; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 204, spread = 232, legal = 259; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 20, spread = 218, legal = 232; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 32, spread = 210, legal = 218; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 207, spread = 213, legal = 216; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 30, spread = 160, legal = 172; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 29, spread = 142, legal = 156; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 148, spread = 148, legal = 156; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 23, spread = 153, legal = 181; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 30, spread = 152, legal = 166; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 156, spread = 156, legal = 166; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 26, spread = 194, legal = 205; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 33, spread = 182, legal = 199; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 189, spread = 189, legal = 199; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 29, spread = 177, legal = 199; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 33, spread = 150, legal = 160; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 150, spread = 150, legal = 160; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 27, spread = 180, legal = 203; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 32, spread = 181, legal = 201; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 189, spread = 189, legal = 201; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 26, spread = 146, legal = 170; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 32, spread = 162, legal = 163; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 150, spread = 156, legal = 163; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 22, spread = 145, legal = 163; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 32, spread = 157, legal = 166; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 153, spread = 153, legal = 166; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 24, spread = 172, legal = 194; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 38, spread = 159, legal = 165; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 157, spread = 157, legal = 165; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 32, spread = 143, legal = 159; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 33, spread = 157, legal = 190; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 182, spread = 182, legal = 190; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 27, spread = 180, legal = 204; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 40, spread = 162, legal = 169; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 161, spread = 161, legal = 169; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 32, spread = 147, legal = 170; time = 0.00s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 36, spread = 189, legal = 196; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 186, spread = 186, legal = 194; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 31, spread = 174, legal = 188; time = 0.00s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 39, spread = 161, legal = 189; time = 0.00s
Info:     at iteration #14, type SB_GB: wirelen solved = 181, spread = 181, legal = 189; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 32, spread = 172, legal = 191; time = 0.00s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 38, spread = 180, legal = 190; time = 0.00s
Info:     at iteration #15, type SB_GB: wirelen solved = 182, spread = 182, legal = 190; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 36, spread = 171, legal = 186; time = 0.00s
Info: HeAP Placer Time: 0.07s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 43, wirelen = 159
Info:   at iteration #5: temp = 0.000000, timing cost = 40, wirelen = 120
Info:   at iteration #10: temp = 0.000000, timing cost = 51, wirelen = 103
Info:   at iteration #15: temp = 0.000000, timing cost = 49, wirelen = 97
Info:   at iteration #17: temp = 0.000000, timing cost = 45, wirelen = 99 
Info: SA placement time 0.03s

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 441.70 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 189.43 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 1.13 ns

Info: Checksum: 0xec2a623e

Info: Routing..
Info: Setting up routing queue.
Info: Routing 238 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        252 |       14        221 |   14   221 |         0|       0.02       0.02|
Info: Routing complete.
Info: Router1 time 0.02s
Info: Checksum: 0x5610cd4e

Info: Critical path report for clock 'hwclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source frequencyDivider.count_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  0.6  1.1    Net frequencyDivider.count[2] (14,1) -> (14,1)
Info:                Sink frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  top.v:26.5-29.2
Info:                  ./freqDiv.v:25.16-25.25
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.4  1.6  Source frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.3  2.9    Net frequencyDivider.count_SB_DFFSR_Q_R (14,1) -> (15,1)
Info:                Sink frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  3.0  Setup frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 1.1 ns logic, 1.9 ns routing

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source startModule.states_SB_LUT4_I1_LC.O
Info:  0.6  1.1    Net startModule.counter[0] (3,10) -> (2,11)
Info:                Sink startModule.states_SB_LUT4_I2_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  top.v:31.13-36.2
Info:                  ./StartModule.v:43.32-43.41
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4  1.6  Source startModule.states_SB_LUT4_I2_I0_SB_LUT4_O_1_LC.O
Info:  0.6  2.2    Net startModule.states_SB_LUT4_I2_I0[0] (2,11) -> (1,11)
Info:                Sink startModule.states_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.6  Source startModule.states_SB_LUT4_I2_LC.O
Info:  0.6  3.2    Net startModule.states_SB_LUT4_I2_O[0] (1,11) -> (2,11)
Info:                Sink startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.6  Source startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  4.2    Net startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] (2,11) -> (1,11)
Info:                Sink startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.6  Source startModule.states_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  1.3  5.9    Net startModule.states_SB_DFFESR_Q_E (1,11) -> (1,11)
Info:                Sink startModule.states_SB_DFFESR_Q_D_SB_LUT4_O_1_LC.CEN
Info:  0.1  6.0  Setup startModule.states_SB_DFFESR_Q_D_SB_LUT4_O_1_LC.CEN
Info: 2.3 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source startModule.data_aux_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net startModule.data_aux (1,13) -> (0,12)
Info:                Sink dht11_data$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:31.13-36.2
Info:                  ./StartModule.v:8.5-8.13
Info: 0.5 ns logic, 0.6 ns routing

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 335.68 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 166.97 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 1.13 ns

Info: Program finished normally.
