# vsim -onfinish stop -coverage -sv_seed 73 "+UVM_TESTNAME=i2c_master_hs_master_code_test" -l regr_ucdb_2023Feb04-15_41/run_i2c_master_hs_master_code_test_73.log work.rkv_i2c_tb 
# Start time: 15:46:50 on Feb 04,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.rkv_i2c_if(fast)
# Loading work.lvc_i2c_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.lvc_i2c_pkg(fast)
# Loading work.lvc_apb_pkg(fast)
# Loading work.rkv_i2c_pkg(fast)
# Loading work.rkv_i2c_tb(fast)
# Loading work.rkv_DW_apb_i2c(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.lvc_apb_if(fast)
# ** Warning: (vsim-3838) Variable '/rkv_i2c_tb/apb_if/prdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv Line: 27
# ** Warning: (vsim-3838) Variable '/rkv_i2c_tb/apb_if/pready' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv Line: 28
# ** Warning: (vsim-3838) Variable '/rkv_i2c_tb/apb_if/pslverr' written by continuous and procedural assignments. 
# One of the assignments is implicit. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv Line: 29
# Loading /opt/mentor/questasim10.7/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable0_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable1_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ack_general_call_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_master_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_hs_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_fs_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ss_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_mst_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_tx_empty_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_slv_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_rstrt_en_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_slave_en_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_p_det_ifaddr_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_sda_hold_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_source_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_done_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_ic_rd_req_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_p_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_s_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# UVM_INFO @ 0: reporter [RNTST] Running test i2c_master_hs_master_code_test...
# UVM_INFO ../env/rkv_i2c_env.sv(56) @ 0: uvm_test_top.env [build_phase] Unable to get ral_block_rkv_i2c from uvm_config_db and create a RGM locally
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(82) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(127) @ 0: uvm_test_top.env.i2c_mst [build_phase] creating passive agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(142) @ 0: uvm_test_top.env.i2c_mst [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(147) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(144) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(157) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(83) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(132) @ 0: uvm_test_top.env.i2c_slv [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(135) @ 0: uvm_test_top.env.i2c_slv [build_phase] creating active agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(150) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(191) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(214) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(143) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(156) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv(65) @ 0: uvm_test_top.env.i2c_slv.sequencer [build_phase] cfg get ok
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(152) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(156) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(155) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(159) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../tests/user_tests/i2c_master_hs_master_code_test.sv(20) @ 0: uvm_test_top [SEQ] sequence starting
# include_coverage not located
#   did you mean i2c_vif?
#   did you mean recording_detail?
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(186) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 0: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @1305        
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b1          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(196) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(238) @ 0: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(317) @ 0: uvm_test_top.env.i2c_slv.driver [run_phase] lvc_i2c_slave_driver::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(183) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(170) @ 0: uvm_test_top.env.i2c_mst [reconfigure_via_task] configuration at uvm_test_top.env.i2c_mst:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @515         
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b0          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(193) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(194) @ 0: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Starting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(115) @ 0: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] reset_listener ...
# UVM_INFO ../seq_lib/user_virt_seqs/i2c_master_hs_master_code_virt_seq.sv(11) @ 0: uvm_test_top.env.sqr@@seq [i2c_master_hs_master_code_virt_seq] =====================STARTED=====================
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(203) @ 105000: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(247) @ 105000: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 142000: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
# ----------------------------------------------------------------------------------
# Name                             Type                         Size  Value         
# ----------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @519          
#   inst                           string                       0     ""            
#   bus_speed                      bus_speed_enum               3     HIGHSPEED_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS       
#   scl_high_time_ss               integral                     32    'd4000        
#   scl_low_time_ss                integral                     32    'd4700        
#   scl_high_time_offset_ss        integral                     32    'd1000        
#   scl_low_time_offset_ss         integral                     32    'd300         
#   min_su_sta_time_ss             integral                     32    'd4700        
#   min_su_sto_time_ss             integral                     32    'd4000        
#   min_su_dat_time_ss             integral                     32    'd250         
#   min_hd_sta_time_ss             integral                     32    'd4000        
#   min_hd_dat_time_ss             integral                     32    'd300         
#   max_hd_dat_time_ss             integral                     32    'd3450        
#   tbuf_time_ss                   integral                     32    'd4700        
#   scl_high_time_fs               integral                     32    'd600         
#   scl_low_time_fs                integral                     32    'd1300        
#   scl_high_time_offset_fs        integral                     32    'd300         
#   scl_low_time_offset_fs         integral                     32    'd300         
#   min_su_sta_time_fs             integral                     32    'd600         
#   min_su_sto_time_fs             integral                     32    'd600         
#   min_su_dat_time_fs             integral                     32    'd100         
#   min_hd_sta_time_fs             integral                     32    'd600         
#   min_hd_dat_time_fs             integral                     32    'd300         
#   max_hd_dat_time_fs             integral                     32    'd900         
#   tbuf_time_fs                   integral                     32    'd1300        
#   scl_high_time_hs               integral                     32    'd100         
#   scl_low_time_hs                integral                     32    'd200         
#   scl_high_time_offset_hs        integral                     32    'd40          
#   scl_low_time_offset_hs         integral                     32    'd40          
#   min_su_sta_time_hs             integral                     32    'd160         
#   min_su_sto_time_hs             integral                     32    'd160         
#   min_su_dat_time_hs             integral                     32    'd10          
#   min_hd_sta_time_hs             integral                     32    'd160         
#   min_hd_dat_time_hs             integral                     32    'd40          
#   max_hd_dat_time_hs             integral                     32    'd70          
#   tbuf_time_hs                   integral                     32    'd1300        
#   scl_high_time_fm_plus          integral                     32    'd260         
#   scl_low_time_fm_plus           integral                     32    'd500         
#   scl_high_time_offset_fm_plus   integral                     32    'd120         
#   scl_low_time_offset_fm_plus    integral                     32    'd120         
#   min_su_sta_time_fm_plus        integral                     32    'd260         
#   min_su_sto_time_fm_plus        integral                     32    'd260         
#   min_su_dat_time_fm_plus        integral                     32    'd50          
#   min_hd_sta_time_fm_plus        integral                     32    'd260         
#   min_hd_dat_time_fm_plus        integral                     32    'd300         
#   max_hd_dat_time_fm_plus        integral                     32    'd900         
#   tbuf_time_fm_plus              integral                     32    'd500         
#   agent_id                       integral                     32    'b0           
#   master_code                    integral                     3     'b0           
#   slave_address                  integral                     10    'b1100110011  
#   enable_10bit_addr              integral                     1     'b0           
#   enable_response_to_gen_call    integral                     1     'b1           
#   slave_type                     integral                     32    'd1           
#   enable_put_response            integral                     1     'b1           
#   enable_cci_8bit                integral                     1     'b0           
#   enable_eeprom_32bit            integral                     1     'b0           
#   enable_driver_events           integral                     1     'b1           
#   enable_pullup_resistor         integral                     1     'b1           
#   start_hs_in_fm_plus            integral                     1     'b0           
#   enable_bus_clear_sda           integral                     1     'b0           
#   enable_bus_clear_scl_off       integral                     1     'b0           
#   clock_count_bus_clear_sda_low  integral                     32    'd15          
#   clock_count_for_sda_bus_clear  integral                     32    'd3           
#   bus_clear_sda_timeout          integral                     32    'd20000       
#   enable_glitch_insert_sda       integral                     1     'b0           
#   glitch_size_sda                integral                     32    'd1           
#   enable_glitch_insert_scl       integral                     1     'b0           
#   glitch_size_scl                integral                     32    'd1           
#   no_of_slave_address_ranges     integral                     32    'd0           
#   slave_address_start            da(integral)                 0     -             
#   slave_address_end              da(integral)                 0     -             
#   timescale_factor               real                         64    1.000000      
#   device_id                      integral                     24    'b0           
#   t_reset_detect_time            integral                     64    'b0           
#   enable_tlow_1mhz_check         integral                     1     'b0           
#   enable_tlow_400khz_check       integral                     1     'b0           
#   enable_tlow_100khz_check       integral                     1     'b0           
#   inst                           string                       0     ""            
#   checks_coverage_enable         integral                     1     'b0           
#   is_active                      integral                     1     'b1           
#   checks_enable                  integral                     1     'b1           
#   enable_xml_gen                 integral                     1     'b0           
#   enable_traffic_log             integral                     1     'b1           
#   enable_slave_blocking          integral                     1     'b0           
#   enable_slave_trans_log         integral                     1     'b0           
# ----------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 150011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 154000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_FS_SPKLEN: value='h5
# UVM_INFO @ 154000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_FS_SPKLEN=5
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 162011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 166000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_HS_SPKLEN: value='h1
# UVM_INFO @ 166000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_HS_SPKLEN=1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 174011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 178000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_FS_SPKLEN: value='h0 : updated value = 'h0
# UVM_INFO @ 178000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_FS_SPKLEN=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 186011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 190000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_SPKLEN: value='h0 : updated value = 'h0
# UVM_INFO @ 190000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_SPKLEN=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 198011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 202000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_FS_SPKLEN: value='h1
# UVM_INFO @ 202000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_FS_SPKLEN=1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 210011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 214000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_HS_SPKLEN: value='h1
# UVM_INFO @ 214000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_HS_SPKLEN=1
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_config_seq.sv(38) @ 214000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_user_cfg_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 222011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 226000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_CON: value='h6f : updated value = 'h6f
# UVM_INFO @ 226000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_CON=0x6f
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 234011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 238000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_TAR: value='h333 : updated value = 'h333
# UVM_INFO @ 238000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_TAR=0x333
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 246011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 250000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 250000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_config_seq.sv(79) @ 250000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_user_cfg_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 250000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 258000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 258011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 262000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 262000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 270011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 274000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h1 : updated value = 'h1
# UVM_INFO @ 274000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 274000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 274000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @1924                                          
#   cmd                          command_enum               8     I2C_DEVICE_ID                                  
#   addr                         integral                   10    'h333                                          
#   data                         da(integral)               813   -                                              
#     [0]                        integral                   8     'hd8                                           
#     [1]                        integral                   8     'h8e                                           
#     [2]                        integral                   8     'h14                                           
#     [3]                        integral                   8     'h3e                                           
#     [4]                        integral                   8     'h53                                           
#     ...                        ...                        ...   ...                                            
#     [808]                      integral                   8     'h46                                           
#     [809]                      integral                   8     'h22                                           
#     [810]                      integral                   8     'h8f                                           
#     [811]                      integral                   8     'h39                                           
#     [812]                      integral                   8     'h7                                            
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    274000                                         
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 21958000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 27945000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_DEVICE_ID
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 27945000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @1941    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'h1      
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @1945    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'h1      
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(14) @ 27945000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 27945000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 27945000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 27945000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 27950011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 27954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 27954000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 27954000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(23) @ 27954000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 37954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 37954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 37954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 37958011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 37962000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 37962000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 37962000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 37962000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 37962000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 37962000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 37970011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 37974000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 37974000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_MADDR: value='h0 : updated value = 'h0
# UVM_INFO @ 37974000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_MADDR=0x0
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_config_seq.sv(38) @ 37974000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_user_cfg_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 37974000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 37974000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 37974000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 37982011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 37986000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 37986000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 37986000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/user_elem_seqs/apb_user_config_seq.sv(79) @ 37986000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_user_cfg_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 37986000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 37986000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 37986000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 37986000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 37994011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 37998000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 37998000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 37998000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 37998000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 37998000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 37998000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 38006011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 38010000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 38010000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h3 : updated value = 'h3
# UVM_INFO @ 38010000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x3
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 38010000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 38010000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2113                                          
#   cmd                          command_enum               8     I2C_GEN_CALL                                   
#   addr                         integral                   10    'h333                                          
#   data                         da(integral)               720   -                                              
#     [0]                        integral                   8     'h68                                           
#     [1]                        integral                   8     'h6c                                           
#     [2]                        integral                   8     'h1e                                           
#     [3]                        integral                   8     'hd1                                           
#     [4]                        integral                   8     'h17                                           
#     ...                        ...                        ...   ...                                            
#     [715]                      integral                   8     'h8f                                           
#     [716]                      integral                   8     'h5                                            
#     [717]                      integral                   8     'h8f                                           
#     [718]                      integral                   8     'h9b                                           
#     [719]                      integral                   8     'h1f                                           
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    38010000                                       
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 59698000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 65685000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_GEN_CALL
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 65685000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2129    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'h3      
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2133    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'h3      
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(14) @ 65685000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 65685000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 65685000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 65685000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 65690011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 65694000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 65694000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 65694000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(23) @ 65694000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 75694000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 75694000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 75694000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 75698011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 75702000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 75702000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 75702000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 75702000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 75702000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 75702000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 75710011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 75714000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 75714000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_MADDR: value='h7 : updated value = 'h7
# UVM_INFO @ 75714000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_MADDR=0x7
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 75714000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 75714000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 75714000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 75722011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 75726000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 75726000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 75726000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 75726000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 75726000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 75726000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 75726000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 75734011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 75738000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 75738000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 75738000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 75738000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 75738000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 75738000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 75746011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 75750000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(218) @ 75750000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h2 : updated value = 'h2
# UVM_INFO @ 75750000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x2
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 75750000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 75750000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2296                                          
#   cmd                          command_enum               8     I2C_READ                                       
#   addr                         integral                   10    'h330                                          
#   data                         da(integral)               286   -                                              
#     [0]                        integral                   8     'h15                                           
#     [1]                        integral                   8     'had                                           
#     [2]                        integral                   8     'h7                                            
#     [3]                        integral                   8     'hab                                           
#     [4]                        integral                   8     'h70                                           
#     ...                        ...                        ...   ...                                            
#     [281]                      integral                   8     'ha2                                           
#     [282]                      integral                   8     'h8c                                           
#     [283]                      integral                   8     'h48                                           
#     [284]                      integral                   8     'ha0                                           
#     [285]                      integral                   8     'h88                                           
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    75750000                                       
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 97438000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 103425000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_READ
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 103425000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2312    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'h2      
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2316    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'h2      
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(14) @ 103425000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 103425000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 103425000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 103425000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 103430011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 103434000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(223) @ 103434000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 103434000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(23) @ 103434000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_wait_empty_seq [body] Exiting...
# UVM_INFO ../seq_lib/user_virt_seqs/i2c_master_hs_master_code_virt_seq.sv(89) @ 113434000: uvm_test_top.env.sqr@@seq [i2c_master_hs_master_code_virt_seq] ====================FINIkSHED====================
# UVM_INFO ../tests/user_tests/i2c_master_hs_master_code_test.sv(22) @ 113434000: uvm_test_top [SEQ] sequence finished
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 113434000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(193) @ 113434000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] 
#  ------------------------------------------------ 
# |   ScoreBoard(Disabled) Report                  |
#  ------------------------------------------------ 
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(205) @ 113434000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] 
#  DISABLED REASON::
#  Scoreboard is auto-diabled due to [abort/exceptional interrupt asserted].
# 
# --- UVM Report Summary ---
# 
# Quit count :     0 of    10
# ** Report counts by severity
# UVM_INFO :  241
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [REG_PREDICT]    24
# [RNTST]     1
# [RegModel]    24
# [SEQ]     2
# [TEST_DONE]     1
# [body]    22
# [build_phase]    16
# [connect_phase]     4
# [consume_from_seq_item_port]     3
# [i2c_master_hs_master_code_virt_seq]     2
# [lvc_apb_master_driver]   121
# [reconfigure_via_task]     3
# [rkv_i2c_master_scoreboard]     6
# [run_phase]     9
# ** Note: $finish    : /opt/mentor/questasim10.7/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 113434 ns  Iteration: 59  Instance: /rkv_i2c_tb
# Break in Task uvm_pkg/uvm_root::run_test at /opt/mentor/questasim10.7/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /opt/mentor/questasim10.7/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 15:47:01 on Feb 04,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 4
# Simulating i2c_master_start_byte_test
# 15 +UVM_TESTNAME=i2c_master_start_byte_test -l regr_ucdb_2023Feb04-15_41/run_i2c_master_start_byte_test_15.log
