Test passed!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/carlos/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/carlos/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrix_mult_top glbl -prj matrix_mult.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /home/carlos/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrix_mult 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_a
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/matrix_mult.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_matrix_mult_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/AESL_automem_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/matrix_mult_mac_mbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrix_mult_mac_mbkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity matrix_mult_mac_mbkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/AESL_automem_prod.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_prod
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/matrix_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrix_mult
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.matrix_mult_mac_mbkb_DSP48_0 [matrix_mult_mac_mbkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.matrix_mult_mac_mbkb [\matrix_mult_mac_mbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.matrix_mult [matrix_mult_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_a [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_b [aesl_automem_b_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_prod [aesl_automem_prod_default]
Compiling architecture behav of entity xil_defaultlib.apatb_matrix_mult_top
Built simulation snapshot matrix_mult

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/xsim.dir/matrix_mult/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/xsim.dir/matrix_mult/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 25 16:18:47 2019. For additional details about this file, please refer to the WebTalk help file at /home/carlos/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 25 16:18:47 2019...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrix_mult/xsim_script.tcl
# xsim {matrix_mult} -autoloadwcfg -tclbatch {matrix_mult.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source matrix_mult.tcl
## run all
Note: simulation done!
Time: 3572500 ps  Iteration: 1  Process: /apatb_matrix_mult_top/generate_sim_done_proc  File: /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/matrix_mult.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 3572500 ps  Iteration: 1  Process: /apatb_matrix_mult_top/generate_sim_done_proc  File: /home/carlos/Desktop/REPO/github/cpantel/TheZynqBook/2018/exercise03/hls/tut3A/matrix_multiplier/solution1/sim/vhdl/matrix_mult.autotb.vhd
$finish called at time : 3572500 ps
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 25 16:19:09 2019...
Test passed!
