#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 13 20:39:23 2022
# Process ID: 18732
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11564 E:\Code\4K-Upsampling-System-on-Zynq\vivado\vivado.xpr
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.log
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.xpr
INFO: [Project 1-313] Project file moved from 'D:/SISR/github/4K-Upsampling-System-on-Zynq/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Upsampling_Bayes_0_0

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1085.230 ; gain = 430.523
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Upsampling_Bayes:1.0 [get_ips  design_1_Upsampling_Bayes_0_0] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:user:Upsampling_Bayes:1.0 - Upsampling_Bayes_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <design_1> from BD file <E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_Upsampling_Bayes_0_0 (Upsampling_Bayes_v1_0 1.0) from revision 12 to revision 14
Wrote  : <E:\Code\4K-Upsampling-System-on-Zynq\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Code/4K-Upsampling-System-on-Zynq/vivado/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.914 ; gain = 35.414
export_ip_user_files -of_objects [get_ips design_1_Upsampling_Bayes_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(128) on '/axi_dma_0' with propagated value(32). Command ignored
ERROR: [IP_Flow 19-3461] Value '32' is out of the range for parameter 'Memory Map Data Width(c_m_axi_s2mm_data_width)' for BD Cell 'axi_dma_0' . Valid values are - 128, 256, 512, 1024
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_dma_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_dma_7.1::propagate Line 18
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(128) on '/axi_dma_0' with propagated value(32). Command ignored
ERROR: [IP_Flow 19-3461] Value '32' is out of the range for parameter 'Memory Map Data Width(c_m_axi_s2mm_data_width)' for BD Cell 'axi_dma_0' . Valid values are - 128, 256, 512, 1024
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_dma_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_dma_7.1::propagate Line 18
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(128) on '/axi_dma_0' with propagated value(32). Command ignored
ERROR: [IP_Flow 19-3461] Value '32' is out of the range for parameter 'Memory Map Data Width(c_m_axi_s2mm_data_width)' for BD Cell 'axi_dma_0' . Valid values are - 128, 256, 512, 1024
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_dma_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_dma_7.1::propagate Line 18
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXIS_S2MM_TDATA_WIDTH(128) on '/axi_dma_0' with propagated value(32). Command ignored
ERROR: [IP_Flow 19-3461] Value '32' is out of the range for parameter 'Memory Map Data Width(c_m_axi_s2mm_data_width)' for BD Cell 'axi_dma_0' . Valid values are - 128, 256, 512, 1024
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_dma_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_dma_7.1::propagate Line 18
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_dma_0: set_property error: Value '32' is out of the range for parameter 'Memory Map Data Width(c_m_axi_s2mm_data_width)' for BD Cell 'axi_dma_0' . Valid values are - 128, 256, 512, 1024
Customization errors found on 'axi_dma_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /axi_dma_0: set_property error: Value '32' is out of the range for parameter 'Memory Map Data Width(c_m_axi_s2mm_data_width)' for BD Cell 'axi_dma_0' . Valid values are - 128, 256, 512, 1024
Customization errors found on 'axi_dma_0'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_dma_0/S_AXIS_S2MM(16) and /axis_data_fifo_1/M_AXIS(4)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd 
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1875.914 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property location {4 1383 615} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.C_M00_AXIS_TDATA_WIDTH {128} CONFIG.C_M00_AXIS_START_COUNT {16}] [get_bd_cells Upsampling_Bayes_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {16}] [get_bd_cells axis_data_fifo_1]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_vdma_1_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_cells axi_mem_intercon]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (142 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (142 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (142 MHz)} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (142 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (142 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (142 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (142 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.914 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells axis_data_fifo_1]
endgroup
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1875.914 ; gain = 0.000
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_processing_system7_0_1_synth_1
reset_run design_1_axis_data_fifo_1_0_synth_1
reset_run design_1_system_ila_0_2_synth_1
reset_run design_1_system_ila_1_2_synth_1
save_bd_design
Wrote  : <E:\Code\4K-Upsampling-System-on-Zynq\vivado\vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_142M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Upsampling_Bayes_0 .
Exporting to file e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_2/bd_0/hw_handoff/design_1_system_ila_0_2.hwh
Generated Block Design Tcl file e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_2/bd_0/hw_handoff/design_1_system_ila_0_2_bd.tcl
Generated Hardware Definition File e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_2/bd_0/synth/design_1_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/bd_0/hw_handoff/design_1_system_ila_1_2.hwh
Generated Block Design Tcl file e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/bd_0/hw_handoff/design_1_system_ila_1_2_bd.tcl
Generated Hardware Definition File e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_2/bd_0/synth/design_1_system_ila_1_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 9c6fd2f60aa25bc1; cache size = 144.545 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri May 13 20:48:17 2022] Launched design_1_axi_dma_0_0_synth_1, design_1_processing_system7_0_1_synth_1, design_1_axis_data_fifo_1_0_synth_1, design_1_system_ila_0_2_synth_1, design_1_system_ila_1_2_synth_1, design_1_Upsampling_Bayes_0_0_synth_1, design_1_auto_cc_2_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_3_synth_1, design_1_auto_us_2_synth_1, design_1_auto_cc_3_synth_1, design_1_xbar_4_synth_1, design_1_auto_us_3_synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_processing_system7_0_1_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_axis_data_fifo_1_0_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_axis_data_fifo_1_0_synth_1/runme.log
design_1_system_ila_0_2_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_system_ila_0_2_synth_1/runme.log
design_1_system_ila_1_2_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_system_ila_1_2_synth_1/runme.log
design_1_Upsampling_Bayes_0_0_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_Upsampling_Bayes_0_0_synth_1/runme.log
design_1_auto_cc_2_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_auto_cc_2_synth_1/runme.log
design_1_auto_ds_1_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_auto_pc_3_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_auto_us_2_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_auto_us_2_synth_1/runme.log
design_1_auto_cc_3_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_auto_cc_3_synth_1/runme.log
design_1_xbar_4_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_xbar_4_synth_1/runme.log
design_1_auto_us_3_synth_1: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/design_1_auto_us_3_synth_1/runme.log
[Fri May 13 20:48:17 2022] Launched synth_1...
Run output will be captured here: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.914 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 13 20:55:01 2022...
