[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2920075 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2920075 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2920075 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13098946 heartbeat IPC: 0.9824 cumulative IPC: 0.9824 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22165704 heartbeat IPC: 1.103 cumulative IPC: 1.039 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30007362 heartbeat IPC: 1.275 cumulative IPC: 1.108 (Simulation time: 00 hr 03 min 04 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 36097732 cumulative IPC: 1.108 (Simulation time: 00 hr 03 min 54 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 36097732 cumulative IPC: 1.108 (Simulation time: 00 hr 03 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.108 instructions: 40000001 cycles: 36097732
CPU 0 Branch Prediction Accuracy: 94.21% MPKI: 12.87 Average ROB Occupancy at Mispredict: 38.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.09
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331512 HIT:     329964 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331512 HIT:     329964 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 326.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875050 HIT:     831444 MISS:      43606 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711442 HIT:     678938 MISS:      32504 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43549 HIT:      35550 MISS:       7999 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116840 HIT:     116763 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        193 MISS:       3026 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4529990 HIT:    4116986 MISS:     413004 MSHR_MERGE:     106589
cpu0->cpu0_L1I LOAD         ACCESS:    4529990 HIT:    4116986 MISS:     413004 MSHR_MERGE:     106589
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.091 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14326126 HIT:   13714776 MISS:     611350 MSHR_MERGE:     159554
cpu0->cpu0_L1D LOAD         ACCESS:    7988964 HIT:    7496067 MISS:     492897 MSHR_MERGE:      87870
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333696 HIT:    6218470 MISS:     115226 MSHR_MERGE:      71676
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        239 MISS:       3227 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3969019 HIT:    3869607 MISS:      99412 MSHR_MERGE:      62346
cpu0->cpu0_ITLB LOAD         ACCESS:    3969019 HIT:    3869607 MISS:      99412 MSHR_MERGE:      62346
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.805 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13592028 HIT:   13215090 MISS:     376938 MSHR_MERGE:      82492
cpu0->cpu0_DTLB LOAD         ACCESS:   13592028 HIT:   13215090 MISS:     376938 MSHR_MERGE:      82492
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.624 cycles
cpu0->LLC TOTAL        ACCESS:      57278 HIT:      41633 MISS:      15645 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32504 HIT:      23704 MISS:       8800 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7999 HIT:       5249 MISS:       2750 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13749 HIT:      11073 MISS:       2676 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3026 HIT:       1607 MISS:       1419 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        654
  ROW_BUFFER_MISS:      12315
  AVG DBUS CONGESTED CYCLE: 15.74
Channel 0 WQ ROW_BUFFER_HIT:        325
  ROW_BUFFER_MISS:       2141
  FULL:          0
Channel 0 REFRESHES ISSUED:       3008
