

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Mon Aug 20 16:42:14 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_arcsinh
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     113|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        6|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      94|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      1|      94|     114|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |arcsinh_mul_mul_1cud_U1  |arcsinh_mul_mul_1cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |arcsinh_table1_U  |arcsinh_arcsinh_tbkb  |        6|  0|   0|  8192|   12|     1|        98304|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        6|  0|   0|  8192|   12|     1|        98304|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |neg_mul_fu_117_p2      |     -    |      0|  0|  29|           1|          29|
    |neg_ti_fu_149_p2       |     -    |      0|  0|  13|           1|          13|
    |r_V_fu_166_p2          |     -    |      0|  0|  13|          11|          13|
    |sel_tmp2_fu_216_p2     |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_201_p2         |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_229_p2        |    or    |      0|  0|   1|           1|           1|
    |p_v_fu_138_p3          |  select  |      0|  0|  15|           1|          15|
    |sel_tmp_fu_221_p3      |  select  |      0|  0|  12|           1|           1|
    |storemerge1_fu_234_p3  |  select  |      0|  0|  12|           1|          12|
    |tmp_9_fu_159_p3        |  select  |      0|  0|  13|           1|          13|
    |sel_tmp1_fu_211_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 113|          23|         101|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_8_reg_271   |  13|   0|   13|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_12_reg_286  |   1|   0|    1|          0|
    |icmp_reg_297                              |   1|   0|    1|          0|
    |r_V_reg_281                               |  13|   0|   13|          0|
    |tmp_12_reg_286                            |   1|   0|    1|          0|
    |tmp_13_reg_292                            |   3|   0|    3|          0|
    |tmp_1_reg_266                             |  29|   0|   29|          0|
    |tmp_6_reg_260                             |   1|   0|    1|          0|
    |tmp_7_reg_276                             |  12|   0|   12|          0|
    |tmp_8_reg_271                             |  13|   0|   13|          0|
    |tmp_6_reg_260                             |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  94|   1|   95|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                                 Source Object                                                 |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> | return value |
|ap_done       | out |    1| ap_ctrl_hs | arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> | return value |
|data_V        |  in |   14|   ap_none  |                                                     data_V                                                    |    pointer   |
|res_V         | out |   14|   ap_vld   |                                                     res_V                                                     |    pointer   |
|res_V_ap_vld  | out |    1|   ap_vld   |                                                     res_V                                                     |    pointer   |
+--------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------+--------------+

