
build/output.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <memzero>:
   0:	f800841f 	str	xzr, [x0], #8
   4:	f1002021 	subs	x1, x1, #0x8
   8:	54ffffcc 	b.gt	0 <memzero>
   c:	d65f03c0 	ret

0000000000000010 <delay>:
  10:	f1000400 	subs	x0, x0, #0x1
  14:	54ffffe1 	b.ne	10 <delay>  // b.any
  18:	d65f03c0 	ret

000000000000001c <put32>:
  1c:	b9000001 	str	w1, [x0]
  20:	d65f03c0 	ret

0000000000000024 <get32>:
  24:	b9400000 	ldr	w0, [x0]
  28:	d65f03c0 	ret

000000000000002c <gpio_init>:
  2c:	d2a7e400 	mov	x0, #0x3f200000            	// #1059061760
  30:	b900001f 	str	wzr, [x0]
  34:	d2800080 	mov	x0, #0x4                   	// #4
  38:	f2a7e400 	movk	x0, #0x3f20, lsl #16
  3c:	b900001f 	str	wzr, [x0]
  40:	d2800100 	mov	x0, #0x8                   	// #8
  44:	f2a7e400 	movk	x0, #0x3f20, lsl #16
  48:	b900001f 	str	wzr, [x0]
  4c:	d2800180 	mov	x0, #0xc                   	// #12
  50:	f2a7e400 	movk	x0, #0x3f20, lsl #16
  54:	b900001f 	str	wzr, [x0]
  58:	d2800200 	mov	x0, #0x10                  	// #16
  5c:	f2a7e400 	movk	x0, #0x3f20, lsl #16
  60:	b900001f 	str	wzr, [x0]
  64:	d2800280 	mov	x0, #0x14                  	// #20
  68:	f2a7e400 	movk	x0, #0x3f20, lsl #16
  6c:	b900001f 	str	wzr, [x0]
  70:	d503201f 	nop
  74:	d65f03c0 	ret

0000000000000078 <gpio_set_pin_function>:
  78:	d10083ff 	sub	sp, sp, #0x20
  7c:	b9000fe0 	str	w0, [sp, #12]
  80:	b9000be1 	str	w1, [sp, #8]
  84:	b9400fe1 	ldr	w1, [sp, #12]
  88:	529999a0 	mov	w0, #0xcccd                	// #52429
  8c:	72b99980 	movk	w0, #0xcccc, lsl #16
  90:	9ba07c20 	umull	x0, w1, w0
  94:	d360fc00 	lsr	x0, x0, #32
  98:	53037c00 	lsr	w0, w0, #3
  9c:	b9001fe0 	str	w0, [sp, #28]
  a0:	b9400fe2 	ldr	w2, [sp, #12]
  a4:	529999a0 	mov	w0, #0xcccd                	// #52429
  a8:	72b99980 	movk	w0, #0xcccc, lsl #16
  ac:	9ba07c40 	umull	x0, w2, w0
  b0:	d360fc00 	lsr	x0, x0, #32
  b4:	53037c01 	lsr	w1, w0, #3
  b8:	2a0103e0 	mov	w0, w1
  bc:	531e7400 	lsl	w0, w0, #2
  c0:	0b010000 	add	w0, w0, w1
  c4:	531f7800 	lsl	w0, w0, #1
  c8:	4b000041 	sub	w1, w2, w0
  cc:	2a0103e0 	mov	w0, w1
  d0:	531f7800 	lsl	w0, w0, #1
  d4:	0b010000 	add	w0, w0, w1
  d8:	b9001be0 	str	w0, [sp, #24]
  dc:	b9401fe1 	ldr	w1, [sp, #28]
  e0:	52a1f900 	mov	w0, #0xfc80000             	// #264765440
  e4:	0b000020 	add	w0, w1, w0
  e8:	531e7400 	lsl	w0, w0, #2
  ec:	2a0003e0 	mov	w0, w0
  f0:	f9000be0 	str	x0, [sp, #16]
  f4:	f9400be0 	ldr	x0, [sp, #16]
  f8:	b9400000 	ldr	w0, [x0]
  fc:	b9401be1 	ldr	w1, [sp, #24]
 100:	528000e2 	mov	w2, #0x7                   	// #7
 104:	1ac12041 	lsl	w1, w2, w1
 108:	2a2103e1 	mvn	w1, w1
 10c:	0a010001 	and	w1, w0, w1
 110:	f9400be0 	ldr	x0, [sp, #16]
 114:	b9000001 	str	w1, [x0]
 118:	f9400be0 	ldr	x0, [sp, #16]
 11c:	b9400001 	ldr	w1, [x0]
 120:	b9401be0 	ldr	w0, [sp, #24]
 124:	b9400be2 	ldr	w2, [sp, #8]
 128:	1ac02040 	lsl	w0, w2, w0
 12c:	2a000021 	orr	w1, w1, w0
 130:	f9400be0 	ldr	x0, [sp, #16]
 134:	b9000001 	str	w1, [x0]
 138:	d503201f 	nop
 13c:	910083ff 	add	sp, sp, #0x20
 140:	d65f03c0 	ret

0000000000000144 <gpio_set_pin>:
 144:	d10043ff 	sub	sp, sp, #0x10
 148:	b9000fe0 	str	w0, [sp, #12]
 14c:	b9400fe0 	ldr	w0, [sp, #12]
 150:	71007c1f 	cmp	w0, #0x1f
 154:	54000108 	b.hi	174 <gpio_set_pin+0x30>  // b.pmore
 158:	b9400fe0 	ldr	w0, [sp, #12]
 15c:	52800021 	mov	w1, #0x1                   	// #1
 160:	1ac02021 	lsl	w1, w1, w0
 164:	d2800380 	mov	x0, #0x1c                  	// #28
 168:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 16c:	b9000001 	str	w1, [x0]
 170:	14000008 	b	190 <gpio_set_pin+0x4c>
 174:	b9400fe0 	ldr	w0, [sp, #12]
 178:	51008000 	sub	w0, w0, #0x20
 17c:	52800021 	mov	w1, #0x1                   	// #1
 180:	1ac02021 	lsl	w1, w1, w0
 184:	d2800400 	mov	x0, #0x20                  	// #32
 188:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 18c:	b9000001 	str	w1, [x0]
 190:	d503201f 	nop
 194:	910043ff 	add	sp, sp, #0x10
 198:	d65f03c0 	ret

000000000000019c <gpio_clear_pin>:
 19c:	d10043ff 	sub	sp, sp, #0x10
 1a0:	b9000fe0 	str	w0, [sp, #12]
 1a4:	b9400fe0 	ldr	w0, [sp, #12]
 1a8:	71007c1f 	cmp	w0, #0x1f
 1ac:	54000108 	b.hi	1cc <gpio_clear_pin+0x30>  // b.pmore
 1b0:	b9400fe0 	ldr	w0, [sp, #12]
 1b4:	52800021 	mov	w1, #0x1                   	// #1
 1b8:	1ac02021 	lsl	w1, w1, w0
 1bc:	d2800500 	mov	x0, #0x28                  	// #40
 1c0:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 1c4:	b9000001 	str	w1, [x0]
 1c8:	14000008 	b	1e8 <gpio_clear_pin+0x4c>
 1cc:	b9400fe0 	ldr	w0, [sp, #12]
 1d0:	51008000 	sub	w0, w0, #0x20
 1d4:	52800021 	mov	w1, #0x1                   	// #1
 1d8:	1ac02021 	lsl	w1, w1, w0
 1dc:	d2800580 	mov	x0, #0x2c                  	// #44
 1e0:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 1e4:	b9000001 	str	w1, [x0]
 1e8:	d503201f 	nop
 1ec:	910043ff 	add	sp, sp, #0x10
 1f0:	d65f03c0 	ret

00000000000001f4 <gpio_read_pin>:
 1f4:	d10043ff 	sub	sp, sp, #0x10
 1f8:	b9000fe0 	str	w0, [sp, #12]
 1fc:	b9400fe0 	ldr	w0, [sp, #12]
 200:	71007c1f 	cmp	w0, #0x1f
 204:	54000188 	b.hi	234 <gpio_read_pin+0x40>  // b.pmore
 208:	d2800680 	mov	x0, #0x34                  	// #52
 20c:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 210:	b9400000 	ldr	w0, [x0]
 214:	b9400fe1 	ldr	w1, [sp, #12]
 218:	52800022 	mov	w2, #0x1                   	// #1
 21c:	1ac12041 	lsl	w1, w2, w1
 220:	0a010000 	and	w0, w0, w1
 224:	7100001f 	cmp	w0, #0x0
 228:	1a9f07e0 	cset	w0, ne	// ne = any
 22c:	12001c00 	and	w0, w0, #0xff
 230:	1400000c 	b	260 <gpio_read_pin+0x6c>
 234:	d2800700 	mov	x0, #0x38                  	// #56
 238:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 23c:	b9400000 	ldr	w0, [x0]
 240:	b9400fe1 	ldr	w1, [sp, #12]
 244:	51008021 	sub	w1, w1, #0x20
 248:	52800022 	mov	w2, #0x1                   	// #1
 24c:	1ac12041 	lsl	w1, w2, w1
 250:	0a010000 	and	w0, w0, w1
 254:	7100001f 	cmp	w0, #0x0
 258:	1a9f07e0 	cset	w0, ne	// ne = any
 25c:	12001c00 	and	w0, w0, #0xff
 260:	910043ff 	add	sp, sp, #0x10
 264:	d65f03c0 	ret

0000000000000268 <gpio_pull_up_down>:
 268:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 26c:	910003fd 	mov	x29, sp
 270:	b9001fe0 	str	w0, [sp, #28]
 274:	b9001be1 	str	w1, [sp, #24]
 278:	d2801280 	mov	x0, #0x94                  	// #148
 27c:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 280:	b9401be1 	ldr	w1, [sp, #24]
 284:	b9000001 	str	w1, [x0]
 288:	d28012c0 	mov	x0, #0x96                  	// #150
 28c:	97ffff61 	bl	10 <delay>
 290:	b9401fe0 	ldr	w0, [sp, #28]
 294:	71007c1f 	cmp	w0, #0x1f
 298:	54000108 	b.hi	2b8 <gpio_pull_up_down+0x50>  // b.pmore
 29c:	b9401fe0 	ldr	w0, [sp, #28]
 2a0:	52800021 	mov	w1, #0x1                   	// #1
 2a4:	1ac02021 	lsl	w1, w1, w0
 2a8:	d2801300 	mov	x0, #0x98                  	// #152
 2ac:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 2b0:	b9000001 	str	w1, [x0]
 2b4:	14000008 	b	2d4 <gpio_pull_up_down+0x6c>
 2b8:	b9401fe0 	ldr	w0, [sp, #28]
 2bc:	51008000 	sub	w0, w0, #0x20
 2c0:	52800021 	mov	w1, #0x1                   	// #1
 2c4:	1ac02021 	lsl	w1, w1, w0
 2c8:	d2801380 	mov	x0, #0x9c                  	// #156
 2cc:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 2d0:	b9000001 	str	w1, [x0]
 2d4:	d28012c0 	mov	x0, #0x96                  	// #150
 2d8:	97ffff4e 	bl	10 <delay>
 2dc:	d2801280 	mov	x0, #0x94                  	// #148
 2e0:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 2e4:	b900001f 	str	wzr, [x0]
 2e8:	b9401fe0 	ldr	w0, [sp, #28]
 2ec:	71007c1f 	cmp	w0, #0x1f
 2f0:	540000a8 	b.hi	304 <gpio_pull_up_down+0x9c>  // b.pmore
 2f4:	d2801300 	mov	x0, #0x98                  	// #152
 2f8:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 2fc:	b900001f 	str	wzr, [x0]
 300:	14000004 	b	310 <gpio_pull_up_down+0xa8>
 304:	d2801380 	mov	x0, #0x9c                  	// #156
 308:	f2a7e400 	movk	x0, #0x3f20, lsl #16
 30c:	b900001f 	str	wzr, [x0]
 310:	d503201f 	nop
 314:	a8c27bfd 	ldp	x29, x30, [sp], #32
 318:	d65f03c0 	ret

000000000000031c <kernel_main>:
 31c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 320:	910003fd 	mov	x29, sp
 324:	97ffff42 	bl	2c <gpio_init>
 328:	94000008 	bl	348 <uart_init>
 32c:	90000000 	adrp	x0, 0 <memzero>
 330:	91142000 	add	x0, x0, #0x508
 334:	94000063 	bl	4c0 <uart_send_string>
 338:	94000046 	bl	450 <uart_recv>
 33c:	12001c00 	and	w0, w0, #0xff
 340:	94000050 	bl	480 <uart_send>
 344:	17fffffd 	b	338 <kernel_main+0x1c>

0000000000000348 <uart_init>:
 348:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 34c:	910003fd 	mov	x29, sp
 350:	52800041 	mov	w1, #0x2                   	// #2
 354:	528001c0 	mov	w0, #0xe                   	// #14
 358:	97ffff48 	bl	78 <gpio_set_pin_function>
 35c:	52800041 	mov	w1, #0x2                   	// #2
 360:	528001e0 	mov	w0, #0xf                   	// #15
 364:	97ffff45 	bl	78 <gpio_set_pin_function>
 368:	52800001 	mov	w1, #0x0                   	// #0
 36c:	528001c0 	mov	w0, #0xe                   	// #14
 370:	97ffffbe 	bl	268 <gpio_pull_up_down>
 374:	52800001 	mov	w1, #0x0                   	// #0
 378:	528001e0 	mov	w0, #0xf                   	// #15
 37c:	97ffffbb 	bl	268 <gpio_pull_up_down>
 380:	d28a0080 	mov	x0, #0x5004                	// #20484
 384:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 388:	52800021 	mov	w1, #0x1                   	// #1
 38c:	b9000001 	str	w1, [x0]
 390:	d28a0c00 	mov	x0, #0x5060                	// #20576
 394:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 398:	b900001f 	str	wzr, [x0]
 39c:	d28a0880 	mov	x0, #0x5044                	// #20548
 3a0:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 3a4:	b900001f 	str	wzr, [x0]
 3a8:	d28a0980 	mov	x0, #0x504c                	// #20556
 3ac:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 3b0:	52800061 	mov	w1, #0x3                   	// #3
 3b4:	b9000001 	str	w1, [x0]
 3b8:	d28a0a00 	mov	x0, #0x5050                	// #20560
 3bc:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 3c0:	b900001f 	str	wzr, [x0]
 3c4:	d28a0d00 	mov	x0, #0x5068                	// #20584
 3c8:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 3cc:	528021e1 	mov	w1, #0x10f                 	// #271
 3d0:	b9000001 	str	w1, [x0]
 3d4:	d28a0c00 	mov	x0, #0x5060                	// #20576
 3d8:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 3dc:	52800061 	mov	w1, #0x3                   	// #3
 3e0:	b9000001 	str	w1, [x0]
 3e4:	52800140 	mov	w0, #0xa                   	// #10
 3e8:	94000026 	bl	480 <uart_send>
 3ec:	528009a0 	mov	w0, #0x4d                  	// #77
 3f0:	94000024 	bl	480 <uart_send>
 3f4:	52800920 	mov	w0, #0x49                  	// #73
 3f8:	94000022 	bl	480 <uart_send>
 3fc:	528009c0 	mov	w0, #0x4e                  	// #78
 400:	94000020 	bl	480 <uart_send>
 404:	52800920 	mov	w0, #0x49                  	// #73
 408:	9400001e 	bl	480 <uart_send>
 40c:	52800aa0 	mov	w0, #0x55                  	// #85
 410:	9400001c 	bl	480 <uart_send>
 414:	52800820 	mov	w0, #0x41                  	// #65
 418:	9400001a 	bl	480 <uart_send>
 41c:	52800a40 	mov	w0, #0x52                  	// #82
 420:	94000018 	bl	480 <uart_send>
 424:	52800a80 	mov	w0, #0x54                  	// #84
 428:	94000016 	bl	480 <uart_send>
 42c:	52800140 	mov	w0, #0xa                   	// #10
 430:	94000014 	bl	480 <uart_send>
 434:	52800140 	mov	w0, #0xa                   	// #10
 438:	94000012 	bl	480 <uart_send>
 43c:	52800140 	mov	w0, #0xa                   	// #10
 440:	94000010 	bl	480 <uart_send>
 444:	d503201f 	nop
 448:	a8c17bfd 	ldp	x29, x30, [sp], #16
 44c:	d65f03c0 	ret

0000000000000450 <uart_recv>:
 450:	d503201f 	nop
 454:	d28a0980 	mov	x0, #0x504c                	// #20556
 458:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 45c:	b9400000 	ldr	w0, [x0]
 460:	12000000 	and	w0, w0, #0x1
 464:	7100001f 	cmp	w0, #0x0
 468:	54ffff60 	b.eq	454 <uart_recv+0x4>  // b.none
 46c:	d28a0980 	mov	x0, #0x504c                	// #20556
 470:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 474:	b9400000 	ldr	w0, [x0]
 478:	12001c00 	and	w0, w0, #0xff
 47c:	d65f03c0 	ret

0000000000000480 <uart_send>:
 480:	d10043ff 	sub	sp, sp, #0x10
 484:	39003fe0 	strb	w0, [sp, #15]
 488:	d503201f 	nop
 48c:	d28a0980 	mov	x0, #0x504c                	// #20556
 490:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 494:	b9400000 	ldr	w0, [x0]
 498:	121b0000 	and	w0, w0, #0x20
 49c:	7100001f 	cmp	w0, #0x0
 4a0:	54ffff60 	b.eq	48c <uart_send+0xc>  // b.none
 4a4:	d28a0800 	mov	x0, #0x5040                	// #20544
 4a8:	f2a7e420 	movk	x0, #0x3f21, lsl #16
 4ac:	39403fe1 	ldrb	w1, [sp, #15]
 4b0:	b9000001 	str	w1, [x0]
 4b4:	d503201f 	nop
 4b8:	910043ff 	add	sp, sp, #0x10
 4bc:	d65f03c0 	ret

00000000000004c0 <uart_send_string>:
 4c0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 4c4:	910003fd 	mov	x29, sp
 4c8:	f9000fe0 	str	x0, [sp, #24]
 4cc:	14000007 	b	4e8 <uart_send_string+0x28>
 4d0:	f9400fe0 	ldr	x0, [sp, #24]
 4d4:	39400000 	ldrb	w0, [x0]
 4d8:	97ffffea 	bl	480 <uart_send>
 4dc:	f9400fe0 	ldr	x0, [sp, #24]
 4e0:	91000400 	add	x0, x0, #0x1
 4e4:	f9000fe0 	str	x0, [sp, #24]
 4e8:	f9400fe0 	ldr	x0, [sp, #24]
 4ec:	39400000 	ldrb	w0, [x0]
 4f0:	7100001f 	cmp	w0, #0x0
 4f4:	54fffee1 	b.ne	4d0 <uart_send_string+0x10>  // b.any
 4f8:	d503201f 	nop
 4fc:	d503201f 	nop
 500:	a8c27bfd 	ldp	x29, x30, [sp], #32
 504:	d65f03c0 	ret
