<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: CoreDebug_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>CoreDebug_Type Struct Reference<br>
<small>
[<a class="el" href="group___c_m_s_i_s___core_debug.html">CMSIS Core Debug</a>]</small>
</h1><!-- doxytag: class="CoreDebug_Type" -->Structure type to access the Core Debug Register (CoreDebug).  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_core_debug___type.html#39bc5e68dc6071187fbe2348891eabfa">DHCSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_core_debug___type.html#7b49cb58573da77cc8a83a1b21262180">DCRSR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_core_debug___type.html#5bcffe99d1d5471d5e5befbc6272ebf0">DCRDR</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_core_debug___type.html#6cdfc0a6ce3e988cc02c2d6e8107d193">DEMCR</a></td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Structure type to access the Core Debug Register (CoreDebug). 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00732">732</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="5bcffe99d1d5471d5e5befbc6272ebf0"></a><!-- doxytag: member="CoreDebug_Type::DCRDR" ref="5bcffe99d1d5471d5e5befbc6272ebf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_core_debug___type.html#5bcffe99d1d5471d5e5befbc6272ebf0">DCRDR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x008 (R/W) Debug Core Register Data Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00736">736</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7b49cb58573da77cc8a83a1b21262180"></a><!-- doxytag: member="CoreDebug_Type::DCRSR" ref="7b49cb58573da77cc8a83a1b21262180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="struct_core_debug___type.html#7b49cb58573da77cc8a83a1b21262180">DCRSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x004 ( /W) Debug Core Register Selector Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00735">735</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6cdfc0a6ce3e988cc02c2d6e8107d193"></a><!-- doxytag: member="CoreDebug_Type::DEMCR" ref="6cdfc0a6ce3e988cc02c2d6e8107d193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_core_debug___type.html#6cdfc0a6ce3e988cc02c2d6e8107d193">DEMCR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x00C (R/W) Debug Exception and Monitor Control Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00737">737</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="39bc5e68dc6071187fbe2348891eabfa"></a><!-- doxytag: member="CoreDebug_Type::DHCSR" ref="39bc5e68dc6071187fbe2348891eabfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_core_debug___type.html#39bc5e68dc6071187fbe2348891eabfa">DHCSR</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset: 0x000 (R/W) Debug Halting Control and Status Register 
<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00734">734</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>C:/nxpdrv/LPC1700CMSIS/Core/CM3/CoreSupport/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 15:00:04 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
