/*
* __regs_ap_dwc_mipi_dsi_host.h
*
* Copyright (c) 2018-2019 Semidrive Semiconductor.
* All rights reserved.
*
* Description: dc register defs file.
*
* Revision History:
* -----------------
* 011, 12/23/2019 BI create this file
*/

#ifndef _AP_APB_DWC_MIPI_DSI_HOST_REG_H
#define _AP_APB_DWC_MIPI_DSI_HOST_REG_H
//--------------------------------------------------------------------------
// IP Ref Info     : REG_AP_APB_DWC_MIPI_DSI_HOST
// RTL version     :
//--------------------------------------------------------------------------

//--------------------------------------------------------------------------
// Address Block Name : DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI
// Description        :
//--------------------------------------------------------------------------
#define DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR 0x0
//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VERSION
// Register Offset : 0x0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VERSION (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x0<<0))
#define VERSION_VERSION_FIELD_OFFSET 0
#define VERSION_VERSION_FIELD_SIZE 32

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_31    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_30    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_29    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_28    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_27    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_26    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_25    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_24    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_23    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_22    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_21    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_20    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_19    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_18    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_17    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_16    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VERSION_VERSION_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP
// Register Offset : 0x4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x4<<0))
#define PWR_UP_RESERVED_31_1_FIELD_OFFSET 1
#define PWR_UP_RESERVED_31_1_FIELD_SIZE 31
#define PWR_UP_SHUTDOWNZ_FIELD_OFFSET 0
#define PWR_UP_SHUTDOWNZ_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_30    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_29    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_28    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_27    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_26    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_25    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_24    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_23    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_22    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_21    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_20    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_19    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_18    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_17    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_16    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_15    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_14    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_13    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_12    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_11    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_10    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_9    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_8    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_7    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_6    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_5    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_4    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_3    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_2    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_1    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_RESERVED_31_1_0    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PWR_UP_SHUTDOWNZ    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG
// Register Offset : 0x8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x8<<0))
#define CLKMGR_CFG_RESERVED_31_16_FIELD_OFFSET 16
#define CLKMGR_CFG_RESERVED_31_16_FIELD_SIZE 16
#define CLKMGR_CFG_TO_CLK_DIVISION_FIELD_OFFSET 8
#define CLKMGR_CFG_TO_CLK_DIVISION_FIELD_SIZE 8
#define CLKMGR_CFG_TX_ESC_CLK_DIVISION_FIELD_OFFSET 0
#define CLKMGR_CFG_TX_ESC_CLK_DIVISION_FIELD_SIZE 8

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TO_CLK_DIVISION_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CLKMGR_CFG_TX_ESC_CLK_DIVISION_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID
// Register Offset : 0xc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xc<<0))
#define DPI_VCID_RESERVED_31_2_FIELD_OFFSET 2
#define DPI_VCID_RESERVED_31_2_FIELD_SIZE 30
#define DPI_VCID_DPI_VCID_FIELD_OFFSET 0
#define DPI_VCID_DPI_VCID_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_29    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_28    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_27    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_26    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_25    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_24    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_23    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_22    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_21    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_20    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_19    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_18    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_17    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_16    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_15    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_14    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_13    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_12    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_11    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_10    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_9    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_8    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_7    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_6    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_RESERVED_31_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_DPI_VCID_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_DPI_VCID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING
// Register Offset : 0x10
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x10<<0))
#define DPI_COLOR_CODING_RESERVED_31_9_FIELD_OFFSET 9
#define DPI_COLOR_CODING_RESERVED_31_9_FIELD_SIZE 23
#define DPI_COLOR_CODING_LOOSELY18_EN_FIELD_OFFSET 8
#define DPI_COLOR_CODING_LOOSELY18_EN_FIELD_SIZE 1
#define DPI_COLOR_CODING_RESERVED_7_4_FIELD_OFFSET 4
#define DPI_COLOR_CODING_RESERVED_7_4_FIELD_SIZE 4
#define DPI_COLOR_CODING_DPI_COLOR_CODING_FIELD_OFFSET 0
#define DPI_COLOR_CODING_DPI_COLOR_CODING_FIELD_SIZE 4

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_22    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_21    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_20    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_19    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_18    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_17    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_16    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_15    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_14    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_13    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_12    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_11    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_10    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_9    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_8    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_7    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_31_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_LOOSELY18_EN    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_7_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_7_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_7_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_RESERVED_7_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_DPI_COLOR_CODING_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_DPI_COLOR_CODING_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_DPI_COLOR_CODING_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_DPI_COLOR_CODING_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL
// Register Offset : 0x14
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x14<<0))
#define DPI_CFG_POL_RESERVED_31_5_FIELD_OFFSET 5
#define DPI_CFG_POL_RESERVED_31_5_FIELD_SIZE 27
#define DPI_CFG_POL_COLORM_ACTIVE_LOW_FIELD_OFFSET 4
#define DPI_CFG_POL_COLORM_ACTIVE_LOW_FIELD_SIZE 1
#define DPI_CFG_POL_SHUTD_ACTIVE_LOW_FIELD_OFFSET 3
#define DPI_CFG_POL_SHUTD_ACTIVE_LOW_FIELD_SIZE 1
#define DPI_CFG_POL_HSYNC_ACTIVE_LOW_FIELD_OFFSET 2
#define DPI_CFG_POL_HSYNC_ACTIVE_LOW_FIELD_SIZE 1
#define DPI_CFG_POL_VSYNC_ACTIVE_LOW_FIELD_OFFSET 1
#define DPI_CFG_POL_VSYNC_ACTIVE_LOW_FIELD_SIZE 1
#define DPI_CFG_POL_DATAEN_ACTIVE_LOW_FIELD_OFFSET 0
#define DPI_CFG_POL_DATAEN_ACTIVE_LOW_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_26    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_25    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_24    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_23    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_22    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_21    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_20    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_19    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_18    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_17    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_16    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_15    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_14    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_13    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_12    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_11    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_10    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_9    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_8    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_7    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_6    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_5    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_4    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_3    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_2    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_1    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_RESERVED_31_5_0    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_COLORM_ACTIVE_LOW    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_SHUTD_ACTIVE_LOW    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_HSYNC_ACTIVE_LOW    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_VSYNC_ACTIVE_LOW    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_CFG_POL_DATAEN_ACTIVE_LOW    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM
// Register Offset : 0x18
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x18<<0))
#define DPI_LP_CMD_TIM_RESERVED_31_24_FIELD_OFFSET 24
#define DPI_LP_CMD_TIM_RESERVED_31_24_FIELD_SIZE 8
#define DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_FIELD_OFFSET 16
#define DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_FIELD_SIZE 8
#define DPI_LP_CMD_TIM_RESERVED_15_8_FIELD_OFFSET 8
#define DPI_LP_CMD_TIM_RESERVED_15_8_FIELD_SIZE 8
#define DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_FIELD_OFFSET 0
#define DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_FIELD_SIZE 8

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG
// Register Offset : 0x2c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x2c<<0))
#define PCKHDL_CFG_RESERVED_31_6_FIELD_OFFSET 6
#define PCKHDL_CFG_RESERVED_31_6_FIELD_SIZE 26
#define PCKHDL_CFG_EOTP_TX_LP_EN_FIELD_OFFSET 5
#define PCKHDL_CFG_EOTP_TX_LP_EN_FIELD_SIZE 1
#define PCKHDL_CFG_CRC_RX_EN_FIELD_OFFSET 4
#define PCKHDL_CFG_CRC_RX_EN_FIELD_SIZE 1
#define PCKHDL_CFG_ECC_RX_EN_FIELD_OFFSET 3
#define PCKHDL_CFG_ECC_RX_EN_FIELD_SIZE 1
#define PCKHDL_CFG_BTA_EN_FIELD_OFFSET 2
#define PCKHDL_CFG_BTA_EN_FIELD_SIZE 1
#define PCKHDL_CFG_EOTP_RX_EN_FIELD_OFFSET 1
#define PCKHDL_CFG_EOTP_RX_EN_FIELD_SIZE 1
#define PCKHDL_CFG_EOTP_TX_EN_FIELD_OFFSET 0
#define PCKHDL_CFG_EOTP_TX_EN_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_25    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_24    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_23    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_22    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_21    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_20    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_19    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_18    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_17    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_16    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_15    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_14    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_13    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_12    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_11    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_10    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_9    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_8    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_7    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_6    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_5    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_4    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_3    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_2    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_1    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_RESERVED_31_6_0    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_EOTP_TX_LP_EN    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_CRC_RX_EN    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_ECC_RX_EN    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_BTA_EN    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_EOTP_RX_EN    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PCKHDL_CFG_EOTP_TX_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID
// Register Offset : 0x30
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x30<<0))
#define GEN_VCID_RESERVED_31_18_FIELD_OFFSET 18
#define GEN_VCID_RESERVED_31_18_FIELD_SIZE 14
#define GEN_VCID_GEN_VCID_TX_AUTO_FIELD_OFFSET 16
#define GEN_VCID_GEN_VCID_TX_AUTO_FIELD_SIZE 2
#define GEN_VCID_RESERVED_15_10_FIELD_OFFSET 10
#define GEN_VCID_RESERVED_15_10_FIELD_SIZE 6
#define GEN_VCID_GEN_VCID_TEAR_AUTO_FIELD_OFFSET 8
#define GEN_VCID_GEN_VCID_TEAR_AUTO_FIELD_SIZE 2
#define GEN_VCID_RESERVED_7_2_FIELD_OFFSET 2
#define GEN_VCID_RESERVED_7_2_FIELD_SIZE 6
#define GEN_VCID_GEN_VCID_RX_FIELD_OFFSET 0
#define GEN_VCID_GEN_VCID_RX_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_13    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_12    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_11    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_10    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_9    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_8    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_7    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_6    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_5    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_4    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_3    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_2    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_1    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_31_18_0    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_GEN_VCID_TX_AUTO_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_GEN_VCID_TX_AUTO_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_GEN_VCID_TEAR_AUTO_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_GEN_VCID_TEAR_AUTO_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_7_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_7_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_7_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_7_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_7_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_RESERVED_7_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_GEN_VCID_RX_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_VCID_GEN_VCID_RX_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG
// Register Offset : 0x34
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x34<<0))
#define MODE_CFG_RESERVED_31_1_FIELD_OFFSET 1
#define MODE_CFG_RESERVED_31_1_FIELD_SIZE 31
#define MODE_CFG_CMD_VIDEO_MODE_FIELD_OFFSET 0
#define MODE_CFG_CMD_VIDEO_MODE_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_30    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_29    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_28    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_27    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_26    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_25    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_24    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_23    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_22    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_21    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_20    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_19    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_18    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_17    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_16    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_15    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_14    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_13    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_12    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_11    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_10    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_9    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_8    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_7    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_6    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_5    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_4    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_3    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_2    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_1    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_RESERVED_31_1_0    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_MODE_CFG_CMD_VIDEO_MODE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG
// Register Offset : 0x38
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x38<<0))
#define VID_MODE_CFG_RESERVED_31_25_FIELD_OFFSET 25
#define VID_MODE_CFG_RESERVED_31_25_FIELD_SIZE 7
#define VID_MODE_CFG_VPG_ORIENTATION_FIELD_OFFSET 24
#define VID_MODE_CFG_VPG_ORIENTATION_FIELD_SIZE 1
#define VID_MODE_CFG_RESERVED_23_21_FIELD_OFFSET 21
#define VID_MODE_CFG_RESERVED_23_21_FIELD_SIZE 3
#define VID_MODE_CFG_VPG_MODE_FIELD_OFFSET 20
#define VID_MODE_CFG_VPG_MODE_FIELD_SIZE 1
#define VID_MODE_CFG_RESERVED_19_17_FIELD_OFFSET 17
#define VID_MODE_CFG_RESERVED_19_17_FIELD_SIZE 3
#define VID_MODE_CFG_VPG_EN_FIELD_OFFSET 16
#define VID_MODE_CFG_VPG_EN_FIELD_SIZE 1
#define VID_MODE_CFG_LP_CMD_EN_FIELD_OFFSET 15
#define VID_MODE_CFG_LP_CMD_EN_FIELD_SIZE 1
#define VID_MODE_CFG_FRAME_BTA_ACK_EN_FIELD_OFFSET 14
#define VID_MODE_CFG_FRAME_BTA_ACK_EN_FIELD_SIZE 1
#define VID_MODE_CFG_LP_HFP_EN_FIELD_OFFSET 13
#define VID_MODE_CFG_LP_HFP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_LP_HBP_EN_FIELD_OFFSET 12
#define VID_MODE_CFG_LP_HBP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_LP_VACT_EN_FIELD_OFFSET 11
#define VID_MODE_CFG_LP_VACT_EN_FIELD_SIZE 1
#define VID_MODE_CFG_LP_VFP_EN_FIELD_OFFSET 10
#define VID_MODE_CFG_LP_VFP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_LP_VBP_EN_FIELD_OFFSET 9
#define VID_MODE_CFG_LP_VBP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_LP_VSA_EN_FIELD_OFFSET 8
#define VID_MODE_CFG_LP_VSA_EN_FIELD_SIZE 1
#define VID_MODE_CFG_RESERVED_7_2_FIELD_OFFSET 2
#define VID_MODE_CFG_RESERVED_7_2_FIELD_SIZE 6
#define VID_MODE_CFG_VID_MODE_TYPE_FIELD_OFFSET 0
#define VID_MODE_CFG_VID_MODE_TYPE_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_31_25_6    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_31_25_5    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_31_25_4    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_31_25_3    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_31_25_2    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_31_25_1    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_31_25_0    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_VPG_ORIENTATION    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_23_21_2    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_23_21_1    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_23_21_0    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_VPG_MODE    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_19_17_2    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_19_17_1    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_19_17_0    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_VPG_EN    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_LP_CMD_EN    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_FRAME_BTA_ACK_EN    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_LP_HFP_EN    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_LP_HBP_EN    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_LP_VACT_EN    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_LP_VFP_EN    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_LP_VBP_EN    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_LP_VSA_EN    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_7_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_7_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_7_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_7_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_7_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_RESERVED_7_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_VID_MODE_TYPE_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_VID_MODE_TYPE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE
// Register Offset : 0x3c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x3c<<0))
#define VID_PKT_SIZE_RESERVED_31_14_FIELD_OFFSET 14
#define VID_PKT_SIZE_RESERVED_31_14_FIELD_SIZE 18
#define VID_PKT_SIZE_VID_PKT_SIZE_FIELD_OFFSET 0
#define VID_PKT_SIZE_VID_PKT_SIZE_FIELD_SIZE 14

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_17    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_16    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_15    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_14    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_13    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_12    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_11    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_10    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_9    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_8    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_7    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_6    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_5    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_4    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_3    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_2    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_RESERVED_31_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_VID_PKT_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS
// Register Offset : 0x40
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x40<<0))
#define VID_NUM_CHUNKS_RESERVED_31_13_FIELD_OFFSET 13
#define VID_NUM_CHUNKS_RESERVED_31_13_FIELD_SIZE 19
#define VID_NUM_CHUNKS_VID_NUM_CHUNKS_FIELD_OFFSET 0
#define VID_NUM_CHUNKS_VID_NUM_CHUNKS_FIELD_SIZE 13

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_VID_NUM_CHUNKS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE
// Register Offset : 0x44
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x44<<0))
#define VID_NULL_SIZE_RESERVED_31_13_FIELD_OFFSET 13
#define VID_NULL_SIZE_RESERVED_31_13_FIELD_SIZE 19
#define VID_NULL_SIZE_VID_NULL_SIZE_FIELD_OFFSET 0
#define VID_NULL_SIZE_VID_NULL_SIZE_FIELD_SIZE 13

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_VID_NULL_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME
// Register Offset : 0x48
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x48<<0))
#define VID_HSA_TIME_RESERVED_31_12_FIELD_OFFSET 12
#define VID_HSA_TIME_RESERVED_31_12_FIELD_SIZE 20
#define VID_HSA_TIME_VID_HSA_TIME_FIELD_OFFSET 0
#define VID_HSA_TIME_VID_HSA_TIME_FIELD_SIZE 12

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_19    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_18    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_17    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_16    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_15    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_14    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_13    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_12    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_11    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_10    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_9    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_8    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_7    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_6    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_5    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_4    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_RESERVED_31_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_VID_HSA_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME
// Register Offset : 0x4c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x4c<<0))
#define VID_HBP_TIME_RESERVED_31_12_FIELD_OFFSET 12
#define VID_HBP_TIME_RESERVED_31_12_FIELD_SIZE 20
#define VID_HBP_TIME_VID_HBP_TIME_FIELD_OFFSET 0
#define VID_HBP_TIME_VID_HBP_TIME_FIELD_SIZE 12

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_19    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_18    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_17    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_16    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_15    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_14    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_13    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_12    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_11    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_10    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_9    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_8    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_7    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_6    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_5    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_4    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_RESERVED_31_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_VID_HBP_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME
// Register Offset : 0x50
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x50<<0))
#define VID_HLINE_TIME_RESERVED_31_15_FIELD_OFFSET 15
#define VID_HLINE_TIME_RESERVED_31_15_FIELD_SIZE 17
#define VID_HLINE_TIME_VID_HLINE_TIME_FIELD_OFFSET 0
#define VID_HLINE_TIME_VID_HLINE_TIME_FIELD_SIZE 15

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_16    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_15    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_14    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_13    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_12    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_11    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_10    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_9    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_8    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_7    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_6    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_5    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_4    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_3    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_2    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_1    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_RESERVED_31_15_0    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_VID_HLINE_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES
// Register Offset : 0x54
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x54<<0))
#define VID_VSA_LINES_RESERVED_31_10_FIELD_OFFSET 10
#define VID_VSA_LINES_RESERVED_31_10_FIELD_SIZE 22
#define VID_VSA_LINES_VSA_LINES_FIELD_OFFSET 0
#define VID_VSA_LINES_VSA_LINES_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_VSA_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES
// Register Offset : 0x58
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x58<<0))
#define VID_VBP_LINES_RESERVED_31_10_FIELD_OFFSET 10
#define VID_VBP_LINES_RESERVED_31_10_FIELD_SIZE 22
#define VID_VBP_LINES_VBP_LINES_FIELD_OFFSET 0
#define VID_VBP_LINES_VBP_LINES_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_VBP_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES
// Register Offset : 0x5c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x5c<<0))
#define VID_VFP_LINES_RESERVED_31_10_FIELD_OFFSET 10
#define VID_VFP_LINES_RESERVED_31_10_FIELD_SIZE 22
#define VID_VFP_LINES_VFP_LINES_FIELD_OFFSET 0
#define VID_VFP_LINES_VFP_LINES_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_VFP_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES
// Register Offset : 0x60
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x60<<0))
#define VID_VACTIVE_LINES_RESERVED_31_14_FIELD_OFFSET 14
#define VID_VACTIVE_LINES_RESERVED_31_14_FIELD_SIZE 18
#define VID_VACTIVE_LINES_V_ACTIVE_LINES_FIELD_OFFSET 0
#define VID_VACTIVE_LINES_V_ACTIVE_LINES_FIELD_SIZE 14

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_17    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_16    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_15    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_14    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_13    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_12    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_11    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_10    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_9    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_8    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_7    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_6    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_5    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_4    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_3    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_2    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_RESERVED_31_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_V_ACTIVE_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG
// Register Offset : 0x68
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x68<<0))
#define CMD_MODE_CFG_RESERVED_31_25_FIELD_OFFSET 25
#define CMD_MODE_CFG_RESERVED_31_25_FIELD_SIZE 7
#define CMD_MODE_CFG_MAX_RD_PKT_SIZE_FIELD_OFFSET 24
#define CMD_MODE_CFG_MAX_RD_PKT_SIZE_FIELD_SIZE 1
#define CMD_MODE_CFG_RESERVED_23_20_FIELD_OFFSET 20
#define CMD_MODE_CFG_RESERVED_23_20_FIELD_SIZE 4
#define CMD_MODE_CFG_DCS_LW_TX_FIELD_OFFSET 19
#define CMD_MODE_CFG_DCS_LW_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_DCS_SR_0P_TX_FIELD_OFFSET 18
#define CMD_MODE_CFG_DCS_SR_0P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_DCS_SW_1P_TX_FIELD_OFFSET 17
#define CMD_MODE_CFG_DCS_SW_1P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_DCS_SW_0P_TX_FIELD_OFFSET 16
#define CMD_MODE_CFG_DCS_SW_0P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_RESERVED_15_FIELD_OFFSET 15
#define CMD_MODE_CFG_RESERVED_15_FIELD_SIZE 1
#define CMD_MODE_CFG_GEN_LW_TX_FIELD_OFFSET 14
#define CMD_MODE_CFG_GEN_LW_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_GEN_SR_2P_TX_FIELD_OFFSET 13
#define CMD_MODE_CFG_GEN_SR_2P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_GEN_SR_1P_TX_FIELD_OFFSET 12
#define CMD_MODE_CFG_GEN_SR_1P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_GEN_SR_0P_TX_FIELD_OFFSET 11
#define CMD_MODE_CFG_GEN_SR_0P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_GEN_SW_2P_TX_FIELD_OFFSET 10
#define CMD_MODE_CFG_GEN_SW_2P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_GEN_SW_1P_TX_FIELD_OFFSET 9
#define CMD_MODE_CFG_GEN_SW_1P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_GEN_SW_0P_TX_FIELD_OFFSET 8
#define CMD_MODE_CFG_GEN_SW_0P_TX_FIELD_SIZE 1
#define CMD_MODE_CFG_RESERVED_7_2_FIELD_OFFSET 2
#define CMD_MODE_CFG_RESERVED_7_2_FIELD_SIZE 6
#define CMD_MODE_CFG_ACK_RQST_EN_FIELD_OFFSET 1
#define CMD_MODE_CFG_ACK_RQST_EN_FIELD_SIZE 1
#define CMD_MODE_CFG_TEAR_FX_EN_FIELD_OFFSET 0
#define CMD_MODE_CFG_TEAR_FX_EN_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_31_25_6    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_31_25_5    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_31_25_4    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_31_25_3    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_31_25_2    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_31_25_1    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_31_25_0    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_MAX_RD_PKT_SIZE    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_23_20_3    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_23_20_2    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_23_20_1    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_23_20_0    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_DCS_LW_TX    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_DCS_SR_0P_TX    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_DCS_SW_1P_TX    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_DCS_SW_0P_TX    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_GEN_LW_TX    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_GEN_SR_2P_TX    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_GEN_SR_1P_TX    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_GEN_SR_0P_TX    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_GEN_SW_2P_TX    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_GEN_SW_1P_TX    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_GEN_SW_0P_TX    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_7_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_7_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_7_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_7_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_7_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_RESERVED_7_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_ACK_RQST_EN    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_MODE_CFG_TEAR_FX_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR
// Register Offset : 0x6c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x6c<<0))
#define GEN_HDR_RESERVED_31_24_FIELD_OFFSET 24
#define GEN_HDR_RESERVED_31_24_FIELD_SIZE 8
#define GEN_HDR_GEN_WC_MSBYTE_FIELD_OFFSET 16
#define GEN_HDR_GEN_WC_MSBYTE_FIELD_SIZE 8
#define GEN_HDR_GEN_WC_LSBYTE_FIELD_OFFSET 8
#define GEN_HDR_GEN_WC_LSBYTE_FIELD_SIZE 8
#define GEN_HDR_GEN_VC_FIELD_OFFSET 6
#define GEN_HDR_GEN_VC_FIELD_SIZE 2
#define GEN_HDR_GEN_DT_FIELD_OFFSET 0
#define GEN_HDR_GEN_DT_FIELD_SIZE 6

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_MSBYTE_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_WC_LSBYTE_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_VC_1    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_VC_0    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_DT_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_DT_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_DT_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_DT_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_DT_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_HDR_GEN_DT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA
// Register Offset : 0x70
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x70<<0))
#define GEN_PLD_DATA_GEN_PLD_B4_FIELD_OFFSET 24
#define GEN_PLD_DATA_GEN_PLD_B4_FIELD_SIZE 8
#define GEN_PLD_DATA_GEN_PLD_B3_FIELD_OFFSET 16
#define GEN_PLD_DATA_GEN_PLD_B3_FIELD_SIZE 8
#define GEN_PLD_DATA_GEN_PLD_B2_FIELD_OFFSET 8
#define GEN_PLD_DATA_GEN_PLD_B2_FIELD_SIZE 8
#define GEN_PLD_DATA_GEN_PLD_B1_FIELD_OFFSET 0
#define GEN_PLD_DATA_GEN_PLD_B1_FIELD_SIZE 8

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_7    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_6    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_5    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_4    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_3    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_2    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_1    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B4_0    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B3_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B2_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_GEN_PLD_DATA_GEN_PLD_B1_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS
// Register Offset : 0x74
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x74<<0))
#define CMD_PKT_STATUS_RESERVED_31_28_FIELD_OFFSET 28
#define CMD_PKT_STATUS_RESERVED_31_28_FIELD_SIZE 4
#define CMD_PKT_STATUS_RESERVED_27_FIELD_OFFSET 27
#define CMD_PKT_STATUS_RESERVED_27_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_26_FIELD_OFFSET 26
#define CMD_PKT_STATUS_RESERVED_26_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_25_FIELD_OFFSET 25
#define CMD_PKT_STATUS_RESERVED_25_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_24_FIELD_OFFSET 24
#define CMD_PKT_STATUS_RESERVED_24_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_23_20_FIELD_OFFSET 20
#define CMD_PKT_STATUS_RESERVED_23_20_FIELD_SIZE 4
#define CMD_PKT_STATUS_GEN_BUFF_PLD_FULL_FIELD_OFFSET 19
#define CMD_PKT_STATUS_GEN_BUFF_PLD_FULL_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY_FIELD_OFFSET 18
#define CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_BUFF_CMD_FULL_FIELD_OFFSET 17
#define CMD_PKT_STATUS_GEN_BUFF_CMD_FULL_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY_FIELD_OFFSET 16
#define CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_15_FIELD_OFFSET 15
#define CMD_PKT_STATUS_RESERVED_15_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_14_FIELD_OFFSET 14
#define CMD_PKT_STATUS_RESERVED_14_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_13_FIELD_OFFSET 13
#define CMD_PKT_STATUS_RESERVED_13_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_12_FIELD_OFFSET 12
#define CMD_PKT_STATUS_RESERVED_12_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_11_FIELD_OFFSET 11
#define CMD_PKT_STATUS_RESERVED_11_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_10_FIELD_OFFSET 10
#define CMD_PKT_STATUS_RESERVED_10_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_9_FIELD_OFFSET 9
#define CMD_PKT_STATUS_RESERVED_9_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_8_FIELD_OFFSET 8
#define CMD_PKT_STATUS_RESERVED_8_FIELD_SIZE 1
#define CMD_PKT_STATUS_RESERVED_7_FIELD_OFFSET 7
#define CMD_PKT_STATUS_RESERVED_7_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_RD_CMD_BUSY_FIELD_OFFSET 6
#define CMD_PKT_STATUS_GEN_RD_CMD_BUSY_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_PLD_R_FULL_FIELD_OFFSET 5
#define CMD_PKT_STATUS_GEN_PLD_R_FULL_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_PLD_R_EMPTY_FIELD_OFFSET 4
#define CMD_PKT_STATUS_GEN_PLD_R_EMPTY_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_PLD_W_FULL_FIELD_OFFSET 3
#define CMD_PKT_STATUS_GEN_PLD_W_FULL_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_PLD_W_EMPTY_FIELD_OFFSET 2
#define CMD_PKT_STATUS_GEN_PLD_W_EMPTY_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_CMD_FULL_FIELD_OFFSET 1
#define CMD_PKT_STATUS_GEN_CMD_FULL_FIELD_SIZE 1
#define CMD_PKT_STATUS_GEN_CMD_EMPTY_FIELD_OFFSET 0
#define CMD_PKT_STATUS_GEN_CMD_EMPTY_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_31_28_3    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_31_28_2    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_31_28_1    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_31_28_0    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_27    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_26    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_25    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_24    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_23_20_3    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_23_20_2    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_23_20_1    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_23_20_0    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_BUFF_PLD_FULL    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_BUFF_CMD_FULL    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_RESERVED_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_RD_CMD_BUSY    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_PLD_R_FULL    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_PLD_R_EMPTY    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_PLD_W_FULL    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_PLD_W_EMPTY    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_CMD_FULL    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_CMD_PKT_STATUS_GEN_CMD_EMPTY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG
// Register Offset : 0x78
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x78<<0))
#define TO_CNT_CFG_HSTX_TO_CNT_FIELD_OFFSET 16
#define TO_CNT_CFG_HSTX_TO_CNT_FIELD_SIZE 16
#define TO_CNT_CFG_LPRX_TO_CNT_FIELD_OFFSET 0
#define TO_CNT_CFG_LPRX_TO_CNT_FIELD_SIZE 16

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_15    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_14    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_13    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_12    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_11    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_10    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_HSTX_TO_CNT_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_TO_CNT_CFG_LPRX_TO_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT
// Register Offset : 0x7c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x7c<<0))
#define HS_RD_TO_CNT_RESERVED_31_16_FIELD_OFFSET 16
#define HS_RD_TO_CNT_RESERVED_31_16_FIELD_SIZE 16
#define HS_RD_TO_CNT_HS_RD_TO_CNT_FIELD_OFFSET 0
#define HS_RD_TO_CNT_HS_RD_TO_CNT_FIELD_SIZE 16

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_RD_TO_CNT_HS_RD_TO_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT
// Register Offset : 0x80
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x80<<0))
#define LP_RD_TO_CNT_RESERVED_31_16_FIELD_OFFSET 16
#define LP_RD_TO_CNT_RESERVED_31_16_FIELD_SIZE 16
#define LP_RD_TO_CNT_LP_RD_TO_CNT_FIELD_OFFSET 0
#define LP_RD_TO_CNT_LP_RD_TO_CNT_FIELD_SIZE 16

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_RD_TO_CNT_LP_RD_TO_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT
// Register Offset : 0x84
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x84<<0))
#define HS_WR_TO_CNT_RESERVED_31_25_FIELD_OFFSET 25
#define HS_WR_TO_CNT_RESERVED_31_25_FIELD_SIZE 7
#define HS_WR_TO_CNT_RESERVED_24_FIELD_OFFSET 24
#define HS_WR_TO_CNT_RESERVED_24_FIELD_SIZE 1
#define HS_WR_TO_CNT_RESERVED_23_16_FIELD_OFFSET 16
#define HS_WR_TO_CNT_RESERVED_23_16_FIELD_SIZE 8
#define HS_WR_TO_CNT_HS_WR_TO_CNT_FIELD_OFFSET 0
#define HS_WR_TO_CNT_HS_WR_TO_CNT_FIELD_SIZE 16

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_31_25_6    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_31_25_5    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_31_25_4    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_31_25_3    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_31_25_2    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_31_25_1    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_31_25_0    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_24    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_RESERVED_23_16_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_HS_WR_TO_CNT_HS_WR_TO_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT
// Register Offset : 0x88
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x88<<0))
#define LP_WR_TO_CNT_RESERVED_31_16_FIELD_OFFSET 16
#define LP_WR_TO_CNT_RESERVED_31_16_FIELD_SIZE 16
#define LP_WR_TO_CNT_LP_WR_TO_CNT_FIELD_OFFSET 0
#define LP_WR_TO_CNT_LP_WR_TO_CNT_FIELD_SIZE 16

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LP_WR_TO_CNT_LP_WR_TO_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT
// Register Offset : 0x8c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x8c<<0))
#define BTA_TO_CNT_RESERVED_31_16_FIELD_OFFSET 16
#define BTA_TO_CNT_RESERVED_31_16_FIELD_SIZE 16
#define BTA_TO_CNT_BTA_TO_CNT_FIELD_OFFSET 0
#define BTA_TO_CNT_BTA_TO_CNT_FIELD_SIZE 16

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_BTA_TO_CNT_BTA_TO_CNT_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D
// Register Offset : 0x90
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x90<<0))
#define SDF_3D_RESERVED_31_17_FIELD_OFFSET 17
#define SDF_3D_RESERVED_31_17_FIELD_SIZE 15
#define SDF_3D_SEND_3D_CFG_FIELD_OFFSET 16
#define SDF_3D_SEND_3D_CFG_FIELD_SIZE 1
#define SDF_3D_RESERVED_15_6_FIELD_OFFSET 6
#define SDF_3D_RESERVED_15_6_FIELD_SIZE 10
#define SDF_3D_RIGHT_FIRST_FIELD_OFFSET 5
#define SDF_3D_RIGHT_FIRST_FIELD_SIZE 1
#define SDF_3D_SECOND_VSYNC_FIELD_OFFSET 4
#define SDF_3D_SECOND_VSYNC_FIELD_SIZE 1
#define SDF_3D_FORMAT_3D_FIELD_OFFSET 2
#define SDF_3D_FORMAT_3D_FIELD_SIZE 2
#define SDF_3D_MODE_3D_FIELD_OFFSET 0
#define SDF_3D_MODE_3D_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_14    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_13    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_12    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_11    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_10    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_9    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_8    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_7    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_6    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_5    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_4    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_3    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_2    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_1    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_31_17_0    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_SEND_3D_CFG    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_9    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_8    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_7    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_6    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_5    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_4    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_3    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_2    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_1    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RESERVED_15_6_0    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_RIGHT_FIRST    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_SECOND_VSYNC    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_FORMAT_3D_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_FORMAT_3D_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_MODE_3D_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_MODE_3D_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL
// Register Offset : 0x94
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x94<<0))
#define LPCLK_CTRL_RESERVED_31_2_FIELD_OFFSET 2
#define LPCLK_CTRL_RESERVED_31_2_FIELD_SIZE 30
#define LPCLK_CTRL_AUTO_CLKLANE_CTRL_FIELD_OFFSET 1
#define LPCLK_CTRL_AUTO_CLKLANE_CTRL_FIELD_SIZE 1
#define LPCLK_CTRL_PHY_TXREQUESTCLKHS_FIELD_OFFSET 0
#define LPCLK_CTRL_PHY_TXREQUESTCLKHS_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_29    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_28    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_27    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_26    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_25    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_24    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_23    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_22    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_21    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_20    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_19    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_18    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_17    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_16    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_15    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_14    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_13    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_12    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_11    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_10    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_9    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_8    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_7    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_6    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_RESERVED_31_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_AUTO_CLKLANE_CTRL    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_LPCLK_CTRL_PHY_TXREQUESTCLKHS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG
// Register Offset : 0x98
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x98<<0))
#define PHY_TMR_LPCLK_CFG_RESERVED_31_26_FIELD_OFFSET 26
#define PHY_TMR_LPCLK_CFG_RESERVED_31_26_FIELD_SIZE 6
#define PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_FIELD_OFFSET 16
#define PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_FIELD_SIZE 10
#define PHY_TMR_LPCLK_CFG_RESERVED_15_10_FIELD_OFFSET 10
#define PHY_TMR_LPCLK_CFG_RESERVED_15_10_FIELD_SIZE 6
#define PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_FIELD_OFFSET 0
#define PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_31_26_5    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_31_26_4    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_31_26_3    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_31_26_2    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_31_26_1    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_31_26_0    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG
// Register Offset : 0x9c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x9c<<0))
#define PHY_TMR_CFG_RESERVED_31_26_FIELD_OFFSET 26
#define PHY_TMR_CFG_RESERVED_31_26_FIELD_SIZE 6
#define PHY_TMR_CFG_PHY_HS2LP_TIME_FIELD_OFFSET 16
#define PHY_TMR_CFG_PHY_HS2LP_TIME_FIELD_SIZE 10
#define PHY_TMR_CFG_RESERVED_15_10_FIELD_OFFSET 10
#define PHY_TMR_CFG_RESERVED_15_10_FIELD_SIZE 6
#define PHY_TMR_CFG_PHY_LP2HS_TIME_FIELD_OFFSET 0
#define PHY_TMR_CFG_PHY_LP2HS_TIME_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_31_26_5    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_31_26_4    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_31_26_3    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_31_26_2    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_31_26_1    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_31_26_0    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_HS2LP_TIME_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_CFG_PHY_LP2HS_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ
// Register Offset : 0xa0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xa0<<0))
#define PHY_RSTZ_RESERVED_31_4_FIELD_OFFSET 4
#define PHY_RSTZ_RESERVED_31_4_FIELD_SIZE 28
#define PHY_RSTZ_PHY_FORCEPLL_FIELD_OFFSET 3
#define PHY_RSTZ_PHY_FORCEPLL_FIELD_SIZE 1
#define PHY_RSTZ_PHY_ENABLECLK_FIELD_OFFSET 2
#define PHY_RSTZ_PHY_ENABLECLK_FIELD_SIZE 1
#define PHY_RSTZ_PHY_RSTZ_FIELD_OFFSET 1
#define PHY_RSTZ_PHY_RSTZ_FIELD_SIZE 1
#define PHY_RSTZ_PHY_SHUTDOWNZ_FIELD_OFFSET 0
#define PHY_RSTZ_PHY_SHUTDOWNZ_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_27    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_26    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_25    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_24    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_23    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_22    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_21    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_20    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_19    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_18    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_17    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_16    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_15    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_14    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_13    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_12    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_RESERVED_31_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_PHY_FORCEPLL    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_PHY_ENABLECLK    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_PHY_RSTZ    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_RSTZ_PHY_SHUTDOWNZ    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG
// Register Offset : 0xa4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xa4<<0))
#define PHY_IF_CFG_RESERVED_31_16_FIELD_OFFSET 16
#define PHY_IF_CFG_RESERVED_31_16_FIELD_SIZE 16
#define PHY_IF_CFG_PHY_STOP_WAIT_TIME_FIELD_OFFSET 8
#define PHY_IF_CFG_PHY_STOP_WAIT_TIME_FIELD_SIZE 8
#define PHY_IF_CFG_RESERVED_7_2_FIELD_OFFSET 2
#define PHY_IF_CFG_RESERVED_7_2_FIELD_SIZE 6
#define PHY_IF_CFG_N_LANES_FIELD_OFFSET 0
#define PHY_IF_CFG_N_LANES_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_15    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_14    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_13    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_12    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_11    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_10    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_9    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_8    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_31_16_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_PHY_STOP_WAIT_TIME_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_7_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_7_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_7_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_7_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_7_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_RESERVED_7_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_N_LANES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_IF_CFG_N_LANES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL
// Register Offset : 0xa8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xa8<<0))
#define PHY_ULPS_CTRL_RESERVED_31_4_FIELD_OFFSET 4
#define PHY_ULPS_CTRL_RESERVED_31_4_FIELD_SIZE 28
#define PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_FIELD_OFFSET 3
#define PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_FIELD_SIZE 1
#define PHY_ULPS_CTRL_PHY_TXREQULPSLAN_FIELD_OFFSET 2
#define PHY_ULPS_CTRL_PHY_TXREQULPSLAN_FIELD_SIZE 1
#define PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_FIELD_OFFSET 1
#define PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_FIELD_SIZE 1
#define PHY_ULPS_CTRL_PHY_TXREQULPSCLK_FIELD_OFFSET 0
#define PHY_ULPS_CTRL_PHY_TXREQULPSCLK_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_27    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_26    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_25    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_24    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_23    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_22    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_21    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_20    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_19    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_18    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_17    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_16    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_15    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_14    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_13    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_12    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_RESERVED_31_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_PHY_TXREQULPSLAN    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_ULPS_CTRL_PHY_TXREQULPSCLK    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS
// Register Offset : 0xac
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xac<<0))
#define PHY_TX_TRIGGERS_RESERVED_31_4_FIELD_OFFSET 4
#define PHY_TX_TRIGGERS_RESERVED_31_4_FIELD_SIZE 28
#define PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_FIELD_OFFSET 0
#define PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_FIELD_SIZE 4

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_27    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_26    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_25    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_24    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_23    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_22    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_21    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_20    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_19    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_18    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_17    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_16    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_15    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_14    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_13    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_12    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_11    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_10    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_9    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_8    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_7    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_6    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_5    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_4    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_RESERVED_31_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS
// Register Offset : 0xb0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xb0<<0))
#define PHY_STATUS_RESERVED_31_13_FIELD_OFFSET 13
#define PHY_STATUS_RESERVED_31_13_FIELD_SIZE 19
#define PHY_STATUS_PHY_ULPSACTIVENOT3LANE_FIELD_OFFSET 12
#define PHY_STATUS_PHY_ULPSACTIVENOT3LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_STOPSTATE3LANE_FIELD_OFFSET 11
#define PHY_STATUS_PHY_STOPSTATE3LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_ULPSACTIVENOT2LANE_FIELD_OFFSET 10
#define PHY_STATUS_PHY_ULPSACTIVENOT2LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_STOPSTATE2LANE_FIELD_OFFSET 9
#define PHY_STATUS_PHY_STOPSTATE2LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_ULPSACTIVENOT1LANE_FIELD_OFFSET 8
#define PHY_STATUS_PHY_ULPSACTIVENOT1LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_STOPSTATE1LANE_FIELD_OFFSET 7
#define PHY_STATUS_PHY_STOPSTATE1LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_RXULPSESC0LANE_FIELD_OFFSET 6
#define PHY_STATUS_PHY_RXULPSESC0LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_ULPSACTIVENOT0LANE_FIELD_OFFSET 5
#define PHY_STATUS_PHY_ULPSACTIVENOT0LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_STOPSTATE0LANE_FIELD_OFFSET 4
#define PHY_STATUS_PHY_STOPSTATE0LANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_ULPSACTIVENOTCLK_FIELD_OFFSET 3
#define PHY_STATUS_PHY_ULPSACTIVENOTCLK_FIELD_SIZE 1
#define PHY_STATUS_PHY_STOPSTATECLKLANE_FIELD_OFFSET 2
#define PHY_STATUS_PHY_STOPSTATECLKLANE_FIELD_SIZE 1
#define PHY_STATUS_PHY_DIRECTION_FIELD_OFFSET 1
#define PHY_STATUS_PHY_DIRECTION_FIELD_SIZE 1
#define PHY_STATUS_PHY_LOCK_FIELD_OFFSET 0
#define PHY_STATUS_PHY_LOCK_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_ULPSACTIVENOT3LANE    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_STOPSTATE3LANE    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_ULPSACTIVENOT2LANE    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_STOPSTATE2LANE    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_ULPSACTIVENOT1LANE    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_STOPSTATE1LANE    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_RXULPSESC0LANE    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_ULPSACTIVENOT0LANE    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_STOPSTATE0LANE    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_ULPSACTIVENOTCLK    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_STOPSTATECLKLANE    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_DIRECTION    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_STATUS_PHY_LOCK    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0
// Register Offset : 0xb4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xb4<<0))
#define PHY_TST_CTRL0_RESERVED_31_2_FIELD_OFFSET 2
#define PHY_TST_CTRL0_RESERVED_31_2_FIELD_SIZE 30
#define PHY_TST_CTRL0_PHY_TESTCLK_FIELD_OFFSET 1
#define PHY_TST_CTRL0_PHY_TESTCLK_FIELD_SIZE 1
#define PHY_TST_CTRL0_PHY_TESTCLR_FIELD_OFFSET 0
#define PHY_TST_CTRL0_PHY_TESTCLR_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_29    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_28    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_27    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_26    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_25    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_24    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_23    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_22    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_21    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_20    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_19    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_18    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_17    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_16    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_15    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_14    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_13    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_12    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_11    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_10    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_9    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_8    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_7    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_6    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_RESERVED_31_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_PHY_TESTCLK    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL0_PHY_TESTCLR    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1
// Register Offset : 0xb8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xb8<<0))
#define PHY_TST_CTRL1_RESERVED_31_17_FIELD_OFFSET 17
#define PHY_TST_CTRL1_RESERVED_31_17_FIELD_SIZE 15
#define PHY_TST_CTRL1_PHY_TESTEN_FIELD_OFFSET 16
#define PHY_TST_CTRL1_PHY_TESTEN_FIELD_SIZE 1
#define PHY_TST_CTRL1_PHT_TESTDOUT_FIELD_OFFSET 8
#define PHY_TST_CTRL1_PHT_TESTDOUT_FIELD_SIZE 8
#define PHY_TST_CTRL1_PHY_TESTDIN_FIELD_OFFSET 0
#define PHY_TST_CTRL1_PHY_TESTDIN_FIELD_SIZE 8

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_14    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_13    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_12    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_11    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_10    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_9    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_8    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_7    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_6    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_5    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_4    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_3    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_2    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_1    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_RESERVED_31_17_0    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTEN    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHT_TESTDOUT_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TST_CTRL1_PHY_TESTDIN_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0
// Register Offset : 0xbc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xbc<<0))
#define INT_ST0_RESERVED_31_21_FIELD_OFFSET 21
#define INT_ST0_RESERVED_31_21_FIELD_SIZE 11
#define INT_ST0_DPHY_ERRORS_4_FIELD_OFFSET 20
#define INT_ST0_DPHY_ERRORS_4_FIELD_SIZE 1
#define INT_ST0_DPHY_ERRORS_3_FIELD_OFFSET 19
#define INT_ST0_DPHY_ERRORS_3_FIELD_SIZE 1
#define INT_ST0_DPHY_ERRORS_2_FIELD_OFFSET 18
#define INT_ST0_DPHY_ERRORS_2_FIELD_SIZE 1
#define INT_ST0_DPHY_ERRORS_1_FIELD_OFFSET 17
#define INT_ST0_DPHY_ERRORS_1_FIELD_SIZE 1
#define INT_ST0_DPHY_ERRORS_0_FIELD_OFFSET 16
#define INT_ST0_DPHY_ERRORS_0_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_15_FIELD_OFFSET 15
#define INT_ST0_ACK_WITH_ERR_15_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_14_FIELD_OFFSET 14
#define INT_ST0_ACK_WITH_ERR_14_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_13_FIELD_OFFSET 13
#define INT_ST0_ACK_WITH_ERR_13_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_12_FIELD_OFFSET 12
#define INT_ST0_ACK_WITH_ERR_12_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_11_FIELD_OFFSET 11
#define INT_ST0_ACK_WITH_ERR_11_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_10_FIELD_OFFSET 10
#define INT_ST0_ACK_WITH_ERR_10_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_9_FIELD_OFFSET 9
#define INT_ST0_ACK_WITH_ERR_9_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_8_FIELD_OFFSET 8
#define INT_ST0_ACK_WITH_ERR_8_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_7_FIELD_OFFSET 7
#define INT_ST0_ACK_WITH_ERR_7_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_6_FIELD_OFFSET 6
#define INT_ST0_ACK_WITH_ERR_6_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_5_FIELD_OFFSET 5
#define INT_ST0_ACK_WITH_ERR_5_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_4_FIELD_OFFSET 4
#define INT_ST0_ACK_WITH_ERR_4_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_3_FIELD_OFFSET 3
#define INT_ST0_ACK_WITH_ERR_3_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_2_FIELD_OFFSET 2
#define INT_ST0_ACK_WITH_ERR_2_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_1_FIELD_OFFSET 1
#define INT_ST0_ACK_WITH_ERR_1_FIELD_SIZE 1
#define INT_ST0_ACK_WITH_ERR_0_FIELD_OFFSET 0
#define INT_ST0_ACK_WITH_ERR_0_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_10    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_9    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_8    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_7    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_6    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_5    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_4    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_3    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_2    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_1    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_RESERVED_31_21_0    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_DPHY_ERRORS_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_DPHY_ERRORS_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_DPHY_ERRORS_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_DPHY_ERRORS_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_DPHY_ERRORS_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST0_ACK_WITH_ERR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1
// Register Offset : 0xc0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xc0<<0))
#define INT_ST1_RESERVED_31_21_FIELD_OFFSET 21
#define INT_ST1_RESERVED_31_21_FIELD_SIZE 11
#define INT_ST1_RESERVED_20_FIELD_OFFSET 20
#define INT_ST1_RESERVED_20_FIELD_SIZE 1
#define INT_ST1_DPI_BUFF_PLD_UNDER_FIELD_OFFSET 19
#define INT_ST1_DPI_BUFF_PLD_UNDER_FIELD_SIZE 1
#define INT_ST1_RESERVED_18_FIELD_OFFSET 18
#define INT_ST1_RESERVED_18_FIELD_SIZE 1
#define INT_ST1_RESERVED_17_FIELD_OFFSET 17
#define INT_ST1_RESERVED_17_FIELD_SIZE 1
#define INT_ST1_RESERVED_16_FIELD_OFFSET 16
#define INT_ST1_RESERVED_16_FIELD_SIZE 1
#define INT_ST1_RESERVED_15_FIELD_OFFSET 15
#define INT_ST1_RESERVED_15_FIELD_SIZE 1
#define INT_ST1_RESERVED_14_FIELD_OFFSET 14
#define INT_ST1_RESERVED_14_FIELD_SIZE 1
#define INT_ST1_RESERVED_13_FIELD_OFFSET 13
#define INT_ST1_RESERVED_13_FIELD_SIZE 1
#define INT_ST1_GEN_PLD_RECEV_ERR_FIELD_OFFSET 12
#define INT_ST1_GEN_PLD_RECEV_ERR_FIELD_SIZE 1
#define INT_ST1_GEN_PLD_RD_ERR_FIELD_OFFSET 11
#define INT_ST1_GEN_PLD_RD_ERR_FIELD_SIZE 1
#define INT_ST1_GEN_PLD_SEND_ERR_FIELD_OFFSET 10
#define INT_ST1_GEN_PLD_SEND_ERR_FIELD_SIZE 1
#define INT_ST1_GEN_PLD_WR_ERR_FIELD_OFFSET 9
#define INT_ST1_GEN_PLD_WR_ERR_FIELD_SIZE 1
#define INT_ST1_GEN_CMD_WR_ERR_FIELD_OFFSET 8
#define INT_ST1_GEN_CMD_WR_ERR_FIELD_SIZE 1
#define INT_ST1_DPI_PLD_WR_ERR_FIELD_OFFSET 7
#define INT_ST1_DPI_PLD_WR_ERR_FIELD_SIZE 1
#define INT_ST1_EOPT_ERR_FIELD_OFFSET 6
#define INT_ST1_EOPT_ERR_FIELD_SIZE 1
#define INT_ST1_PKT_SIZE_ERR_FIELD_OFFSET 5
#define INT_ST1_PKT_SIZE_ERR_FIELD_SIZE 1
#define INT_ST1_CRC_ERR_FIELD_OFFSET 4
#define INT_ST1_CRC_ERR_FIELD_SIZE 1
#define INT_ST1_ECC_MILTI_ERR_FIELD_OFFSET 3
#define INT_ST1_ECC_MILTI_ERR_FIELD_SIZE 1
#define INT_ST1_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_ST1_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_ST1_TO_LP_RX_FIELD_OFFSET 1
#define INT_ST1_TO_LP_RX_FIELD_SIZE 1
#define INT_ST1_TO_HS_TX_FIELD_OFFSET 0
#define INT_ST1_TO_HS_TX_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_10    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_9    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_8    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_7    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_6    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_5    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_4    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_3    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_2    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_1    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_31_21_0    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_20    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_DPI_BUFF_PLD_UNDER    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_18    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_17    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_16    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_RESERVED_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_GEN_PLD_RECEV_ERR    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_GEN_PLD_RD_ERR    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_GEN_PLD_SEND_ERR    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_GEN_PLD_WR_ERR    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_GEN_CMD_WR_ERR    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_DPI_PLD_WR_ERR    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_EOPT_ERR    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_PKT_SIZE_ERR    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_CRC_ERR    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_ECC_MILTI_ERR    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_ECC_SINGLE_ERR    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_TO_LP_RX    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_ST1_TO_HS_TX    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0
// Register Offset : 0xc4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xc4<<0))
#define INT_MSK0_RESERVED_31_21_FIELD_OFFSET 21
#define INT_MSK0_RESERVED_31_21_FIELD_SIZE 11
#define INT_MSK0_MASK_DPHY_ERRORS_4_FIELD_OFFSET 20
#define INT_MSK0_MASK_DPHY_ERRORS_4_FIELD_SIZE 1
#define INT_MSK0_MASK_DPHY_ERRORS_3_FIELD_OFFSET 19
#define INT_MSK0_MASK_DPHY_ERRORS_3_FIELD_SIZE 1
#define INT_MSK0_MASK_DPHY_ERRORS_2_FIELD_OFFSET 18
#define INT_MSK0_MASK_DPHY_ERRORS_2_FIELD_SIZE 1
#define INT_MSK0_MASK_DPHY_ERRORS_1_FIELD_OFFSET 17
#define INT_MSK0_MASK_DPHY_ERRORS_1_FIELD_SIZE 1
#define INT_MSK0_MASK_DPHY_ERRORS_0_FIELD_OFFSET 16
#define INT_MSK0_MASK_DPHY_ERRORS_0_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_15_FIELD_OFFSET 15
#define INT_MSK0_MASK_ACK_WITH_ERR_15_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_14_FIELD_OFFSET 14
#define INT_MSK0_MASK_ACK_WITH_ERR_14_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_13_FIELD_OFFSET 13
#define INT_MSK0_MASK_ACK_WITH_ERR_13_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_12_FIELD_OFFSET 12
#define INT_MSK0_MASK_ACK_WITH_ERR_12_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_11_FIELD_OFFSET 11
#define INT_MSK0_MASK_ACK_WITH_ERR_11_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_10_FIELD_OFFSET 10
#define INT_MSK0_MASK_ACK_WITH_ERR_10_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_9_FIELD_OFFSET 9
#define INT_MSK0_MASK_ACK_WITH_ERR_9_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_8_FIELD_OFFSET 8
#define INT_MSK0_MASK_ACK_WITH_ERR_8_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_7_FIELD_OFFSET 7
#define INT_MSK0_MASK_ACK_WITH_ERR_7_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_6_FIELD_OFFSET 6
#define INT_MSK0_MASK_ACK_WITH_ERR_6_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_5_FIELD_OFFSET 5
#define INT_MSK0_MASK_ACK_WITH_ERR_5_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_4_FIELD_OFFSET 4
#define INT_MSK0_MASK_ACK_WITH_ERR_4_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_3_FIELD_OFFSET 3
#define INT_MSK0_MASK_ACK_WITH_ERR_3_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_2_FIELD_OFFSET 2
#define INT_MSK0_MASK_ACK_WITH_ERR_2_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_1_FIELD_OFFSET 1
#define INT_MSK0_MASK_ACK_WITH_ERR_1_FIELD_SIZE 1
#define INT_MSK0_MASK_ACK_WITH_ERR_0_FIELD_OFFSET 0
#define INT_MSK0_MASK_ACK_WITH_ERR_0_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_10    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_9    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_8    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_7    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_6    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_5    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_4    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_3    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_2    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_1    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_RESERVED_31_21_0    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_DPHY_ERRORS_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_DPHY_ERRORS_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_DPHY_ERRORS_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_DPHY_ERRORS_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_DPHY_ERRORS_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK0_MASK_ACK_WITH_ERR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1
// Register Offset : 0xc8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xc8<<0))
#define INT_MSK1_RESERVED_31_21_FIELD_OFFSET 21
#define INT_MSK1_RESERVED_31_21_FIELD_SIZE 11
#define INT_MSK1_RESERVED_20_FIELD_OFFSET 20
#define INT_MSK1_RESERVED_20_FIELD_SIZE 1
#define INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_FIELD_OFFSET 19
#define INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_FIELD_SIZE 1
#define INT_MSK1_RESERVED_18_FIELD_OFFSET 18
#define INT_MSK1_RESERVED_18_FIELD_SIZE 1
#define INT_MSK1_RESERVED_17_FIELD_OFFSET 17
#define INT_MSK1_RESERVED_17_FIELD_SIZE 1
#define INT_MSK1_RESERVED_16_FIELD_OFFSET 16
#define INT_MSK1_RESERVED_16_FIELD_SIZE 1
#define INT_MSK1_RESERVED_15_FIELD_OFFSET 15
#define INT_MSK1_RESERVED_15_FIELD_SIZE 1
#define INT_MSK1_RESERVED_14_FIELD_OFFSET 14
#define INT_MSK1_RESERVED_14_FIELD_SIZE 1
#define INT_MSK1_RESERVED_13_FIELD_OFFSET 13
#define INT_MSK1_RESERVED_13_FIELD_SIZE 1
#define INT_MSK1_MASK_GEN_PLD_RECEV_ERR_FIELD_OFFSET 12
#define INT_MSK1_MASK_GEN_PLD_RECEV_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_GEN_PLD_RD_ERR_FIELD_OFFSET 11
#define INT_MSK1_MASK_GEN_PLD_RD_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_GEN_PLD_SEND_ERR_FIELD_OFFSET 10
#define INT_MSK1_MASK_GEN_PLD_SEND_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_GEN_PLD_WR_ERR_FIELD_OFFSET 9
#define INT_MSK1_MASK_GEN_PLD_WR_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_GEN_CMD_WR_ERR_FIELD_OFFSET 8
#define INT_MSK1_MASK_GEN_CMD_WR_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_DPI_PLD_WR_ERR_FIELD_OFFSET 7
#define INT_MSK1_MASK_DPI_PLD_WR_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_EOPT_ERR_FIELD_OFFSET 6
#define INT_MSK1_MASK_EOPT_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_PKT_SIZE_ERR_FIELD_OFFSET 5
#define INT_MSK1_MASK_PKT_SIZE_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_CRC_ERR_FIELD_OFFSET 4
#define INT_MSK1_MASK_CRC_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_ECC_MILTI_ERR_FIELD_OFFSET 3
#define INT_MSK1_MASK_ECC_MILTI_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_MSK1_MASK_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_MSK1_MASK_TO_LP_RX_FIELD_OFFSET 1
#define INT_MSK1_MASK_TO_LP_RX_FIELD_SIZE 1
#define INT_MSK1_MASK_TO_HS_TX_FIELD_OFFSET 0
#define INT_MSK1_MASK_TO_HS_TX_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_10    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_9    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_8    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_7    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_6    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_5    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_4    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_3    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_2    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_1    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_31_21_0    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_20    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_18    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_17    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_16    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_RESERVED_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_GEN_PLD_RECEV_ERR    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_GEN_PLD_RD_ERR    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_GEN_PLD_SEND_ERR    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_GEN_PLD_WR_ERR    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_GEN_CMD_WR_ERR    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_DPI_PLD_WR_ERR    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_EOPT_ERR    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_PKT_SIZE_ERR    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_CRC_ERR    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_ECC_MILTI_ERR    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_ECC_SINGLE_ERR    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_TO_LP_RX    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_MSK1_MASK_TO_HS_TX    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL
// Register Offset : 0xcc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xcc<<0))
#define PHY_CAL_RESERVED_31_1_FIELD_OFFSET 1
#define PHY_CAL_RESERVED_31_1_FIELD_SIZE 31
#define PHY_CAL_TXSKEWCALHS_FIELD_OFFSET 0
#define PHY_CAL_TXSKEWCALHS_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_30    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_29    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_28    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_27    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_26    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_25    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_24    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_23    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_22    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_21    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_20    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_19    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_18    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_17    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_16    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_15    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_14    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_13    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_12    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_11    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_10    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_9    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_8    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_7    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_6    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_5    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_4    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_3    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_2    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_1    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_RESERVED_31_1_0    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_CAL_TXSKEWCALHS    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0
// Register Offset : 0xd8
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xd8<<0))
#define INT_FORCE0_RESERVED_31_21_FIELD_OFFSET 21
#define INT_FORCE0_RESERVED_31_21_FIELD_SIZE 11
#define INT_FORCE0_FORCE_DPHY_ERRORS_4_FIELD_OFFSET 20
#define INT_FORCE0_FORCE_DPHY_ERRORS_4_FIELD_SIZE 1
#define INT_FORCE0_FORCE_DPHY_ERRORS_3_FIELD_OFFSET 19
#define INT_FORCE0_FORCE_DPHY_ERRORS_3_FIELD_SIZE 1
#define INT_FORCE0_FORCE_DPHY_ERRORS_2_FIELD_OFFSET 18
#define INT_FORCE0_FORCE_DPHY_ERRORS_2_FIELD_SIZE 1
#define INT_FORCE0_FORCE_DPHY_ERRORS_1_FIELD_OFFSET 17
#define INT_FORCE0_FORCE_DPHY_ERRORS_1_FIELD_SIZE 1
#define INT_FORCE0_FORCE_DPHY_ERRORS_0_FIELD_OFFSET 16
#define INT_FORCE0_FORCE_DPHY_ERRORS_0_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_15_FIELD_OFFSET 15
#define INT_FORCE0_FORCE_ACK_WITH_ERR_15_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_14_FIELD_OFFSET 14
#define INT_FORCE0_FORCE_ACK_WITH_ERR_14_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_13_FIELD_OFFSET 13
#define INT_FORCE0_FORCE_ACK_WITH_ERR_13_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_12_FIELD_OFFSET 12
#define INT_FORCE0_FORCE_ACK_WITH_ERR_12_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_11_FIELD_OFFSET 11
#define INT_FORCE0_FORCE_ACK_WITH_ERR_11_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_10_FIELD_OFFSET 10
#define INT_FORCE0_FORCE_ACK_WITH_ERR_10_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_9_FIELD_OFFSET 9
#define INT_FORCE0_FORCE_ACK_WITH_ERR_9_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_8_FIELD_OFFSET 8
#define INT_FORCE0_FORCE_ACK_WITH_ERR_8_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_7_FIELD_OFFSET 7
#define INT_FORCE0_FORCE_ACK_WITH_ERR_7_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_6_FIELD_OFFSET 6
#define INT_FORCE0_FORCE_ACK_WITH_ERR_6_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_5_FIELD_OFFSET 5
#define INT_FORCE0_FORCE_ACK_WITH_ERR_5_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_4_FIELD_OFFSET 4
#define INT_FORCE0_FORCE_ACK_WITH_ERR_4_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_3_FIELD_OFFSET 3
#define INT_FORCE0_FORCE_ACK_WITH_ERR_3_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_2_FIELD_OFFSET 2
#define INT_FORCE0_FORCE_ACK_WITH_ERR_2_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_1_FIELD_OFFSET 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_1_FIELD_SIZE 1
#define INT_FORCE0_FORCE_ACK_WITH_ERR_0_FIELD_OFFSET 0
#define INT_FORCE0_FORCE_ACK_WITH_ERR_0_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_10    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_9    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_8    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_7    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_6    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_5    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_4    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_3    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_2    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_1    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_RESERVED_31_21_0    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_DPHY_ERRORS_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_DPHY_ERRORS_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_DPHY_ERRORS_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_DPHY_ERRORS_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_DPHY_ERRORS_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE0_FORCE_ACK_WITH_ERR_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1
// Register Offset : 0xdc
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1 (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xdc<<0))
#define INT_FORCE1_RESERVED_31_21_FIELD_OFFSET 21
#define INT_FORCE1_RESERVED_31_21_FIELD_SIZE 11
#define INT_FORCE1_RESERVED_20_FIELD_OFFSET 20
#define INT_FORCE1_RESERVED_20_FIELD_SIZE 1
#define INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_FIELD_OFFSET 19
#define INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_FIELD_SIZE 1
#define INT_FORCE1_RESERVED_18_FIELD_OFFSET 18
#define INT_FORCE1_RESERVED_18_FIELD_SIZE 1
#define INT_FORCE1_RESERVED_17_FIELD_OFFSET 17
#define INT_FORCE1_RESERVED_17_FIELD_SIZE 1
#define INT_FORCE1_RESERVED_16_FIELD_OFFSET 16
#define INT_FORCE1_RESERVED_16_FIELD_SIZE 1
#define INT_FORCE1_RESERVED_15_FIELD_OFFSET 15
#define INT_FORCE1_RESERVED_15_FIELD_SIZE 1
#define INT_FORCE1_RESERVED_14_FIELD_OFFSET 14
#define INT_FORCE1_RESERVED_14_FIELD_SIZE 1
#define INT_FORCE1_RESERVED_13_FIELD_OFFSET 13
#define INT_FORCE1_RESERVED_13_FIELD_SIZE 1
#define INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_FIELD_OFFSET 12
#define INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_GEN_PLD_RD_ERR_FIELD_OFFSET 11
#define INT_FORCE1_FORCE_GEN_PLD_RD_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_FIELD_OFFSET 10
#define INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_GEN_PLD_WR_ERR_FIELD_OFFSET 9
#define INT_FORCE1_FORCE_GEN_PLD_WR_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_GEN_CMD_WR_ERR_FIELD_OFFSET 8
#define INT_FORCE1_FORCE_GEN_CMD_WR_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_DPI_PLD_WR_ERR_FIELD_OFFSET 7
#define INT_FORCE1_FORCE_DPI_PLD_WR_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_EOPT_ERR_FIELD_OFFSET 6
#define INT_FORCE1_FORCE_EOPT_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_PKT_SIZE_ERR_FIELD_OFFSET 5
#define INT_FORCE1_FORCE_PKT_SIZE_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_CRC_ERR_FIELD_OFFSET 4
#define INT_FORCE1_FORCE_CRC_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_ECC_MILTI_ERR_FIELD_OFFSET 3
#define INT_FORCE1_FORCE_ECC_MILTI_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_ECC_SINGLE_ERR_FIELD_OFFSET 2
#define INT_FORCE1_FORCE_ECC_SINGLE_ERR_FIELD_SIZE 1
#define INT_FORCE1_FORCE_TO_LP_RX_FIELD_OFFSET 1
#define INT_FORCE1_FORCE_TO_LP_RX_FIELD_SIZE 1
#define INT_FORCE1_FORCE_TO_HS_TX_FIELD_OFFSET 0
#define INT_FORCE1_FORCE_TO_HS_TX_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_10    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_9    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_8    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_7    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_6    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_5    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_4    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_3    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_2    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_1    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_31_21_0    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_20    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_18    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_17    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_16    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_15    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_RESERVED_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_GEN_PLD_RD_ERR    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_GEN_PLD_WR_ERR    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_GEN_CMD_WR_ERR    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_DPI_PLD_WR_ERR    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_EOPT_ERR    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_PKT_SIZE_ERR    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_CRC_ERR    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_ECC_MILTI_ERR    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_ECC_SINGLE_ERR    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_TO_LP_RX    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_INT_FORCE1_FORCE_TO_HS_TX    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER
// Register Offset : 0xf0
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xf0<<0))
#define DSC_PARAMETER_RESERVED_31_18_FIELD_OFFSET 18
#define DSC_PARAMETER_RESERVED_31_18_FIELD_SIZE 14
#define DSC_PARAMETER_PPS_SEL_FIELD_OFFSET 16
#define DSC_PARAMETER_PPS_SEL_FIELD_SIZE 2
#define DSC_PARAMETER_RESERVED_15_10_FIELD_OFFSET 10
#define DSC_PARAMETER_RESERVED_15_10_FIELD_SIZE 6
#define DSC_PARAMETER_COMPRESS_ALGO_FIELD_OFFSET 8
#define DSC_PARAMETER_COMPRESS_ALGO_FIELD_SIZE 2
#define DSC_PARAMETER_RESERVED_7_1_FIELD_OFFSET 1
#define DSC_PARAMETER_RESERVED_7_1_FIELD_SIZE 7
#define DSC_PARAMETER_COMPRESSION_MODE_FIELD_OFFSET 0
#define DSC_PARAMETER_COMPRESSION_MODE_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_13    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_12    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_11    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_10    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_9    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_8    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_7    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_6    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_5    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_4    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_3    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_2    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_1    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_31_18_0    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_PPS_SEL_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_PPS_SEL_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_15_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_15_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_15_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_15_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_15_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_15_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_COMPRESS_ALGO_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_COMPRESS_ALGO_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_7_1_6    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_7_1_5    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_7_1_4    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_7_1_3    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_7_1_2    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_7_1_1    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_RESERVED_7_1_0    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DSC_PARAMETER_COMPRESSION_MODE    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG
// Register Offset : 0xf4
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0xf4<<0))
#define PHY_TMR_RD_CFG_RESERVED_31_15_FIELD_OFFSET 15
#define PHY_TMR_RD_CFG_RESERVED_31_15_FIELD_SIZE 17
#define PHY_TMR_RD_CFG_MAX_RD_TIME_FIELD_OFFSET 0
#define PHY_TMR_RD_CFG_MAX_RD_TIME_FIELD_SIZE 15

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_16    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_15    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_14    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_13    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_12    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_11    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_10    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_9    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_8    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_7    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_6    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_5    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_4    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_3    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_2    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_1    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_RESERVED_31_15_0    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_PHY_TMR_RD_CFG_MAX_RD_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL
// Register Offset : 0x100
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x100<<0))
#define VID_SHADOW_CTRL_RESERVED_31_17_FIELD_OFFSET 17
#define VID_SHADOW_CTRL_RESERVED_31_17_FIELD_SIZE 15
#define VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_FIELD_OFFSET 16
#define VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_FIELD_SIZE 1
#define VID_SHADOW_CTRL_RESERVED_15_9_FIELD_OFFSET 9
#define VID_SHADOW_CTRL_RESERVED_15_9_FIELD_SIZE 7
#define VID_SHADOW_CTRL_VID_SHADOW_REQ_FIELD_OFFSET 8
#define VID_SHADOW_CTRL_VID_SHADOW_REQ_FIELD_SIZE 1
#define VID_SHADOW_CTRL_RESERVED_7_1_FIELD_OFFSET 1
#define VID_SHADOW_CTRL_RESERVED_7_1_FIELD_SIZE 7
#define VID_SHADOW_CTRL_VID_SHADOW_EN_FIELD_OFFSET 0
#define VID_SHADOW_CTRL_VID_SHADOW_EN_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_14    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_13    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_12    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_11    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_10    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_9    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_8    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_7    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_6    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_5    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_4    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_3    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_2    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_1    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_31_17_0    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_15_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_15_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_15_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_15_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_15_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_15_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_15_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_VID_SHADOW_REQ    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_7_1_6    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_7_1_5    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_7_1_4    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_7_1_3    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_7_1_2    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_7_1_1    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_RESERVED_7_1_0    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_SHADOW_CTRL_VID_SHADOW_EN    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT
// Register Offset : 0x10c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x10c<<0))
#define DPI_VCID_ACT_RESERVED_31_2_FIELD_OFFSET 2
#define DPI_VCID_ACT_RESERVED_31_2_FIELD_SIZE 30
#define DPI_VCID_ACT_DPI_VCID_FIELD_OFFSET 0
#define DPI_VCID_ACT_DPI_VCID_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_29    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_28    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_27    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_26    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_25    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_24    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_23    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_22    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_21    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_20    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_19    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_18    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_17    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_16    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_15    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_14    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_13    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_12    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_11    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_10    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_9    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_8    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_7    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_6    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_5    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_4    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_3    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_2    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_RESERVED_31_2_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_DPI_VCID_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_VCID_ACT_DPI_VCID_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT
// Register Offset : 0x110
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x110<<0))
#define DPI_COLOR_CODING_ACT_RESERVED_31_9_FIELD_OFFSET 9
#define DPI_COLOR_CODING_ACT_RESERVED_31_9_FIELD_SIZE 23
#define DPI_COLOR_CODING_ACT_LOOSELY18_EN_FIELD_OFFSET 8
#define DPI_COLOR_CODING_ACT_LOOSELY18_EN_FIELD_SIZE 1
#define DPI_COLOR_CODING_ACT_RESERVED_7_4_FIELD_OFFSET 4
#define DPI_COLOR_CODING_ACT_RESERVED_7_4_FIELD_SIZE 4
#define DPI_COLOR_CODING_ACT_DPI_COLOR_CODING_FIELD_OFFSET 0
#define DPI_COLOR_CODING_ACT_DPI_COLOR_CODING_FIELD_SIZE 4

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_22    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_21    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_20    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_19    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_18    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_17    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_16    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_15    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_14    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_13    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_12    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_11    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_10    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_9    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_8    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_7    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_6    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_5    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_4    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_3    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_2    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_1    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_31_9_0    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_LOOSELY18_EN    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_7_4_3    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_7_4_2    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_7_4_1    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_RESERVED_7_4_0    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_DPI_COLOR_CODING_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_DPI_COLOR_CODING_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_DPI_COLOR_CODING_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_COLOR_CODING_ACT_DPI_COLOR_CODING_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT
// Register Offset : 0x118
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x118<<0))
#define DPI_LP_CMD_TIM_ACT_RESERVED_31_24_FIELD_OFFSET 24
#define DPI_LP_CMD_TIM_ACT_RESERVED_31_24_FIELD_SIZE 8
#define DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_FIELD_OFFSET 16
#define DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_FIELD_SIZE 8
#define DPI_LP_CMD_TIM_ACT_RESERVED_15_8_FIELD_OFFSET 8
#define DPI_LP_CMD_TIM_ACT_RESERVED_15_8_FIELD_SIZE 8
#define DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_FIELD_OFFSET 0
#define DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_FIELD_SIZE 8

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_7    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_6    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_5    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_4    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_3    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_2    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_1    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_0    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT
// Register Offset : 0x138
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x138<<0))
#define VID_MODE_CFG_ACT_RESERVED_31_10_FIELD_OFFSET 10
#define VID_MODE_CFG_ACT_RESERVED_31_10_FIELD_SIZE 22
#define VID_MODE_CFG_ACT_LP_CMD_EN_FIELD_OFFSET 9
#define VID_MODE_CFG_ACT_LP_CMD_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN_FIELD_OFFSET 8
#define VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_LP_HFP_EN_FIELD_OFFSET 7
#define VID_MODE_CFG_ACT_LP_HFP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_LP_HBP_EN_FIELD_OFFSET 6
#define VID_MODE_CFG_ACT_LP_HBP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_LP_VACT_EN_FIELD_OFFSET 5
#define VID_MODE_CFG_ACT_LP_VACT_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_LP_VFP_EN_FIELD_OFFSET 4
#define VID_MODE_CFG_ACT_LP_VFP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_LP_VBP_EN_FIELD_OFFSET 3
#define VID_MODE_CFG_ACT_LP_VBP_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_LP_VSA_EN_FIELD_OFFSET 2
#define VID_MODE_CFG_ACT_LP_VSA_EN_FIELD_SIZE 1
#define VID_MODE_CFG_ACT_VID_MODE_TYPE_FIELD_OFFSET 0
#define VID_MODE_CFG_ACT_VID_MODE_TYPE_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_LP_CMD_EN    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_LP_HFP_EN    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_LP_HBP_EN    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_LP_VACT_EN    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_LP_VFP_EN    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_LP_VBP_EN    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_LP_VSA_EN    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_VID_MODE_TYPE_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_MODE_CFG_ACT_VID_MODE_TYPE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT
// Register Offset : 0x13c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x13c<<0))
#define VID_PKT_SIZE_ACT_RESERVED_31_14_FIELD_OFFSET 14
#define VID_PKT_SIZE_ACT_RESERVED_31_14_FIELD_SIZE 18
#define VID_PKT_SIZE_ACT_VID_PKT_SIZE_FIELD_OFFSET 0
#define VID_PKT_SIZE_ACT_VID_PKT_SIZE_FIELD_SIZE 14

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_17    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_16    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_15    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_14    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_13    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_12    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_11    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_10    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_9    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_8    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_7    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_6    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_5    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_4    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_3    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_2    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_RESERVED_31_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_SIZE_ACT_VID_PKT_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT
// Register Offset : 0x140
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x140<<0))
#define VID_NUM_CHUNKS_ACT_RESERVED_31_13_FIELD_OFFSET 13
#define VID_NUM_CHUNKS_ACT_RESERVED_31_13_FIELD_SIZE 19
#define VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_FIELD_OFFSET 0
#define VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_FIELD_SIZE 13

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT
// Register Offset : 0x144
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x144<<0))
#define VID_NULL_SIZE_ACT_RESERVED_31_13_FIELD_OFFSET 13
#define VID_NULL_SIZE_ACT_RESERVED_31_13_FIELD_SIZE 19
#define VID_NULL_SIZE_ACT_VID_NULL_SIZE_FIELD_OFFSET 0
#define VID_NULL_SIZE_ACT_VID_NULL_SIZE_FIELD_SIZE 13

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_18    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_17    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_16    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_15    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_14    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_13    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_12    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_11    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_10    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_9    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_8    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_7    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_6    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_5    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_4    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_3    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_2    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_1    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_RESERVED_31_13_0    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_NULL_SIZE_ACT_VID_NULL_SIZE_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT
// Register Offset : 0x148
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x148<<0))
#define VID_HSA_TIME_ACT_RESERVED_31_12_FIELD_OFFSET 12
#define VID_HSA_TIME_ACT_RESERVED_31_12_FIELD_SIZE 20
#define VID_HSA_TIME_ACT_VID_HSA_TIME_FIELD_OFFSET 0
#define VID_HSA_TIME_ACT_VID_HSA_TIME_FIELD_SIZE 12

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_19    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_18    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_17    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_16    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_15    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_14    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_13    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_12    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_11    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_10    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_9    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_8    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_7    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_6    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_5    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_4    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_RESERVED_31_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HSA_TIME_ACT_VID_HSA_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT
// Register Offset : 0x14c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x14c<<0))
#define VID_HBP_TIME_ACT_RESERVED_31_12_FIELD_OFFSET 12
#define VID_HBP_TIME_ACT_RESERVED_31_12_FIELD_SIZE 20
#define VID_HBP_TIME_ACT_VID_HBP_TIME_FIELD_OFFSET 0
#define VID_HBP_TIME_ACT_VID_HBP_TIME_FIELD_SIZE 12

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_19    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_18    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_17    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_16    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_15    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_14    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_13    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_12    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_11    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_10    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_9    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_8    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_7    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_6    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_5    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_4    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_3    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_2    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_1    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_RESERVED_31_12_0    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HBP_TIME_ACT_VID_HBP_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT
// Register Offset : 0x150
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x150<<0))
#define VID_HLINE_TIME_ACT_RESERVED_31_15_FIELD_OFFSET 15
#define VID_HLINE_TIME_ACT_RESERVED_31_15_FIELD_SIZE 17
#define VID_HLINE_TIME_ACT_VID_HLINE_TIME_FIELD_OFFSET 0
#define VID_HLINE_TIME_ACT_VID_HLINE_TIME_FIELD_SIZE 15

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_16    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_15    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_14    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_13    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_12    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_11    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_10    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_9    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_8    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_7    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_6    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_5    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_4    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_3    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_2    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_1    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_RESERVED_31_15_0    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_14    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_HLINE_TIME_ACT_VID_HLINE_TIME_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT
// Register Offset : 0x154
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x154<<0))
#define VID_VSA_LINES_ACT_RESERVED_31_10_FIELD_OFFSET 10
#define VID_VSA_LINES_ACT_RESERVED_31_10_FIELD_SIZE 22
#define VID_VSA_LINES_ACT_VSA_LINES_FIELD_OFFSET 0
#define VID_VSA_LINES_ACT_VSA_LINES_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VSA_LINES_ACT_VSA_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT
// Register Offset : 0x158
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x158<<0))
#define VID_VBP_LINES_ACT_RESERVED_31_10_FIELD_OFFSET 10
#define VID_VBP_LINES_ACT_RESERVED_31_10_FIELD_SIZE 22
#define VID_VBP_LINES_ACT_VBP_LINES_FIELD_OFFSET 0
#define VID_VBP_LINES_ACT_VBP_LINES_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VBP_LINES_ACT_VBP_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT
// Register Offset : 0x15c
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x15c<<0))
#define VID_VFP_LINES_ACT_RESERVED_31_10_FIELD_OFFSET 10
#define VID_VFP_LINES_ACT_RESERVED_31_10_FIELD_SIZE 22
#define VID_VFP_LINES_ACT_VFP_LINES_FIELD_OFFSET 0
#define VID_VFP_LINES_ACT_VFP_LINES_FIELD_SIZE 10

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_21    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_20    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_19    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_18    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_17    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_16    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_15    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_14    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_13    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_12    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_11    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_10    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_9    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_8    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_7    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_6    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_5    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_4    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_3    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_2    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_1    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_RESERVED_31_10_0    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VFP_LINES_ACT_VFP_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT
// Register Offset : 0x160
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x160<<0))
#define VID_VACTIVE_LINES_ACT_RESERVED_31_14_FIELD_OFFSET 14
#define VID_VACTIVE_LINES_ACT_RESERVED_31_14_FIELD_SIZE 18
#define VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_FIELD_OFFSET 0
#define VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_FIELD_SIZE 14

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_17    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_16    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_15    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_14    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_13    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_12    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_11    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_10    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_9    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_8    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_7    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_6    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_5    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_4    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_3    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_2    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_1    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_RESERVED_31_14_0    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_13    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_12    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_11    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_10    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_9    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_8    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_3    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_2    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_0    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS
// Register Offset : 0x168
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x168<<0))
#define VID_PKT_STATUS_RESERVED_31_24_FIELD_OFFSET 24
#define VID_PKT_STATUS_RESERVED_31_24_FIELD_SIZE 8
#define VID_PKT_STATUS_RESERVED_23_FIELD_OFFSET 23
#define VID_PKT_STATUS_RESERVED_23_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_22_FIELD_OFFSET 22
#define VID_PKT_STATUS_RESERVED_22_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_21_FIELD_OFFSET 21
#define VID_PKT_STATUS_RESERVED_21_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_20_FIELD_OFFSET 20
#define VID_PKT_STATUS_RESERVED_20_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_19_18_FIELD_OFFSET 18
#define VID_PKT_STATUS_RESERVED_19_18_FIELD_SIZE 2
#define VID_PKT_STATUS_DPI_BUFF_PLD_FULL_FIELD_OFFSET 17
#define VID_PKT_STATUS_DPI_BUFF_PLD_FULL_FIELD_SIZE 1
#define VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY_FIELD_OFFSET 16
#define VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_15_8_FIELD_OFFSET 8
#define VID_PKT_STATUS_RESERVED_15_8_FIELD_SIZE 8
#define VID_PKT_STATUS_RESERVED_7_FIELD_OFFSET 7
#define VID_PKT_STATUS_RESERVED_7_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_6_FIELD_OFFSET 6
#define VID_PKT_STATUS_RESERVED_6_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_5_FIELD_OFFSET 5
#define VID_PKT_STATUS_RESERVED_5_FIELD_SIZE 1
#define VID_PKT_STATUS_RESERVED_4_FIELD_OFFSET 4
#define VID_PKT_STATUS_RESERVED_4_FIELD_SIZE 1
#define VID_PKT_STATUS_DPI_PLD_W_FULL_FIELD_OFFSET 3
#define VID_PKT_STATUS_DPI_PLD_W_FULL_FIELD_SIZE 1
#define VID_PKT_STATUS_DPI_PLD_W_EMPTY_FIELD_OFFSET 2
#define VID_PKT_STATUS_DPI_PLD_W_EMPTY_FIELD_SIZE 1
#define VID_PKT_STATUS_DPI_CMD_W_FULL_FIELD_OFFSET 1
#define VID_PKT_STATUS_DPI_CMD_W_FULL_FIELD_SIZE 1
#define VID_PKT_STATUS_DPI_CMD_W_EMPTY_FIELD_OFFSET 0
#define VID_PKT_STATUS_DPI_CMD_W_EMPTY_FIELD_SIZE 1

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_7    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_6    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_5    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_4    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_3    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_2    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_1    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_31_24_0    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_23    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_22    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_21    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_20    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_19_18_1    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_19_18_0    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_DPI_BUFF_PLD_FULL    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_7    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_6    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_5    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_4    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_3    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_2    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_1    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_15_8_0    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_7    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_6    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_5    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_RESERVED_4    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_DPI_PLD_W_FULL    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_DPI_PLD_W_EMPTY    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_DPI_CMD_W_FULL    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_VID_PKT_STATUS_DPI_CMD_W_EMPTY    (BIT_(0))

//--------------------------------------------------------------------------
// Register Name   : REG_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT
// Register Offset : 0x190
// Description     :
//--------------------------------------------------------------------------
#define REG_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT (DWC_MIPI_DSI_HOST_DWC_MIPI_DSI_HOST_MEMMAP_DSI_BASE_ADDR + (0x190<<0))
#define SDF_3D_ACT_RESERVED_31_17_FIELD_OFFSET 17
#define SDF_3D_ACT_RESERVED_31_17_FIELD_SIZE 15
#define SDF_3D_ACT_SEND_3D_CFG_FIELD_OFFSET 16
#define SDF_3D_ACT_SEND_3D_CFG_FIELD_SIZE 1
#define SDF_3D_ACT_RESERVED_15_6_FIELD_OFFSET 6
#define SDF_3D_ACT_RESERVED_15_6_FIELD_SIZE 10
#define SDF_3D_ACT_RIGHT_FIRST_FIELD_OFFSET 5
#define SDF_3D_ACT_RIGHT_FIRST_FIELD_SIZE 1
#define SDF_3D_ACT_SECOND_VSYNC_FIELD_OFFSET 4
#define SDF_3D_ACT_SECOND_VSYNC_FIELD_SIZE 1
#define SDF_3D_ACT_FORMAT_3D_FIELD_OFFSET 2
#define SDF_3D_ACT_FORMAT_3D_FIELD_SIZE 2
#define SDF_3D_ACT_MODE_3D_FIELD_OFFSET 0
#define SDF_3D_ACT_MODE_3D_FIELD_SIZE 2

#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_14    (BIT_(31))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_13    (BIT_(30))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_12    (BIT_(29))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_11    (BIT_(28))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_10    (BIT_(27))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_9    (BIT_(26))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_8    (BIT_(25))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_7    (BIT_(24))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_6    (BIT_(23))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_5    (BIT_(22))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_4    (BIT_(21))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_3    (BIT_(20))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_2    (BIT_(19))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_1    (BIT_(18))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_31_17_0    (BIT_(17))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_SEND_3D_CFG    (BIT_(16))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_9    (BIT_(15))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_8    (BIT_(14))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_7    (BIT_(13))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_6    (BIT_(12))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_5    (BIT_(11))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_4    (BIT_(10))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_3    (BIT_(9))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_2    (BIT_(8))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_1    (BIT_(7))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RESERVED_15_6_0    (BIT_(6))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_RIGHT_FIRST    (BIT_(5))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_SECOND_VSYNC    (BIT_(4))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_FORMAT_3D_1    (BIT_(3))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_FORMAT_3D_0    (BIT_(2))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_MODE_3D_1    (BIT_(1))
#define BIT_AP_APB_DWC_MIPI_DSI_HOST_SDF_3D_ACT_MODE_3D_0    (BIT_(0))



#endif
