{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639981489347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639981489353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 01:24:49 2021 " "Processing started: Mon Dec 20 01:24:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639981489353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981489353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Akram_12_20_2021_Simplified_CPU -c Akram_12_20_2021_Simplified_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Akram_12_20_2021_Simplified_CPU -c Akram_12_20_2021_Simplified_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981489353 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1639981489800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_12_20_2021_simplified_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_12_20_2021_simplified_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_12_20_2021_Simplified_CPU-arch " "Found design unit 1: Akram_12_20_2021_Simplified_CPU-arch" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_12_20_2021_Simplified_CPU " "Found entity 1: Akram_12_20_2021_Simplified_CPU" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981497583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_12_20_2021_data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_12_20_2021_data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_12_20_2021_Data_Memory-arch " "Found design unit 1: Akram_12_20_2021_Data_Memory-arch" {  } { { "Akram_12_20_2021_Data_Memory.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Data_Memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_12_20_2021_Data_Memory " "Found entity 1: Akram_12_20_2021_Data_Memory" {  } { { "Akram_12_20_2021_Data_Memory.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Data_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981497586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_12_20_2021_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_12_20_2021_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_12_20_2021_ALU-arch " "Found design unit 1: Akram_12_20_2021_ALU-arch" {  } { { "Akram_12_20_2021_ALU.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_12_20_2021_ALU " "Found entity 1: Akram_12_20_2021_ALU" {  } { { "Akram_12_20_2021_ALU.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981497588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_12_20_2021_alu_control_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_12_20_2021_alu_control_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_12_20_2021_ALU_Control_Adder-arch " "Found design unit 1: Akram_12_20_2021_ALU_Control_Adder-arch" {  } { { "Akram_12_20_2021_ALU_Control_Adder.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_ALU_Control_Adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_12_20_2021_ALU_Control_Adder " "Found entity 1: Akram_12_20_2021_ALU_Control_Adder" {  } { { "Akram_12_20_2021_ALU_Control_Adder.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_ALU_Control_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981497590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_12_20_2021_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_12_20_2021_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_12_20_2021_Control_Unit-arch " "Found design unit 1: Akram_12_20_2021_Control_Unit-arch" {  } { { "Akram_12_20_2021_Control_Unit.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Control_Unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_12_20_2021_Control_Unit " "Found entity 1: Akram_12_20_2021_Control_Unit" {  } { { "Akram_12_20_2021_Control_Unit.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Control_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981497592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_12_20_2021_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_12_20_2021_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_12_20_2021_IR-arch " "Found design unit 1: Akram_12_20_2021_IR-arch" {  } { { "Akram_12_20_2021_IR.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_12_20_2021_IR " "Found entity 1: Akram_12_20_2021_IR" {  } { { "Akram_12_20_2021_IR.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981497594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_12_20_2021_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_12_20_2021_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_12_20_2021_Register_File-arch " "Found design unit 1: Akram_12_20_2021_Register_File-arch" {  } { { "Akram_12_20_2021_Register_File.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Register_File.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_12_20_2021_Register_File " "Found entity 1: Akram_12_20_2021_Register_File" {  } { { "Akram_12_20_2021_Register_File.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Register_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639981497596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981497596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Akram_12_20_2021_Simplified_CPU " "Elaborating entity \"Akram_12_20_2021_Simplified_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639981497631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Akram_mem_to_reg Akram_12_20_2021_Simplified_CPU.vhd(16) " "Verilog HDL or VHDL warning at Akram_12_20_2021_Simplified_CPU.vhd(16): object \"Akram_mem_to_reg\" assigned a value but never read" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639981497633 "|Akram_12_20_2021_Simplified_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Akram_read_data2 Akram_12_20_2021_Simplified_CPU.vhd(26) " "Verilog HDL or VHDL warning at Akram_12_20_2021_Simplified_CPU.vhd(26): object \"Akram_read_data2\" assigned a value but never read" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639981497633 "|Akram_12_20_2021_Simplified_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Akram_mem_rden_data Akram_12_20_2021_Simplified_CPU.vhd(35) " "Verilog HDL or VHDL warning at Akram_12_20_2021_Simplified_CPU.vhd(35): object \"Akram_mem_rden_data\" assigned a value but never read" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639981497633 "|Akram_12_20_2021_Simplified_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Akram_12_20_2021_IR Akram_12_20_2021_IR:Instruction_Memory " "Elaborating entity \"Akram_12_20_2021_IR\" for hierarchy \"Akram_12_20_2021_IR:Instruction_Memory\"" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "Instruction_Memory" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981497653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Akram_12_20_2021_Control_Unit Akram_12_20_2021_Control_Unit:Control " "Elaborating entity \"Akram_12_20_2021_Control_Unit\" for hierarchy \"Akram_12_20_2021_Control_Unit:Control\"" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "Control" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981497655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Akram_12_20_2021_Register_File Akram_12_20_2021_Register_File:Register_File " "Elaborating entity \"Akram_12_20_2021_Register_File\" for hierarchy \"Akram_12_20_2021_Register_File:Register_File\"" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "Register_File" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981497657 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Akram_12_20_2021_Register_File.vhd(58) " "Verilog HDL or VHDL warning at the Akram_12_20_2021_Register_File.vhd(58): index expression is not wide enough to address all of the elements in the array" {  } { { "Akram_12_20_2021_Register_File.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Register_File.vhd" 58 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1639981497659 "|Akram_12_20_2021_Simplified_CPU|Akram_12_20_2021_Register_File:Register_File"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_array Akram_12_20_2021_Register_File.vhd(21) " "VHDL Process Statement warning at Akram_12_20_2021_Register_File.vhd(21): inferring latch(es) for signal or variable \"reg_array\", which holds its previous value in one or more paths through the process" {  } { { "Akram_12_20_2021_Register_File.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Register_File.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639981497659 "|Akram_12_20_2021_Simplified_CPU|Akram_12_20_2021_Register_File:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Akram_12_20_2021_ALU_Control_Adder Akram_12_20_2021_ALU_Control_Adder:ALU_Control " "Elaborating entity \"Akram_12_20_2021_ALU_Control_Adder\" for hierarchy \"Akram_12_20_2021_ALU_Control_Adder:ALU_Control\"" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "ALU_Control" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981497660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Akram_12_20_2021_ALU Akram_12_20_2021_ALU:ALU " "Elaborating entity \"Akram_12_20_2021_ALU\" for hierarchy \"Akram_12_20_2021_ALU:ALU\"" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "ALU" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981497661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Akram_12_20_2021_Data_Memory Akram_12_20_2021_Data_Memory:Data_Memory " "Elaborating entity \"Akram_12_20_2021_Data_Memory\" for hierarchy \"Akram_12_20_2021_Data_Memory:Data_Memory\"" {  } { { "Akram_12_20_2021_Simplified_CPU.vhd" "Data_Memory" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 8/Akram_12_20_2021_Simplified_CPU.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981497662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639981498827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639981500052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639981500173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639981500173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639981500223 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639981500223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "410 " "Implemented 410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639981500223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639981500223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639981500240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 01:25:00 2021 " "Processing ended: Mon Dec 20 01:25:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639981500240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639981500240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639981500240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639981500240 ""}
