{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715159300174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715159300175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 11:08:20 2024 " "Processing started: Wed May  8 11:08:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715159300175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159300175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off irrigation_system -c irrigation_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off irrigation_system -c irrigation_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159300175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715159300621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715159300621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/t_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308894 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/t_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn_16bit-Behavior " "Found design unit 1: regn_16bit-Behavior" {  } { { "regn_16bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_16bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308897 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn_16bit " "Found entity 1: regn_16bit" {  } { { "regn_16bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn_8bit-Behavior " "Found design unit 1: regn_8bit-Behavior" {  } { { "regn_8bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308900 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn_8bit " "Found entity 1: regn_8bit" {  } { { "regn_8bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308903 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer4to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer4to1_8bit-behavior " "Found design unit 1: multiplexer4to1_8bit-behavior" {  } { { "multiplexer4to1_8bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer4to1_8bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308906 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4to1_8bit " "Found entity 1: multiplexer4to1_8bit" {  } { { "multiplexer4to1_8bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer4to1_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1_16bit-behavior " "Found design unit 1: multiplexer2to1_16bit-behavior" {  } { { "multiplexer2to1_16bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_16bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308909 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1_16bit " "Found entity 1: multiplexer2to1_16bit" {  } { { "multiplexer2to1_16bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1_10bit-behavior " "Found design unit 1: multiplexer2to1_10bit-behavior" {  } { { "multiplexer2to1_10bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_10bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308911 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1_10bit " "Found entity 1: multiplexer2to1_10bit" {  } { { "multiplexer2to1_10bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_10bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1_8bit-behavior " "Found design unit 1: multiplexer2to1_8bit-behavior" {  } { { "multiplexer2to1_8bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_8bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308914 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1_8bit " "Found entity 1: multiplexer2to1_8bit" {  } { { "multiplexer2to1_8bit.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1-behavior " "Found design unit 1: multiplexer2to1-behavior" {  } { { "multiplexer2to1.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308916 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1 " "Found entity 1: multiplexer2to1" {  } { { "multiplexer2to1.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Found design unit 1: fulladder-behavior" {  } { { "fulladder.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308918 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_counter-behavir " "Found design unit 1: flag_counter-behavir" {  } { { "flag_counter.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/flag_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308920 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_counter " "Found entity 1: flag_counter" {  } { { "flag_counter.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/flag_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_1-behavir " "Found design unit 1: count_1-behavir" {  } { { "count_1.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/count_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308922 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_1 " "Found entity 1: count_1" {  } { { "count_1.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/count_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irrigation_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irrigation_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irrigation_system-behavior " "Found design unit 1: irrigation_system-behavior" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308923 ""} { "Info" "ISGN_ENTITY_NAME" "1 irrigation_system " "Found entity 1: irrigation_system" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-behavior " "Found design unit 1: ripple_carry_adder-behavior" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/ripple_carry_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308925 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/ripple_carry_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159308925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159308925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "irrigation_system " "Elaborating entity \"irrigation_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715159308981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out irrigation_system.vhd(140) " "Verilog HDL or VHDL warning at irrigation_system.vhd(140): object \"carry_out\" assigned a value but never read" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715159308983 "|irrigation_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_1 count_1:count1 " "Elaborating entity \"count_1\" for hierarchy \"count_1:count1\"" {  } { { "irrigation_system.vhd" "count1" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop count_1:count1\|t_flipflop:tf1 " "Elaborating entity \"t_flipflop\" for hierarchy \"count_1:count1\|t_flipflop:tf1\"" {  } { { "count_1.vhd" "tf1" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/count_1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_counter flag_counter:counter_flag " "Elaborating entity \"flag_counter\" for hierarchy \"flag_counter:counter_flag\"" {  } { { "irrigation_system.vhd" "counter_flag" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:MEM_A " "Elaborating entity \"register_file\" for hierarchy \"register_file:MEM_A\"" {  } { { "irrigation_system.vhd" "MEM_A" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309014 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs register_file.vhd(45) " "VHDL Process Statement warning at register_file.vhd(45): signal \"cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715159309015 "|irrigation_system|register_file:MEM_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_file register_file.vhd(52) " "VHDL Process Statement warning at register_file.vhd(52): signal \"reg_file\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715159309015 "|irrigation_system|register_file:MEM_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn_8bit regn_8bit:reg1 " "Elaborating entity \"regn_8bit\" for hierarchy \"regn_8bit:reg1\"" {  } { { "irrigation_system.vhd" "reg1" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn_16bit regn_16bit:reg40 " "Elaborating entity \"regn_16bit\" for hierarchy \"regn_16bit:reg40\"" {  } { { "irrigation_system.vhd" "reg40" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1_10bit multiplexer2to1_10bit:mpx0 " "Elaborating entity \"multiplexer2to1_10bit\" for hierarchy \"multiplexer2to1_10bit:mpx0\"" {  } { { "irrigation_system.vhd" "mpx0" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1 multiplexer2to1_10bit:mpx0\|multiplexer2to1:\\G1:0:mux " "Elaborating entity \"multiplexer2to1\" for hierarchy \"multiplexer2to1_10bit:mpx0\|multiplexer2to1:\\G1:0:mux\"" {  } { { "multiplexer2to1_10bit.vhd" "\\G1:0:mux" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_10bit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1_16bit multiplexer2to1_16bit:mpx1 " "Elaborating entity \"multiplexer2to1_16bit\" for hierarchy \"multiplexer2to1_16bit:mpx1\"" {  } { { "irrigation_system.vhd" "mpx1" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4to1_8bit multiplexer4to1_8bit:mpx4 " "Elaborating entity \"multiplexer4to1_8bit\" for hierarchy \"multiplexer4to1_8bit:mpx4\"" {  } { { "irrigation_system.vhd" "mpx4" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1_8bit multiplexer4to1_8bit:mpx4\|multiplexer2to1_8bit:mu1 " "Elaborating entity \"multiplexer2to1_8bit\" for hierarchy \"multiplexer4to1_8bit:mpx4\|multiplexer2to1_8bit:mu1\"" {  } { { "multiplexer4to1_8bit.vhd" "mu1" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer4to1_8bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ripple_carry_adder:adder " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ripple_carry_adder:adder\"" {  } { { "irrigation_system.vhd" "adder" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ripple_carry_adder:adder\|fulladder:fu_primo " "Elaborating entity \"fulladder\" for hierarchy \"ripple_carry_adder:adder\|fulladder:fu_primo\"" {  } { { "ripple_carry_adder.vhd" "fu_primo" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/ripple_carry_adder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159309040 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "register_file:MEM_A\|reg_file_rtl_0 " "Inferred dual-clock RAM node \"register_file:MEM_A\|reg_file_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715159309343 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_file:MEM_B\|reg_file " "RAM logic \"register_file:MEM_B\|reg_file\" is uninferred due to asynchronous read logic" {  } { { "register_file.vhd" "reg_file" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715159309343 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715159309343 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:MEM_A\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:MEM_A\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715159311369 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715159311369 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715159311369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:MEM_A\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"register_file:MEM_A\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159311423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:MEM_A\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"register_file:MEM_A\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715159311423 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715159311423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5k1 " "Found entity 1: altsyncram_m5k1" {  } { { "db/altsyncram_m5k1.tdf" "" { Text "C:/Users/march/OneDrive - Politecnico di Torino/Elettronica dei sistemi digitali/Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/db/altsyncram_m5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159311469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159311469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715159314883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715159317235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159317235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12312 " "Implemented 12312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715159317952 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715159317952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12267 " "Implemented 12267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715159317952 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715159317952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715159317952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715159317979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  8 11:08:37 2024 " "Processing ended: Wed May  8 11:08:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715159317979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715159317979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715159317979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159317979 ""}
