<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="coreConv" language="c" vlnv="xilinx.com:hls:coreConv:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -D VGG16 -I /home/zhoujw/FPGA/PipeCNN/project_xilinx/device" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="BIAS_IN" mode="read_only" dataWidth="16" portType="stream"/>
      <port name="WEIGHT_IN" mode="read_only" dataWidth="64" portType="stream"/>
      <port name="DATA_IN" mode="read_only" dataWidth="64" portType="stream"/>
      <port name="CONV_OUT" mode="write_only" dataWidth="16" portType="stream"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="output_num" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="conv_loop_cnt" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="contol" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="frac_w" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="frac_din" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="frac_dout" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="bias_in" addressQualifier="4" id="6" port="BIAS_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="bias_in" origUse="variable"/>
      <arg name="weight_in" addressQualifier="4" id="7" port="WEIGHT_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="weight_in" origUse="variable"/>
      <arg name="data_in" addressQualifier="4" id="8" port="DATA_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="data_in" origUse="variable"/>
      <arg name="conv_out" addressQualifier="4" id="9" port="CONV_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="conv_out" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
