--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29104 paths analyzed, 1767 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.253ns.
--------------------------------------------------------------------------------
Slack:                  11.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_30 (FF)
  Destination:          state_m/dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.630 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_30 to state_m/dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.430   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_30
    SLICE_X10Y26.C5      net (fanout=34)       2.091   state_m/dm/M_tmr_q[30]
    SLICE_X10Y26.C       Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o321
    SLICE_X9Y17.A2       net (fanout=6)        1.270   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
    SLICE_X9Y17.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X6Y12.A1       net (fanout=2)        1.287   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X6Y12.A        Tilo                  0.235   state_m/dm/M_tmr_q[17]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X7Y16.D5       net (fanout=16)       1.226   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X7Y16.D        Tilo                  0.259   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X8Y16.BX       net (fanout=1)        0.757   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X8Y16.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_1
                                                       state_m/dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.134ns (1.503ns logic, 6.631ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  11.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.D5      net (fanout=3)        0.986   state_m/M_question_address[4]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.148ns (1.606ns logic, 6.542ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.D5      net (fanout=3)        0.986   state_m/M_question_address[4]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.098ns (1.606ns logic, 6.492ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.075ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.B5      net (fanout=3)        0.958   state_m/M_question_address[4]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.075ns (1.713ns logic, 6.362ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  11.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28 (FF)
  Destination:          state_m/dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.325 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28 to state_m/dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.DQ       Tcko                  0.430   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/M_tmr_q_28
    SLICE_X10Y26.C1      net (fanout=40)       2.013   state_m/dm/M_tmr_q[28]
    SLICE_X10Y26.C       Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o321
    SLICE_X9Y17.A2       net (fanout=6)        1.270   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
    SLICE_X9Y17.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X6Y12.A1       net (fanout=2)        1.287   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X6Y12.A        Tilo                  0.235   state_m/dm/M_tmr_q[17]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X7Y16.D5       net (fanout=16)       1.226   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X7Y16.D        Tilo                  0.259   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X8Y16.BX       net (fanout=1)        0.757   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X8Y16.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_1
                                                       state_m/dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.056ns (1.503ns logic, 6.553ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.025ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.B5      net (fanout=3)        0.958   state_m/M_question_address[4]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.025ns (1.713ns logic, 6.312ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  12.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X12Y26.CX      net (fanout=7)        0.701   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X12Y26.CMUX    Tcxc                  0.182   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/Mmux_M_question_address11
    SLICE_X12Y27.D1      net (fanout=3)        1.228   state_m/M_question_address[0]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.911ns (1.606ns logic, 6.305ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  12.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.861ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X12Y26.CX      net (fanout=7)        0.701   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X12Y26.CMUX    Tcxc                  0.182   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/Mmux_M_question_address11
    SLICE_X12Y27.D1      net (fanout=3)        1.228   state_m/M_question_address[0]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (1.606ns logic, 6.255ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  12.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_30 (FF)
  Destination:          state_m/dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.630 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_30 to state_m/dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.430   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_30
    SLICE_X10Y26.C5      net (fanout=34)       2.091   state_m/dm/M_tmr_q[30]
    SLICE_X10Y26.C       Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o321
    SLICE_X9Y17.A2       net (fanout=6)        1.270   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
    SLICE_X9Y17.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X5Y13.A3       net (fanout=2)        1.130   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X5Y13.A        Tilo                  0.259   state_m/dm/M_tmr_q[20]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X7Y16.B1       net (fanout=15)       1.029   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X7Y16.B        Tilo                  0.259   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1147
    SLICE_X8Y16.AX       net (fanout=1)        0.753   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[26]
    SLICE_X8Y16.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_1
                                                       state_m/dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (1.527ns logic, 6.273ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.834ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.779 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.C5      net (fanout=3)        0.960   state_m/M_question_address[4]
    SLICE_X12Y27.C       Tilo                  0.255   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram4
    SLICE_X8Y15.AX       net (fanout=2)        1.664   state_m/question/_n0008[3]
    SLICE_X8Y15.CLK      Tdick                 0.085   state_m/read_data_3_1
                                                       state_m/question/read_data_3_1
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (1.506ns logic, 6.328ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.768ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X12Y29.CX      net (fanout=7)        0.719   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X12Y29.CMUX    Tcxc                  0.182   state_m/check/M_aval_q[4]
                                                       state_m/Mmux_M_question_address21
    SLICE_X12Y27.D2      net (fanout=3)        1.067   state_m/M_question_address[1]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (1.606ns logic, 6.162ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  12.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X16Y27.CX      net (fanout=7)        0.947   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X16Y27.CMUX    Tcxc                  0.182   state_m/M_question_address[2]
                                                       state_m/Mmux_M_question_address31
    SLICE_X12Y27.D3      net (fanout=3)        0.836   state_m/M_question_address[2]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.606ns logic, 6.159ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  12.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X16Y27.CX      net (fanout=7)        0.947   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X16Y27.CMUX    Tcxc                  0.182   state_m/M_question_address[2]
                                                       state_m/Mmux_M_question_address31
    SLICE_X12Y27.B3      net (fanout=3)        0.863   state_m/M_question_address[2]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (1.713ns logic, 6.034ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.715 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.B5      net (fanout=3)        0.958   state_m/M_question_address[4]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y18.CX      net (fanout=2)        1.454   state_m/question/_n0008[2]
    SLICE_X10Y18.CLK     Tdick                 0.114   state_m/M_question_read_data[3]
                                                       state_m/question/read_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (1.606ns logic, 6.116ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  12.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.779 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.C5      net (fanout=3)        0.960   state_m/M_question_address[4]
    SLICE_X12Y27.C       Tilo                  0.255   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram4
    SLICE_X8Y15.AX       net (fanout=2)        1.664   state_m/question/_n0008[3]
    SLICE_X8Y15.CLK      Tdick                 0.085   state_m/read_data_3_1
                                                       state_m/question/read_data_3_1
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (1.506ns logic, 6.278ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  12.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_0 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_0 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_0
    SLICE_X12Y26.B6      net (fanout=9)        1.850   state_m/M_length_q[0]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.D5      net (fanout=3)        0.986   state_m/M_question_address[4]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (1.606ns logic, 6.115ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  12.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X12Y29.CX      net (fanout=7)        0.719   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X12Y29.CMUX    Tcxc                  0.182   state_m/check/M_aval_q[4]
                                                       state_m/Mmux_M_question_address21
    SLICE_X12Y27.D2      net (fanout=3)        1.067   state_m/M_question_address[1]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (1.606ns logic, 6.112ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  12.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_28 (FF)
  Destination:          state_m/dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.325 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_28 to state_m/dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.DQ       Tcko                  0.430   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/M_tmr_q_28
    SLICE_X10Y26.C1      net (fanout=40)       2.013   state_m/dm/M_tmr_q[28]
    SLICE_X10Y26.C       Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o321
    SLICE_X9Y17.A2       net (fanout=6)        1.270   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
    SLICE_X9Y17.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X5Y13.A3       net (fanout=2)        1.130   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X5Y13.A        Tilo                  0.259   state_m/dm/M_tmr_q[20]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X7Y16.B1       net (fanout=15)       1.029   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X7Y16.B        Tilo                  0.259   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1147
    SLICE_X8Y16.AX       net (fanout=1)        0.753   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[26]
    SLICE_X8Y16.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_1
                                                       state_m/dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (1.527ns logic, 6.195ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  12.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X16Y27.CX      net (fanout=7)        0.947   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X16Y27.CMUX    Tcxc                  0.182   state_m/M_question_address[2]
                                                       state_m/Mmux_M_question_address31
    SLICE_X12Y27.D3      net (fanout=3)        0.836   state_m/M_question_address[2]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (1.606ns logic, 6.109ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  12.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_30 (FF)
  Destination:          state_m/dm/M_tmr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.629 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_30 to state_m/dm/M_tmr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.430   state_m/dm/M_tmr_q[30]
                                                       state_m/dm/M_tmr_q_30
    SLICE_X10Y26.C5      net (fanout=34)       2.091   state_m/dm/M_tmr_q[30]
    SLICE_X10Y26.C       Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o321
    SLICE_X9Y17.A2       net (fanout=6)        1.270   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
    SLICE_X9Y17.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X5Y13.A3       net (fanout=2)        1.130   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X5Y13.A        Tilo                  0.259   state_m/dm/M_tmr_q[20]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544_1
    SLICE_X7Y16.C3       net (fanout=15)       0.866   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X7Y16.C        Tilo                  0.259   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1207
    SLICE_X8Y17.AX       net (fanout=1)        0.761   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[27]
    SLICE_X8Y17.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_27_1
                                                       state_m/dm/M_tmr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (1.527ns logic, 6.118ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  12.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X16Y27.CX      net (fanout=7)        0.947   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X16Y27.CMUX    Tcxc                  0.182   state_m/M_question_address[2]
                                                       state_m/Mmux_M_question_address31
    SLICE_X12Y27.B3      net (fanout=3)        0.863   state_m/M_question_address[2]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (1.713ns logic, 5.984ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X12Y26.CX      net (fanout=7)        0.701   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X12Y26.CMUX    Tcxc                  0.182   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/Mmux_M_question_address11
    SLICE_X12Y27.B1      net (fanout=3)        1.042   state_m/M_question_address[0]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (1.713ns logic, 5.967ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_27 (FF)
  Destination:          state_m/dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.325 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_27 to state_m/dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.CQ       Tcko                  0.430   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/M_tmr_q_27
    SLICE_X10Y26.C4      net (fanout=43)       1.635   state_m/dm/M_tmr_q[27]
    SLICE_X10Y26.C       Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o321
    SLICE_X9Y17.A2       net (fanout=6)        1.270   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
    SLICE_X9Y17.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X6Y12.A1       net (fanout=2)        1.287   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X6Y12.A        Tilo                  0.235   state_m/dm/M_tmr_q[17]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X7Y16.D5       net (fanout=16)       1.226   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X7Y16.D        Tilo                  0.259   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X8Y16.BX       net (fanout=1)        0.757   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X8Y16.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_1
                                                       state_m/dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      7.678ns (1.503ns logic, 6.175ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.715 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.B5      net (fanout=3)        0.958   state_m/M_question_address[4]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y18.CX      net (fanout=2)        1.454   state_m/question/_n0008[2]
    SLICE_X10Y18.CLK     Tdick                 0.114   state_m/M_question_read_data[3]
                                                       state_m/question/read_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (1.606ns logic, 6.066ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  12.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/dm/M_tmr_q_26 (FF)
  Destination:          state_m/dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.325 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/dm/M_tmr_q_26 to state_m/dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.BQ       Tcko                  0.430   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/M_tmr_q_26
    SLICE_X10Y26.C3      net (fanout=38)       1.634   state_m/dm/M_tmr_q[26]
    SLICE_X10Y26.C       Tilo                  0.235   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
                                                       state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o321
    SLICE_X9Y17.A2       net (fanout=6)        1.270   state_m/dm/M_tmr_q[30]_PWR_22_o_Select_344_o32
    SLICE_X9Y17.A        Tilo                  0.259   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10212
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT10216
    SLICE_X6Y12.A1       net (fanout=2)        1.287   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1021
    SLICE_X6Y12.A        Tilo                  0.235   state_m/dm/M_tmr_q[17]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT544
    SLICE_X7Y16.D5       net (fanout=16)       1.226   state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1027
    SLICE_X7Y16.D        Tilo                  0.259   state_m/dm/M_tmr_q[28]
                                                       state_m/dm/Mmux_data[4]_GND_21_o_wide_mux_371_OUT1267
    SLICE_X8Y16.BX       net (fanout=1)        0.757   state_m/dm/data[4]_GND_21_o_wide_mux_371_OUT[28]
    SLICE_X8Y16.CLK      Tdick                 0.085   state_m/dm/M_tmr_q_28_1
                                                       state_m/dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (1.503ns logic, 6.174ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_0 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.648ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_0 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_0
    SLICE_X12Y26.B6      net (fanout=9)        1.850   state_m/M_length_q[0]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.B5      net (fanout=3)        0.958   state_m/M_question_address[4]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (1.713ns logic, 5.935ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_3 (FF)
  Destination:          state_m/question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_3 to state_m/question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_3
    SLICE_X12Y26.A2      net (fanout=10)       2.275   state_m/M_length_q[3]
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.D5      net (fanout=3)        0.986   state_m/M_question_address[4]
    SLICE_X12Y27.DMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram2
    SLICE_X10Y16.AX      net (fanout=2)        1.852   state_m/question/_n0008[1]
    SLICE_X10Y16.CLK     Tdick                 0.114   state_m/read_data_1_1
                                                       state_m/question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (1.352ns logic, 6.293ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  12.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_2 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_2 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_2
    SLICE_X12Y26.B1      net (fanout=10)       2.227   state_m/M_length_q[2]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X12Y26.CX      net (fanout=7)        0.701   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X12Y26.CMUX    Tcxc                  0.182   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/Mmux_M_question_address11
    SLICE_X12Y27.B1      net (fanout=3)        1.042   state_m/M_question_address[0]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (1.713ns logic, 5.917ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_1 (FF)
  Destination:          state_m/question/read_data_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.716 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_1 to state_m/question/read_data_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_1
    SLICE_X12Y26.B5      net (fanout=9)        2.277   state_m/M_length_q[1]
    SLICE_X12Y26.B       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o2
    SLICE_X12Y26.A5      net (fanout=1)        0.247   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.C5      net (fanout=3)        0.960   state_m/M_question_address[4]
    SLICE_X12Y27.CMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram1
    SLICE_X9Y18.AX       net (fanout=2)        1.349   state_m/question/_n0008[0]
    SLICE_X9Y18.CLK      Tdick                 0.114   state_m/read_data_0_1
                                                       state_m/question/read_data_0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (1.606ns logic, 6.013ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  12.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_m/M_length_q_3 (FF)
  Destination:          state_m/question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_m/M_length_q_3 to state_m/question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.476   state_m/M_length_q[3]
                                                       state_m/M_length_q_3
    SLICE_X12Y26.A2      net (fanout=10)       2.275   state_m/M_length_q[3]
    SLICE_X12Y26.A       Tilo                  0.254   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o1
                                                       state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o11
    SLICE_X8Y27.CX       net (fanout=7)        1.180   state_m/M_dm_ra[4]_GND_3_o_LessThan_45_o
    SLICE_X8Y27.CMUX     Tcxc                  0.182   state_m/M_dm_ra[4]
                                                       state_m/Mmux_M_question_address51
    SLICE_X12Y27.B5      net (fanout=3)        0.958   state_m/M_question_address[4]
    SLICE_X12Y27.BMUX    Tilo                  0.326   state_m/M_question_read_data[4]
                                                       state_m/question/Mram_ram3
    SLICE_X10Y16.A4      net (fanout=2)        1.700   state_m/question/_n0008[2]
    SLICE_X10Y16.CLK     Tas                   0.221   state_m/read_data_1_1
                                                       state_m/question/_n0008[2]_rt
                                                       state_m/question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (1.459ns logic, 6.113ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/lth_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/start_btn/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/lth_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/spd_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_sync_out/CLK
  Logical resource: state_m/spd_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram3/CLK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram1/CLK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram4/CLK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram2/CLK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_question_read_data[4]/CLK
  Logical resource: state_m/question/Mram_ram5/CLK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram2/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram1/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram3/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram5/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: state_m/M_answer_read_data[3]/CLK
  Logical resource: state_m/answer/Mram_ram4/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[3]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_4/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_6/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[7]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_7/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_8/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_9/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_10/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[11]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_11/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[15]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_12/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_m/spd_btn_down/M_ctr_q[15]/CLK
  Logical resource: state_m/spd_btn_down/M_ctr_q_13/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.253|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29104 paths, 0 nets, and 3052 connections

Design statistics:
   Minimum period:   8.253ns{1}   (Maximum frequency: 121.168MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 07:43:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



