{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654495623220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654495623220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  6 16:07:03 2022 " "Processing started: Mon Jun  6 16:07:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654495623220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1654495623220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1654495623220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1654495623521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1654495623521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_TB " "Found entity 1: Processor_TB" {  } { { "Processor_TB.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629362 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "extern Processor.v(9) " "Verilog HDL Declaration warning at Processor.v(9): \"extern\" is SystemVerilog-2005 keyword" {  } { { "Processor.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1654495629363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "promemory.v 1 1 " "Found 1 design units, including 1 entities, in source file promemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProMemory " "Found entity 1: ProMemory" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629365 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "extern FSM.v(57) " "Verilog HDL Declaration warning at FSM.v(57): \"extern\" is SystemVerilog-2005 keyword" {  } { { "FSM.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 57 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1654495629366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "FSM.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629367 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateReg " "Found entity 2: StateReg" {  } { { "FSM.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629367 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM " "Found entity 3: FSM" {  } { { "FSM.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextState " "Found entity 1: NextState" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629368 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "extern OutputSig.v(13) " "Verilog HDL Declaration warning at OutputSig.v(13): \"extern\" is SystemVerilog-2005 keyword" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1654495629369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OutputSig.v(30) " "Verilog HDL information at OutputSig.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1654495629369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsig.v 1 1 " "Found 1 design units, including 1 entities, in source file outputsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputSig " "Found entity 1: OutputSig" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629371 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "extern Datapath.v(9) " "Verilog HDL Declaration warning at Datapath.v(9): \"extern\" is SystemVerilog-2005 keyword" {  } { { "Datapath.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1654495629372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TriBuf.v(12) " "Verilog HDL warning at TriBuf.v(12): extended using \"x\" or \"z\"" {  } { { "TriBuf.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/TriBuf.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1654495629374 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "TriBuf TriBuf.v " "Entity \"TriBuf\" obtained from \"TriBuf.v\" instead of from Quartus Prime megafunction library" {  } { { "TriBuf.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/TriBuf.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1654495629374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tribuf.v 1 1 " "Found 1 design units, including 1 entities, in source file tribuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriBuf " "Found entity 1: TriBuf" {  } { { "TriBuf.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/TriBuf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654495629375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654495629375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1654495629400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst_a " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst_a\"" {  } { { "Processor.v" "inst_a" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter FSM:inst_a\|Counter:inst_ctr " "Elaborating entity \"Counter\" for hierarchy \"FSM:inst_a\|Counter:inst_ctr\"" {  } { { "FSM.v" "inst_ctr" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(12) " "Verilog HDL assignment warning at FSM.v(12): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1654495629403 "|Processor|FSM:inst_a|Counter:inst_ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState FSM:inst_a\|NextState:inst_next " "Elaborating entity \"NextState\" for hierarchy \"FSM:inst_a\|NextState:inst_next\"" {  } { { "FSM.v" "inst_next" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629403 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count NextState.v(102) " "Verilog HDL Always Construct warning at NextState.v(102): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next NextState.v(14) " "Verilog HDL Always Construct warning at NextState.v(14): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] NextState.v(14) " "Inferred latch for \"next\[0\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] NextState.v(14) " "Inferred latch for \"next\[1\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] NextState.v(14) " "Inferred latch for \"next\[2\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] NextState.v(14) " "Inferred latch for \"next\[3\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] NextState.v(14) " "Inferred latch for \"next\[4\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[5\] NextState.v(14) " "Inferred latch for \"next\[5\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[6\] NextState.v(14) " "Inferred latch for \"next\[6\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[7\] NextState.v(14) " "Inferred latch for \"next\[7\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[8\] NextState.v(14) " "Inferred latch for \"next\[8\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[9\] NextState.v(14) " "Inferred latch for \"next\[9\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[10\] NextState.v(14) " "Inferred latch for \"next\[10\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[11\] NextState.v(14) " "Inferred latch for \"next\[11\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[12\] NextState.v(14) " "Inferred latch for \"next\[12\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[13\] NextState.v(14) " "Inferred latch for \"next\[13\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[14\] NextState.v(14) " "Inferred latch for \"next\[14\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[15\] NextState.v(14) " "Inferred latch for \"next\[15\]\" at NextState.v(14)" {  } { { "NextState.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629404 "|Processor|FSM:inst_a|NextState:inst_next"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputSig FSM:inst_a\|OutputSig:inst_sig " "Elaborating entity \"OutputSig\" for hierarchy \"FSM:inst_a\|OutputSig:inst_sig\"" {  } { { "FSM.v" "inst_sig" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629404 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count OutputSig.v(85) " "Verilog HDL Always Construct warning at OutputSig.v(85): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done OutputSig.v(30) " "Verilog HDL Always Construct warning at OutputSig.v(30): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en OutputSig.v(30) " "Verilog HDL Always Construct warning at OutputSig.v(30): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readAddr OutputSig.v(30) " "Verilog HDL Always Construct warning at OutputSig.v(30): inferring latch(es) for variable \"readAddr\", which holds its previous value in one or more paths through the always construct" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrEn OutputSig.v(30) " "Verilog HDL Always Construct warning at OutputSig.v(30): inferring latch(es) for variable \"ctrEn\", which holds its previous value in one or more paths through the always construct" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrEn OutputSig.v(30) " "Inferred latch for \"ctrEn\" at OutputSig.v(30)" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readAddr OutputSig.v(30) " "Inferred latch for \"readAddr\" at OutputSig.v(30)" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en OutputSig.v(30) " "Inferred latch for \"en\" at OutputSig.v(30)" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done OutputSig.v(30) " "Inferred latch for \"done\" at OutputSig.v(30)" {  } { { "OutputSig.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629405 "|Processor|FSM:inst_a|OutputSig:inst_sig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder FSM:inst_a\|Decoder:inst_decoder " "Elaborating entity \"Decoder\" for hierarchy \"FSM:inst_a\|Decoder:inst_decoder\"" {  } { { "FSM.v" "inst_decoder" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateReg FSM:inst_a\|StateReg:inst_sr " "Elaborating entity \"StateReg\" for hierarchy \"FSM:inst_a\|StateReg:inst_sr\"" {  } { { "FSM.v" "inst_sr" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst_b " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst_b\"" {  } { { "Processor.v" "inst_b" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriBuf Datapath:inst_b\|TriBuf:inst_tri " "Elaborating entity \"TriBuf\" for hierarchy \"Datapath:inst_b\|TriBuf:inst_tri\"" {  } { { "Datapath.v" "inst_tri" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Datapath:inst_b\|Reg:r0 " "Elaborating entity \"Reg\" for hierarchy \"Datapath:inst_b\|Reg:r0\"" {  } { { "Datapath.v" "r0" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst_b\|ALU:inst_alu " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst_b\|ALU:inst_alu\"" {  } { { "Datapath.v" "inst_alu" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629414 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluResult ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"aluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[0\] ALU.v(14) " "Inferred latch for \"aluResult\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[1\] ALU.v(14) " "Inferred latch for \"aluResult\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[2\] ALU.v(14) " "Inferred latch for \"aluResult\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[3\] ALU.v(14) " "Inferred latch for \"aluResult\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[4\] ALU.v(14) " "Inferred latch for \"aluResult\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[5\] ALU.v(14) " "Inferred latch for \"aluResult\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[6\] ALU.v(14) " "Inferred latch for \"aluResult\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[7\] ALU.v(14) " "Inferred latch for \"aluResult\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[8\] ALU.v(14) " "Inferred latch for \"aluResult\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[9\] ALU.v(14) " "Inferred latch for \"aluResult\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[10\] ALU.v(14) " "Inferred latch for \"aluResult\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[11\] ALU.v(14) " "Inferred latch for \"aluResult\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629414 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[12\] ALU.v(14) " "Inferred latch for \"aluResult\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629415 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[13\] ALU.v(14) " "Inferred latch for \"aluResult\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629415 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[14\] ALU.v(14) " "Inferred latch for \"aluResult\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629415 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[15\] ALU.v(14) " "Inferred latch for \"aluResult\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629415 "|Processor|Datapath:inst_b|ALU:inst_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst_pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst_pc\"" {  } { { "Processor.v" "inst_pc" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ProgramCounter.v(20) " "Verilog HDL assignment warning at ProgramCounter.v(20): truncated value with size 32 to match size of target (16)" {  } { { "ProgramCounter.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProgramCounter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1654495629416 "|Processor|ProgramCounter:inst_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProMemory ProMemory:inst_memory " "Elaborating entity \"ProMemory\" for hierarchy \"ProMemory:inst_memory\"" {  } { { "Processor.v" "inst_memory" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1654495629416 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ProMemory.v(11) " "Verilog HDL Case Statement warning at ProMemory.v(11): incomplete case statement has no default case item" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1654495629417 "|Processor|ProMemory:inst_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fncode ProMemory.v(10) " "Verilog HDL Always Construct warning at ProMemory.v(10): inferring latch(es) for variable \"fncode\", which holds its previous value in one or more paths through the always construct" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629417 "|Processor|ProMemory:inst_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data ProMemory.v(10) " "Verilog HDL Always Construct warning at ProMemory.v(10): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1654495629418 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ProMemory.v(10) " "Inferred latch for \"data\[0\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629418 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ProMemory.v(10) " "Inferred latch for \"data\[1\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629418 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ProMemory.v(10) " "Inferred latch for \"data\[2\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629418 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ProMemory.v(10) " "Inferred latch for \"data\[3\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629418 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ProMemory.v(10) " "Inferred latch for \"data\[4\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629418 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ProMemory.v(10) " "Inferred latch for \"data\[5\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629418 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ProMemory.v(10) " "Inferred latch for \"data\[6\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ProMemory.v(10) " "Inferred latch for \"data\[7\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] ProMemory.v(10) " "Inferred latch for \"data\[8\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] ProMemory.v(10) " "Inferred latch for \"data\[9\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] ProMemory.v(10) " "Inferred latch for \"data\[10\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] ProMemory.v(10) " "Inferred latch for \"data\[11\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] ProMemory.v(10) " "Inferred latch for \"data\[12\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] ProMemory.v(10) " "Inferred latch for \"data\[13\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] ProMemory.v(10) " "Inferred latch for \"data\[14\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] ProMemory.v(10) " "Inferred latch for \"data\[15\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[0\] ProMemory.v(10) " "Inferred latch for \"fncode\[0\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[1\] ProMemory.v(10) " "Inferred latch for \"fncode\[1\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[2\] ProMemory.v(10) " "Inferred latch for \"fncode\[2\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[3\] ProMemory.v(10) " "Inferred latch for \"fncode\[3\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[4\] ProMemory.v(10) " "Inferred latch for \"fncode\[4\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[5\] ProMemory.v(10) " "Inferred latch for \"fncode\[5\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[6\] ProMemory.v(10) " "Inferred latch for \"fncode\[6\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[7\] ProMemory.v(10) " "Inferred latch for \"fncode\[7\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[8\] ProMemory.v(10) " "Inferred latch for \"fncode\[8\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[9\] ProMemory.v(10) " "Inferred latch for \"fncode\[9\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[10\] ProMemory.v(10) " "Inferred latch for \"fncode\[10\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629419 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[11\] ProMemory.v(10) " "Inferred latch for \"fncode\[11\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629420 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[12\] ProMemory.v(10) " "Inferred latch for \"fncode\[12\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629420 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[13\] ProMemory.v(10) " "Inferred latch for \"fncode\[13\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629420 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[14\] ProMemory.v(10) " "Inferred latch for \"fncode\[14\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629420 "|Processor|ProMemory:inst_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fncode\[15\] ProMemory.v(10) " "Inferred latch for \"fncode\[15\]\" at ProMemory.v(10)" {  } { { "ProMemory.v" "" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1654495629420 "|Processor|ProMemory:inst_memory"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1654495629505 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/722/Desktop/y3s1/elec2602/final/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/722/Desktop/y3s1/elec2602/final/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1654495629526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654495629533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  6 16:07:09 2022 " "Processing ended: Mon Jun  6 16:07:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654495629533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654495629533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654495629533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1654495629533 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1654495630105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654495630477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654495630477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  6 16:07:10 2022 " "Processing started: Mon Jun  6 16:07:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654495630477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1654495630477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim project project " "Command: quartus_sh -t c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim project project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1654495630477 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim project project " "Quartus(args): --rtl_sim project project" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1654495630477 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1654495630646 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1654495630728 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1654495630729 ""}
{ "Warning" "0" "" "Warning: File project_run_msim_rtl_verilog.do already exists - backing up current file as project_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File project_run_msim_rtl_verilog.do already exists - backing up current file as project_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1654495630846 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file C:/Users/722/Desktop/y3s1/elec2602/final/project/simulation/modelsim/project_run_msim_rtl_verilog.do" {  } { { "C:/Users/722/Desktop/y3s1/elec2602/final/project/simulation/modelsim/project_run_msim_rtl_verilog.do" "0" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/simulation/modelsim/project_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file C:/Users/722/Desktop/y3s1/elec2602/final/project/simulation/modelsim/project_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1654495630868 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1654495630869 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1654495630871 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1654495630871 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/722/Desktop/y3s1/elec2602/final/project/project_nativelink_simulation.rpt" {  } { { "C:/Users/722/Desktop/y3s1/elec2602/final/project/project_nativelink_simulation.rpt" "0" { Text "C:/Users/722/Desktop/y3s1/elec2602/final/project/project_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/722/Desktop/y3s1/elec2602/final/project/project_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1654495630871 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1654495630871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654495630872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  6 16:07:10 2022 " "Processing ended: Mon Jun  6 16:07:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654495630872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654495630872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654495630872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1654495630872 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 21 s " "Quartus Prime Flow was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1654496026699 ""}
