// Seed: 2836363580
module module_0;
  id_2(
      .id_0(id_1),
      .id_1(1'b0 & 1),
      .id_2(id_1[1]),
      .id_3(1),
      .id_4(1),
      .id_5(id_1),
      .id_6(1 ? 1 : (1)),
      .id_7(id_1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    output tri0 id_6,
    output tri0 id_7
);
  assign id_6 = 1 & 1'b0;
  module_0();
endmodule
