Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  stratixii
Quartus root          :  c:/altera/91sp2/quartus/bin/
Quartus sim root      :  c:/altera/91sp2/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  reg_file_rv32i.vo
Sim SDF file          :  reg_file_rv32i__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/91sp2/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File reg_file_rv32i_run_msim_gate_verilog.do already exists - backing up current file as reg_file_rv32i_run_msim_gate_verilog.do.bak2
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_pro/18.1/modelsim_ase/tcl/vsim/pref.tcl
Info: NativeLink simulation flow was successful
