
[The risk of RISC-V: What's going on at SiFive? | Hacker News](https://news.ycombinator.com/item?id=37996295)
[The Risk of RISC-V: What's Going on at SiFive?](https://morethanmoore.substack.com/p/the-risk-of-risc-v-whats-going-on)

[An ex-ARM engineer critiques RISC-V | Hacker News](https://news.ycombinator.com/item?id=24958423)
[RISC-V.md](https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68)

[Android and RISC-V: What you need to know to be ready | Hacker News](https://news.ycombinator.com/item?id=38077889)
[Android and RISC-V: What you need to know to be ready | Google Open Source Blog](https://opensource.googleblog.com/2023/10/android-and-risc-v-what-you-need-to-know.html)

[Nordic is getting involved in RISC-V | Hacker News](https://news.ycombinator.com/item?id=38218667)
[Why Nordic is getting involved in RISC-V](https://blog.nordicsemi.com/getconnected/why-nordic-is-getting-involved-in-risc-v)

[Barcelona Supercomputing Center presents Sargantana: new open-source RISC-V chip | Hacker News](https://news.ycombinator.com/item?id=38640406)
[BSC presents Sargantana, the new generation of the first open-source chips designed in Spain | BSC-CNS](https://www.bsc.es/news/bsc-news/bsc-presents-sargantana-the-new-generation-the-first-open-source-chips-designed-spain)

[AMD MicroBlaze V Processor: A Flexible and Efficient RISC-V Processor | Hacker News](https://news.ycombinator.com/item?id=38137373)
[AMD MicroBlaze™ V Processor](https://www.xilinx.com/products/design-tools/microblaze-v.html)

[A trustworthy, free (libre), Linux capable, self-hosting 64bit RISC-V computer | Hacker News](https://news.ycombinator.com/item?id=40399987)
[A Trustworthy, Free (Libre), Linux Capable, Self-Hosting 64bit RISC-V Computer](https://www.contrib.andrew.cmu.edu/~somlo/BTCP/)

[Making an RISC-V OS (Part 3): Managing free memory | Hacker News](https://news.ycombinator.com/item?id=39983910)
[todo: findname](https://traxys.me/)

[How to improve the RISC-V specification | Hacker News](https://news.ycombinator.com/item?id=40185065)
[How to improve the RISC-V specification - Alastair Reid - Researcher at Intel](https://alastairreid.github.io/riscv-spec-issues/)

[A new RISC-V Mainboard from DeepComputing | Hacker News](https://news.ycombinator.com/item?id=40718124)
[Framework | Introducing a new RISC-V Mainboard from DeepComputing](https://frame.work/blog/introducing-a-new-risc-v-mainboard-from-deepcomputing)

[Box64 and RISC-V in 2024: What It Takes to Run the Witcher 3 on RISC-V | Hacker News](https://news.ycombinator.com/item?id=41364549)
[Box64 and RISC-V in 2024 – Box86 / Box64](https://box86.org/2024/08/box64-and-risc-v-in-2024/)
