//-----------------------------------------------------------------------------
// Copyright   : (c) LLVM Project
// License     : Apache-2.0 WITH LLVM-exceptions
// Source      : Tablgen: ws/sources/datasets/llvm.tblgen.headers/X86.gen-register-info.h
//-----------------------------------------------------------------------------
namespace Z0.llvm
{
    partial struct MC
    {
        public enum RegClass : byte
        {
            GR8RegClassID = 0,
            GRH8RegClassID = 1,
            GR8_NOREXRegClassID = 2,
            GR8_ABCD_HRegClassID = 3,
            GR8_ABCD_LRegClassID = 4,
            GRH16RegClassID = 5,
            GR16RegClassID = 6,
            GR16_NOREXRegClassID = 7,
            VK1RegClassID = 8,
            VK16RegClassID = 9,
            VK2RegClassID = 10,
            VK4RegClassID = 11,
            VK8RegClassID = 12,
            VK16WMRegClassID = 13,
            VK1WMRegClassID = 14,
            VK2WMRegClassID = 15,
            VK4WMRegClassID = 16,
            VK8WMRegClassID = 17,
            SEGMENT_REGRegClassID = 18,
            GR16_ABCDRegClassID = 19,
            FPCCRRegClassID = 20,
            VK16PAIRRegClassID = 21,
            VK1PAIRRegClassID = 22,
            VK2PAIRRegClassID = 23,
            VK4PAIRRegClassID = 24,
            VK8PAIRRegClassID = 25,
            VK16PAIR_with_sub_mask_0_in_VK16WMRegClassID = 26,
            FR32XRegClassID = 27,
            LOW32_ADDR_ACCESS_RBPRegClassID = 28,
            LOW32_ADDR_ACCESSRegClassID = 29,
            LOW32_ADDR_ACCESS_RBP_with_sub_8bitRegClassID = 30,
            DEBUG_REGRegClassID = 31,
            FR32RegClassID = 32,
            GR32RegClassID = 33,
            GR32_NOSPRegClassID = 34,
            LOW32_ADDR_ACCESS_RBP_with_sub_16bit_in_GR16_NOREXRegClassID = 35,
            GR32_NOREXRegClassID = 36,
            VK32RegClassID = 37,
            GR32_NOREX_NOSPRegClassID = 38,
            RFP32RegClassID = 39,
            VK32WMRegClassID = 40,
            GR32_ABCDRegClassID = 41,
            GR32_TCRegClassID = 42,
            GR32_ABCD_and_GR32_TCRegClassID = 43,
            GR32_ADRegClassID = 44,
            GR32_BPSPRegClassID = 45,
            GR32_BSIRegClassID = 46,
            GR32_CBRegClassID = 47,
            GR32_DCRegClassID = 48,
            GR32_DIBPRegClassID = 49,
            GR32_SIDIRegClassID = 50,
            LOW32_ADDR_ACCESS_RBP_with_sub_32bitRegClassID = 51,
            CCRRegClassID = 52,
            DFCCRRegClassID = 53,
            GR32_ABCD_and_GR32_BSIRegClassID = 54,
            GR32_AD_and_GR32_DCRegClassID = 55,
            GR32_BPSP_and_GR32_DIBPRegClassID = 56,
            GR32_BPSP_and_GR32_TCRegClassID = 57,
            GR32_BSI_and_GR32_SIDIRegClassID = 58,
            GR32_CB_and_GR32_DCRegClassID = 59,
            GR32_DIBP_and_GR32_SIDIRegClassID = 60,
            LOW32_ADDR_ACCESS_RBP_with_sub_8bit_with_sub_32bitRegClassID = 61,
            LOW32_ADDR_ACCESS_with_sub_32bitRegClassID = 62,
            RFP64RegClassID = 63,
            FR64XRegClassID = 64,
            GR64RegClassID = 65,
            CONTROL_REGRegClassID = 66,
            FR64RegClassID = 67,
            GR64_with_sub_8bitRegClassID = 68,
            GR64_NOSPRegClassID = 69,
            GR64_TCRegClassID = 70,
            GR64_NOREXRegClassID = 71,
            GR64_TCW64RegClassID = 72,
            GR64_TC_with_sub_8bitRegClassID = 73,
            GR64_NOSP_and_GR64_TCRegClassID = 74,
            GR64_TCW64_with_sub_8bitRegClassID = 75,
            GR64_TC_and_GR64_TCW64RegClassID = 76,
            GR64_with_sub_16bit_in_GR16_NOREXRegClassID = 77,
            VK64RegClassID = 78,
            VR64RegClassID = 79,
            GR64_NOREX_NOSPRegClassID = 80,
            GR64_NOREX_and_GR64_TCRegClassID = 81,
            GR64_NOSP_and_GR64_TCW64RegClassID = 82,
            GR64_TCW64_and_GR64_TC_with_sub_8bitRegClassID = 83,
            VK64WMRegClassID = 84,
            GR64_TC_and_GR64_NOSP_and_GR64_TCW64RegClassID = 85,
            GR64_TC_and_GR64_with_sub_16bit_in_GR16_NOREXRegClassID = 86,
            GR64_NOREX_NOSP_and_GR64_TCRegClassID = 87,
            GR64_NOREX_and_GR64_TCW64RegClassID = 88,
            GR64_ABCDRegClassID = 89,
            GR64_with_sub_32bit_in_GR32_TCRegClassID = 90,
            GR64_with_sub_32bit_in_GR32_ABCD_and_GR32_TCRegClassID = 91,
            GR64_ADRegClassID = 92,
            GR64_and_LOW32_ADDR_ACCESS_RBPRegClassID = 93,
            GR64_with_sub_32bit_in_GR32_BPSPRegClassID = 94,
            GR64_with_sub_32bit_in_GR32_BSIRegClassID = 95,
            GR64_with_sub_32bit_in_GR32_CBRegClassID = 96,
            GR64_with_sub_32bit_in_GR32_DCRegClassID = 97,
            GR64_with_sub_32bit_in_GR32_DIBPRegClassID = 98,
            GR64_with_sub_32bit_in_GR32_SIDIRegClassID = 99,
            GR64_and_LOW32_ADDR_ACCESSRegClassID = 100,
            GR64_with_sub_32bit_in_GR32_ABCD_and_GR32_BSIRegClassID = 101,
            GR64_with_sub_32bit_in_GR32_AD_and_GR32_DCRegClassID = 102,
            GR64_with_sub_32bit_in_GR32_BPSP_and_GR32_DIBPRegClassID = 103,
            GR64_with_sub_32bit_in_GR32_BPSP_and_GR32_TCRegClassID = 104,
            GR64_with_sub_32bit_in_GR32_BSI_and_GR32_SIDIRegClassID = 105,
            GR64_with_sub_32bit_in_GR32_CB_and_GR32_DCRegClassID = 106,
            GR64_with_sub_32bit_in_GR32_DIBP_and_GR32_SIDIRegClassID = 107,
            RSTRegClassID = 108,
            RFP80RegClassID = 109,
            RFP80_7RegClassID = 110,
            VR128XRegClassID = 111,
            VR128RegClassID = 112,
            BNDRRegClassID = 113,
            VR256XRegClassID = 114,
            VR256RegClassID = 115,
            VR512RegClassID = 116,
            VR512_0_15RegClassID = 117,
            TILERegClassID = 118,
        }
    }
}