{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501056761350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501056761350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 17:12:41 2017 " "Processing started: Wed Jul 26 17:12:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501056761350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501056761350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PortingTest -c PortingTest_TL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PortingTest -c PortingTest_TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501056761350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501056761620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501056761620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portingtest_tl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file portingtest_tl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PortingTest_TL " "Found entity 1: PortingTest_TL" {  } { { "PortingTest_TL.bdf" "" { Schematic "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/PortingTest_TL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501056768374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501056768374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_mux-block_mux_architecture " "Found design unit 1: block_mux-block_mux_architecture" {  } { { "block_mux.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_mux.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501056768874 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_mux " "Found entity 1: block_mux" {  } { { "block_mux.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_mux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501056768874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501056768874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_adder-block_adder_architecture " "Found design unit 1: block_adder-block_adder_architecture" {  } { { "block_adder.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501056768878 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_adder " "Found entity 1: block_adder" {  } { { "block_adder.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501056768878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501056768878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_cnt-block_cnt_architecture " "Found design unit 1: block_cnt-block_cnt_architecture" {  } { { "block_cnt.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501056768882 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_cnt " "Found entity 1: block_cnt" {  } { { "block_cnt.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501056768882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501056768882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PortingTest_TL " "Elaborating entity \"PortingTest_TL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501056768909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_cnt block_cnt:inst_cnt " "Elaborating entity \"block_cnt\" for hierarchy \"block_cnt:inst_cnt\"" {  } { { "PortingTest_TL.bdf" "inst_cnt" { Schematic "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/PortingTest_TL.bdf" { { 64 264 432 280 "inst_cnt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501056768909 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_L block_cnt.vhd(54) " "VHDL Process Statement warning at block_cnt.vhd(54): signal \"EN_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "block_cnt.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_cnt.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501056768909 "|PortingTest_TL|block_cnt:inst_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_adder block_adder:inst_adder " "Elaborating entity \"block_adder\" for hierarchy \"block_adder:inst_adder\"" {  } { { "PortingTest_TL.bdf" "inst_adder" { Schematic "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/PortingTest_TL.bdf" { { 224 600 768 440 "inst_adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501056768924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIN_Ad block_adder.vhd(51) " "Verilog HDL or VHDL warning at block_adder.vhd(51): object \"DIN_Ad\" assigned a value but never read" {  } { { "block_adder.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501056768924 "|PortingTest_TL|block_adder:inst_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIN_Bd block_adder.vhd(52) " "Verilog HDL or VHDL warning at block_adder.vhd(52): object \"DIN_Bd\" assigned a value but never read" {  } { { "block_adder.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501056768924 "|PortingTest_TL|block_adder:inst_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUTd block_adder.vhd(53) " "Verilog HDL or VHDL warning at block_adder.vhd(53): object \"DOUTd\" assigned a value but never read" {  } { { "block_adder.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501056768924 "|PortingTest_TL|block_adder:inst_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_L block_adder.vhd(62) " "VHDL Process Statement warning at block_adder.vhd(62): signal \"EN_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "block_adder.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_adder.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501056768924 "|PortingTest_TL|block_adder:inst_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_mux block_mux:inst_mux " "Elaborating entity \"block_mux\" for hierarchy \"block_mux:inst_mux\"" {  } { { "PortingTest_TL.bdf" "inst_mux" { Schematic "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/PortingTest_TL.bdf" { { 392 264 432 608 "inst_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501056768924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_L block_mux.vhd(62) " "VHDL Process Statement warning at block_mux.vhd(62): signal \"EN_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "block_mux.vhd" "" { Text "C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_mux.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501056768971 "|PortingTest_TL|block_mux:inst_mux"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501056769356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501056769730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501056769730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501056769946 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501056769946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501056769946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501056769946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501056769977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 17:12:49 2017 " "Processing ended: Wed Jul 26 17:12:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501056769977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501056769977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501056769977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501056769977 ""}
