#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr  7 10:57:20 2017
# Process ID: 24607
# Current directory: /home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.runs/modulator_axi_ip_0_synth_1
# Command line: vivado -log modulator_axi_ip_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulator_axi_ip_0.tcl
# Log file: /home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.runs/modulator_axi_ip_0_synth_1/modulator_axi_ip_0.vds
# Journal file: /home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.runs/modulator_axi_ip_0_synth_1/vivado.jou
#-----------------------------------------------------------
source modulator_axi_ip_0.tcl -notrace
Command: synth_design -top modulator_axi_ip_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24646 
WARNING: [Synth 8-1082] sine_ampl_w was previously declared with a range [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:20]
WARNING: [Synth 8-976] sine_ampl_w has already been declared [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:20]
WARNING: [Synth 8-2654] second declaration of sine_ampl_w ignored [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:20]
INFO: [Synth 8-994] sine_ampl_w is declared here [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:16]
WARNING: [Synth 8-976] freq_trig_w has already been declared [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:21]
WARNING: [Synth 8-2654] second declaration of freq_trig_w ignored [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:21]
INFO: [Synth 8-994] freq_trig_w is declared here [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:17]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1067.027 ; gain = 135.305 ; free physical = 521 ; free virtual = 14868
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modulator_axi_ip_0' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/synth/modulator_axi_ip_0.v:56]
INFO: [Synth 8-638] synthesizing module 'modulator_axi_ip_v1_0' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0.v:4]
	Parameter depth_p bound to: 8 - type: integer 
	Parameter width_p bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'modulator_axi_ip_v1_0_S00_AXI' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0_S00_AXI.v:4]
	Parameter depth_p bound to: 8 - type: integer 
	Parameter width_p bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter cntampl_value_p bound to: 4095 - type: integer 
	Parameter f_low_p bound to: 0.000000 - type: float 
	Parameter f_high_p bound to: 0.000000 - type: float 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0_S00_AXI.v:228]
INFO: [Synth 8-226] default block is never used [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0_S00_AXI.v:369]
INFO: [Synth 8-638] synthesizing module 'modulator' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:3]
	Parameter depth_p bound to: 8'b00001000 
	Parameter width_p bound to: 8'b00001100 
	Parameter cntampl_value_p bound to: 8'b11111111 
INFO: [Synth 8-638] synthesizing module 'frequency_trigger' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/frequency_trigger_rtl.v:3]
INFO: [Synth 8-256] done synthesizing module 'frequency_trigger' (1#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/frequency_trigger_rtl.v:3]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/counter.v:3]
	Parameter cnt_value_p bound to: 8'b11111111 
	Parameter depth_p bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/counter.v:3]
INFO: [Synth 8-638] synthesizing module 'sine' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/sine_rtl.v:3]
	Parameter depth_p bound to: 8'b00001000 
	Parameter width_p bound to: 8'b00001100 
INFO: [Synth 8-3876] $readmem data file 'sine_values.dat' is read successfully [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/sine_rtl.v:16]
INFO: [Synth 8-256] done synthesizing module 'sine' (3#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/sine_rtl.v:3]
INFO: [Synth 8-638] synthesizing module 'pwm' [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/pwm_rtl.v:3]
	Parameter width_p bound to: 8'b00001100 
	Parameter load_new_ampl bound to: 3'b000 
	Parameter pwm_high bound to: 3'b001 
	Parameter pwm_low bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/pwm_rtl.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/pwm_rtl.v:102]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/pwm_rtl.v:3]
INFO: [Synth 8-256] done synthesizing module 'modulator' (5#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v:3]
INFO: [Synth 8-256] done synthesizing module 'modulator_axi_ip_v1_0_S00_AXI' (6#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'modulator_axi_ip_v1_0' (7#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'modulator_axi_ip_0' (8#1) [/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/synth/modulator_axi_ip_0.v:56]
WARNING: [Synth 8-3331] design modulator_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design modulator_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design modulator_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design modulator_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design modulator_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design modulator_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.277 ; gain = 160.555 ; free physical = 498 ; free virtual = 14842
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.277 ; gain = 160.555 ; free physical = 498 ; free virtual = 14842
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1439.816 ; gain = 1.000 ; free physical = 270 ; free virtual = 14655
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 262 ; free virtual = 14645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 262 ; free virtual = 14645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 262 ; free virtual = 14645
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "threshold_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_r" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 254 ; free virtual = 14638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sine 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module modulator_axi_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design modulator_axi_ip_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design modulator_axi_ip_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design modulator_axi_ip_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design modulator_axi_ip_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design modulator_axi_ip_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design modulator_axi_ip_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module modulator_axi_ip_0.
INFO: [Synth 8-3332] Sequential element (inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module modulator_axi_ip_0.
INFO: [Synth 8-3332] Sequential element (inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module modulator_axi_ip_0.
INFO: [Synth 8-3332] Sequential element (inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module modulator_axi_ip_0.
INFO: [Synth 8-3332] Sequential element (inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module modulator_axi_ip_0.
INFO: [Synth 8-3332] Sequential element (inst/modulator_axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module modulator_axi_ip_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 234 ; free virtual = 14622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|sine        | sine_out_reg | 256x12        | Block RAM      | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 211 ; free virtual = 14599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 211 ; free virtual = 14599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/modulator_axi_ip_v1_0_S00_AXI_inst/pwmmodulator/sine/sine_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    71|
|2     |LUT1     |   205|
|3     |LUT2     |     4|
|4     |LUT3     |    12|
|5     |LUT4     |   166|
|6     |LUT5     |     4|
|7     |LUT6     |    48|
|8     |RAMB18E1 |     1|
|9     |FDRE     |   279|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |   790|
|2     |  inst                                 |modulator_axi_ip_v1_0         |   790|
|3     |    modulator_axi_ip_v1_0_S00_AXI_inst |modulator_axi_ip_v1_0_S00_AXI |   790|
|4     |      pwmmodulator                     |modulator                     |   561|
|5     |        freq_ce                        |frequency_trigger             |   224|
|6     |        counterampl                    |counter                       |    27|
|7     |        sine                           |sine                          |     1|
|8     |        pwmmodule                      |pwm                           |   309|
|9     |          freq_ce                      |frequency_trigger__2          |   232|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.816 ; gain = 508.094 ; free physical = 191 ; free virtual = 14579
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.816 ; gain = 80.465 ; free physical = 191 ; free virtual = 14579
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.824 ; gain = 508.102 ; free physical = 191 ; free virtual = 14579
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1439.824 ; gain = 440.598 ; free physical = 188 ; free virtual = 14580
INFO: [Common 17-1381] The checkpoint '/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.runs/modulator_axi_ip_0_synth_1/modulator_axi_ip_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/brian/0404/AXI_Interface/modulator_axi/modulator_axi.runs/modulator_axi_ip_0_synth_1/modulator_axi_ip_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1463.828 ; gain = 0.000 ; free physical = 184 ; free virtual = 14579
INFO: [Common 17-206] Exiting Vivado at Fri Apr  7 10:57:53 2017...
