// Seed: 4264206917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_1 = id_4;
  wire id_5;
  id_6(
      id_1 == 1
  );
endmodule
module module_1 (
    inout wire id_0
);
  initial $display(1'd0 == id_0);
  assign id_0 = 1'b0;
  assign id_0 = 1;
  assign id_0#(
      .id_0(1),
      .id_0(1),
      .id_0(id_0 & id_0)
  ) = id_0;
  wire id_2, id_3;
  wor  id_4 = id_0;
  wire id_5;
  module_0(
      id_5, id_3, id_5, id_5
  );
  wire id_6;
endmodule
