$date
	Sat Oct 22 23:03:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#783858
b10111 &
b10111 %
1$
b10111 !
1"
#783859
0"
#783862
b1000110 &
b1000110 %
#783866
b100011 &
b100011 %
#783870
b1101010 &
b1101010 %
#783874
b110101 &
b110101 %
#783878
b10100000 &
b10100000 %
#783882
b1010000 &
b1010000 %
#783886
b101000 &
b101000 %
#783890
b10100 &
b10100 %
#783894
b1010 &
b1010 %
#783898
b101 &
b101 %
#783902
b10000 &
b10000 %
#783906
b1000 &
b1000 %
#783910
b100 &
b100 %
#783914
b10 &
b10 %
#783918
b1 &
1#
b1 %
#783922
b0 &
b0 %
0#
0$
#1805906
b101 &
b101 %
1$
b101 !
1"
#1805907
0"
#1805910
b10000 &
b10000 %
#1805914
b1000 &
b1000 %
#1805918
b100 &
b100 %
#1805922
b10 &
b10 %
#1805926
b1 &
1#
b1 %
#1805930
b0 &
b0 %
0#
0$
#2788272
b11 !
1"
#2788274
b11 &
b11 %
1$
#2788275
0"
#2788278
b1010 &
b1010 %
#2788282
b101 &
b101 %
#2788286
b10000 &
b10000 %
#2788290
b1000 &
b1000 %
#2788294
b100 &
b100 %
#2788298
b10 &
b10 %
#2788302
b1 &
1#
b1 %
#2788306
b0 &
b0 %
0#
0$
#4500012
