Analysis & Synthesis Status : Successful - Sat May 05 14:02:32 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : CourseProject
Top-level Entity Name : DataFetchBlock
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 30
    Dedicated logic registers : 21
Total registers : 21
Total pins : 64
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
