[2025-09-17 09:40:18] START suite=qualcomm_srv trace=srv570_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv570_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2826630 heartbeat IPC: 3.538 cumulative IPC: 3.538 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5452468 heartbeat IPC: 3.808 cumulative IPC: 3.668 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5452468 cumulative IPC: 3.668 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5452468 cumulative IPC: 3.668 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11092165 heartbeat IPC: 1.773 cumulative IPC: 1.773 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 17100784 heartbeat IPC: 1.664 cumulative IPC: 1.717 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 22929228 heartbeat IPC: 1.716 cumulative IPC: 1.717 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 28695162 heartbeat IPC: 1.734 cumulative IPC: 1.721 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 34524662 heartbeat IPC: 1.715 cumulative IPC: 1.72 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 40298709 heartbeat IPC: 1.732 cumulative IPC: 1.722 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 46039943 heartbeat IPC: 1.742 cumulative IPC: 1.725 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 51787225 heartbeat IPC: 1.74 cumulative IPC: 1.727 (Simulation time: 00 hr 09 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv570_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 57532817 heartbeat IPC: 1.74 cumulative IPC: 1.728 (Simulation time: 00 hr 10 min 06 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 57848765 cumulative IPC: 1.729 (Simulation time: 00 hr 11 min 02 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 57848765 cumulative IPC: 1.729 (Simulation time: 00 hr 11 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv570_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.729 instructions: 100000002 cycles: 57848765
CPU 0 Branch Prediction Accuracy: 96.6% MPKI: 5.834 Average ROB Occupancy at Mispredict: 66.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0015
BRANCH_INDIRECT: 0.06102
BRANCH_CONDITIONAL: 5.439
BRANCH_DIRECT_CALL: 0.00369
BRANCH_INDIRECT_CALL: 0.3033
BRANCH_RETURN: 0.02564


====Backend Stall Breakdown====
ROB_STALL: 300740
LQ_STALL: 0
SQ_STALL: 67593


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 206.68675
REPLAY_LOAD: 55.478848
NON_REPLAY_LOAD: 19.51384

== Total ==
ADDR_TRANS: 34310
REPLAY_LOAD: 28849
NON_REPLAY_LOAD: 237581

== Counts ==
ADDR_TRANS: 166
REPLAY_LOAD: 520
NON_REPLAY_LOAD: 12175

cpu0->cpu0_STLB TOTAL        ACCESS:    2212003 HIT:    2200595 MISS:      11408 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2212003 HIT:    2200595 MISS:      11408 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 259.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9053163 HIT:    8673937 MISS:     379226 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8460246 HIT:    8158673 MISS:     301573 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     111413 HIT:      58106 MISS:      53307 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     456331 HIT:     454763 MISS:       1568 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25173 HIT:       2395 MISS:      22778 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.01 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17196455 HIT:    6348792 MISS:   10847663 MSHR_MERGE:    3133623
cpu0->cpu0_L1I LOAD         ACCESS:   17196455 HIT:    6348792 MISS:   10847663 MSHR_MERGE:    3133623
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26975859 HIT:   25476523 MISS:    1499336 MSHR_MERGE:     616545
cpu0->cpu0_L1D LOAD         ACCESS:   14740205 HIT:   13577260 MISS:    1162945 MSHR_MERGE:     416740
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12208924 HIT:   11898425 MISS:     310499 MSHR_MERGE:     199086
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26730 HIT:        838 MISS:      25892 MSHR_MERGE:        719
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13864152 HIT:   11162536 MISS:    2701616 MSHR_MERGE:    1492732
cpu0->cpu0_ITLB LOAD         ACCESS:   13864152 HIT:   11162536 MISS:    2701616 MSHR_MERGE:    1492732
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.07 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25285448 HIT:   23759992 MISS:    1525456 MSHR_MERGE:     522337
cpu0->cpu0_DTLB LOAD         ACCESS:   25285448 HIT:   23759992 MISS:    1525456 MSHR_MERGE:     522337
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.849 cycles
cpu0->LLC TOTAL        ACCESS:     587830 HIT:     530563 MISS:      57267 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     301573 HIT:     268927 MISS:      32646 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53307 HIT:      41639 MISS:      11668 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210172 HIT:     209684 MISS:        488 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22778 HIT:      10313 MISS:      12465 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.39 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1083
  ROW_BUFFER_MISS:      55682
  AVG DBUS CONGESTED CYCLE: 5.112
Channel 0 WQ ROW_BUFFER_HIT:       1253
  ROW_BUFFER_MISS:      14921
  FULL:          0
Channel 0 REFRESHES ISSUED:       4821

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1020294       156923        73532        12634
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           78          542          539
  STLB miss resolved @ L2C                0          131          174         1073         2441
  STLB miss resolved @ LLC                0           68          703         2828         7992
  STLB miss resolved @ MEM                0           11          805         5675        11309

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             264606        39585      1793114         5937          131
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           84           85           48
  STLB miss resolved @ L2C                0           55          125          125            7
  STLB miss resolved @ LLC                1           26          133          243           35
  STLB miss resolved @ MEM                1            2           18           86          177
[2025-09-17 09:51:21] END   suite=qualcomm_srv trace=srv570_ap (rc=0)
