#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Apr 23 11:08:14 2018
# Process ID: 13656
# Current directory: C:/Users/matthew/vedicMultiplier/vedicMultiplier.runs/synth_1
# Command line: vivado.exe -log vedic32_32.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vedic32_32.tcl
# Log file: C:/Users/matthew/vedicMultiplier/vedicMultiplier.runs/synth_1/vedic32_32.vds
# Journal file: C:/Users/matthew/vedicMultiplier/vedicMultiplier.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vedic32_32.tcl -notrace
Command: synth_design -top vedic32_32 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 960 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 307.586 ; gain = 84.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vedic32_32' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic32_32.v:23]
INFO: [Synth 8-638] synthesizing module 'vedic16_16' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic16_16.v:23]
INFO: [Synth 8-638] synthesizing module 'vedic8_8' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:23]
INFO: [Synth 8-638] synthesizing module 'fourBitVedic' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/fourBitVedic.v:23]
INFO: [Synth 8-638] synthesizing module 'twobitMultiplier' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/4bitMultiplier.v:23]
INFO: [Synth 8-256] done synthesizing module 'twobitMultiplier' (1#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/4bitMultiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'fourBitFullAdder' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/fourBitFullAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/FullAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (2#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/FullAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'fourBitFullAdder' (3#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/fourBitFullAdder.v:23]
WARNING: [Synth 8-350] instance 'a0' of module 'fourBitFullAdder' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/fourBitVedic.v:34]
INFO: [Synth 8-638] synthesizing module 'sixBitFullAdder' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/sixBitFullAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'sixBitFullAdder' (4#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/sixBitFullAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'fourBitVedic' (5#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/fourBitVedic.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (8) of module 'fourBitVedic' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:33]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (8) of module 'fourBitVedic' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:34]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (8) of module 'fourBitVedic' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:35]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (8) of module 'fourBitVedic' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:36]
INFO: [Synth 8-638] synthesizing module 'eightBitCRA' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/eightBitCRA.v:23]
INFO: [Synth 8-256] done synthesizing module 'eightBitCRA' (6#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/eightBitCRA.v:23]
WARNING: [Synth 8-350] instance 'a4' of module 'eightBitCRA' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:40]
INFO: [Synth 8-638] synthesizing module 'twelveBitCRA' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/twelveBitCRA.v:23]
INFO: [Synth 8-256] done synthesizing module 'twelveBitCRA' (7#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/twelveBitCRA.v:23]
WARNING: [Synth 8-350] instance 'a5' of module 'twelveBitCRA' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:43]
WARNING: [Synth 8-350] instance 'a6' of module 'twelveBitCRA' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:46]
INFO: [Synth 8-256] done synthesizing module 'vedic8_8' (8#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v:23]
INFO: [Synth 8-638] synthesizing module 'sixteenBitCRA' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/sixteenBitCRA.v:23]
INFO: [Synth 8-256] done synthesizing module 'sixteenBitCRA' (9#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/sixteenBitCRA.v:23]
WARNING: [Synth 8-350] instance 'a5' of module 'sixteenBitCRA' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic16_16.v:36]
INFO: [Synth 8-638] synthesizing module 'twentyfourBitCRA' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/twentyfourBitCRA.v:23]
INFO: [Synth 8-256] done synthesizing module 'twentyfourBitCRA' (10#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/twentyfourBitCRA.v:23]
WARNING: [Synth 8-350] instance 'a6' of module 'twentyfourBitCRA' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic16_16.v:39]
WARNING: [Synth 8-350] instance 'a7' of module 'twentyfourBitCRA' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic16_16.v:42]
INFO: [Synth 8-256] done synthesizing module 'vedic16_16' (11#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic16_16.v:23]
INFO: [Synth 8-638] synthesizing module 'CRA32bit' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/CRA32bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'CRA32bit' (12#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/CRA32bit.v:23]
WARNING: [Synth 8-350] instance 'a4' of module 'CRA32bit' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic32_32.v:34]
INFO: [Synth 8-638] synthesizing module 'CRA48bit' [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/CRA48bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'CRA48bit' (13#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/CRA48bit.v:23]
WARNING: [Synth 8-350] instance 'a5' of module 'CRA48bit' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic32_32.v:37]
WARNING: [Synth 8-350] instance 'a6' of module 'CRA48bit' requires 5 connections, but only 4 given [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic32_32.v:39]
INFO: [Synth 8-256] done synthesizing module 'vedic32_32' (14#1) [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic32_32.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 357.398 ; gain = 133.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 357.398 ; gain = 133.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 357.398 ; gain = 133.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 357.398 ; gain = 133.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4352  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module twobitMultiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 585.453 ; gain = 361.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 585.453 ; gain = 361.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |   161|
|2     |LUT3 |   200|
|3     |LUT4 |   175|
|4     |LUT5 |   357|
|5     |LUT6 |  1276|
|6     |IBUF |    64|
|7     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2297|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 706.422 ; gain = 482.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vedic32_32' is not ideal for floorplanning, since the cellview 'vedic32_32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

36 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 706.422 ; gain = 490.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/matthew/vedicMultiplier/vedicMultiplier.runs/synth_1/vedic32_32.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 706.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 11:09:05 2018...
