5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm3.vcd -o fsm3.cdd -y lib -v fsm3.v -F main=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm3.v 1 66 1
2 1 16 110013 33 1 100c 0 0 1 9 clk
2 2 16 9000f 0 2a 1000 0 0 1 26 2
2 3 16 90013 4d 27 100a 1 2 1 26 2
2 4 16 34003d 9 1 1008 0 0 16 9 next_state
2 5 16 270030 1 32 1008 0 0 16 9 STATE_IDLE
2 6 16 1f0030 b 1a 1208 4 5 16 26 1faa 1faa 1faa 1faa
2 7 16 1f0023 2 1 100c 0 0 1 9 reset
2 8 16 1f003d b 19 1008 6 7 16 26 1faa 1faa 1faa 1faa
2 9 16 16001a 0 1 1400 0 0 16 9 state
2 10 16 16003d 19 38 a 8 9
2 11 18 230026 5 1 100c 0 0 1 9 tail
2 12 18 230026 0 2a 1000 0 0 1 26 2
2 13 18 230026 5 29 1008 11 12 1 26 2
2 14 18 1a001e 3 1 100c 0 0 1 9 valid
2 15 18 1a001e 0 2a 1000 0 0 1 26 2
2 16 18 1a001e 3 29 1008 14 15 1 26 2
2 17 18 120015 5 1 100c 0 0 1 9 head
2 18 18 120015 0 2a 1000 0 0 1 26 2
2 19 18 120015 5 29 1008 17 18 1 26 2
2 20 18 9000d 8 1 1008 0 0 16 9 state
2 21 18 9000d 0 2a 1000 0 0 16 26 aa aa aa aa
2 22 18 9000d 8 29 1008 20 21 1 26 2
2 23 18 90015 9 2b 1008 19 22 1 26 2
2 24 18 9001e 9 2b 1008 16 23 1 26 2
2 25 18 90026 15 2b 100a 13 24 1 26 2
2 26 19 20006 a 3d 5002 0 0 1 26 2 $u0
2 27 61 8000c 1 3d 5002 0 0 1 26 2 $u2
2 28 0 0 9 1 100a 0 0 16 9 next_state
2 29 0 0 8 1 100a 0 0 16 9 state
1 STATE_IDLE 0 80000 1 0 31 0 16 21 1 0 0 0
1 STATE_HEAD 0 80000 1 0 31 0 16 21 0 1 0 0
1 STATE_DATA 0 80000 1 0 31 0 16 21 0 0 1 0
1 STATE_TAIL 0 80000 1 0 31 0 16 21 0 0 0 1
1 clk 8 83000c 1 0 0 0 1 25 1102
1 reset 9 3000c 1 0 0 0 1 25 1002
1 head 10 3000c 1 0 0 0 1 25 1102
1 tail 11 3000c 1 0 0 0 1 25 1102
1 valid 12 3000c 1 0 0 0 1 25 1102
1 state 13 3000c 1 0 15 0 16 25 11aa 11aa 11aa 11aa
1 next_state 14 83000c 1 0 15 0 16 25 11aa 11aa 11aa 11aa
4 29 f 29 29
4 28 f 28 28
4 10 6 3 3
4 3 1 10 0
4 26 6 25 0
4 25 1 26 0
4 27 1 0 0
6 29 28 1 10,10,08,,81,80,,010880,,0180,08,0180,80,01,0880,0108,,0801,0808,81,,,08
3 1 main.$u0 "main.$u0" fsm3.v 0 26 1
2 30 21 5000e 1 32 1008 0 0 16 9 STATE_IDLE
2 31 20 9000d 19 1 100a 0 0 16 9 state
2 32 21 0 a 2d 120e 30 31 1 26 1102
2 33 22 5000e 1 32 1008 0 0 16 9 STATE_HEAD
2 34 22 0 7 2d 120e 33 31 1 26 1102
2 35 23 5000e 1 32 1008 0 0 16 9 STATE_DATA
2 36 23 0 5 2d 120e 35 31 1 26 1102
2 37 24 5000e 1 32 1008 0 0 16 9 STATE_TAIL
2 38 24 0 3 2d 120e 37 31 1 26 1102
2 39 24 3d0046 1 32 1008 0 0 16 9 STATE_IDLE
2 40 24 300039 1 32 1008 0 0 16 9 STATE_HEAD
2 41 24 1f0039 2 1a 1208 39 40 16 26 1faa 1faa faa faa
2 42 24 28002b 2 1 100c 0 0 1 9 head
2 43 24 200024 2 1 100c 0 0 1 9 valid
2 44 24 20002b 2 8 124c 42 43 1 26 11102
2 45 24 1f0046 2 19 1008 41 44 16 26 1faa 1faa faa faa
2 46 24 12001b 0 1 1400 0 0 16 9 next_state
2 47 24 120046 2 37 a 45 46
2 48 23 3d0046 1 32 1008 0 0 16 9 STATE_DATA
2 49 23 300039 1 32 1008 0 0 16 9 STATE_TAIL
2 50 23 1f0039 2 1a 1208 48 49 16 26 faa faa 1faa 1faa
2 51 23 28002b 2 1 101c 0 0 1 9 tail
2 52 23 200024 1 1 1018 0 0 1 9 valid
2 53 23 20002b 2 8 133c 51 52 1 26 11002
2 54 23 1f0046 2 19 1038 50 53 16 26 faa faa 1faa 1faa
2 55 23 12001b 0 1 1400 0 0 16 9 next_state
2 56 23 120046 2 37 2a 54 55
2 57 22 3d0046 1 32 1008 0 0 16 9 STATE_DATA
2 58 22 300039 1 32 1008 0 0 16 9 STATE_TAIL
2 59 22 1f0039 2 1a 1208 57 58 16 26 faa faa 1faa 1faa
2 60 22 28002b 2 1 101c 0 0 1 9 tail
2 61 22 200024 1 1 1018 0 0 1 9 valid
2 62 22 20002b 2 8 133c 60 61 1 26 11002
2 63 22 1f0046 2 19 1038 59 62 16 26 faa faa 1faa 1faa
2 64 22 12001b 0 1 1400 0 0 16 9 next_state
2 65 22 120046 2 37 2a 63 64
2 66 21 3d0046 1 32 1008 0 0 16 9 STATE_IDLE
2 67 21 300039 1 32 1008 0 0 16 9 STATE_HEAD
2 68 21 1f0039 3 1a 1208 66 67 16 26 1faa 1faa faa faa
2 69 21 28002b 3 1 100c 0 0 1 9 head
2 70 21 200024 3 1 100c 0 0 1 9 valid
2 71 21 20002b 3 8 124c 69 70 1 26 11102
2 72 21 1f0046 3 19 1008 68 71 16 26 1faa 1faa faa faa
2 73 21 12001b 0 1 1400 0 0 16 9 next_state
2 74 21 120046 3 37 a 72 73
4 47 0 0 0
4 38 0 47 0
4 56 0 0 0
4 36 0 56 38
4 65 0 0 0
4 34 0 65 36
4 74 0 0 0
4 32 11 74 34
3 1 main.$u1 "main.$u1" fsm3.v 0 59 1
3 1 main.$u2 "main.$u2" fsm3.v 0 64 1
2 75 62 7000a 1 0 21004 0 0 1 16 0
2 76 62 10003 0 1 1400 0 0 1 9 clk
2 77 62 1000a 1 37 6 75 76
2 78 63 120012 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 79 63 100013 65 2c 900a 78 0 32 26 aa aa aa aa aa aa aa aa
2 80 63 1c001e 32 1 101c 0 0 1 9 clk
2 81 63 1b001b 32 1b 102c 80 0 1 26 1102
2 82 63 150017 0 1 1400 0 0 1 9 clk
2 83 63 15001e 32 37 2e 81 82
4 83 6 79 79
4 79 0 83 0
4 77 11 79 79
