#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct 23 23:57:49 2025
# Process ID: 534232
# Current directory: /home/khyang/harvard/cs1410_lab/lab3/lab3_server
# Command line: vivado -mode batch -source test_synth.tcl
# Log file: /home/khyang/harvard/cs1410_lab/lab3/lab3_server/vivado.log
# Journal file: /home/khyang/harvard/cs1410_lab/lab3/lab3_server/vivado.jou
# Running On: sec-academic-1.int.seas.harvard.edu, OS: Linux, CPU Frequency: 1199.994 MHz, CPU Physical cores: 27, Host memory: 539830 MB
#-----------------------------------------------------------
source test_synth.tcl
# read_verilog source/tlc.svh source/tlc.sv source/timer.sv source/clk_divider.sv source/tlc_top.sv
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.465 ; gain = 86.992 ; free physical = 310903 ; free virtual = 347381
# synth_design -top tlc_top -part xc7a75tcsg324-1
Command: synth_design -top tlc_top -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 535004
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/software/xilinx-tools-2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2406.016 ; gain = 382.730 ; free physical = 310365 ; free virtual = 346843
Synthesis current peak Physical Memory [PSS] (MB): peak = 1596.230; parent = 1477.135; children = 119.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3358.797; parent = 2406.020; children = 952.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tlc_top' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/clk_divider.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/clk_divider.sv:3]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/timer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/timer.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (5) of module 'timer' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:43]
INFO: [Synth 8-6157] synthesizing module 'tlc' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'tlc' (0#1) [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'timer_init' does not match port width (5) of module 'tlc' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:47]
ERROR: [Synth 8-439] module 'okHost' not found [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:110]
ERROR: [Synth 8-6156] failed synthesizing module 'tlc_top' [/home/khyang/harvard/cs1410_lab/lab3/lab3_server/source/tlc_top.sv:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2480.984 ; gain = 457.699 ; free physical = 310157 ; free virtual = 346635
Synthesis current peak Physical Memory [PSS] (MB): peak = 1689.492; parent = 1570.401; children = 119.096
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3433.766; parent = 2480.988; children = 952.777
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Oct 23 23:58:10 2025...
