Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 19 14:47:36 2018
| Host         : DESKTOP-GTSVVT5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.742        0.000                      0                  368        0.176        0.000                      0                  368        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.742        0.000                      0                  368        0.176        0.000                      0                  368        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 nolabel_line49/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/cross_countdown_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.076ns (22.964%)  route 3.610ns (77.036%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.630     5.151    nolabel_line49/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  nolabel_line49/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line49/counter_reg[8]/Q
                         net (fo=3, routed)           0.693     6.301    nolabel_line49/counter_reg[8]
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.425 f  nolabel_line49/counter[5]_i_17/O
                         net (fo=1, routed)           0.590     7.015    nolabel_line49/counter[5]_i_17_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.139 f  nolabel_line49/counter[5]_i_12/O
                         net (fo=1, routed)           0.303     7.442    nolabel_line49/counter[5]_i_12_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.566 f  nolabel_line49/counter[5]_i_7/O
                         net (fo=1, routed)           0.495     8.061    nolabel_line49/counter[5]_i_7_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.185 r  nolabel_line49/counter[5]_i_4/O
                         net (fo=14, routed)          0.896     9.081    nolabel_line52/p_0_in
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  nolabel_line52/cross_countdown[3]_i_1__0/O
                         net (fo=5, routed)           0.632     9.837    nolabel_line52/cross_countdown[3]_i_1__0_n_0
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.442    14.783    nolabel_line52/clk_IBUF_BUFG
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDSE (Setup_fdse_C_S)       -0.429    14.579    nolabel_line52/cross_countdown_reg[0]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 nolabel_line49/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/cross_countdown_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.076ns (22.964%)  route 3.610ns (77.036%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.630     5.151    nolabel_line49/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  nolabel_line49/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line49/counter_reg[8]/Q
                         net (fo=3, routed)           0.693     6.301    nolabel_line49/counter_reg[8]
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.425 f  nolabel_line49/counter[5]_i_17/O
                         net (fo=1, routed)           0.590     7.015    nolabel_line49/counter[5]_i_17_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.139 f  nolabel_line49/counter[5]_i_12/O
                         net (fo=1, routed)           0.303     7.442    nolabel_line49/counter[5]_i_12_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.566 f  nolabel_line49/counter[5]_i_7/O
                         net (fo=1, routed)           0.495     8.061    nolabel_line49/counter[5]_i_7_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.185 r  nolabel_line49/counter[5]_i_4/O
                         net (fo=14, routed)          0.896     9.081    nolabel_line52/p_0_in
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  nolabel_line52/cross_countdown[3]_i_1__0/O
                         net (fo=5, routed)           0.632     9.837    nolabel_line52/cross_countdown[3]_i_1__0_n_0
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.442    14.783    nolabel_line52/clk_IBUF_BUFG
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDSE (Setup_fdse_C_S)       -0.429    14.579    nolabel_line52/cross_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 nolabel_line49/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/cross_countdown_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.076ns (22.964%)  route 3.610ns (77.036%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.630     5.151    nolabel_line49/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  nolabel_line49/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line49/counter_reg[8]/Q
                         net (fo=3, routed)           0.693     6.301    nolabel_line49/counter_reg[8]
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.425 f  nolabel_line49/counter[5]_i_17/O
                         net (fo=1, routed)           0.590     7.015    nolabel_line49/counter[5]_i_17_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.139 f  nolabel_line49/counter[5]_i_12/O
                         net (fo=1, routed)           0.303     7.442    nolabel_line49/counter[5]_i_12_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.566 f  nolabel_line49/counter[5]_i_7/O
                         net (fo=1, routed)           0.495     8.061    nolabel_line49/counter[5]_i_7_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.185 r  nolabel_line49/counter[5]_i_4/O
                         net (fo=14, routed)          0.896     9.081    nolabel_line52/p_0_in
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  nolabel_line52/cross_countdown[3]_i_1__0/O
                         net (fo=5, routed)           0.632     9.837    nolabel_line52/cross_countdown[3]_i_1__0_n_0
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.442    14.783    nolabel_line52/clk_IBUF_BUFG
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDSE (Setup_fdse_C_S)       -0.429    14.579    nolabel_line52/cross_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 nolabel_line49/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/cross_countdown_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.076ns (22.964%)  route 3.610ns (77.036%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.630     5.151    nolabel_line49/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  nolabel_line49/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  nolabel_line49/counter_reg[8]/Q
                         net (fo=3, routed)           0.693     6.301    nolabel_line49/counter_reg[8]
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.425 f  nolabel_line49/counter[5]_i_17/O
                         net (fo=1, routed)           0.590     7.015    nolabel_line49/counter[5]_i_17_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.139 f  nolabel_line49/counter[5]_i_12/O
                         net (fo=1, routed)           0.303     7.442    nolabel_line49/counter[5]_i_12_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.566 f  nolabel_line49/counter[5]_i_7/O
                         net (fo=1, routed)           0.495     8.061    nolabel_line49/counter[5]_i_7_n_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.185 r  nolabel_line49/counter[5]_i_4/O
                         net (fo=14, routed)          0.896     9.081    nolabel_line52/p_0_in
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  nolabel_line52/cross_countdown[3]_i_1__0/O
                         net (fo=5, routed)           0.632     9.837    nolabel_line52/cross_countdown[3]_i_1__0_n_0
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.442    14.783    nolabel_line52/clk_IBUF_BUFG
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDSE (Setup_fdse_C_S)       -0.429    14.579    nolabel_line52/cross_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 nolabel_line43/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.828ns (17.682%)  route 3.855ns (82.318%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.554     5.075    nolabel_line43/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line43/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line43/cuenta_reg[6]/Q
                         net (fo=47, routed)          1.862     7.393    nolabel_line43/qty_v[6]
    SLICE_X57Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.517 r  nolabel_line43/counter[5]_i_9/O
                         net (fo=1, routed)           0.788     8.305    nolabel_line50/cuenta_reg[6]
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.429 r  nolabel_line50/counter[5]_i_5/O
                         net (fo=1, routed)           0.556     8.985    nolabel_line50/counter[5]_i_5_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.109 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.649     9.758    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  nolabel_line50/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.513    14.854    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  nolabel_line50/counter_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y35         FDRE (Setup_fdre_C_R)       -0.429    14.650    nolabel_line50/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 nolabel_line43/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.828ns (17.682%)  route 3.855ns (82.318%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.554     5.075    nolabel_line43/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line43/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line43/cuenta_reg[6]/Q
                         net (fo=47, routed)          1.862     7.393    nolabel_line43/qty_v[6]
    SLICE_X57Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.517 r  nolabel_line43/counter[5]_i_9/O
                         net (fo=1, routed)           0.788     8.305    nolabel_line50/cuenta_reg[6]
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.429 r  nolabel_line50/counter[5]_i_5/O
                         net (fo=1, routed)           0.556     8.985    nolabel_line50/counter[5]_i_5_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.109 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.649     9.758    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  nolabel_line50/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.513    14.854    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  nolabel_line50/counter_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y35         FDRE (Setup_fdre_C_R)       -0.429    14.650    nolabel_line50/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 nolabel_line43/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.828ns (17.682%)  route 3.855ns (82.318%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.554     5.075    nolabel_line43/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line43/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line43/cuenta_reg[6]/Q
                         net (fo=47, routed)          1.862     7.393    nolabel_line43/qty_v[6]
    SLICE_X57Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.517 r  nolabel_line43/counter[5]_i_9/O
                         net (fo=1, routed)           0.788     8.305    nolabel_line50/cuenta_reg[6]
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.429 r  nolabel_line50/counter[5]_i_5/O
                         net (fo=1, routed)           0.556     8.985    nolabel_line50/counter[5]_i_5_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.109 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.649     9.758    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  nolabel_line50/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.513    14.854    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  nolabel_line50/counter_reg[4]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y35         FDRE (Setup_fdre_C_R)       -0.429    14.650    nolabel_line50/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 nolabel_line43/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.235%)  route 3.713ns (81.765%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.554     5.075    nolabel_line43/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line43/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line43/cuenta_reg[6]/Q
                         net (fo=47, routed)          1.862     7.393    nolabel_line43/qty_v[6]
    SLICE_X57Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.517 r  nolabel_line43/counter[5]_i_9/O
                         net (fo=1, routed)           0.788     8.305    nolabel_line50/cuenta_reg[6]
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.429 r  nolabel_line50/counter[5]_i_5/O
                         net (fo=1, routed)           0.556     8.985    nolabel_line50/counter[5]_i_5_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.109 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.507     9.616    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.853    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.649    nolabel_line50/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 nolabel_line43/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.235%)  route 3.713ns (81.765%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.554     5.075    nolabel_line43/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line43/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line43/cuenta_reg[6]/Q
                         net (fo=47, routed)          1.862     7.393    nolabel_line43/qty_v[6]
    SLICE_X57Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.517 r  nolabel_line43/counter[5]_i_9/O
                         net (fo=1, routed)           0.788     8.305    nolabel_line50/cuenta_reg[6]
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.429 r  nolabel_line50/counter[5]_i_5/O
                         net (fo=1, routed)           0.556     8.985    nolabel_line50/counter[5]_i_5_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.109 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.507     9.616    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.853    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.649    nolabel_line50/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 nolabel_line43/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.828ns (18.235%)  route 3.713ns (81.765%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.554     5.075    nolabel_line43/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  nolabel_line43/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line43/cuenta_reg[6]/Q
                         net (fo=47, routed)          1.862     7.393    nolabel_line43/qty_v[6]
    SLICE_X57Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.517 r  nolabel_line43/counter[5]_i_9/O
                         net (fo=1, routed)           0.788     8.305    nolabel_line50/cuenta_reg[6]
    SLICE_X58Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.429 r  nolabel_line50/counter[5]_i_5/O
                         net (fo=1, routed)           0.556     8.985    nolabel_line50/counter[5]_i_5_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.109 r  nolabel_line50/counter[5]_i_1/O
                         net (fo=9, routed)           0.507     9.616    nolabel_line50/counter[5]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.853    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.649    nolabel_line50/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 horizontal_debouncer/flipflop_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            horizontal_debouncer/flipflop_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.873%)  route 0.131ns (48.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    horizontal_debouncer/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  horizontal_debouncer/flipflop_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  horizontal_debouncer/flipflop_1_reg/Q
                         net (fo=3, routed)           0.131     1.716    horizontal_debouncer/flipflop_1
    SLICE_X50Y15         FDRE                                         r  horizontal_debouncer/flipflop_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.831     1.958    horizontal_debouncer/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  horizontal_debouncer/flipflop_2_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.060     1.540    horizontal_debouncer/flipflop_2_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vertical_debouncer/delay_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertical_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.559     1.442    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  vertical_debouncer/delay_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vertical_debouncer/delay_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.121     1.704    vertical_debouncer/p_0_in
    SLICE_X48Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.749 r  vertical_debouncer/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    vertical_debouncer/btn_out_i_1__0_n_0
    SLICE_X48Y18         FDRE                                         r  vertical_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.827     1.954    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  vertical_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.091     1.546    vertical_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 horizontal_debouncer/flipflop_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            horizontal_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.562     1.445    horizontal_debouncer/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  horizontal_debouncer/flipflop_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  horizontal_debouncer/flipflop_2_reg/Q
                         net (fo=3, routed)           0.088     1.681    horizontal_debouncer/flipflop_2
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.098     1.779 r  horizontal_debouncer/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.779    horizontal_debouncer/btn_out_i_1__1_n_0
    SLICE_X50Y15         FDRE                                         r  horizontal_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.831     1.958    horizontal_debouncer/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  horizontal_debouncer/btn_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.120     1.565    horizontal_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line50/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.473    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  nolabel_line50/counter_reg[3]/Q
                         net (fo=6, routed)           0.091     1.692    nolabel_line50/counter_reg[3]
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.099     1.791 r  nolabel_line50/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.791    nolabel_line50/p_0_in__0[5]
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.858     1.985    nolabel_line50/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  nolabel_line50/counter_reg[5]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.092     1.565    nolabel_line50/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 horizontal_pulse/delay_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line44/cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.137%)  route 0.109ns (29.863%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.582     1.465    horizontal_pulse/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  horizontal_pulse/delay_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  horizontal_pulse/delay_reg_reg/Q
                         net (fo=2, routed)           0.109     1.715    nolabel_line44/delay_reg
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  nolabel_line44/cuenta[4]_i_6__0/O
                         net (fo=1, routed)           0.000     1.760    nolabel_line44/cuenta[4]_i_6__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.830 r  nolabel_line44/cuenta_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.830    nolabel_line44/cuenta_reg[4]_i_1__0_n_7
    SLICE_X58Y23         FDRE                                         r  nolabel_line44/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.849     1.976    nolabel_line44/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  nolabel_line44/cuenta_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.105     1.583    nolabel_line44/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line52/cross_countdown_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/cross_countdown_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.184ns (51.737%)  route 0.172ns (48.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.559     1.442    nolabel_line52/clk_IBUF_BUFG
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  nolabel_line52/cross_countdown_reg[0]/Q
                         net (fo=4, routed)           0.172     1.755    nolabel_line52/cross_countdown_reg[0]
    SLICE_X57Y29         LUT4 (Prop_lut4_I1_O)        0.043     1.798 r  nolabel_line52/cross_countdown[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.798    nolabel_line52/p_0_in__1[3]
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.826     1.953    nolabel_line52/clk_IBUF_BUFG
    SLICE_X57Y29         FDSE                                         r  nolabel_line52/cross_countdown_reg[3]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y29         FDSE (Hold_fdse_C_D)         0.107     1.549    nolabel_line52/cross_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line51/cross_countdown_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/cross_countdown_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.588     1.471    nolabel_line51/clk_IBUF_BUFG
    SLICE_X60Y32         FDSE                                         r  nolabel_line51/cross_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDSE (Prop_fdse_C_Q)         0.164     1.635 r  nolabel_line51/cross_countdown_reg[0]/Q
                         net (fo=4, routed)           0.175     1.810    nolabel_line51/cross_countdown_reg[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I1_O)        0.043     1.853 r  nolabel_line51/cross_countdown[3]_i_3/O
                         net (fo=1, routed)           0.000     1.853    nolabel_line51/p_0_in__0[3]
    SLICE_X60Y32         FDSE                                         r  nolabel_line51/cross_countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.856     1.983    nolabel_line51/clk_IBUF_BUFG
    SLICE_X60Y32         FDSE                                         r  nolabel_line51/cross_countdown_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y32         FDSE (Hold_fdse_C_D)         0.131     1.602    nolabel_line51/cross_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vertical_debouncer/delay_count_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vertical_debouncer/delay_count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.561     1.444    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  vertical_debouncer/delay_count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vertical_debouncer/delay_count_reg_reg[16]/Q
                         net (fo=1, routed)           0.108     1.693    vertical_debouncer/delay_count_reg_reg_n_0_[16]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  vertical_debouncer/delay_count_next0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.801    vertical_debouncer/delay_count_next0[16]
    SLICE_X49Y16         FDRE                                         r  vertical_debouncer/delay_count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.829     1.956    vertical_debouncer/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  vertical_debouncer/delay_count_reg_reg[16]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    vertical_debouncer/delay_count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line36/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.468    nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  nolabel_line36/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line36/clock_divide_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    nolabel_line36/clock_divide_counter_reg_n_0_[3]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  nolabel_line36/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.825    nolabel_line36/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X59Y29         FDRE                                         r  nolabel_line36/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.853     1.980    nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  nolabel_line36/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line36/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line36/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line36/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.586     1.469    nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  nolabel_line36/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line36/clock_divide_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    nolabel_line36/clock_divide_counter_reg_n_0_[7]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  nolabel_line36/clock_divide_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    nolabel_line36/clock_divide_counter_reg[4]_i_1_n_4
    SLICE_X59Y30         FDRE                                         r  nolabel_line36/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.981    nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  nolabel_line36/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line36/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   ambulances_debouncer/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y9    horizontal_debouncer/delay_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   horizontal_debouncer/delay_count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   horizontal_debouncer/delay_count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   horizontal_debouncer/delay_count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   horizontal_debouncer/delay_count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   horizontal_debouncer/delay_count_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   horizontal_debouncer/delay_count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   horizontal_debouncer/delay_count_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   horizontal_debouncer/delay_count_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   ambulances_debouncer/delay_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   ambulances_debouncer/delay_count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   ambulances_debouncer/delay_count_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   ambulances_debouncer/delay_count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   horizontal_debouncer/flipflop_2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   ambulances_debouncer/btn_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y9    horizontal_debouncer/delay_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   horizontal_debouncer/delay_count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   horizontal_debouncer/delay_count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   horizontal_debouncer/delay_count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   horizontal_debouncer/delay_count_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    horizontal_debouncer/delay_count_reg_reg[1]/C



