
---------- Begin Simulation Statistics ----------
final_tick                               2541836278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218436                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   218435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.20                       # Real time elapsed on the host
host_tick_rate                              615863509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194604                       # Number of instructions simulated
sim_ops                                       4194604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011826                       # Number of seconds simulated
sim_ticks                                 11826433500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.686817                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378496                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846997                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75421                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803438                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52505                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278652                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226147                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975547                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64027                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26581                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194604                       # Number of instructions committed
system.cpu.committedOps                       4194604                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.635633                       # CPI: cycles per instruction
system.cpu.discardedOps                        189205                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607330                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451344                       # DTB hits
system.cpu.dtb.data_misses                       7669                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405752                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848798                       # DTB read hits
system.cpu.dtb.read_misses                       6881                       # DTB read misses
system.cpu.dtb.write_accesses                  201578                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602546                       # DTB write hits
system.cpu.dtb.write_misses                       788                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18017                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372586                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027573                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658855                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16741692                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177442                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955356                       # ITB accesses
system.cpu.itb.fetch_acv                          542                       # ITB acv
system.cpu.itb.fetch_hits                      948713                       # ITB hits
system.cpu.itb.fetch_misses                      6643                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.51%      9.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4174     69.14%     79.06% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.80%     79.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.97% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.84%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6037                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14380                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2412     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2658     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5087                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2399     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2399     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4815                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10916751500     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9118000      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17767000      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887129500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11830766000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902558                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946530                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7994653000     67.58%     67.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3836113000     32.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23639250                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85422      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540626     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839076     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592485     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104667      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194604                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6897558                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22767457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22767457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22767457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22767457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116756.189744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116756.189744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116756.189744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116756.189744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13004491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13004491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13004491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13004491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66689.697436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66689.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66689.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66689.697436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22417960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22417960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116760.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116760.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12804994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12804994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66692.677083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66692.677083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.279046                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539411487000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.279046                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204940                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204940                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128093                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34843                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86565                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34147                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29008                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29008                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87155                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40831                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11114048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11114048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17813873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157409                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052916                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156967     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157409                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820706037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375695500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462188000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471307601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377919514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849227115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471307601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471307601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188556592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188556592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188556592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471307601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377919514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037783707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111748                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121188                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2200                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2012040750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4761297000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13722.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32472.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80231                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.556057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.358223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.891463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34390     42.20%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24381     29.92%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10006     12.28%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4575      5.61%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2321      2.85%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1534      1.88%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.13%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          559      0.69%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2800      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.035392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.422129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.696012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1280     17.49%     17.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5559     75.96%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           289      3.95%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.23%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.773395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6499     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.38%     90.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              466      6.37%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.39%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.96%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9384128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11826428500                       # Total gap between requests
system.mem_ctrls.avgGap                      42523.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4946560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418263037.626685976982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375224534.091364026070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643780899.795360922813                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2518160000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2243137000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290695138250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28913.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32120.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398712.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314324220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167040720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559204800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308877840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5175651300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182907360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7641029760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.097554                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    423481000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11008272500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267592920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142206240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487711980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312109020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5106366660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7490262660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.349239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    575345000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10856408500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11819233500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629738                       # number of overall hits
system.cpu.icache.overall_hits::total         1629738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87156                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87156                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87156                       # number of overall misses
system.cpu.icache.overall_misses::total         87156                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5370435000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5370435000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5370435000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5370435000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1716894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1716894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1716894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1716894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050764                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050764                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050764                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050764                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61618.649318                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61618.649318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61618.649318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61618.649318                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86565                       # number of writebacks
system.cpu.icache.writebacks::total             86565                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87156                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87156                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87156                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87156                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5283280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5283280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5283280000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5283280000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050764                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050764                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050764                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050764                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60618.660792                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60618.660792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60618.660792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60618.660792                       # average overall mshr miss latency
system.cpu.icache.replacements                  86565                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87156                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87156                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5370435000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5370435000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1716894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1716894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050764                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050764                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61618.649318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61618.649318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5283280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5283280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60618.660792                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60618.660792                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1653021                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.078529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3520943                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3520943                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312181                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105640                       # number of overall misses
system.cpu.dcache.overall_misses::total        105640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772839000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772839000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772839000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772839000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64112.447936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64112.447936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64112.447936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64112.447936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34667                       # number of writebacks
system.cpu.dcache.writebacks::total             34667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391386500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391386500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63683.892627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63683.892627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63683.892627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63683.892627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295349500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295349500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67049.513714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67049.513714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39934                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39934                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668935500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668935500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66833.663044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66833.663044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61557.202790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61557.202790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722451000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722451000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59349.838054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59349.838054                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62322000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62322000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69555.803571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69555.803571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68555.803571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68555.803571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541836278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.455804                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68811                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.039485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.455804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950071                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935354054500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750980                       # Number of bytes of host memory used
host_op_rate                                   337880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1512.90                       # Real time elapsed on the host
host_tick_rate                              258615629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511179154                       # Number of instructions simulated
sim_ops                                     511179154                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391260                       # Number of seconds simulated
sim_ticks                                391259811000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.428315                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20543505                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37063196                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5706                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            598238                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35472083                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             168622                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          984310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           815688                       # Number of indirect misses.
system.cpu.branchPred.lookups                44139061                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  808098                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60167                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506242145                       # Number of instructions committed
system.cpu.committedOps                     506242145                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.544656                       # CPI: cycles per instruction
system.cpu.discardedOps                       1566312                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106457824                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109357164                       # DTB hits
system.cpu.dtb.data_misses                       7445                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90944468                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92544486                       # DTB read hits
system.cpu.dtb.read_misses                       5142                       # DTB read misses
system.cpu.dtb.write_accesses                15513356                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16812678                       # DTB write hits
system.cpu.dtb.write_misses                      2303                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173619212                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221802246                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93973243                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17251377                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110296224                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647393                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                83876070                       # ITB accesses
system.cpu.itb.fetch_acv                          489                       # ITB acv
system.cpu.itb.fetch_hits                    82640297                       # ITB hits
system.cpu.itb.fetch_misses                   1235773                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21254     57.33%     58.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1492      4.02%     62.29% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.29% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.15% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37072                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44475                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8195     34.20%     34.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.58%     34.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     400      1.67%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15231     63.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23965                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8178     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      400      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8179     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16896                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379887610500     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               249036000      0.06%     97.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               372945500      0.10%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10752370000      2.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391261962000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997926                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536997                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705028                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1998                      
system.cpu.kern.mode_good::user                  1996                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2504                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1996                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797923                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887211                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32067636500      8.20%      8.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359116673500     91.78%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77652000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        781970165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154116      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220601049     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712717      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904414     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742764      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191970      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506242145                       # Class of committed instruction
system.cpu.quiesceCycles                       549457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671673941                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1091553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2182789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8445055555                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8445055555                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8445055555                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8445055555                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118011.983552                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118011.983552                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118011.983552                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118011.983552                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           512                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    56.888889                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4862910914                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4862910914                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4862910914                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4862910914                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67954.764662                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67954.764662                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67954.764662                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67954.764662                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65601.383085                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65601.383085                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8421819677                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8421819677                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118018.773501                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118018.773501                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4849725036                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4849725036                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67961.393442                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67961.393442                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             806590                       # Transaction distribution
system.membus.trans_dist::WriteReq               2855                       # Transaction distribution
system.membus.trans_dist::WriteResp              2855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311596                       # Transaction distribution
system.membus.trans_dist::WritebackClean       577070                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202574                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215363                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215363                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         577071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227447                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1731211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1731211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1327883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1337737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3212070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73864960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73864960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11642                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43702080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43713722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122145722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1096224                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000278                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016678                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1095919     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     305      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1096224                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9134500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5864585726                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2377069750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3052512500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36932480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28326976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65259456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36932480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36932480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19942144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19942144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          577070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1019679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311596                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311596                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94393748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72399401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166793149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94393748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94393748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50969058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50969058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50969058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94393748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72399401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217762207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    885687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    531519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001430960500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2800530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             834091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1019679                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     888610                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1019679                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   888610                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50347                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2923                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38125                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11842717250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4846660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30017692250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12217.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30967.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       252                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   718898                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680707                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1019679                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               888610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  924121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    798                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       455417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.689926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.483038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.295754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160271     35.19%     35.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148404     32.59%     67.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48735     10.70%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25772      5.66%     84.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15151      3.33%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8420      1.85%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6874      1.51%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4728      1.04%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37062      8.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       455417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.966285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.163713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.912079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50028     92.73%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3338      6.19%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           394      0.73%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           72      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           71      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.415973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.391640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43436     80.51%     80.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1316      2.44%     82.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7682     14.24%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              838      1.55%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              437      0.81%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              130      0.24%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62037248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3222208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56684224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65259456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56871040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391259811000                       # Total gap between requests
system.mem_ctrls.avgGap                     205031.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34017216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28020032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56684224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86942780.841858550906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71614899.389705017209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144876172.830334454775                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       577070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       888610                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16443910500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13573781750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9399320987750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28495.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30667.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10577554.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1674944040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            890234895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3465163380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2252356920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30885660000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102895306170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63597526560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205661191965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.638428                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164241635750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13065000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213959523750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1577211720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            838281345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3456531120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2371466880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30885660000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107636290860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59605206240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206370648165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.451689                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153836481250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13065000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224364907000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74215                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74215                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1659500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6999000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372818555                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5712000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1455000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797820.163488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285403.214580                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393224976000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85064763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85064763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85064763                       # number of overall hits
system.cpu.icache.overall_hits::total        85064763                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       577071                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         577071                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       577071                       # number of overall misses
system.cpu.icache.overall_misses::total        577071                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35664645500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35664645500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35664645500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35664645500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85641834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85641834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85641834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85641834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006738                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006738                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006738                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006738                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61802.872610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61802.872610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61802.872610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61802.872610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       577070                       # number of writebacks
system.cpu.icache.writebacks::total            577070                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       577071                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       577071                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       577071                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       577071                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35087574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35087574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35087574500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35087574500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006738                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006738                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60802.872610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60802.872610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60802.872610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60802.872610                       # average overall mshr miss latency
system.cpu.icache.replacements                 577070                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85064763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85064763                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       577071                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        577071                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35664645500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35664645500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85641834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85641834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61802.872610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61802.872610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       577071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       577071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35087574500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35087574500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60802.872610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60802.872610                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85665208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            577070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.448556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171860739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171860739                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108307684                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108307684                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108307684                       # number of overall hits
system.cpu.dcache.overall_hits::total       108307684                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643735                       # number of overall misses
system.cpu.dcache.overall_misses::total        643735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39343036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39343036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39343036000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39343036000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108951419                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108951419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108951419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108951419                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005908                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005908                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61116.819809                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61116.819809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61116.819809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61116.819809                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240236                       # number of writebacks
system.cpu.dcache.writebacks::total            240236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       203013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       203013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       203013                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       203013                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440722                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440722                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27401560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27401560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27401560500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27401560500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004045                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004045                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004045                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004045                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62174.251569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62174.251569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62174.251569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62174.251569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75864.927948                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75864.927948                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91973034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91973034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16158521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16158521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92224124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92224124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64353.502728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64353.502728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14460639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14460639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373786500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373786500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64182.788588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64182.788588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180398.889961                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180398.889961                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16334650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16334650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       392645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       392645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23184515000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23184515000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59047.014479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59047.014479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12940921500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12940921500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60073.538423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60073.538423                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49540                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49540                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1944                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1944                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147022000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147022000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75628.600823                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75628.600823                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1943                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1943                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145017000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145017000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037740                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037740                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74635.615028                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74635.615028                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51011                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51011                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51011                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51011                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393517776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103242196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442609                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.258239                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218550437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218550437                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947308792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15504049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752004                       # Number of bytes of host memory used
host_op_rate                                 15503997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.59                       # Real time elapsed on the host
host_tick_rate                              355890823                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520794855                       # Number of instructions simulated
sim_ops                                     520794855                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011955                       # Number of seconds simulated
sim_ticks                                 11954738000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.436463                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  837753                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1041509                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23088                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1024773                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20242                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          141708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           121466                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1092612                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8205                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615701                       # Number of instructions committed
system.cpu.committedOps                       9615701                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.486504                       # CPI: cycles per instruction
system.cpu.discardedOps                         60514                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627600                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1969862                       # DTB hits
system.cpu.dtb.data_misses                       1838                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841417                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1017851                       # DTB read hits
system.cpu.dtb.read_misses                       1275                       # DTB read misses
system.cpu.dtb.write_accesses                  786183                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952011                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2998116                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4846858                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1069211                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           968970                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8180426                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402171                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2454885                       # ITB accesses
system.cpu.itb.fetch_acv                          143                       # ITB acv
system.cpu.itb.fetch_hits                     2453934                       # ITB hits
system.cpu.itb.fetch_misses                       951                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.22%      3.22% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3216     87.87%     91.26% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.90%     92.16% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.19% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.21% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.15%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3660                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5631                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1607     46.45%     46.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1834     53.01%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3460                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1605     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1605     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3229                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11385825500     95.26%     95.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9023500      0.08%     95.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15870500      0.13%     95.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               541806500      4.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11952526000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.875136                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.933237                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 216                      
system.cpu.kern.mode_good::user                   216                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 216                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.629738                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.772809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2620693500     21.93%     21.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9331832500     78.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23909476                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33268      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585479     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265707      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941631      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34090      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615701                       # Class of committed instruction
system.cpu.tickCycles                        15729050                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87023                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174042                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              31917                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57127                       # Transaction distribution
system.membus.trans_dist::WritebackClean        20914                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8974                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55272                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55272                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10830                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        62755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        62755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 261575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2677184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2677184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7886592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7887024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10564208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87284                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000928                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030449                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87203     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      81      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87284                       # Request fanout histogram
system.membus.reqLayer0.occupancy              389000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           513355500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350200750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          110900250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1338688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4230464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5569152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1338688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1338688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3656128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3656128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           20917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         111979702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353873418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465853120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    111979702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        111979702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305830876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305830876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305830876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        111979702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353873418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            771683997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000321736500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4526                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73104                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77997                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87019                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2530                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   435                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    815052000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  422440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2399202000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9646.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.94                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28396.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70238                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62926                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77997                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.992351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.799709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.747511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9127     31.59%     31.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7135     24.70%     56.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3110     10.76%     67.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1538      5.32%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          845      2.92%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1178      4.08%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          444      1.54%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          404      1.40%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5110     17.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28891                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.668140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.031841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.274379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              18      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            380      8.40%      8.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3864     85.37%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           153      3.38%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            45      0.99%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            23      0.51%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      0.31%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             4      0.09%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.13%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4526                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.137680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.107368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1975     43.65%     43.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.55%     44.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2468     54.54%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      0.95%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.27%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5407232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4963904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5569216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4991808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11954741000                       # Total gap between requests
system.mem_ctrls.avgGap                      72445.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1183168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4224064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4963904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 98970634.069939464331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353338065.627201557159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415224825.504331409931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        20918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77997                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    607589750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1791612250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289124970250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29046.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27104.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3706872.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115068240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61164015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           320850180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208779120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     944087040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4543922580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        764158080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6958029255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.031096                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1926288750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9629089250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91170660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48465945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282394140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          196057980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     944087040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4499788050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        801324000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6863287815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.106084                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2024782000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9530596000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              303000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11954738000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2743152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2743152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2743152                       # number of overall hits
system.cpu.icache.overall_hits::total         2743152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20923                       # number of overall misses
system.cpu.icache.overall_misses::total         20923                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1292906500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1292906500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1292906500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1292906500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2764075                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2764075                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2764075                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2764075                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007570                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007570                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007570                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007570                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61793.552550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61793.552550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61793.552550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61793.552550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20914                       # number of writebacks
system.cpu.icache.writebacks::total             20914                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20923                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20923                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20923                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20923                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1271983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1271983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1271983500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1271983500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007570                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007570                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007570                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007570                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60793.552550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60793.552550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60793.552550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60793.552550                       # average overall mshr miss latency
system.cpu.icache.replacements                  20914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2743152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2743152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20923                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1292906500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1292906500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2764075                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2764075                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61793.552550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61793.552550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1271983500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1271983500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60793.552550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60793.552550                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989289                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2770129                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.233916                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.989289                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5549073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5549073                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1832726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1832726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1832726                       # number of overall hits
system.cpu.dcache.overall_hits::total         1832726                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122550                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122550                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122550                       # number of overall misses
system.cpu.dcache.overall_misses::total        122550                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7058974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7058974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7058974000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7058974000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955276                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062677                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062677                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062677                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57600.767034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57600.767034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57600.767034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57600.767034                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57127                       # number of writebacks
system.cpu.dcache.writebacks::total             57127                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56781                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56781                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56781                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65769                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65769                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3863736500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3863736500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3863736500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3863736500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58747.076890                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58747.076890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58747.076890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58747.076890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139599.221790                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139599.221790                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66101                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       996385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    847782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    847782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66733.469773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66733.469773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    700927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    700927500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010401                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010401                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66780.440168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66780.440168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6211192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6211192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56544.544180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56544.544180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3162809000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3162809000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57221.591012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57221.591012                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4494                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4494                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          334                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          334                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24700500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24700500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.069180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.069180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73953.592814                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73953.592814                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          334                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          334                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.069180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.069180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72953.592814                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72953.592814                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11954738000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7540255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.331546                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3995863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3995863                       # Number of data accesses

---------- End Simulation Statistics   ----------
