- status: 0 - openlane design prep
  runtime_s: 4.14
  runtime_ts: 0h0m4s144ms
- status: 1 - synthesis - yosys
  runtime_s: 1.13
  runtime_ts: 0h0m1s129ms
- status: 2 - sta - openroad
  runtime_s: 0.34
  runtime_ts: 0h0m0s340ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s587ms
- status: 4 - ioplace - openroad
  runtime_s: 0.39
  runtime_ts: 0h0m0s385ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s401ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s452ms
- status: 7 - global placement - openroad
  runtime_s: 0.6
  runtime_ts: 0h0m0s596ms
- status: 8 - sta - openroad
  runtime_s: 0.35
  runtime_ts: 0h0m0s347ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 1.22
  runtime_ts: 0h0m1s219ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s453ms
- status: 11 - sta - openroad
  runtime_s: 0.37
  runtime_ts: 0h0m0s373ms
- status: 12 - cts - openroad
  runtime_s: 26.51
  runtime_ts: 0h0m26s509ms
- status: 13 - sta - openroad
  runtime_s: 0.43
  runtime_ts: 0h0m0s426ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 1.05
  runtime_ts: 0h0m1s54ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 1.34
  runtime_ts: 0h0m1s340ms
- status: 16 - sta - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s413ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 2.32
  runtime_ts: 0h0m2s322ms
- status: 18 - sta - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s397ms
- status: 20 - write verilog - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s410ms
- status: 21 - sta - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s407ms
- status: 21 - global routing - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s407ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s558ms
- status: 23 - detailed_routing - openroad
  runtime_s: 1.87
  runtime_ts: 0h0m1s867ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.33
  runtime_ts: 0h0m0s326ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.5
  runtime_ts: 0h0m0s500ms
- status: 26 - sta - openroad
  runtime_s: 0.83
  runtime_ts: 0h0m0s827ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.43
  runtime_ts: 0h0m0s435ms
- status: 28 - sta - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s795ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.46
  runtime_ts: 0h0m0s456ms
- status: 30 - sta - openroad
  runtime_s: 0.84
  runtime_ts: 0h0m0s841ms
- status: 31 - sta - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s399ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.46
  runtime_ts: 0h0m0s459ms
- status: 33 - gdsii - magic
  runtime_s: 0.97
  runtime_ts: 0h0m0s966ms
- status: 33 - lef - magic
  runtime_s: 0.99
  runtime_ts: 0h0m0s993ms
- status: 34 - gdsii - klayout
  runtime_s: 0.64
  runtime_ts: 0h0m0s638ms
- status: 35 - xor - klayout
  runtime_s: 1.22
  runtime_ts: 0h0m1s223ms
- status: 36 - spice extraction - magic
  runtime_s: 1.48
  runtime_ts: 0h0m1s476ms
- status: 38 - write verilog - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s484ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.6
  runtime_ts: 0h0m0s596ms
- status: 39 - lvs - netgen
  runtime_s: 0.18
  runtime_ts: 0h0m0s179ms
- status: 40 - drc - magic
  runtime_s: 1.05
  runtime_ts: 0h0m1s54ms
- status: 41 - antenna check - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s477ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.14
  runtime_ts: 0h0m0s139ms
---
- status: routed
  runtime_s: 50.0
  runtime_ts: 0h0m50s0ms
- status: flow completed
  runtime_s: 65.0
  runtime_ts: 0h1m5s0ms
