block/SYSCFG:
    description: SYSCFG address block description.
    items:
        - name: SECCFGR
          description: SYSCFG secure configuration register.
          byte_offset: 0
          fieldset: SECCFGR
        - name: CFGR1
          description: SYSCFG configuration register 1.
          byte_offset: 4
          fieldset: CFGR1
        - name: FPUIMR
          description: SYSCFG FPU interrupt mask register.
          byte_offset: 8
          fieldset: FPUIMR
        - name: CNSLCKR
          description: SYSCFG CPU nonsecure lock register.
          byte_offset: 12
          fieldset: CNSLCKR
        - name: CSLCKR
          description: SYSCFG CPU secure lock register.
          byte_offset: 16
          fieldset: CSLCKR
        - name: CFGR2
          description: SYSCFG configuration register 2.
          byte_offset: 20
          fieldset: CFGR2
        - name: CCCSR
          description: SYSCFG compensation cell control/status register.
          byte_offset: 28
          fieldset: CCCSR
        - name: CCVR
          description: SYSCFG compensation cell value register.
          byte_offset: 32
          access: Read
          fieldset: CCVR
        - name: CCCR
          description: SYSCFG compensation cell code register.
          byte_offset: 36
          fieldset: CCCR
        - name: RSSCMDR
          description: SYSCFG RSS command register.
          byte_offset: 44
          fieldset: RSSCMDR
fieldset/CCCR:
    description: SYSCFG compensation cell code register.
    fields:
        - name: NCC1
          description: NMOS compensation code of the I/Os supplied by Vless thansub>DDless than/sub>.
          bit_offset: 0
          bit_size: 4
        - name: PCC1
          description: PMOS compensation code of the I/Os supplied by Vless thansub>DDless than/sub>.
          bit_offset: 4
          bit_size: 4
        - name: NCC2
          description: NMOS compensation code of the I/Os supplied by Vless thansub>DDIO2less than/sub>.
          bit_offset: 8
          bit_size: 4
        - name: PCC2
          description: PMOS compensation code of the I/Os supplied by Vless thansub>DDIO2less than/sub>.
          bit_offset: 12
          bit_size: 4
fieldset/CCCSR:
    description: SYSCFG compensation cell control/status register.
    fields:
        - name: EN1
          description: VDD I/O compensation cell enable.
          bit_offset: 0
          bit_size: 1
        - name: CS1
          description: VDD I/O code selection.
          bit_offset: 1
          bit_size: 1
        - name: EN2
          description: VDDIO2 I/O compensation cell enable.
          bit_offset: 2
          bit_size: 1
        - name: CS2
          description: VDDIO2 I/O code selection.
          bit_offset: 3
          bit_size: 1
        - name: RDY1
          description: VDD I/O compensation cell ready flag.
          bit_offset: 8
          bit_size: 1
        - name: RDY2
          description: VDDIO2 I/O compensation cell ready flag.
          bit_offset: 9
          bit_size: 1
fieldset/CCVR:
    description: SYSCFG compensation cell value register.
    fields:
        - name: NCV1
          description: NMOS compensation value of the I/Os supplied by Vless thansub>DDless than/sub>.
          bit_offset: 0
          bit_size: 4
        - name: PCV1
          description: PMOS compensation value of the I/Os supplied by Vless thansub>DDless than/sub>.
          bit_offset: 4
          bit_size: 4
        - name: NCV2
          description: NMOS compensation value of the I/Os supplied by Vless thansub>DDIO2less than/sub>.
          bit_offset: 8
          bit_size: 4
        - name: PCV2
          description: PMOS compensation value of the I/Os supplied by Vless thansub>DDIO2less than/sub>.
          bit_offset: 12
          bit_size: 4
fieldset/CFGR1:
    description: SYSCFG configuration register 1.
    fields:
        - name: IR_POL
          description: IR output polarity selection.
          bit_offset: 5
          bit_size: 1
        - name: IR_MOD
          description: IR modulation envelope signal selection.
          bit_offset: 6
          bit_size: 2
          enum: IR_MOD
        - name: BOOSTEN
          description: I/O analog switch voltage booster enable.
          bit_offset: 8
          bit_size: 1
        - name: ANASWVDD
          description: GPIO analog switch control voltage selection.
          bit_offset: 9
          bit_size: 1
        - name: PB6_FMP
          description: Fast-mode Plus driving capability activation on PBi.
          bit_offset: 16
          bit_size: 1
        - name: PB7_FMP
          description: Fast-mode Plus driving capability activation on PBi.
          bit_offset: 17
          bit_size: 1
        - name: PB8_FMP
          description: Fast-mode Plus driving capability activation on PBi.
          bit_offset: 18
          bit_size: 1
        - name: PB9_FMP
          description: Fast-mode Plus driving capability activation on PBi.
          bit_offset: 19
          bit_size: 1
fieldset/CFGR2:
    description: SYSCFG configuration register 2.
    fields:
        - name: CLL
          description: Cortex-M33 LOCKUP (HardFault) output enable.
          bit_offset: 0
          bit_size: 1
        - name: SPL
          description: SRAM2 parity bit.
          bit_offset: 1
          bit_size: 1
        - name: PVDL
          description: PVD lock enable bit.
          bit_offset: 2
          bit_size: 1
        - name: ECCL
          description: ECC lock.
          bit_offset: 3
          bit_size: 1
fieldset/CNSLCKR:
    description: SYSCFG CPU nonsecure lock register.
    fields:
        - name: LOCKNSVTOR
          description: VTOR_NS register lock.
          bit_offset: 0
          bit_size: 1
        - name: LOCKNSMPU
          description: Nonsecure MPU registers lock.
          bit_offset: 1
          bit_size: 1
fieldset/CSLCKR:
    description: SYSCFG CPU secure lock register.
    fields:
        - name: LOCKSVTAIRCR
          description: VTOR_S register and AIRCR register bits lock.
          bit_offset: 0
          bit_size: 1
        - name: LOCKSMPU
          description: Secure MPU registers lock.
          bit_offset: 1
          bit_size: 1
        - name: LOCKSAU
          description: SAU register lock.
          bit_offset: 2
          bit_size: 1
fieldset/FPUIMR:
    description: SYSCFG FPU interrupt mask register.
    fields:
        - name: FPU_IOIE
          description: Floating point unit interrupt enable bit-invalid operation.
          bit_offset: 0
          bit_size: 1
        - name: FPU_DZIE
          description: Floating point unit interrupt enable bit-divide-by-zero.
          bit_offset: 1
          bit_size: 1
        - name: FPU_UFIE
          description: Floating point unit interrupt enable bit-underflow.
          bit_offset: 2
          bit_size: 1
        - name: FPU_OFIE
          description: Floating point unit interrupt enable bit-overflow.
          bit_offset: 3
          bit_size: 1
        - name: FPU_IDIE
          description: Floating point unit interrupt enable bit-input denormal.
          bit_offset: 4
          bit_size: 1
        - name: FPU_IxIE
          description: Floating point unit interrupt enable bit-inexact.
          bit_offset: 5
          bit_size: 1
fieldset/RSSCMDR:
    description: SYSCFG RSS command register.
    fields:
        - name: RSSCMD
          description: RSS commands.
          bit_offset: 0
          bit_size: 16
fieldset/SECCFGR:
    description: SYSCFG secure configuration register.
    fields:
        - name: SYSCFGSEC
          description: Security of SYSCFG clock control, memory erase status, and compensation cell registers.
          bit_offset: 0
          bit_size: 1
        - name: CLASSBSEC
          description: Class B security.
          bit_offset: 1
          bit_size: 1
        - name: FPUSEC
          description: FPU security.
          bit_offset: 3
          bit_size: 1
enum/IR_MOD:
    bit_size: 2
    variants:
        - name: TIM16
          description: TIM16.
          value: 0
        - name: USART1
          description: USART1.
          value: 1
        - name: UART4
          description: UART4.
          value: 2
