#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 20 20:44:35 2019
# Process ID: 7708
# Current directory: C:/Users/Thyolo/Desktop/2019/lab1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4048 C:\Users\Thyolo\Desktop\2019\lab1.0\lab1.0.xpr
# Log file: C:/Users/Thyolo/Desktop/2019/lab1.0/vivado.log
# Journal file: C:/Users/Thyolo/Desktop/2019/lab1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 756.117 ; gain = 152.469
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/Thyolo/Desktop/2019/REG-file/REG-file.srcs/sources_1/new/REG-file.v
update_compile_order -fileset sources_1
close [ open C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v w ]
add_files C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v
update_compile_order -fileset sources_1
set_property top TOP [current_fileset]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v]
update_compile_order -fileset sources_1
set_property is_global_include false [get_files  C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 810.703 ; gain = 12.672
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.809 ; gain = 11.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v w ]
add_files -fileset sim_1 C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FIB_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <TOP> not found while processing module instance <Test> [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <TOP> not found while processing module instance <ALU1> [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/xsim.dir/FIB_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 20 22:19:56 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'fn' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x0' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'x1' is not permitted [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB_default
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 22:51:49 2019...
