--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
D:/laborator_6_partea_comuna_II/RegTL/RegTL.ise -intstyle ise -e 3 -s 4 -xml
RegTL RegTL.ncd -o RegTL.twr RegTL.pcf

Design file:              regtl.ncd
Physical constraint file: regtl.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iValid
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
iaData<0>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
iaData<1>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
iaData<2>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
iaData<3>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
iaData<4>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
iaData<5>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
iaData<6>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
iaData<7>   |    2.852(F)|   -0.323(F)|iValid_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock iValid to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
oaQ<0>      |    8.613(F)|iValid_BUFGP      |   0.000|
oaQ<1>      |    9.033(F)|iValid_BUFGP      |   0.000|
oaQ<2>      |    9.362(F)|iValid_BUFGP      |   0.000|
oaQ<3>      |    9.362(F)|iValid_BUFGP      |   0.000|
oaQ<4>      |    9.372(F)|iValid_BUFGP      |   0.000|
oaQ<5>      |    8.613(F)|iValid_BUFGP      |   0.000|
oaQ<6>      |    9.063(F)|iValid_BUFGP      |   0.000|
oaQ<7>      |    9.399(F)|iValid_BUFGP      |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
iOC            |oaQ<0>         |    6.899|
iOC            |oaQ<1>         |    7.253|
iOC            |oaQ<2>         |    7.595|
iOC            |oaQ<3>         |    7.263|
iOC            |oaQ<4>         |    7.728|
iOC            |oaQ<5>         |    6.899|
iOC            |oaQ<6>         |    7.264|
iOC            |oaQ<7>         |    7.623|
---------------+---------------+---------+


Analysis completed Sun Apr 10 23:19:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



