[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T20:20:04+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j550it/bolt_graphics_announces_zeus_gpu_for_high/\"> <img src=\"https://external-preview.redd.it/0PYi0ToJKF0IkWXDgsu67oAu9haFQCZw01JWHaWDSJg.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=4e07aa1066087793dae333d9105449a8197071c0\" alt=\"Bolt Graphics Announces Zeus GPU for High Performance Workloads\" title=\"Bolt Graphics Announces Zeus GPU for High Performance Workloads\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Jacko10101010101\"> /u/Jacko10101010101 </a> <br/> <span><a href=\"https://www.reddit.com/r/hardware/comments/1j53y8j/bolt_graphics_announces_zeus_gpu_for_high/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j550it/bolt_graphics_announces_zeus_gpu_for_high/\">[comments]</a></span> </td></tr></table>",
        "id": 2263544,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j550it/bolt_graphics_announces_zeus_gpu_for_high",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/0PYi0ToJKF0IkWXDgsu67oAu9haFQCZw01JWHaWDSJg.jpg?width=640&crop=smart&auto=webp&s=4e07aa1066087793dae333d9105449a8197071c0",
        "title": "Bolt Graphics Announces Zeus GPU for High Performance Workloads",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T18:03:30+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey hi, I\u2019m looking for help in creating a small circuit with ch32v003 and also programming for an led control. People who can experience doing it please reach out. I can pay for your time, ( I have a tight budget though) thank you. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Clean_Base2364\"> /u/Clean_Base2364 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j51q6w/help_with_ch32v003pcb_programming_paid/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j51q6w/help_with_ch32v003pcb_programming_paid/\">[comments]</a></span>",
        "id": 2261945,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j51q6w/help_with_ch32v003pcb_programming_paid",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Help with ch32v003(PCB +programming) paid",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T13:40:58+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>We need to do that...</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4vopn/the_chromebook_strategy_one_risc_v_cpu_big/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4vopn/the_chromebook_strategy_one_risc_v_cpu_big/\">[comments]</a></span>",
        "id": 2260278,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4vopn/the_chromebook_strategy_one_risc_v_cpu_big",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "The Chromebook strategy, one RIsc V CPU, big battery, wi fi, simple os with internet and school software. Under 170 $",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T13:39:32+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j4vnmq/the_riscv_architecture_16_boards_and_mcus_you/\"> <img src=\"https://external-preview.redd.it/Kjz0MrayXyv9mbmIF4jNswghNoZFqxVB2i__DF8lgNg.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=4c1b4b7a58d81d39637a8992d4fc62fcbd3ce96e\" alt=\"The RISC-V Architecture: 16 Boards and MCUs You Should Know\" title=\"The RISC-V Architecture: 16 Boards and MCUs You Should Know\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://www.elektormagazine.com/articles/the-risc-v-architecture-16-boards-mcus\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4vnmq/the_riscv_architecture_16_boards_and_mcus_you/\">[comments]</a></span> </td></tr></table>",
        "id": 2260277,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4vnmq/the_riscv_architecture_16_boards_and_mcus_you",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Kjz0MrayXyv9mbmIF4jNswghNoZFqxVB2i__DF8lgNg.jpg?width=640&crop=smart&auto=webp&s=4c1b4b7a58d81d39637a8992d4fc62fcbd3ce96e",
        "title": "The RISC-V Architecture: 16 Boards and MCUs You Should Know",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T11:42:55+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Instead of </p> <pre><code>C.SCS/0/0.C.SCS/0/0.WD.URPL.USBI.USBW C.SCS/0/0.C.SCS/0/0.WD.URPL.USBI.USBW </code></pre> <p>I getting garbage, but after, opensbi, uboot and linux boots and prints to uart fine.</p> <p>Using all settings as described in manual, using ch341 as serial to usb</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Danii_222222\"> /u/Danii_222222 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4tm7g/milkv_duo_256m_uart_issue/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4tm7g/milkv_duo_256m_uart_issue/\">[comments]</a></span>",
        "id": 2259251,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4tm7g/milkv_duo_256m_uart_issue",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Milk-V DUO 256m uart issue",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T11:06:26+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi. I am an FPGA/embedded engineer and want to contribute to RISCV developement. I wanted to ask are there any projects I can contribute to without any hardware because I&#39;m in a third world country where getting any would be difficult. Do let me know if there are any options. Thanks.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/PsychologicalTie2823\"> /u/PsychologicalTie2823 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4t2tk/open_source_contribution/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4t2tk/open_source_contribution/\">[comments]</a></span>",
        "id": 2258788,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4t2tk/open_source_contribution",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Open source contribution",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T10:56:00+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j4sxch/taxonomy_of_riscv_vector_extensions/\"> <img src=\"https://external-preview.redd.it/oV7ZpNMlpyrBEcJWgNjX4ehUaOfwrE7SodXE0P6Mnhs.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=1f94fcfe56e3417d4dfe8ad8ebd41ebaa89c8207\" alt=\"Taxonomy of RISC-V Vector extensions\" title=\"Taxonomy of RISC-V Vector extensions\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://substack.com/home/post/p-156718373\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j4sxch/taxonomy_of_riscv_vector_extensions/\">[comments]</a></span> </td></tr></table>",
        "id": 2258789,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4sxch/taxonomy_of_riscv_vector_extensions",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/oV7ZpNMlpyrBEcJWgNjX4ehUaOfwrE7SodXE0P6Mnhs.jpg?width=640&crop=smart&auto=webp&s=1f94fcfe56e3417d4dfe8ad8ebd41ebaa89c8207",
        "title": "Taxonomy of RISC-V Vector extensions",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-06T05:26:46+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j4oc90/when_does_if_output_get_stored_in_ifid_register/\"> <img src=\"https://a.thumbs.redditmedia.com/RWX-4wNhZEH7GK0vqJq7--Bf3zGHLE8ArdIQuqIcAE0.jpg\" alt=\"When Does IF Output Get Stored in IF/ID Register in RISC-V Pipelining?\" title=\"When Does IF Output Get Stored in IF/ID Register in RISC-V Pipelining?\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I&#39;m working on pipelining in RISC-V and have a question about the timing of storing the IF stage output into the IF/ID register.</p> <p><a href=\"https://preview.redd.it/avpg4o0p80ne1.jpg?width=860&amp;format=pjpg&amp;auto=webp&amp;s=806af9ce73b6642d084c4aeebfbb61509de4fba2\">https://preview.redd.it/avpg4o0p80ne1.jpg?width=860&amp;format=pjpg&amp;auto=webp&amp;s=806af9ce73b6642d084c4aeebfbb61509de4fba2</a></p> <p>From what I understand, pipeline registers and sequential components in the circuit activate on the <strong>positive clock edge</strong>. However, looking",
        "id": 2257268,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j4oc90/when_does_if_output_get_stored_in_ifid_register",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://a.thumbs.redditmedia.com/RWX-4wNhZEH7GK0vqJq7--Bf3zGHLE8ArdIQuqIcAE0.jpg",
        "title": "When Does IF Output Get Stored in IF/ID Register in RISC-V Pipelining?",
        "vote": 0
    }
]