// Code your design here
module updown_counter (clk,rst,m,count);
  input clk,rst,m;
  output [3:0]count;
  reg [3:0]count;
  always@(posedge clk) 
    begin
      if (!rst)
            count <= 4'b0000;
      else
        begin
          if (m)
            count <= count + 1;
        else
            count <= count - 1;
        end
    end
endmodule
