Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 22 14:39:56 2024
| Host         : SUN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   685 |
| Unused register locations in slices containing registers |  1168 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            7 |
|      4 |           34 |
|      5 |           33 |
|      6 |            5 |
|      7 |            7 |
|      8 |          324 |
|      9 |            2 |
|     10 |           36 |
|     11 |            3 |
|     12 |           19 |
|     13 |            8 |
|     14 |            4 |
|     15 |            1 |
|    16+ |          197 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             647 |          254 |
| No           | No                    | Yes                    |             168 |           50 |
| No           | Yes                   | No                     |             478 |          223 |
| Yes          | No                    | No                     |            8771 |         2717 |
| Yes          | No                    | Yes                    |             240 |           56 |
| Yes          | Yes                   | No                     |            4688 |         1270 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_4                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_4                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_4                                                                                                                                                               | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/ap_CS_fsm_state6                                                                                                                                                                                           | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/j_reg_2050                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_4                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                                                                  | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_4                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_4                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/ap_CS_fsm_state3                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_4                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                     | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_4                                                                                                                                                             | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_4                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_4                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                                                                   | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_4                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_4                                                                                                                                                               | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_4                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__2_n_4                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_4                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_4                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/tmp_204_reg_2379[4]_i_1_n_4                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/exitcond_mid2_reg_31430                                                                                                                                                                                | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/kr_mid_reg_3133                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_rstate_reg[1]_1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__8_n_4                                                                                                                                           | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/p_6_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_4                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0/inst/S_AXI_HP3_BVALID                                                                                                                                                                                                          | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0/inst/S_AXI_HP0_BVALID                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/tm_reg_644[4]_i_2_n_4                                                                                                                                                             | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/tm_reg_644                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0/inst/S_AXI_HP1_BVALID                                                                                                                                                                                                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/j_reg_2050                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                            | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/bus_equal_gen.WVALID_Dummy_reg                                                                                        | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_59                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_3                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_50                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_64                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_44                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_49                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_27                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_40                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_58                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_66                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_38                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_67                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_68                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_43                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_26                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_31                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_33                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_38                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_82                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_85                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_19                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_32                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_17                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_34                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_91                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_7                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_88                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_94                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_8                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_21                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_93                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_14                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_98                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_16                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_18                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_20                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_28                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_9                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_3                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_30                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_6                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_4                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_39                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_84                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_89                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_97                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_87                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_95                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_11                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_27                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_4                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_86                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_12                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_96                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_13                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_15                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_37                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_40                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_90                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_23                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_81                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_92                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_29                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_83                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_24                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_35                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_36                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_9                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_25                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_22                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__1_10                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_99                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/exitcond4_mid2_reg_70490                                                                                                                                                                                      | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/tmp_220_reg_7059[10]_i_1_n_4                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_4          | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_4         | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_4         | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_4         | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_4         | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_4         | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_4         | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_4         | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_4                                                                                                                                                             | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/waddr                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_4                                                                                                                                                             | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_4                                                                                                                                                         | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_4                                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/E[0]                                                                                                                                                                                  | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_4                                                                                                                                                           | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/input_addr_read_reg_8710                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/tmp_36_reg_1563[0]_i_1_n_4                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/ap_NS_fsm1_0                                                                                                                                                                                               | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/i_reg_1940                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag21_fu_2960                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag20_fu_3080                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag16_fu_3320                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag12_fu_3560                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag19_fu_3160                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag23_fu_2720                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag24_fu_2600                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag22_fu_2840                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag25_fu_2480                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag26_fu_2360                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag27_fu_2240                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag17_fu_2920                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag15_fu_3400                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag14_fu_2680                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag18_fu_3200                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag10_fu_3640                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag13_fu_3440                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag1_fu_4160                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag11_fu_2440                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag9_fu_3680                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag29_fu_2000                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag6_fu_3880                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag8_fu_2200                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/p_1_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag31_fu_1760                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/weight_addr_read_reg_30350                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag2_fu_4120                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag28_fu_2120                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag5_fu_3920                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag3_fu_4040                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag30_fu_1880                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag7_fu_3800                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag4_fu_1960                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/write_flag_fu_1720                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_12                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_25                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_3                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_32                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_35                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_45                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_24                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_48                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_5                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_57                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_6                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_11                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_18                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_10                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_40                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_37                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_22                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_28                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_36                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_41                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_30                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_16                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_4                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_103                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_51                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_55                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_42                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_104                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_49                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_56                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_47                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_101                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_19                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_33                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_58                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_14                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_43                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_60                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_61                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_100                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_102                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_13                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_21                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_26                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_27                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_38                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_46                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_50                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_34                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_39                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_44                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_29                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_31                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_52                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_53                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_54                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_15                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_59                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_17                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_105                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_20                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_23                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_100                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_19                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_73                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_98                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_20                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_21                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_22                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_7                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_76                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_94                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_105                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_12                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_65                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_9                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_72                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_80                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_8                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_85                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_86                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_90                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_97                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_99                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_67                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_10                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_14                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_71                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_77                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_83                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_66                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_91                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_96                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_13                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_82                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_78                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_102                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_15                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_17                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_75                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_79                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_101                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_92                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_62                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_70                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_68                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_87                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_95                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_63                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_88                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_69                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_93                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_84                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_104                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_11                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_16                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_103                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_18                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_74                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_81                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_64                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep_89                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_45                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_48                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_4                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_53                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_57                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_42                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_47                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_56                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_7                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_71                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_73                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_65                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_39                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_35                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_74                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_6                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_72                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_75                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_70                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_60                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_61                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_77                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_78                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_79                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_28                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_52                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_8                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_30                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_29                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_80                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_76                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_23                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_33                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_63                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_69                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_24                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_36                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_51                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_62                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_31                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_41                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_25                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_37                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_34                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_46                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_26                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_32                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_54                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_reg[24]_rep__0_55                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/tr_mid2_reg_77420                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/tmp_129_reg_77670                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/exitcond4_mid2_reg_70490                                                                                                                                                                                      | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/tmp_225_reg_7064                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/ap_phi_mux_i_phi_fu_456_p41                                                                                                                                                                                     | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/i_reg_452                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/input_0_addr_reg_1403[9]_i_1_n_4                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/input_tmp_offset_1_fu_114[0]_i_2_n_4                                                                                                                                                               | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/input_tmp_offset_1_fu_114                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/output_buffer_fc_0_a_reg_3800                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/E[0]                                                                                                                                                                                               | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/indvar_reg_275                                                                                                                                                                                                      |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fc_fu_1963/indvar_reg_220[10]_i_2_n_4                                                                                                                                                                         | design_1_i/detection_acc_0/inst/grp_output_write_fc_fu_1963/ap_NS_fsm116_out                                                                                                                                                                                                    |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/indvar_next_reg_8660                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/exitcond_reg_8620                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fc_fu_1987/newIndex_reg_3290                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/E[0]                                                                                                                                                                                                   | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_reg_2149                                                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_next_reg_30300                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/ap_CS_fsm_state4                                                                                                                                                                                      | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/smax_cast_reg_1517[12]_i_1_n_4                                                                                                                                                                                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/detection_acc_macibs_U224/detection_acc_macibs_DSP48_0_U/input_buffer_V_1_loa_reg_78130                                                                                                                       |                                                                                                                                                                                                                                                                                 |               10 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fc_fu_1987/indvar_reg_2340                                                                                                                                                                                     | design_1_i/detection_acc_0/inst/grp_weight_load_fc_fu_1987/indvar_reg_234                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rdata/indvar2_reg_8800                                                                                                                                                               | design_1_i/detection_acc_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/exitcond2_reg_30260                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/indvar_reg_915[0]_i_2_n_4                                                                                                                                                                             | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/indvar_reg_915                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/tc_mid2_reg_1386[9]_i_1_n_4                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/ap_CS_fsm_state5                                                                                                                                                                                           | design_1_i/detection_acc_0/inst/grp_relu_fc_fu_1941/storemerge_cast_reg_430[15]_i_1_n_4                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_rstate_reg[1]_1                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_CS_fsm_reg_n_4_[22]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_NS_fsm122_out                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_CS_fsm_reg_n_4_[21]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/local_beta_buffer_V_32_reg_81640                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_NS_fsm123_out                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                      |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                               | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                              | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/ap_NS_fsm18_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                            | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/i_cast_mid2_reg_69980                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/ap_NS_fsm[2]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/ap_NS_fsm[2]                                                                                                                                                                                                   | design_1_i/detection_acc_0/inst/grp_pool_fu_962/tc_mid2_reg_4914[10]_i_1_n_4                                                                                                                                                                                                    |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/tc_mid2_reg_1555[30]_i_2_n_4                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                      |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/p_21_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                                              |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/indvar_next_reg_25140                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                         | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/ap_NS_fsm113_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                         | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                        |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/ap_NS_fsm111_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/ap_CS_fsm_state8                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fc_fu_1987/ap_NS_fsm19_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_CS_fsm_state24                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/tc_mid2_reg_1555[30]_i_2_n_4                                                                                                                                                                          | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/tc_mid2_reg_1555[30]_i_1_n_4                                                                                                                                                                                           |               15 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_Output_offset[31]_i_1_n_4                                                                                                                                                                   | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_Weight_offset[31]_i_1_n_4                                                                                                                                                                   | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_mLoops[31]_i_1_n_4                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/ap_CS_fsm_state12                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fc_fu_1963/tmp_reg_3690                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               31 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_TM[31]_i_1_n_4                                                                                                                                                                              | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_TN[31]_i_1_n_4                                                                                                                                                                              | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/tmp_add_result_1_reg_9480                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               31 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/input_buffer_0_load_reg_8330                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_Beta_offset[31]_i_1_n_4                                                                                                                                                                     | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/ap_NS_fsm164_out                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/offset_reg_635[0]_i_1_n_4                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_Kernel_size[31]_i_1_n_4                                                                                                                                                                     | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_Input_offset[31]_i_1_n_4                                                                                                                                                                    | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_InFM_num[31]_i_1_n_4                                                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_Kernel_stride[31]_i_1_n_4                                                                                                                                                                   | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_TC[31]_i_1_n_4                                                                                                                                                                              | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_M[31]_i_1_n_4                                                                                                                                                                               | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_nLoops[31]_i_1_n_4                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_LayerType[31]_i_1_n_4                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_OutFM_num[31]_i_1_n_4                                                                                                                                                                       | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/int_TR[31]_i_1_n_4                                                                                                                                                                              | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                            | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                             | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                           | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/ap_NS_fsm11_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/ap_CS_fsm_state13                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/ap_CS_fsm_state12                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/ap_CS_fsm_state2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                           | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/i_cast_mid2_reg_69980                                                                                                                                                                                         | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/indvar_flatten_next_reg_7087                                                                                                                                                                                                   |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/indvar_flatten_next_reg_16830                                                                                                                                                                                 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/indvar_flatten_next_reg_1683                                                                                                                                                                                                   |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/ap_CS_fsm_state3                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               35 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/tr_mid2_reg_1566[4]_i_1_n_4                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               20 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_4                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_4                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_4                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_4                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               14 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                          | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fc_fu_1963/push                                                                                                                                                                                               | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                         | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                            | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/exitcond4_mid2_reg_70490                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               18 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_flatten_next1_reg_31840                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/tc_3_reg_1751[30]_i_1_n_4                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fc_fu_1987/Weight_addr_read_reg_3340                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/kc_1_reg_32090                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               15 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/indvar_flatten_op_reg_1398[34]_i_1_n_4                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               16 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_pp0_stage0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               27 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/next_mul_reg_26420                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/exitcond_mid2_reg_31430                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               19 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/empty_n_reg_1[0]                                                                                                                                                              | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               12 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/empty_n_reg_1[0]                                                                                                                                                               | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               18 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/empty_n_reg_0[0]                                                                                                                                                                 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rreq/ap_NS_fsm132_out                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               13 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               19 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                             | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |                9 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/indvar_flatten5_reg_2870                                                                                                                                                                           | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/indvar_flatten_reg_309[63]                                                                                                                                                                                          |               16 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/E[0]                                                                                                                                                                                                            | design_1_i/detection_acc_0/inst/ap_NS_fsm123_out                                                                                                                                                                                                                                |               18 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/tr_mid2_reg_1566[4]_i_1_n_4                                                                                                                                                                           | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/indvar_flatten_next_reg_1581                                                                                                                                                                                           |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_flatten_next1_reg_31840                                                                                                                                                                         | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_flatten_next_reg_3179                                                                                                                                                                                            |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/ap_CS_fsm_state2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/ap_NS_fsm16_out                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_NS_fsm117_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               17 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/indvar_flatten_next3_reg_13610                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               17 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                           |                                                                                                                                                                                                                                                                                 |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                         |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                         |                                                                                                                                                                                                                                                                                 |               17 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/i_cast_mid2_reg_69980                                                                                                                                                                                         | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/indvar_flatten_next6_reg_7092                                                                                                                                                                                                  |               17 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_CS_fsm_state3                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               22 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/i_cast_mid2_reg_69980                                                                                                                                                                                         | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/indvar_flatten_next7_reg_7097                                                                                                                                                                                                  |               18 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/ap_CS_fsm_reg[3][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               19 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/p_11_in                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               18 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Input_r_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                     | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               17 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/ap_NS_fsm[14]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               30 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Output_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                    | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Weight_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                      | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               18 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_Beta_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                        | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               18 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/ap_CS_fsm_pp0_stage0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               26 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/bound_fu_1124_p2_i_1_n_4                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               30 |             95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_flatten_next1_reg_31840                                                                                                                                                                         | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_flatten_next1_reg_3184                                                                                                                                                                                           |               24 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/ap_CS_fsm_state4                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               22 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/indvar_flatten_next4_reg_15360                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               24 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/ap_CS_fsm_state14                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               25 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/ap_CS_fsm_state16                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               26 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/ap_CS_fsm_state22                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               34 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/grp_pool_fu_962_Input_31_we1                                                                                                                                                                                   | design_1_i/detection_acc_0/inst/grp_pool_fu_962/indvar_flatten_reg_2502                                                                                                                                                                                                         |               28 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_fc_fu_1882/tmp_61_reg_9130                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               44 |            119 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/indvar_flatten3_reg_578[65]_i_2_n_4                                                                                                                                                                           | design_1_i/detection_acc_0/inst/grp_relu_fu_1810/indvar_flatten3_reg_578                                                                                                                                                                                                        |               42 |            119 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/Q[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               33 |            127 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/E[0]                                                                                                                                                                                                  | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/SR[0]                                                                                                                                                                                                                  |               31 |            127 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/ap_CS_fsm_state16                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_flatten_next2_reg_31140                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/indvar_flatten5_reg_2870                                                                                                                                                                           | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/indvar_flatten5_reg_287_0                                                                                                                                                                                           |               43 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/ap_CS_fsm_state4                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |              125 |            198 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_input_load_conv_fu_1788/ap_CS_fsm_state15                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               62 |            227 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/indvar_flatten4_reg_725[95]_i_2_n_4                                                                                                                                                                   | design_1_i/detection_acc_0/inst/grp_output_write_fu_1709/indvar_flatten4_reg_725                                                                                                                                                                                                |               73 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/ap_phi_mux_indvar_flatten6_phi_fu_2688_p41                                                                                                                                                                    | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/SR[0]                                                                                                                                                                                              |               76 |            272 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |              138 |            304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/ap_phi_mux_indvar_flatten1_phi_fu_2165_p41                                                                                                                                                             | design_1_i/detection_acc_0/inst/grp_weight_load_fu_1439/indvar_flatten1_reg_2161                                                                                                                                                                                                |              114 |            380 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/detection_acc_CRTL_BUS_s_axi_U/ap_NS_fsm133_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              118 |            423 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/grp_copy_local_beta_fu_2784/ap_CS_fsm_reg[4][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |              134 |            526 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              255 |            648 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_conv_fu_1033/weight_buffer_V_0_24_ce0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              308 |           1024 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/detection_acc_0/inst/grp_pool_fu_962/ap_CS_fsm_state5                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |              397 |           1190 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


