- status: 0 - openlane design prep
  runtime_s: 2.4
  runtime_ts: 0h0m2s395ms
- status: 1 - synthesis - yosys
  runtime_s: 2.13
  runtime_ts: 0h0m2s133ms
- status: 2 - sta - openroad
  runtime_s: 0.65
  runtime_ts: 0h0m0s645ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.76
  runtime_ts: 0h0m0s762ms
- status: 4 - io_place - openlane
  runtime_s: 0.3
  runtime_ts: 0h0m0s300ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s717ms
- status: 7 - global placement - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s689ms
- status: 8 - detailed placement - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s716ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s710ms
- status: 11 - write verilog - openroad
  runtime_s: 0.66
  runtime_ts: 0h0m0s660ms
- status: 11 - global routing - openroad
  runtime_s: 0.85
  runtime_ts: 0h0m0s846ms
- status: 12 - detailed_routing - openroad
  runtime_s: 1.23
  runtime_ts: 0h0m1s227ms
- status: 13 - wire lengths - openlane
  runtime_s: 0.24
  runtime_ts: 0h0m0s245ms
- status: 14 - ir drop report - openroad
  runtime_s: 0.65
  runtime_ts: 0h0m0s654ms
- status: 15 - gdsii - magic
  runtime_s: 5.24
  runtime_ts: 0h0m5s243ms
- status: 16 - gds.spice extraction - magic
  runtime_s: 28.33
  runtime_ts: 0h0m28s326ms
- status: 18 - write verilog - openroad
  runtime_s: 0.65
  runtime_ts: 0h0m0s645ms
- status: 18 - write powered verilog - openlane
  runtime_s: 0.75
  runtime_ts: 0h0m0s748ms
- status: 19 - lvs - netgen
  runtime_s: 0.56
  runtime_ts: 0h0m0s559ms
- status: 20 - drc - magic
  runtime_s: 9.18
  runtime_ts: 0h0m9s180ms
- status: 21 - antenna check - openroad
  runtime_s: 0.74
  runtime_ts: 0h0m0s744ms
---
- status: routed
  runtime_s: 15.0
  runtime_ts: 0h0m15s0ms
- status: flow completed
  runtime_s: 61.0
  runtime_ts: 0h1m1s0ms
