var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[44.3248, 25.4624, 20.805, 28.9651, 62.2222], "total":[440469, 776541, 3395, 3584, 1736], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:54 (_iLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":54}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:56 (_iFeeder_channel)", "type":"resource", "data":[11, 21510, 180, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":56}]], "details":[{"type":"text", "text":"Channel is implemented 7168 bits wide by 256 deep."}, {"type":"brief", "text":"7168b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:57 (_kLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":57}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:59 (_kFeeder_channel)", "type":"resource", "data":[11, 24582, 205, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":59}]], "details":[{"type":"text", "text":"Channel is implemented 8192 bits wide by 256 deep."}, {"type":"brief", "text":"8192b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_Out_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[8.69553, 4.4401, 4.50633, 12.8829, 62.2222], "total_kernel_resources":[66182.6, 168198, 1510, 3584, 834], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_312\' (a.cl:607)\\n - \'_314\' (a.cl:609)\\n - \'_315\' (a.cl:610)\\n - \'_318\' (a.cl:613)\\n - \'_319\' (a.cl:614)\\n - \'_322\' (a.cl:617)\\n - \'_323\' (a.cl:618)\\n - \'_A_s0_ci_kx_ky_xx_yy_coo_xxx\' (a.cl:457)", "type":"resource", "data":[7, 23, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":457}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":607}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":609}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":610}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":613}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":614}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":617}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":618}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_347\' (a.cl:656)\\n - \'_C_pipe_base_temp\' (a.cl:449)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":449}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":656}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_360\' (a.cl:684)\\n - \'_C_pipe_shreg\' (a.cl:441)", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":441}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":684}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_363\' (a.cl:691)\\n - \'_C_pipe_iter_temp\' (a.cl:448)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":448}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":691}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:440)\\n - \'_282\' (a.cl:555)", "type":"resource", "data":[0, 0, 448, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":440}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":555}]], "details":[{"type":"text", "text":"Type: Shift Register (224 or fewer tap points)"}, {"type":"text", "text":"224 registers of width 32 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n224 regs, 32 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:440)\\n - \'_282\' (a.cl:555)\\n - \'_C_pipe_shreg\' (a.cl:441)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":440}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":441}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":555}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_iFeeder_channel_array\' (a.cl:438)\\n - \'_251\' (a.cl:499)\\n - \'_256\' (a.cl:511)\\n - \'_258\' (a.cl:514)", "type":"resource", "data":[3982, 17294, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":438}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":499}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":511}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":514}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"224 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n224 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_kFeeder_channel_array\' (a.cl:437)\\n - \'_260\' (a.cl:518)\\n - \'_265\' (a.cl:530)\\n - \'_267\' (a.cl:533)", "type":"resource", "data":[3407, 15391, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":437}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":518}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":530}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":533}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_ci_kx_ky_xx_yy_coo_xxx\' (a.cl:457)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":457}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_n_x_y\' (a.cl:455)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:448)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":448}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:441)", "type":"resource", "data":[0, 0, 440, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":441}]], "details":[{"type":"text", "text":"Type: Shift Register (208 or fewer tap points)"}, {"type":"text", "text":"196 registers of width 32 and depth 1024"}, {"type":"text", "text":"12 registers of width 32 and depth 1025"}, {"type":"brief", "text":"Shift Register,\\n196 regs, 32 width by 1024 depth,\\n12 regs, 32 width by 1025 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 154, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 90, 0, 0, 0]}, {"name":"a.cl:453", "type":"resource", "data":[0, 30, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":453}]]}, {"name":"a.cl:455", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:435", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":435}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:455", "type":"resource", "data":[145, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:437", "type":"resource", "data":[2.42857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":437}]]}, {"name":"a.cl:448", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":448}]]}, {"name":"a.cl:450", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":450}]]}, {"name":"a.cl:455", "type":"resource", "data":[32, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]]}, {"name":"a.cl:486", "type":"resource", "data":[2.42857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":486}]]}, {"name":"a.cl:487", "type":"resource", "data":[2.42857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":487}]]}, {"name":"a.cl:518", "type":"resource", "data":[2.42857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":518}]]}, {"name":"a.cl:522", "type":"resource", "data":[2.42857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":522}]]}, {"name":"a.cl:530", "type":"resource", "data":[2.42857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":530}]]}, {"name":"a.cl:533", "type":"resource", "data":[2.42857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":533}]]}, {"name":"a.cl:692", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":692}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:437", "type":"resource", "data":[3.85714, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":437}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[3.85714, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:455", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:457", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":457}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:486", "type":"resource", "data":[3.85714, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":486}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[3.85714, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:487", "type":"resource", "data":[3.85714, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":487}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[3.85714, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:518", "type":"resource", "data":[3.85714, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":518}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[3.85714, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[3.85714, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":522}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[3.85714, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:530", "type":"resource", "data":[3.85714, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":530}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[3.85714, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:533", "type":"resource", "data":[3.85714, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":533}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[3.85714, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:695", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":695}]]}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9377, 112041, 609, 0, 820], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9377, 112041, 609, 0, 820]}]}, {"name":"Feedback", "type":"resource", "data":[11356.7, 4875, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:437", "type":"resource", "data":[88.5001, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":437}]]}, {"name":"a.cl:438", "type":"resource", "data":[89.1429, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":438}]]}, {"name":"a.cl:440", "type":"resource", "data":[1400, 616, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":440}]]}, {"name":"a.cl:441", "type":"resource", "data":[1306.5, 572, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":441}]]}, {"name":"a.cl:448", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":448}]]}, {"name":"a.cl:449", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":449}]]}, {"name":"a.cl:450", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":450}]]}, {"name":"a.cl:451", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":451}]]}, {"name":"a.cl:455", "type":"resource", "data":[49, 116, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]]}, {"name":"a.cl:457", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":457}]]}, {"name":"a.cl:472", "type":"resource", "data":[1400, 616, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":472}]]}, {"name":"a.cl:486", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":486}]]}, {"name":"a.cl:487", "type":"resource", "data":[88.5001, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":487}]]}, {"name":"a.cl:489", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":489}]]}, {"name":"a.cl:490", "type":"resource", "data":[89.1429, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":490}]]}, {"name":"a.cl:499", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":499}]]}, {"name":"a.cl:503", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":503}]]}, {"name":"a.cl:511", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":511}]]}, {"name":"a.cl:514", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":514}]]}, {"name":"a.cl:518", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":518}]]}, {"name":"a.cl:522", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":522}]]}, {"name":"a.cl:530", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":530}]]}, {"name":"a.cl:533", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":533}]]}, {"name":"a.cl:575", "type":"resource", "data":[1401.75, 616, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":575}]]}, {"name":"a.cl:580", "type":"resource", "data":[1400, 616, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":580}]]}, {"name":"a.cl:601", "type":"resource", "data":[6.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":601}]]}, {"name":"a.cl:638", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":638}]]}, {"name":"a.cl:639", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":639}]]}, {"name":"a.cl:655", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":655}]]}, {"name":"a.cl:656", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":656}]]}, {"name":"a.cl:677", "type":"resource", "data":[1300.25, 572, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":677}]]}, {"name":"a.cl:684", "type":"resource", "data":[1.75, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":684}]]}, {"name":"a.cl:685", "type":"resource", "data":[1300.25, 572, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":685}]]}, {"name":"a.cl:686", "type":"resource", "data":[1300.25, 572, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":686}]]}, {"name":"a.cl:690", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":690}]]}, {"name":"a.cl:691", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":691}]]}, {"name":"a.cl:692", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":692}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[303, 572, 13, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}]}, {"name":"a.cl:437", "type":"resource", "data":[1750.75, 740, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":437}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[1750.75, 740, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:438", "type":"resource", "data":[1822.41, 1214.67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":438}]], "children":[{"name":"32-bit Select", "type":"resource", "count":224, "data":[1822.41, 1214.67, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:440", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":440}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:441", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":441}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:455", "type":"resource", "data":[1, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:457", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":457}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:472", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":472}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:483", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":483}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:486", "type":"resource", "data":[2146.5, 904, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":486}]], "children":[{"name":"32-bit Select", "type":"resource", "count":368, "data":[2145.5, 904, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:487", "type":"resource", "data":[1750.75, 740, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":487}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[1750.75, 740, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[2065.16, 1394.67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":489}]], "children":[{"name":"32-bit Select", "type":"resource", "count":288, "data":[2064.16, 1394.67, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:490", "type":"resource", "data":[1822.41, 1214.67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":490}]], "children":[{"name":"32-bit Select", "type":"resource", "count":224, "data":[1822.41, 1214.67, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:499", "type":"resource", "data":[241.75, 180, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":499}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[241.75, 180, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:503", "type":"resource", "data":[241.75, 180, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":503}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[241.75, 180, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:511", "type":"resource", "data":[241.75, 180, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":511}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[241.75, 180, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:514", "type":"resource", "data":[241.75, 180, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":514}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[241.75, 180, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:518", "type":"resource", "data":[394.75, 164, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":518}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[394.75, 164, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[394.75, 164, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":522}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[394.75, 164, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:530", "type":"resource", "data":[394.75, 164, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":530}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[394.75, 164, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:533", "type":"resource", "data":[394.75, 164, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":533}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[394.75, 164, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:539", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":539}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:540", "type":"resource", "data":[4120, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":540}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4120, 32, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:542", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":542}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:543", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":543}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:544", "type":"resource", "data":[4120, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":544}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4120, 32, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:546", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":546}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:547", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":547}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:556", "type":"resource", "data":[7168, 7168, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":556}]], "children":[{"name":"32-bit Select", "type":"resource", "count":224, "data":[7168, 7168, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:568", "type":"resource", "data":[0, 0, 0, 3584, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":568}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 4", "type":"resource", "count":896, "data":[0, 0, 0, 3584, 0]}], "replace_name":"true"}, {"name":"a.cl:575", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":575}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:580", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":580}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:588", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":588}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:592", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":592}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:593", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":593}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:595", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":595}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:596", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":596}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:597", "type":"resource", "data":[5908, 448, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":597}]], "children":[{"name":"32-bit Select", "type":"resource", "count":224, "data":[5908, 448, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:620", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":620}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:623", "type":"resource", "data":[0.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":623}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:627", "type":"resource", "data":[0.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":627}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:630", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":630}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:631", "type":"resource", "data":[1.25, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":631}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[1.25, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:635", "type":"resource", "data":[1.25, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":635}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[1.25, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:636", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":636}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":657}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:658", "type":"resource", "data":[35.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":658}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:662", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":662}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:677", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":677}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:685", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":685}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:686", "type":"resource", "data":[1.375, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":686}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.375, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:691", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":691}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_iFeeder", "compute_units":1, "type":"function", "total_percent":[9.70248, 5.87009, 4.32715, 3.35296, 0], "total_kernel_resources":[102010, 161510, 393, 0, 377], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_iFeeder_cycle_temp\' (a.cl:93)\\n - \'_122\' (a.cl:244)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":93}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":244}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_iFeeder_value_shreg\' (a.cl:90)\\n - \'_iFeeder_in_v_temp\' (a.cl:92)\\n - \'_30\' (a.cl:148)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":90}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":92}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":148}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_iFeeder_channel_array\' (a.cl:89)", "type":"resource", "data":[4672, 14336, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":89}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"224 registers of width 32"}, {"type":"brief", "text":"Register,\\n224 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_iFeeder_s0_outermost_loop\' (a.cl:108)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":108}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:94 (_iFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 182, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":94}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"393216 bytes", "Implemented size":"524288 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 393216 bytes, implemented size 524288 bytes, stall-free, 14 reads and 14 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n393216B requested,\\n524288B implemented."}]}, {"name":"kernel_iFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 168, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 102, 0, 0, 0]}, {"name":"a.cl:105", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":105}]]}, {"name":"a.cl:108", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":108}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:87", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":87}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:105", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:108", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":108}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_iFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:247", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":247}]]}]}]}, {"name":"kernel_iFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5059, 119692, 31, 0, 366], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5059, 119692, 31, 0, 366]}]}, {"name":"Feedback", "type":"resource", "data":[6289, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:108", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":108}]]}, {"name":"a.cl:239", "type":"resource", "data":[5841, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":239}]]}, {"name":"a.cl:92", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":92}]]}, {"name":"a.cl:93", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[3645, 7256, 180, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1995, 1215, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":15, "data":[480, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":15, "data":[1515, 1215, 0, 0, 0]}]}, {"name":"a.cl:92", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":92}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:108", "type":"resource", "data":[48, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":108}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:114", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":114}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:115", "type":"resource", "data":[121, 37, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":115}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[121, 37, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:118", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":118}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:119", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":119}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":120}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:123", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":123}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:160", "type":"resource", "data":[490, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":160}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[490, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:167", "type":"resource", "data":[448, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":167}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":14, "data":[448, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:169", "type":"resource", "data":[57806, 448, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":169}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":14, "data":[57806, 448, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:171", "type":"resource", "data":[168, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":171}]], "children":[{"name":"1-bit And", "type":"resource", "count":14, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[154, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:185", "type":"resource", "data":[4914, 1638, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":185}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[4914, 1638, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:186", "type":"resource", "data":[28, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":186}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[28, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:188", "type":"resource", "data":[28, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":188}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[28, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:190", "type":"resource", "data":[112, 56, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":190}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[112, 56, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:192", "type":"resource", "data":[490, 336, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "children":[{"name":"1-bit And", "type":"resource", "count":14, "data":[14, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":14, "data":[476, 336, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"94"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:197", "type":"resource", "data":[1694, 518, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":197}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":14, "data":[1694, 518, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:201", "type":"resource", "data":[490, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":201}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[490, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[490, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":203}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":14, "data":[490, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:204", "type":"resource", "data":[14, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":204}]], "children":[{"name":"1-bit And", "type":"resource", "count":14, "data":[14, 14, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:213", "type":"resource", "data":[4, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":213}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":14, "data":[4, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:222", "type":"resource", "data":[3738, 7294, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "children":[{"name":"1-bit And", "type":"resource", "count":14, "data":[14, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":14, "data":[3724, 7294, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"94"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:239", "type":"resource", "data":[6934, 5762, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":239}]], "children":[{"name":"32-bit Select", "type":"resource", "count":224, "data":[6904, 5760, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:244", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":244}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_iLoader", "compute_units":1, "type":"function", "total_percent":[0.449961, 0.293692, 0.184247, 0.375395, 0], "total_kernel_resources":[5241, 6877, 44, 0, 12], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_4\' (a.cl:79)\\n - \'_addr_temp\' (a.cl:67)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":67}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":79}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_iLoader_s0_n\' (a.cl:70)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":70}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_iLoader_s0_x_y_ci_kx_ky_xx_yy_xxx_yyy\' (a.cl:72)", "type":"resource", "data":[7, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":72}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 20 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 20 width by 1 depth"}]}, {"name":"kernel_iLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 97, 0, 0, 0]}, {"name":"a.cl:70", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":70}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:64", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":64}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:70", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":70}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_iLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:67", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":67}]]}, {"name":"a.cl:68", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":68}]]}, {"name":"a.cl:70", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":70}]]}, {"name":"a.cl:74", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":74}]]}, {"name":"a.cl:79", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":79}]]}, {"name":"a.cl:80", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":80}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:67", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":67}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:68", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":68}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:70", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":70}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:74", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":74}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":79}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":80}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_iLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:83", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":83}]]}]}]}, {"name":"kernel_iLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 222, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 222, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 28, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:67", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":67}]]}, {"name":"a.cl:68", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":68}]]}, {"name":"a.cl:70", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":70}]]}, {"name":"a.cl:72", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":72}]]}, {"name":"a.cl:74", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":74}]]}, {"name":"a.cl:79", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":79}]]}, {"name":"a.cl:80", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":80}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[44, 75, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:72", "type":"resource", "data":[28, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"20-bit Integer Add", "type":"resource", "count":1, "data":[20, 0, 0, 0, 0]}, {"name":"20-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:76", "type":"resource", "data":[3235, 4779, 42, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":76}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:77", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":77}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":79}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_kFeeder", "compute_units":1, "type":"function", "total_percent":[4.5296, 2.69901, 2.05185, 3.53212, 0], "total_kernel_resources":[41070, 76585, 414, 0, 465], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_kFeeder_cycle_temp\' (a.cl:285)\\n - \'_235\' (a.cl:429)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":285}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":429}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_kFeeder_value_shreg\' (a.cl:282)\\n - \'_kFeeder_in_v_temp\' (a.cl:284)\\n - \'_154\' (a.cl:340)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":282}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":284}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":340}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_kFeeder_channel_array\' (a.cl:281)", "type":"resource", "data":[5488, 16384, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":281}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_kFeeder_s0_outermost_loop\' (a.cl:300)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":300}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:286 (_kFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":286}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"98304 bytes", "Implemented size":"131072 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 98304 bytes, implemented size 131072 bytes, stall-free, 16 reads and 16 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n98304B requested,\\n131072B implemented."}]}, {"name":"kernel_kFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 168, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 102, 0, 0, 0]}, {"name":"a.cl:297", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":297}]]}, {"name":"a.cl:300", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":300}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:297", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":297}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:298", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":298}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":300}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_kFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:432", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":432}]]}]}]}, {"name":"kernel_kFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2548, 31388, 1, 0, 454], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2548, 31388, 1, 0, 454]}]}, {"name":"Feedback", "type":"resource", "data":[7121, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:284", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":285}]]}, {"name":"a.cl:300", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":300}]]}, {"name":"a.cl:424", "type":"resource", "data":[6673, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":424}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[4156, 8279, 205, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2261, 1377, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":17, "data":[544, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":17, "data":[1717, 1377, 0, 0, 0]}]}, {"name":"a.cl:284", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":284}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:297", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":297}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[47, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:306", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":306}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:307", "type":"resource", "data":[121, 37, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":307}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[121, 37, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":310}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":311}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":312}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:315", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":315}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:352", "type":"resource", "data":[560, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":352}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:359", "type":"resource", "data":[512, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":359}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:363", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":363}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:380", "type":"resource", "data":[560, 384, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"286"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:385", "type":"resource", "data":[1936, 592, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":385}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":16, "data":[1936, 592, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:389", "type":"resource", "data":[560, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":389}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:391", "type":"resource", "data":[560, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":391}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:392", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":392}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:401", "type":"resource", "data":[11, 11, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":401}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":16, "data":[11, 11, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:407", "type":"resource", "data":[4272, 8336, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":16, "data":[4256, 8336, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"286"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:424", "type":"resource", "data":[7976, 6882, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":424}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[7946, 6880, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:429", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":429}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_kLoader", "compute_units":1, "type":"function", "total_percent":[0.805179, 0.525334, 0.329861, 0.392458, 0], "total_kernel_resources":[9644, 12312, 46, 0, 8], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:258)\\n - \'_128\' (a.cl:271)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":258}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":271}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_kLoader_s0_n\' (a.cl:261)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":261}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_kLoader_s0_x_y_ci_kx_ky_coo_cooo\' (a.cl:263)", "type":"resource", "data":[7, 23, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":263}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width by 1 depth"}]}, {"name":"kernel_kLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 97, 0, 0, 0]}, {"name":"a.cl:261", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":261}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:255", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":255}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:261", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":261}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_kLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:258", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":258}]]}, {"name":"a.cl:259", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":259}]]}, {"name":"a.cl:261", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":261}]]}, {"name":"a.cl:265", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":265}]]}, {"name":"a.cl:271", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":271}]]}, {"name":"a.cl:272", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":272}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:258", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":258}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:259", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":259}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:261", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":261}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:265", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":265}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":271}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:272", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":272}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_kLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:275", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":275}]]}]}]}, {"name":"kernel_kLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[230, 5527, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[230, 5527, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 28, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:258", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":258}]]}, {"name":"a.cl:259", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":259}]]}, {"name":"a.cl:261", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":261}]]}, {"name":"a.cl:263", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":263}]]}, {"name":"a.cl:265", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":265}]]}, {"name":"a.cl:271", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":271}]]}, {"name":"a.cl:272", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":272}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[47, 78, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:263", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":263}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Add", "type":"resource", "count":1, "data":[19, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:266", "type":"resource", "data":[4240, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":266}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4240, 64, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:268", "type":"resource", "data":[3235, 4779, 42, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":268}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:269", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":269}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":271}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.308761, 0.180738, 0.142345, 0.145039, 0], "total_kernel_resources":[2573, 5313, 17, 0, 40], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:702)\\n - \'_369\' (a.cl:714)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":702}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":714}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:705)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":705}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_x_y_yyy_xx_yy_coo_xxx\' (a.cl:707)", "type":"resource", "data":[7, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":707}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 17 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 17 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 97, 0, 0, 0]}, {"name":"a.cl:705", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":705}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:699", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":699}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:705", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":705}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:702", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":702}]]}, {"name":"a.cl:703", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":703}]]}, {"name":"a.cl:705", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":705}]]}, {"name":"a.cl:710", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":710}]]}, {"name":"a.cl:713", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":713}]]}, {"name":"a.cl:714", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":714}]]}, {"name":"a.cl:715", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":715}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:702", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":702}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:703", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":703}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:705", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":705}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:710", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":710}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:713", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":713}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:714", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":714}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:715", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":715}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:718", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":718}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[42, 135, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 135, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:702", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":702}]]}, {"name":"a.cl:703", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":703}]]}, {"name":"a.cl:705", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":705}]]}, {"name":"a.cl:707", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":707}]]}, {"name":"a.cl:710", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":710}]]}, {"name":"a.cl:713", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":713}]]}, {"name":"a.cl:714", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":714}]]}, {"name":"a.cl:715", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":715}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[317, 601, 0, 0, 31], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:707", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":707}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"17-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"17-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:709", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":709}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:712", "type":"resource", "data":[345, 2788, 17, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":712}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:714", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":714}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":54}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:54 (_iLoader_channel)","type":"resource"},{"data":[11,21510,180,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":56}]],"details":[{"text":"Channel is implemented 7168 bits wide by 256 deep.","type":"text"},{"text":"7168b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:56 (_iFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":57}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:57 (_kLoader_channel)","type":"resource"},{"data":[11,24582,205,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":59}]],"details":[{"text":"Channel is implemented 8192 bits wide by 256 deep.","type":"text"},{"text":"8192b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:59 (_kFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":60}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_Out_channel)","type":"resource"}],"data":[55,50718,424,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[11789.7,5547,13,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,23,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 19 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_312\' (a.cl:607)\\n - \'_314\' (a.cl:609)\\n - \'_315\' (a.cl:610)\\n - \'_318\' (a.cl:613)\\n - \'_319\' (a.cl:614)\\n - \'_322\' (a.cl:617)\\n - \'_323\' (a.cl:618)\\n - \'_A_s0_ci_kx_ky_xx_yy_coo_xxx\' (a.cl:457)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_347\' (a.cl:656)\\n - \'_C_pipe_base_temp\' (a.cl:449)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_360\' (a.cl:684)\\n - \'_C_pipe_shreg\' (a.cl:441)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_363\' (a.cl:691)\\n - \'_C_pipe_iter_temp\' (a.cl:448)","type":"resource"},{"data":[0,0,448,0,0],"details":[{"text":"Type: Shift Register (224 or fewer tap points)","type":"text"},{"text":"224 registers of width 32 and depth 1024","type":"text"},{"text":"Shift Register,\\n224 regs, 32 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:440)\\n - \'_282\' (a.cl:555)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:440)\\n - \'_282\' (a.cl:555)\\n - \'_C_pipe_shreg\' (a.cl:441)","type":"resource"},{"data":[3982,17294,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"224 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n224 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_iFeeder_channel_array\' (a.cl:438)\\n - \'_251\' (a.cl:499)\\n - \'_256\' (a.cl:511)\\n - \'_258\' (a.cl:514)","type":"resource"},{"data":[3407,15391,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n256 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_kFeeder_channel_array\' (a.cl:437)\\n - \'_260\' (a.cl:518)\\n - \'_265\' (a.cl:530)\\n - \'_267\' (a.cl:533)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_ci_kx_ky_xx_yy_coo_xxx\' (a.cl:457)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_n_x_y\' (a.cl:455)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:448)","type":"resource"},{"data":[0,0,440,0,0],"details":[{"text":"Type: Shift Register (208 or fewer tap points)","type":"text"},{"text":"196 registers of width 32 and depth 1024","type":"text"},{"text":"12 registers of width 32 and depth 1025","type":"text"},{"text":"Shift Register,\\n196 regs, 32 width by 1024 depth,\\n12 regs, 32 width by 1025 depth","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:441)","type":"resource"},{"children":[{"count":3,"data":[9379,112138,609,0,820],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[9381,112140,609,0,820],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,30,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":453}]],"name":"State","type":"resource"}],"data":[0,30,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":453}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:453","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"State","type":"resource"},{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"1-bit Or","type":"resource"}],"data":[224,37.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":455}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:455","type":"resource"},{"children":[{"count":1,"data":[3.85714,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":437}]],"name":"33-bit Select","type":"resource"},{"count":256,"data":[1750.75,740,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":437}]],"name":"32-bit Select","type":"resource"}],"data":[1754.60714,740,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":437}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:437","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":457}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":457}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":457}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":457}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":457}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:457","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.85714,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":486}]],"name":"33-bit Select","type":"resource"},{"count":368,"data":[2145.5,904,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":486}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":486}]],"name":"Channel Read","type":"resource"}],"data":[2150.35714,904,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":486}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:486","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.85714,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":487}]],"name":"33-bit Select","type":"resource"},{"count":256,"data":[1750.75,740,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":487}]],"name":"32-bit Select","type":"resource"}],"data":[1754.60714,740,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":487}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:487","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.85714,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":518}]],"name":"33-bit Select","type":"resource"},{"count":112,"data":[394.75,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":518}]],"name":"32-bit Select","type":"resource"}],"data":[398.60714,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":518}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:518","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.85714,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":522}]],"name":"33-bit Select","type":"resource"},{"count":112,"data":[394.75,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":522}]],"name":"32-bit Select","type":"resource"}],"data":[398.60714,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":522}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:522","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.85714,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":530}]],"name":"33-bit Select","type":"resource"},{"count":112,"data":[394.75,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":530}]],"name":"32-bit Select","type":"resource"}],"data":[398.60714,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":530}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:530","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.85714,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":533}]],"name":"33-bit Select","type":"resource"},{"count":112,"data":[394.75,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":533}]],"name":"32-bit Select","type":"resource"}],"data":[398.60714,164,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":533}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:533","replace_name":"true","type":"resource"},{"children":[{"count":224,"data":[1822.41,1214.67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":438}]],"name":"32-bit Select","type":"resource"}],"data":[1822.41,1214.67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":438}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:438","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":440}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":440}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:440","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":441}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":441}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:441","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":472}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":472}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:472","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":483}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":483}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":483}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:483","replace_name":"true","type":"resource"},{"children":[{"count":288,"data":[2064.16,1394.67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":489}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":489}]],"name":"Channel Read","type":"resource"}],"data":[2065.16,1394.67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":489}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:489","replace_name":"true","type":"resource"},{"children":[{"count":224,"data":[1822.41,1214.67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":490}]],"name":"32-bit Select","type":"resource"}],"data":[1822.41,1214.67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":490}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:490","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":499}]],"name":"32-bit Select","type":"resource"}],"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":499}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:499","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":503}]],"name":"32-bit Select","type":"resource"}],"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":503}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:503","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":511}]],"name":"32-bit Select","type":"resource"}],"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":511}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:511","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":514}]],"name":"32-bit Select","type":"resource"}],"data":[241.75,180,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":514}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:514","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":539}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":539}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:539","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4120,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":540}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4120,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":540}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:540","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":542}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":542}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:542","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":543}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":543}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:543","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4120,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":544}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4120,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":544}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:544","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":546}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":546}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:546","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":547}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":547}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:547","replace_name":"true","type":"resource"},{"children":[{"count":224,"data":[7168,7168,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":556}]],"name":"32-bit Select","type":"resource"}],"data":[7168,7168,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":556}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:556","replace_name":"true","type":"resource"},{"children":[{"count":896,"data":[0,0,0,3584,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":568}]],"name":"Hardened Floating-Point Dot Product of Size 4","type":"resource"}],"data":[0,0,0,3584,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":568}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:568","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":575}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":575}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:575","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":580}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":580}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:580","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":588}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":588}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:588","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":592}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":592}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":592}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:592","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":593}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":593}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:593","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":595}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":595}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":595}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:595","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":596}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":596}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:596","replace_name":"true","type":"resource"},{"children":[{"count":224,"data":[5908,448,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":597}]],"name":"32-bit Select","type":"resource"}],"data":[5908,448,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":597}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:597","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":620}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":620}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:620","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":623}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":623}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:623","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":627}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":627}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:627","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":630}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":630}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":631}]],"name":"1-bit And","type":"resource"}],"data":[1.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":631}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":635}]],"name":"1-bit And","type":"resource"}],"data":[1.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":635}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:635","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":636}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":636}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:636","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":657}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":657}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":658}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":658}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":658}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:658","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":662}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":662}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:662","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":677}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":677}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:677","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":685}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":685}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:685","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":686}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.375,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":686}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:686","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":691}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":691}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:691","replace_name":"true","type":"resource"}],"compute_units":1,"data":[66182.67998,168198.01,1510,3584,834],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":437}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[66182.6,168198,1510,3584,834],"total_percent":[8.69553,4.4401,4.50633,12.8829,62.2222],"type":"function"},{"children":[{"data":[9954,7282,180,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_iFeeder_cycle_temp\' (a.cl:93)\\n - \'_122\' (a.cl:244)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_iFeeder_value_shreg\' (a.cl:90)\\n - \'_iFeeder_in_v_temp\' (a.cl:92)\\n - \'_30\' (a.cl:148)","type":"resource"},{"data":[4672,14336,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"224 registers of width 32","type":"text"},{"text":"Register,\\n224 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_iFeeder_channel_array\' (a.cl:89)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_iFeeder_s0_outermost_loop\' (a.cl:108)","type":"resource"},{"data":[0,0,182,0,0],"details":[{"Additional information":[{"text":"Requested size 393216 bytes, implemented size 524288 bytes, stall-free, 14 reads and 14 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"512 bits","Implemented size":"524288 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"393216 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n393216B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:94 (_iFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[5059,119794,31,0,366],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":15,"data":[480,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":15,"data":[1515,1215,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[7054,121009,31,0,366],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":105}]],"name":"State","type":"resource"},{"count":2,"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"}],"data":[21,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":105}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:105","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[192,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":108}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:108","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":106}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":92}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":92}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":114}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":114}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[121,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":115}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[121,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":115}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":118}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":118}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:118","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":119}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":119}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":120}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":120}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:120","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":123}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":123}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":160}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":160}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:160","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[448,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":167}]],"name":"32-bit Integer Add","type":"resource"}],"data":[448,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":167}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:167","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[57806,448,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":169}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[57806,448,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":169}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:169","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":171}]],"name":"1-bit And","type":"resource"},{"count":14,"data":[154,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":171}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[168,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":171}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:171","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[4914,1638,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":185}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[4914,1638,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":185}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:185","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[28,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":186}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[28,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":186}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:186","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[28,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":188}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[28,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":188}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:188","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[112,56,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":190}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[112,56,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":190}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:190","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":192}]],"name":"1-bit And","type":"resource"},{"count":14,"data":[476,336,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":192}]],"name":"Store","type":"resource"}],"data":[490,336,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":192}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[1694,518,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":197}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[1694,518,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":197}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:197","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":201}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":201}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:201","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":203}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[490,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":203}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[14,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":204}]],"name":"1-bit And","type":"resource"}],"data":[14,14,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":204}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:204","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[4,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":213}]],"name":"1-bit Xor","type":"resource"}],"data":[4,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":213}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":222}]],"name":"1-bit And","type":"resource"},{"count":14,"data":[3724,7294,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":222}]],"name":"Load","type":"resource"}],"data":[3738,7294,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":222}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:222","replace_name":"true","type":"resource"},{"children":[{"count":224,"data":[6904,5760,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":239}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":239}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":239}]],"name":"Channel Write","type":"resource"}],"data":[6934,5762,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":239}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:239","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":244}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":244}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:244","replace_name":"true","type":"resource"}],"compute_units":1,"data":[102010,161510,393,0,377],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":89}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_iFeeder","total_kernel_resources":[102010,161510,393,0,377],"total_percent":[9.70248,5.87009,4.32715,3.35296,0],"type":"function"},{"children":[{"data":[145,139,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_4\' (a.cl:79)\\n - \'_addr_temp\' (a.cl:67)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_iLoader_s0_n\' (a.cl:70)","type":"resource"},{"data":[7,24,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 20 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 20 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_iLoader_s0_x_y_ci_kx_ky_xx_yy_xxx_yyy\' (a.cl:72)","type":"resource"},{"children":[{"count":3,"data":[87,326,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[89,327,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":70}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:70","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":67}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":67}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:67","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":68}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":68}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:68","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":74}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":74}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:74","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":79}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":79}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":79}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":80}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":80}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":72}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":72}]],"name":"20-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":72}]],"name":"20-bit Integer Compare","type":"resource"}],"data":[28,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":72}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:72","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":76}]],"name":"Load","type":"resource"}],"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":76}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:76","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":77}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":77}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:77","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5241,6877,44,0,12],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":67}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_iLoader","total_kernel_resources":[5241,6877,44,0,12],"total_percent":[0.449961,0.293692,0.184247,0.375395,0],"type":"function"},{"children":[{"data":[11297,8305,205,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_kFeeder_cycle_temp\' (a.cl:285)\\n - \'_235\' (a.cl:429)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_kFeeder_value_shreg\' (a.cl:282)\\n - \'_kFeeder_in_v_temp\' (a.cl:284)\\n - \'_154\' (a.cl:340)","type":"resource"},{"data":[5488,16384,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32","type":"text"},{"text":"Register,\\n256 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_kFeeder_channel_array\' (a.cl:281)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_kFeeder_s0_outermost_loop\' (a.cl:300)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 98304 bytes, implemented size 131072 bytes, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"98304 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n98304B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:286 (_kFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[2548,31490,1,0,454],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":17,"data":[544,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":17,"data":[1717,1377,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[4809,32867,1,0,454],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":297}]],"name":"State","type":"resource"},{"count":2,"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":297}]],"name":"32-bit Integer Add","type":"resource"}],"data":[21,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":297}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:297","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[191,36,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":300}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:300","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":298}]],"name":"32-bit Integer Add","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":298}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:298","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":284}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":284}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":306}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":306}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:306","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[121,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":307}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[121,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":307}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":310}]],"name":"32-bit Integer Add","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":310}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":311}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":311}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":312}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":312}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":315}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":315}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:315","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":352}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":352}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:352","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":359}]],"name":"32-bit Integer Add","type":"resource"}],"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":359}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:359","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":363}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":363}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":363}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:363","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":380}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":380}]],"name":"Store","type":"resource"}],"data":[560,384,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":380}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:380","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[1936,592,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":385}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[1936,592,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":385}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:385","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":389}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":389}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:389","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":391}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":391}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:391","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":392}]],"name":"1-bit And","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":392}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:392","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[11,11,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":401}]],"name":"1-bit Xor","type":"resource"}],"data":[11,11,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":401}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:401","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":407}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[4256,8336,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":407}]],"name":"Load","type":"resource"}],"data":[4272,8336,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":407}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:407","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[7946,6880,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":424}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":424}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":424}]],"name":"Channel Write","type":"resource"}],"data":[7976,6882,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":424}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:424","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":429}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":429}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:429","replace_name":"true","type":"resource"}],"compute_units":1,"data":[41070,76585,414,0,465],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":281}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_kFeeder","total_kernel_resources":[41070,76585,414,0,465],"total_percent":[4.5296,2.69901,2.05185,3.53212,0],"type":"function"},{"children":[{"data":[148,142,2,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:258)\\n - \'_128\' (a.cl:271)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_kLoader_s0_n\' (a.cl:261)","type":"resource"},{"data":[7,23,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 19 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_kLoader_s0_x_y_ci_kx_ky_coo_cooo\' (a.cl:263)","type":"resource"},{"children":[{"count":3,"data":[232,5631,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[234,5631,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":261}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:261","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":258}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":258}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:258","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":259}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":259}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:259","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":265}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":265}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:265","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":271}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":271}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:271","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":272}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":272}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:272","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":263}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":263}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":263}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":263}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:263","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4240,64,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":266}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4240,64,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":266}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":268}]],"name":"Load","type":"resource"}],"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":268}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:268","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":269}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":269}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:269","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9644,12312,46,0,8],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":258}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_kLoader","total_kernel_resources":[9644,12312,46,0,8],"total_percent":[0.805179,0.525334,0.329861,0.392458,0],"type":"function"},{"children":[{"data":[416,659,0,0,33],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:702)\\n - \'_369\' (a.cl:714)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:705)","type":"resource"},{"data":[7,21,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 17 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 17 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_x_y_yyy_xx_yy_coo_xxx\' (a.cl:707)","type":"resource"},{"children":[{"count":3,"data":[44,239,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[46,239,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":705}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:705","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":702}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":702}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:702","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":703}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":703}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:703","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":710}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":710}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:710","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":713}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":713}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:713","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":714}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":714}]],"name":"32-bit Integer Add","type":"resource"}],"data":[36.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":714}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:714","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":715}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":715}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:715","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":707}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":707}]],"name":"17-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":707}]],"name":"17-bit Integer Compare","type":"resource"}],"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":707}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:707","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":709}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":709}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:709","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[345,2788,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":712}]],"name":"Store","type":"resource"}],"data":[345,2788,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":712}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl:712","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2573,5313,17,0,40],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl","line":702}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2573,5313,17,0,40],"total_percent":[0.308761,0.180738,0.142345,0.145039,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[240468.67998,501391.01,2928,3584,1736],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[440469,776541,3395,3584,1736],"total_percent":[44.3248,25.4624,20.805,28.9651,62.2222],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_iLoader", "children":[{"type":"bb", "id":3, "name":"kernel_iLoader.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":4, "name":"kernel_iLoader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":5, "name":"kernel_iLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"kernel_iLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"kernel_iLoader.B4", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":76}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":77}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"197", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":72}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"197", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"197", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":14, "name":"kernel_iFeeder", "children":[{"type":"bb", "id":15, "name":"kernel_iFeeder.B0", "details":[{"type":"table", "Latency":"12"}]}, {"type":"bb", "id":16, "name":"kernel_iFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":17, "name":"kernel_iFeeder.B2", "children":[{"type":"inst", "id":18, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":123}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"19", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"94", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"95", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"96", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"97", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"98", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"99", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"100", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"101", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"102", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"103", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"104", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"105", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"108", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"109", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"110", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"111", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"113", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"114", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"115", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"116", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"117", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"118", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"119", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":192}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_iFeeder_DB_0_ibuffer", "Start Cycle":"120", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":222}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_iFeeder_DB_0_ibuffer", "Start Cycle":"121", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":239}]], "details":[{"type":"table", "Width":"7168 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"132", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":49, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":108}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"132", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"132", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":51, "name":"Local Memory", "children":[{"type":"memsys", "id":52, "name":"_iFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":94}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"393216B requested\\n524288B implemented"}], "Requested size":"393216 bytes", "Implemented size":"524288 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":97, "name":"kernel_kLoader", "children":[{"type":"bb", "id":98, "name":"kernel_kLoader.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":99, "name":"kernel_kLoader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"101"}]}, {"type":"bb", "id":100, "name":"kernel_kLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":101, "name":"kernel_kLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":102, "name":"kernel_kLoader.B4", "children":[{"type":"inst", "id":103, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":268}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"78", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"264", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":106, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":263}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"107"}]}, {"type":"inst", "id":107, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"264", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"264", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":108, "name":"kernel_kFeeder", "children":[{"type":"bb", "id":109, "name":"kernel_kFeeder.B0", "details":[{"type":"table", "Latency":"12"}]}, {"type":"bb", "id":110, "name":"kernel_kFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":111, "name":"kernel_kFeeder.B2", "children":[{"type":"inst", "id":112, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":315}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"19", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"34", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"35", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"36", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"37", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"38", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"39", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"40", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"41", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"42", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"43", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"44", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"45", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"46", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"47", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"48", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"49", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"50", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"51", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"52", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"53", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"55", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"56", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"57", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"58", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"59", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"60", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":141, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"61", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"62", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":143, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":380}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_kFeeder_DB_0_ibuffer", "Start Cycle":"63", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":144, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":407}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_kFeeder_DB_0_ibuffer", "Start Cycle":"64", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":145, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"75", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":147, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":300}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"148"}]}, {"type":"inst", "id":148, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"75", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"75", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":149, "name":"Local Memory", "children":[{"type":"memsys", "id":150, "name":"_kFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":286}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"98304B requested\\n131072B implemented"}], "Requested size":"98304 bytes", "Implemented size":"131072 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":199, "name":"kernel_Out", "children":[{"type":"bb", "id":200, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":201, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"204"}]}, {"type":"bb", "id":202, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":203, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":205, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":486}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":206, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":489}]], "details":[{"type":"table", "Width":"7168 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":207, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":662}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"156", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":209, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":457}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"210"}]}, {"type":"inst", "id":210, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"156", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"156", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":204, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":211, "name":"kernel_unloader", "children":[{"type":"bb", "id":212, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":213, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"215"}]}, {"type":"bb", "id":214, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":215, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":216, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":217, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":709}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":218, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":712}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"16", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":219, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":707}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"220"}]}, {"type":"inst", "id":220, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":208, "name":"_Out_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":434}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":48, "name":"_iFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":86}]], "details":[{"type":"table", "Width":"7168 bits", "Depth":"256"}]}, {"type":"channel", "id":10, "name":"_iLoader_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":63}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":146, "name":"_kFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":278}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256"}]}, {"type":"channel", "id":105, "name":"_kLoader_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":254}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":9, "to":10}, {"from":6, "to":4}, {"from":3, "to":4}, {"from":6, "to":5}, {"from":12, "to":6}, {"from":12, "to":11}, {"from":4, "to":11}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":8}, {"from":8, "to":9}, {"from":13, "to":8}, {"from":10, "to":18}, {"from":47, "to":48}, {"from":52, "to":20}, {"from":52, "to":22}, {"from":52, "to":24}, {"from":52, "to":26}, {"from":52, "to":28}, {"from":52, "to":30}, {"from":52, "to":32}, {"from":52, "to":34}, {"from":52, "to":36}, {"from":52, "to":38}, {"from":52, "to":40}, {"from":52, "to":42}, {"from":52, "to":44}, {"from":52, "to":46}, {"from":19, "to":52}, {"from":21, "to":52}, {"from":23, "to":52}, {"from":25, "to":52}, {"from":27, "to":52}, {"from":29, "to":52}, {"from":31, "to":52}, {"from":33, "to":52}, {"from":35, "to":52}, {"from":37, "to":52}, {"from":39, "to":52}, {"from":41, "to":52}, {"from":43, "to":52}, {"from":45, "to":52}, {"from":50, "to":16}, {"from":50, "to":49}, {"from":15, "to":49}, {"from":18, "to":50}, {"from":19, "to":50}, {"from":20, "to":50}, {"from":21, "to":50}, {"from":22, "to":50}, {"from":23, "to":50}, {"from":24, "to":50}, {"from":25, "to":50}, {"from":26, "to":50}, {"from":27, "to":50}, {"from":28, "to":50}, {"from":29, "to":50}, {"from":30, "to":50}, {"from":31, "to":50}, {"from":32, "to":50}, {"from":33, "to":50}, {"from":34, "to":50}, {"from":35, "to":50}, {"from":36, "to":50}, {"from":37, "to":50}, {"from":38, "to":50}, {"from":39, "to":50}, {"from":40, "to":50}, {"from":41, "to":50}, {"from":42, "to":50}, {"from":43, "to":50}, {"from":44, "to":50}, {"from":45, "to":50}, {"from":46, "to":50}, {"from":47, "to":50}, {"from":49, "to":18}, {"from":18, "to":19}, {"from":18, "to":20}, {"from":18, "to":21}, {"from":18, "to":22}, {"from":18, "to":23}, {"from":18, "to":24}, {"from":18, "to":25}, {"from":18, "to":26}, {"from":18, "to":27}, {"from":18, "to":28}, {"from":18, "to":29}, {"from":18, "to":30}, {"from":18, "to":31}, {"from":18, "to":32}, {"from":18, "to":33}, {"from":18, "to":34}, {"from":18, "to":35}, {"from":18, "to":36}, {"from":18, "to":37}, {"from":18, "to":38}, {"from":18, "to":39}, {"from":18, "to":40}, {"from":18, "to":41}, {"from":18, "to":42}, {"from":18, "to":43}, {"from":18, "to":44}, {"from":18, "to":45}, {"from":18, "to":46}, {"from":19, "to":47}, {"from":20, "to":47}, {"from":21, "to":47}, {"from":22, "to":47}, {"from":23, "to":47}, {"from":24, "to":47}, {"from":25, "to":47}, {"from":26, "to":47}, {"from":27, "to":47}, {"from":28, "to":47}, {"from":29, "to":47}, {"from":30, "to":47}, {"from":31, "to":47}, {"from":32, "to":47}, {"from":33, "to":47}, {"from":34, "to":47}, {"from":35, "to":47}, {"from":36, "to":47}, {"from":37, "to":47}, {"from":38, "to":47}, {"from":39, "to":47}, {"from":40, "to":47}, {"from":41, "to":47}, {"from":42, "to":47}, {"from":43, "to":47}, {"from":44, "to":47}, {"from":45, "to":47}, {"from":46, "to":47}, {"from":104, "to":105}, {"from":101, "to":99}, {"from":98, "to":99}, {"from":101, "to":100}, {"from":107, "to":101}, {"from":107, "to":106}, {"from":99, "to":106}, {"from":103, "to":107}, {"from":104, "to":107}, {"from":106, "to":103}, {"from":103, "to":104}, {"from":13, "to":103}, {"from":105, "to":112}, {"from":145, "to":146}, {"from":150, "to":114}, {"from":150, "to":116}, {"from":150, "to":118}, {"from":150, "to":120}, {"from":150, "to":122}, {"from":150, "to":124}, {"from":150, "to":126}, {"from":150, "to":128}, {"from":150, "to":130}, {"from":150, "to":132}, {"from":150, "to":134}, {"from":150, "to":136}, {"from":150, "to":138}, {"from":150, "to":140}, {"from":150, "to":142}, {"from":150, "to":144}, {"from":113, "to":150}, {"from":115, "to":150}, {"from":117, "to":150}, {"from":119, "to":150}, {"from":121, "to":150}, {"from":123, "to":150}, {"from":125, "to":150}, {"from":127, "to":150}, {"from":129, "to":150}, {"from":131, "to":150}, {"from":133, "to":150}, {"from":135, "to":150}, {"from":137, "to":150}, {"from":139, "to":150}, {"from":141, "to":150}, {"from":143, "to":150}, {"from":148, "to":110}, {"from":148, "to":147}, {"from":109, "to":147}, {"from":112, "to":148}, {"from":113, "to":148}, {"from":114, "to":148}, {"from":115, "to":148}, {"from":116, "to":148}, {"from":117, "to":148}, {"from":118, "to":148}, {"from":119, "to":148}, {"from":120, "to":148}, {"from":121, "to":148}, {"from":122, "to":148}, {"from":123, "to":148}, {"from":124, "to":148}, {"from":125, "to":148}, {"from":126, "to":148}, {"from":127, "to":148}, {"from":128, "to":148}, {"from":129, "to":148}, {"from":130, "to":148}, {"from":131, "to":148}, {"from":132, "to":148}, {"from":133, "to":148}, {"from":134, "to":148}, {"from":135, "to":148}, {"from":136, "to":148}, {"from":137, "to":148}, {"from":138, "to":148}, {"from":139, "to":148}, {"from":140, "to":148}, {"from":141, "to":148}, {"from":142, "to":148}, {"from":143, "to":148}, {"from":144, "to":148}, {"from":145, "to":148}, {"from":147, "to":112}, {"from":112, "to":113}, {"from":112, "to":114}, {"from":112, "to":115}, {"from":112, "to":116}, {"from":112, "to":117}, {"from":112, "to":118}, {"from":112, "to":119}, {"from":112, "to":120}, {"from":112, "to":121}, {"from":112, "to":122}, {"from":112, "to":123}, {"from":112, "to":124}, {"from":112, "to":125}, {"from":112, "to":126}, {"from":112, "to":127}, {"from":112, "to":128}, {"from":112, "to":129}, {"from":112, "to":130}, {"from":112, "to":131}, {"from":112, "to":132}, {"from":112, "to":133}, {"from":112, "to":134}, {"from":112, "to":135}, {"from":112, "to":136}, {"from":112, "to":137}, {"from":112, "to":138}, {"from":112, "to":139}, {"from":112, "to":140}, {"from":112, "to":141}, {"from":112, "to":142}, {"from":112, "to":143}, {"from":112, "to":144}, {"from":113, "to":145}, {"from":114, "to":145}, {"from":115, "to":145}, {"from":116, "to":145}, {"from":117, "to":145}, {"from":118, "to":145}, {"from":119, "to":145}, {"from":120, "to":145}, {"from":121, "to":145}, {"from":122, "to":145}, {"from":123, "to":145}, {"from":124, "to":145}, {"from":125, "to":145}, {"from":126, "to":145}, {"from":127, "to":145}, {"from":128, "to":145}, {"from":129, "to":145}, {"from":130, "to":145}, {"from":131, "to":145}, {"from":132, "to":145}, {"from":133, "to":145}, {"from":134, "to":145}, {"from":135, "to":145}, {"from":136, "to":145}, {"from":137, "to":145}, {"from":138, "to":145}, {"from":139, "to":145}, {"from":140, "to":145}, {"from":141, "to":145}, {"from":142, "to":145}, {"from":143, "to":145}, {"from":144, "to":145}, {"from":146, "to":205}, {"from":48, "to":206}, {"from":207, "to":208}, {"from":204, "to":201}, {"from":200, "to":201}, {"from":204, "to":202}, {"from":210, "to":209}, {"from":201, "to":209}, {"from":205, "to":210}, {"from":206, "to":210}, {"from":207, "to":210}, {"from":210, "to":204}, {"from":209, "to":205}, {"from":209, "to":206}, {"from":205, "to":207}, {"from":206, "to":207}, {"from":208, "to":217}, {"from":215, "to":213}, {"from":212, "to":213}, {"from":215, "to":214}, {"from":220, "to":215}, {"from":220, "to":219}, {"from":213, "to":219}, {"from":217, "to":220}, {"from":218, "to":220}, {"from":219, "to":217}, {"from":217, "to":218}, {"from":218, "to":13}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_iLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":63}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_iLoader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_iLoader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":70}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_iLoader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":72}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"76"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5274"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"77"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_iFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":86}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_iFeeder.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":108}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"123"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"239"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":127}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_kLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":254}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_kLoader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_kLoader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":261}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_kLoader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":263}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"268"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5274"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"269"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_kFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":278}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_kFeeder.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":300}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"315"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"424"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":319}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":434}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_Out.B3"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":455}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":457}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"486"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"489"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"662"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":460}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":463}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":468}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":494}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":497}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":562}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":583}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":643}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":648}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":666}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":669}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":672}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":698}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_unloader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":705}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":707}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"709"}]}, {"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"712"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5711"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_iLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":434}]]}, {"name":"kernel_iFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_iLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":86}]]}, {"name":"kernel_iLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_iLoader.B4."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":63}]]}, {"name":"kernel_kFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_iLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":278}]]}, {"name":"kernel_kLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_iLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":254}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_iLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":698}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[66182.6, 168198, 1510, 3584, 834], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":434}]]}, {"name":"kernel_iFeeder", "data":[102010, 161510, 393, 0, 377], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":86}]]}, {"name":"kernel_iLoader", "data":[5241, 6877, 44, 0, 12], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":63}]]}, {"name":"kernel_kFeeder", "data":[41070, 76585, 414, 0, 465], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":278}]]}, {"name":"kernel_kLoader", "data":[9644, 12312, 46, 0, 8], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":254}]]}, {"name":"kernel_unloader", "data":[2573, 5313, 17, 0, 40], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":698}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[226720, 430795, 2424, 3584, 1736]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 50718, 424, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[440468, 776541, 3395, 3584, 1736], "data_percent":[23.6019, 20.805, 28.9651, 62.2222]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":76}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":268}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.2.0 Build 57"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_s10_dc -g a.cl -o a.aocx"],"name":"Command"},{"data":["Sun May  8 10:33:09 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"kernel_iLoader.B0":{"name":"kernel_iLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iLoader.B1":{"name":"kernel_iLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"70"}]}]}}, "kernel_iLoader.B2":{"name":"kernel_iLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iLoader.B3":{"name":"kernel_iLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_iLoader.B4":{"name":"kernel_iLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":197, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"72"}]}]}}, "kernel_iFeeder.B0":{"name":"kernel_iFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iFeeder.B1":{"name":"kernel_iFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_iFeeder.B2":{"name":"kernel_iFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":132, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"108"}]}]}}, "kernel_kLoader.B0":{"name":"kernel_kLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kLoader.B1":{"name":"kernel_kLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"261"}]}]}}, "kernel_kLoader.B2":{"name":"kernel_kLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kLoader.B3":{"name":"kernel_kLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_kLoader.B4":{"name":"kernel_kLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":264, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"263"}]}]}}, "kernel_kFeeder.B0":{"name":"kernel_kFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kFeeder.B1":{"name":"kernel_kFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_kFeeder.B2":{"name":"kernel_kFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":75, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"300"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"455"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":156, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"457"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"705"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":"707"}]}]}}}, "functions":{"kernel_iLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":63}], "loop_hierachy":{"kernel_iLoader__no_loop":["kernel_iLoader.B0", "kernel_iLoader.B2"], "kernel_iLoader.B1":["kernel_iLoader.B1", "kernel_iLoader.B4", "kernel_iLoader.B3"], "kernel_iLoader.B4":["kernel_iLoader.B4"]}}, "kernel_iFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":86}], "loop_hierachy":{"kernel_iFeeder__no_loop":["kernel_iFeeder.B0", "kernel_iFeeder.B1"], "kernel_iFeeder.B2":["kernel_iFeeder.B2"]}}, "kernel_kLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":254}], "loop_hierachy":{"kernel_kLoader__no_loop":["kernel_kLoader.B0", "kernel_kLoader.B2"], "kernel_kLoader.B1":["kernel_kLoader.B1", "kernel_kLoader.B4", "kernel_kLoader.B3"], "kernel_kLoader.B4":["kernel_kLoader.B4"]}}, "kernel_kFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":278}], "loop_hierachy":{"kernel_kFeeder__no_loop":["kernel_kFeeder.B0", "kernel_kFeeder.B1"], "kernel_kFeeder.B2":["kernel_kFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":434}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3"]}}, "kernel_unloader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "line":698}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4"]}}}}';
var fileJSON=[{"path":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012channel float16 _iLoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[14]; } _iFeeder_channel_array_t;\012channel _iFeeder_channel_array_t _iFeeder_channel __attribute__((depth(256))) ;\012channel float16 _kLoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[16]; } _kFeeder_channel_array_t;\012channel _kFeeder_channel_array_t _kFeeder_channel __attribute__((depth(256))) ;\012channel float16 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_iLoader\012#define __address_space__I_serializer_mem_channel __global\012__kernel void kernel_iLoader(\012 const int _I_extent_0,\012 __address_space__I_serializer_mem_channel const float *restrict _I_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _I_extent_0 >> 8;\012 for (int _iLoader_s0_n = 0; _iLoader_s0_n < 0 + _0; _iLoader_s0_n++)\012 {\012  for (int _iLoader_s0_x_y_ci_kx_ky_xx_yy_xxx_yyy = 0; _iLoader_s0_x_y_ci_kx_ky_xx_yy_xxx_yyy < 0 + 516096; _iLoader_s0_x_y_ci_kx_ky_xx_yy_xxx_yyy++)\012  {\012   int _1 = _addr_temp;\012   int _2 = _1 * 16;\012   float16 _3 = vload16(0, (__address_space__I_serializer_mem_channel float*)_I_serializer_mem_channel + _2);\012   write_channel_intel(_iLoader_channel, _3);\012   (void)_3;\012   int _4 = _1 + 1;\012   _addr_temp = _4;\012  } // for _iLoader_s0_x_y_ci_kx_ky_xx_yy_xxx_yyy\012 } // for _iLoader_s0_n\012} // kernel kernel_iLoader\012#undef __address_space__I_serializer_mem_channel\012// Address spaces for kernel_iFeeder\012__kernel void kernel_iFeeder(\012 const int _I_extent_0)\012{\012 _iFeeder_channel_array_t _iFeeder_channel_array;\012 float16 _iFeeder_value_shreg;\012 uint _iFeeder_time_stamp_shreg;\012 float16 _iFeeder_in_v_temp;\012 uint _iFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _iFeeder_DB_0_ibuffer[2][3][2][2][16][16];\012 #pragma unroll\012 for (int _iFeeder_s0_cooo_init = 0; _iFeeder_s0_cooo_init < 0 + 16; _iFeeder_s0_cooo_init++)\012 {\012  bool _5 = _iFeeder_s0_cooo_init == 0;\012  if (_5)\012  {\012   uint _6 = (uint)(ADD_UINT64_T_SUFFIX(384));\012   _iFeeder_cycle_temp = _6;\012  } // if _5\012 } // for _iFeeder_s0_cooo_init\012 int _7 = _I_extent_0 >> 8;\012 int _8 = _7 * 589824;\012 int _9 = _8 + 3072;\012 for (int _iFeeder_s0_outermost_loop = 0; _iFeeder_s0_outermost_loop < 0 + _9; _iFeeder_s0_outermost_loop++)\012 {\012  uint _10 = (uint)(ADD_UINT64_T_SUFFIX(384));\012  uint _11 = _iFeeder_cycle_temp;\012  uint _12 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _13 = _11 % _12;\012  bool _14 = _10 <= _13;\012  uint _15 = _11 / _12;\012  int _16 = (int)(_15);\012  int _17 = _I_extent_0 >> 8;\012  int _18 = _17 * 192;\012  bool _19 = _16 < _18;\012  bool _20 = _14 && _19;\012  if (_20)\012  {\012   float16 __21 = read_channel_intel(_iLoader_channel);\012   _iFeeder_in_v_temp = __21;\012  } // if _20\012  #pragma unroll\012  for (int _iFeeder_s0_buf = 0; _iFeeder_s0_buf < 0 + 14; _iFeeder_s0_buf++)\012  {\012   bool _22 = _iFeeder_s0_buf == 0;\012   if (_22)\012   {\012    float16 _23 = _iFeeder_in_v_temp;\012    _iFeeder_value_shreg = _23;\012    (void)_23;\012    uint _24 = _iFeeder_cycle_temp;\012    _iFeeder_time_stamp_shreg = _24;\012    (void)_24;\012   } // if _22\012   else\012   {\012    float16 _26 = _iFeeder_value_shreg;\012    _iFeeder_value_shreg = _26;\012    (void)_26;\012    uint _28 = _iFeeder_time_stamp_shreg;\012    _iFeeder_time_stamp_shreg = _28;\012    (void)_28;\012   } // if _22 else\012   float16 _30 = _iFeeder_value_shreg;\012   float16 _31 = __fpga_reg(__fpga_reg(_30));\012   _iFeeder_value_shreg = _31;\012   (void)_31;\012   uint _33 = _iFeeder_time_stamp_shreg;\012   uint _34 = __fpga_reg(__fpga_reg(_33));\012   _iFeeder_time_stamp_shreg = _34;\012   (void)_34;\012   uint _35 = (uint)(ADD_UINT64_T_SUFFIX(384));\012   uint _37 = _iFeeder_time_stamp_shreg;\012   uint _38 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _39 = _37 % _38;\012   bool _40 = _35 <= _39;\012   if (_40)\012   {\012    uint _42 = _iFeeder_time_stamp_shreg;\012    uint _43 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _44 = _42 % _43;\012    uint _45 = (uint)(ADD_UINT64_T_SUFFIX(384));\012    uint _46 = _44 - _45;\012    uint _47 = (uint)(ADD_UINT64_T_SUFFIX(14));\012    uint _48 = _46 % _47;\012    int _49 = (int)(_48);\012    bool _50 = _iFeeder_s0_buf == _49;\012    if (_50)\012    {\012     float16 _52 = _iFeeder_value_shreg;\012     uint _54 = _iFeeder_time_stamp_shreg;\012     uint _55 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012     uint _56 = _54 / _55;\012     uint _57 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _58 = _56 & _57;\012     bool _59 = (bool)(_58);\012     uint _61 = _54 % _55;\012     uint _62 = (uint)(ADD_UINT64_T_SUFFIX(384));\012     uint _63 = _61 - _62;\012     int _64 = (int)(_63);\012     int _65 = _64 / 896;\012     int _67 = _64 / 448;\012     int _68 = _67 & 1;\012     int _70 = _64 / 224;\012     int _71 = _70 & 1;\012     int _73 = _64 / 14;\012     int _74 = _73 & 15;\012     _iFeeder_DB_0_ibuffer[_59][_65][_68][_71][_74][_iFeeder_s0_buf] = _52;\012    } // if _50\012   } // if _40\012   uint _76 = _iFeeder_time_stamp_shreg;\012   uint _77 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _78 = _76 / _77;\012   int _79 = (int)(_78);\012   int _80 = _I_extent_0 >> 8;\012   int _81 = _80 * 192;\012   bool _82 = _79 <= _81;\012   uint _83 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _85 = _83 < _78;\012   bool _86 = _82 && _85;\012   if (_86)\012   {\012    uint _88 = _iFeeder_time_stamp_shreg;\012    uint _89 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _90 = _88 / _89;\012    uint _91 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _92 = _90 & _91;\012    bool _93 = (bool)(_92);\012    bool _94 = !(_93);\012    uint _96 = _88 % _89;\012    int _97 = (int)(_96);\012    int _98 = _97 >> 10;\012    int _100 = _97 >> 9;\012    int _101 = _100 & 1;\012    int _103 = _97 >> 8;\012    int _104 = _103 & 1;\012    int _106 = _97 & 15;\012    float16 _107 = _iFeeder_DB_0_ibuffer[_94][_98][_101][_104][_106][_iFeeder_s0_buf];\012    _iFeeder_channel_array.s[_iFeeder_s0_buf] = _107;\012    (void)_iFeeder_s0_buf;\012   } // if _86\012  } // for _iFeeder_s0_buf\012  uint _109 = _iFeeder_time_stamp_shreg;\012  uint _110 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _111 = _109 / _110;\012  int _112 = (int)(_111);\012  int _113 = _I_extent_0 >> 8;\012  int _114 = _113 * 192;\012  bool _115 = _112 <= _114;\012  uint _116 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _118 = _116 < _111;\012  bool _119 = _115 && _118;\012  if (_119)\012  {\012   write_channel_intel(_iFeeder_channel, _iFeeder_channel_array);\012   (void)_iFeeder_channel_array;\012  } // if _119\012  uint _120 = _iFeeder_cycle_temp;\012  uint _121 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _122 = _120 + _121;\012  _iFeeder_cycle_temp = _122;\012 } // for _iFeeder_s0_outermost_loop\012} // kernel kernel_iFeeder\012// Address spaces for kernel_kLoader\012#if 2359296 <= MAX_CONSTANT_BUFFER_SIZE && 0 < MAX_CONSTANT_ARGS\012#define __address_space__K_serializer_mem_channel __constant\012#else\012#define __address_space__K_serializer_mem_channel __global\012#endif\012__kernel void kernel_kLoader(\012 const int _I_extent_0,\012 __address_space__K_serializer_mem_channel const float *restrict _K_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _123 = _I_extent_0 >> 8;\012 for (int _kLoader_s0_n = 0; _kLoader_s0_n < 0 + _123; _kLoader_s0_n++)\012 {\012  for (int _kLoader_s0_x_y_ci_kx_ky_coo_cooo = 0; _kLoader_s0_x_y_ci_kx_ky_coo_cooo < 0 + 147456; _kLoader_s0_x_y_ci_kx_ky_coo_cooo++)\012  {\012   int _124 = _addr_temp;\012   int _125 = _124 % 36864;\012   int _126 = _125 * 16;\012   float16 _127 = vload16(0, (__address_space__K_serializer_mem_channel float*)_K_serializer_mem_channel + _126);\012   write_channel_intel(_kLoader_channel, _127);\012   (void)_127;\012   int _128 = _124 + 1;\012   _addr_temp = _128;\012  } // for _kLoader_s0_x_y_ci_kx_ky_coo_cooo\012 } // for _kLoader_s0_n\012} // kernel kernel_kLoader\012#undef __address_space__K_serializer_mem_channel\012// Address spaces for kernel_kFeeder\012__kernel void kernel_kFeeder(\012 const int _I_extent_0)\012{\012 _kFeeder_channel_array_t _kFeeder_channel_array;\012 float16 _kFeeder_value_shreg;\012 uint _kFeeder_time_stamp_shreg;\012 float16 _kFeeder_in_v_temp;\012 uint _kFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _kFeeder_DB_0_ibuffer[2][3][16][16];\012 #pragma unroll\012 for (int _kFeeder_s0_yyy_init = 0; _kFeeder_s0_yyy_init < 0 + 14; _kFeeder_s0_yyy_init++)\012 {\012  bool _129 = _kFeeder_s0_yyy_init == 0;\012  if (_129)\012  {\012   uint _130 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012   _kFeeder_cycle_temp = _130;\012  } // if _129\012 } // for _kFeeder_s0_yyy_init\012 int _131 = _I_extent_0 >> 8;\012 int _132 = _131 * 589824;\012 int _133 = _132 + 3072;\012 for (int _kFeeder_s0_outermost_loop = 0; _kFeeder_s0_outermost_loop < 0 + _133; _kFeeder_s0_outermost_loop++)\012 {\012  uint _134 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012  uint _135 = _kFeeder_cycle_temp;\012  uint _136 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _137 = _135 % _136;\012  bool _138 = _134 <= _137;\012  uint _139 = _135 / _136;\012  int _140 = (int)(_139);\012  int _141 = _I_extent_0 >> 8;\012  int _142 = _141 * 192;\012  bool _143 = _140 < _142;\012  bool _144 = _138 && _143;\012  if (_144)\012  {\012   float16 __145 = read_channel_intel(_kLoader_channel);\012   _kFeeder_in_v_temp = __145;\012  } // if _144\012  #pragma unroll\012  for (int _kFeeder_s0_buf = 0; _kFeeder_s0_buf < 0 + 16; _kFeeder_s0_buf++)\012  {\012   bool _146 = _kFeeder_s0_buf == 0;\012   if (_146)\012   {\012    float16 _147 = _kFeeder_in_v_temp;\012    _kFeeder_value_shreg = _147;\012    (void)_147;\012    uint _148 = _kFeeder_cycle_temp;\012    _kFeeder_time_stamp_shreg = _148;\012    (void)_148;\012   } // if _146\012   else\012   {\012    float16 _150 = _kFeeder_value_shreg;\012    _kFeeder_value_shreg = _150;\012    (void)_150;\012    uint _152 = _kFeeder_time_stamp_shreg;\012    _kFeeder_time_stamp_shreg = _152;\012    (void)_152;\012   } // if _146 else\012   float16 _154 = _kFeeder_value_shreg;\012   float16 _155 = __fpga_reg(__fpga_reg(_154));\012   _kFeeder_value_shreg = _155;\012   (void)_155;\012   uint _157 = _kFeeder_time_stamp_shreg;\012   uint _158 = __fpga_reg(__fpga_reg(_157));\012   _kFeeder_time_stamp_shreg = _158;\012   (void)_158;\012   uint _159 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012   uint _161 = _kFeeder_time_stamp_shreg;\012   uint _162 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _163 = _161 % _162;\012   bool _164 = _159 <= _163;\012   if (_164)\012   {\012    uint _166 = _kFeeder_time_stamp_shreg;\012    uint _167 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _168 = _166 % _167;\012    uint _169 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012    uint _170 = _168 - _169;\012    uint _171 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _172 = _170 & _171;\012    int _173 = (int)(_172);\012    bool _174 = _kFeeder_s0_buf == _173;\012    if (_174)\012    {\012     float16 _176 = _kFeeder_value_shreg;\012     uint _178 = _kFeeder_time_stamp_shreg;\012     uint _179 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012     uint _180 = _178 / _179;\012     uint _181 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _182 = _180 & _181;\012     bool _183 = (bool)(_182);\012     uint _185 = _178 % _179;\012     uint _186 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012     uint _187 = _185 - _186;\012     int _188 = (int)(_187);\012     int _189 = _188 >> 8;\012     int _191 = _188 >> 4;\012     int _192 = _191 & 15;\012     _kFeeder_DB_0_ibuffer[_183][_189][_192][_kFeeder_s0_buf] = _176;\012    } // if _174\012   } // if _164\012   uint _194 = _kFeeder_time_stamp_shreg;\012   uint _195 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012   uint _196 = _194 / _195;\012   int _197 = (int)(_196);\012   int _198 = _I_extent_0 >> 8;\012   int _199 = _198 * 192;\012   bool _200 = _197 <= _199;\012   uint _201 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _203 = _201 < _196;\012   bool _204 = _200 && _203;\012   if (_204)\012   {\012    uint _206 = _kFeeder_time_stamp_shreg;\012    uint _207 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012    uint _208 = _206 / _207;\012    uint _209 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _210 = _208 & _209;\012    bool _211 = (bool)(_210);\012    bool _212 = !(_211);\012    uint _214 = _206 % _207;\012    int _215 = (int)(_214);\012    int _216 = _215 >> 10;\012    int _218 = _215 >> 4;\012    int _219 = _218 & 15;\012    float16 _220 = _kFeeder_DB_0_ibuffer[_212][_216][_219][_kFeeder_s0_buf];\012    _kFeeder_channel_array.s[_kFeeder_s0_buf] = _220;\012    (void)_kFeeder_s0_buf;\012   } // if _204\012  } // for _kFeeder_s0_buf\012  uint _222 = _kFeeder_time_stamp_shreg;\012  uint _223 = (uint)(ADD_UINT64_T_SUFFIX(3072));\012  uint _224 = _222 / _223;\012  int _225 = (int)(_224);\012  int _226 = _I_extent_0 >> 8;\012  int _227 = _226 * 192;\012  bool _228 = _225 <= _227;\012  uint _229 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _231 = _229 < _224;\012  bool _232 = _228 && _231;\012  if (_232)\012  {\012   write_channel_intel(_kFeeder_channel, _kFeeder_channel_array);\012   (void)_kFeeder_channel_array;\012  } // if _232\012  uint _233 = _kFeeder_cycle_temp;\012  uint _234 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _235 = _233 + _234;\012  _kFeeder_cycle_temp = _235;\012 } // for _kFeeder_s0_outermost_loop\012} // kernel kernel_kFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _I_extent_0)\012{\012 _kFeeder_channel_array_t _kFeeder_channel_array;\012 _iFeeder_channel_array_t _iFeeder_channel_array;\012 // produce C\012 float _C_shreg[1024][16][14];\012 float _C_pipe_shreg[16][13313];\012 // produce B\012 float16 _B_shreg[16];\012 float _C_temp[16][14];\012 // produce A\012 float16 _A_shreg[14];\012 float _C_shreg_temp;\012 int _C_pipe_iter_temp;\012 int _C_pipe_base_temp;\012 _C_pipe_iter_temp = 14336;\012 _C_pipe_base_temp = 0;\012 int _236 = _I_extent_0 >> 8;\012 int _237 = _236 * 4;\012 int _238 = _237 + 1;\012 for (int _A_s0_n_x_y = 0; _A_s0_n_x_y < 0 + _238; _A_s0_n_x_y++)\012 {\012  for (int _A_s0_ci_kx_ky_xx_yy_coo_xxx = 0; _A_s0_ci_kx_ky_xx_yy_coo_xxx < 0 + 147456; _A_s0_ci_kx_ky_xx_yy_coo_xxx++)\012  {\012   #pragma unroll\012   for (int _dummy__1_s0_yyy = 0; _dummy__1_s0_yyy < 0 + 14; _dummy__1_s0_yyy++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_cooo = 0; _dummy_s0_cooo < 0 + 16; _dummy_s0_cooo++)\012    {\012     float _240 = _C_shreg[1023][_dummy_s0_cooo][_dummy__1_s0_yyy];\012     _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy] = _240;\012     #pragma unroll\012     for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012     {\012      int _241 = 1023 - _dummy__2_s0_l1;\012      int _242 = 1022 - _dummy__2_s0_l1;\012      float _244 = _C_shreg[_242][_dummy_s0_cooo][_dummy__1_s0_yyy];\012      _C_shreg[_241][_dummy_s0_cooo][_dummy__1_s0_yyy] = _244;\012      (void)_244;\012     } // for _dummy__2_s0_l1\012     float _245 = _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy];\012     _C_shreg[0][_dummy_s0_cooo][_dummy__1_s0_yyy] = _245;\012     (void)_245;\012    } // for _dummy_s0_cooo\012   } // for _dummy__1_s0_yyy\012   int _246 = _I_extent_0 >> 8;\012   int _247 = _246 * 4;\012   bool _248 = _A_s0_n_x_y < _247;\012   if (_248)\012   {\012    _kFeeder_channel_array_t __249 = read_channel_intel(_kFeeder_channel);\012    _kFeeder_channel_array = __249;\012    (void)__249;\012    _iFeeder_channel_array_t __250 = read_channel_intel(_iFeeder_channel);\012    _iFeeder_channel_array = __250;\012    (void)__250;\012   } // if _248\012   #pragma unroll\012   for (int _A_s0_yyy = 0; _A_s0_yyy < 0 + 14; _A_s0_yyy++)\012   {\012    #pragma unroll\012    for (int _A_s0_cooo = 0; _A_s0_cooo < 0 + 16; _A_s0_cooo++)\012    {\012     float16 _251;\012     bool _252 = _A_s0_cooo == 0;\012     if (_252)\012     {\012      float16 __253 = _iFeeder_channel_array.s[_A_s0_yyy];\012      _251 = __253;\012     } // if _252\012     else\012     {\012      float16 _255 = _A_shreg[_A_s0_yyy];\012      _251 = _255;\012     } // if _252 else\012     float16 _256 = _251;\012     _A_shreg[_A_s0_yyy] = _256;\012     (void)_256;\012     float16 _258 = _A_shreg[_A_s0_yyy];\012     float16 _259 = __fpga_reg(__fpga_reg(_258));\012     _A_shreg[_A_s0_yyy] = _259;\012     (void)_259;\012     float16 _260;\012     bool _261 = _A_s0_yyy == 0;\012     if (_261)\012     {\012      float16 __262 = _kFeeder_channel_array.s[_A_s0_cooo];\012      _260 = __262;\012     } // if _261\012     else\012     {\012      float16 _264 = _B_shreg[_A_s0_cooo];\012      _260 = _264;\012     } // if _261 else\012     float16 _265 = _260;\012     _B_shreg[_A_s0_cooo] = _265;\012     (void)_265;\012     float16 _267 = _B_shreg[_A_s0_cooo];\012     float16 _268 = __fpga_reg(__fpga_reg(_267));\012     _B_shreg[_A_s0_cooo] = _268;\012     (void)_268;\012     float _269;\012     int _270 = _A_s0_ci_kx_ky_xx_yy_coo_xxx / 9216;\012     bool _271 = _270 == 0;\012     int _272 = _A_s0_ci_kx_ky_xx_yy_coo_xxx % 9216;\012     int _273 = _272 / 3072;\012     bool _274 = _273 == 0;\012     bool _275 = _271 && _274;\012     int _276 = _A_s0_ci_kx_ky_xx_yy_coo_xxx % 3072;\012     int _277 = _276 >> 10;\012     bool _278 = _277 == 0;\012     bool _279 = _275 && _278;\012     if (_279)\012     {\012      float _280 = float_from_bits(0 /* 0 */);\012      _269 = _280;\012     } // if _279\012     else\012     {\012      float _282 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy];\012      float _283 = __fpga_reg(_282);\012      _269 = _283;\012     } // if _279 else\012     float _284 = _269;\012     _C_shreg_temp = _284;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 16; _A_s0_cii++)\012     {\012      float _285 = _C_shreg_temp;\012      float _287 = _A_shreg[_A_s0_yyy][_A_s0_cii];\012      float _289 = _B_shreg[_A_s0_cooo][_A_s0_cii];\012      float _290 = _287 * _289;\012      float _291 = _285 + _290;\012      _C_shreg_temp = _291;\012      int _292 = _A_s0_cii & 3;\012      bool _293 = _292 == 3;\012      if (_293)\012      {\012       float _294 = _C_shreg_temp;\012       float _295 = __fpga_reg(_294);\012       _C_shreg_temp = _295;\012      } // if _293\012     } // for _A_s0_cii\012     float _296 = _C_shreg_temp;\012     _C_shreg[0][_A_s0_cooo][_A_s0_yyy] = _296;\012     (void)_296;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 16; _A_s0_cii++)\012     {\012      bool _297 = _A_s0_cii == 15;\012      int _298 = _A_s0_ci_kx_ky_xx_yy_coo_xxx % 3072;\012      int _299 = _298 >> 10;\012      bool _300 = _299 == 2;\012      bool _301 = _297 && _300;\012      int _302 = _A_s0_ci_kx_ky_xx_yy_coo_xxx % 9216;\012      int _303 = _302 / 3072;\012      bool _304 = _303 == 2;\012      bool _305 = _301 && _304;\012      int _306 = _A_s0_ci_kx_ky_xx_yy_coo_xxx / 9216;\012      bool _307 = _306 == 15;\012      bool _308 = _305 && _307;\012      if (_308)\012      {\012       int _309 = _A_s0_yyy * 1024;\012       float _311 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy];\012       _C_pipe_shreg[_A_s0_cooo][_309] = _311;\012       (void)_311;\012      } // if _308\012     } // for _A_s0_cii\012    } // for _A_s0_cooo\012   } // for _A_s0_yyy\012   int _312 = _A_s0_ci_kx_ky_xx_yy_coo_xxx & 15;\012   bool _313 = _312 == 0;\012   int _314 = _A_s0_ci_kx_ky_xx_yy_coo_xxx & 255;\012   int _315 = _314 >> 4;\012   bool _316 = _315 == 0;\012   bool _317 = _313 && _316;\012   int _318 = _A_s0_ci_kx_ky_xx_yy_coo_xxx & 511;\012   int _319 = _318 >> 8;\012   bool _320 = _319 == 0;\012   bool _321 = _317 && _320;\012   int _322 = _A_s0_ci_kx_ky_xx_yy_coo_xxx & 1023;\012   int _323 = _322 >> 9;\012   bool _324 = _323 == 0;\012   bool _325 = _321 && _324;\012   int _326 = _A_s0_ci_kx_ky_xx_yy_coo_xxx / 9216;\012   bool _327 = _326 == 15;\012   bool _328 = _325 && _327;\012   int _329 = _A_s0_ci_kx_ky_xx_yy_coo_xxx % 9216;\012   int _330 = _329 / 3072;\012   bool _331 = _330 == 2;\012   bool _332 = _328 && _331;\012   int _333 = _A_s0_ci_kx_ky_xx_yy_coo_xxx % 3072;\012   int _334 = _333 >> 10;\012   bool _335 = _334 == 2;\012   bool _336 = _332 && _335;\012   int _337 = _I_extent_0 >> 8;\012   int _338 = _337 * 4;\012   bool _339 = _A_s0_n_x_y < _338;\012   bool _340 = _336 && _339;\012   if (_340)\012   {\012    int _341 = _C_pipe_iter_temp;\012    _C_pipe_base_temp = _341;\012   } // if _340\012   float16 _Out_channel_temp;\012   #pragma unroll\012   for (int _C_pipe_b__254 = 0; _C_pipe_b__254 < 0 + 16; _C_pipe_b__254++)\012   {\012    float _343 = _C_pipe_shreg[_C_pipe_b__254][0];\012    _Out_channel_temp[_C_pipe_b__254] = _343;\012    #pragma unroll\012    for (int _C_pipe_b__254_dummy = 0; _C_pipe_b__254_dummy < 0 + 16; _C_pipe_b__254_dummy++)\012    {\012     float _344 = _Out_channel_temp[_C_pipe_b__254_dummy];\012     float _345 = __fpga_reg(__fpga_reg(_344));\012     _Out_channel_temp[_C_pipe_b__254_dummy] = _345;\012    } // for _C_pipe_b__254_dummy\012   } // for _C_pipe_b__254\012   int _346 = _C_pipe_iter_temp;\012   int _347 = _C_pipe_base_temp;\012   int _348 = _347 + 14336;\012   bool _349 = _346 < _348;\012   if (_349)\012   {\012    float16 _350 = _Out_channel_temp;\012    write_channel_intel(_Out_channel, _350);\012    (void)_350;\012   } // if _349\012   #pragma unroll\012   for (int _C_pipe_b__255 = 0; _C_pipe_b__255 < 0 + 16; _C_pipe_b__255++)\012   {\012    #pragma unroll\012    for (int _C_pipe_p__127 = 0; _C_pipe_p__127 < 0 + 13; _C_pipe_p__127++)\012    {\012     #pragma unroll\012     for (int _C_pipe_l__127 = 0; _C_pipe_l__127 < 0 + 1023; _C_pipe_l__127++)\012     {\012      int _351 = _C_pipe_p__127 * 1024;\012      int _352 = _351 + _C_pipe_l__127;\012      int _353 = _352 + 1;\012      float _355 = _C_pipe_shreg[_C_pipe_b__255][_353];\012      _C_pipe_shreg[_C_pipe_b__255][_352] = _355;\012      (void)_355;\012     } // for _C_pipe_l__127\012     int _356 = _C_pipe_p__127 * 1024;\012     int _357 = _356 + 1023;\012     int _358 = _356 + 1024;\012     float _360 = _C_pipe_shreg[_C_pipe_b__255][_358];\012     float _361 = __fpga_reg(__fpga_reg(_360));\012     _C_pipe_shreg[_C_pipe_b__255][_357] = _361;\012     (void)_361;\012    } // for _C_pipe_p__127\012   } // for _C_pipe_b__255\012   int _362 = _C_pipe_iter_temp;\012   int _363 = _362 + 1;\012   _C_pipe_iter_temp = _363;\012  } // for _A_s0_ci_kx_ky_xx_yy_coo_xxx\012 } // for _A_s0_n_x_y\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _I_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _364 = _I_extent_0 >> 8;\012 for (int _unloader_s0_n = 0; _unloader_s0_n < 0 + _364; _unloader_s0_n++)\012 {\012  for (int _unloader_s0_x_y_yyy_xx_yy_coo_xxx = 0; _unloader_s0_x_y_yyy_xx_yy_coo_xxx < 0 + 57344; _unloader_s0_x_y_yyy_xx_yy_coo_xxx++)\012  {\012   float16 __365 = read_channel_intel(_Out_channel);\012   int _366 = _addr_temp;\012   int _367 = _366 * 16;\012   vstore16(__365, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _367);\012   int _368 = _addr_temp;\012   int _369 = _368 + 1;\012   _addr_temp = _369;\012  } // for _unloader_s0_x_y_yyy_xx_yy_coo_xxx\012 } // for _unloader_s0_n\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
