

================================================================
== Vitis HLS Report for 'lc_mgvf_stencil_core'
================================================================
* Date:           Wed Mar 31 18:06:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        exchange_stream_down_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.300 us|  0.300 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      776|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    69|     7297|     4422|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        9|    -|
|Register             |        -|     -|     2649|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    69|     9946|     5751|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_0_U4   |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_0_U6   |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_0_U8   |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_0_U10  |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_0_U12  |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_0_U14  |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_0_U15  |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_0_U16  |fadd_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U30     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U31     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U32     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U33     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U34     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U35     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U36     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U37     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U38     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U39     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U40     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U41     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U42     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U43     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U44     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U45     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U19   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U20   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U21   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U22   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U23   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U24   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U25   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U26   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U27   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U28   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_0_U29   |fmul_32ns_32ns_32_4_max_dsp_0   |        0|   3|  143|   78|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U1   |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U2   |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U3   |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U5   |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U7   |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U9   |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U11  |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U13  |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U17  |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    |fsub_32ns_32ns_32_7_full_dsp_0_U18  |fsub_32ns_32ns_32_7_full_dsp_0  |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  69| 7297| 4422|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |and_ln15_1_fu_412_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln15_2_fu_481_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln15_3_fu_550_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln15_4_fu_619_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln15_5_fu_688_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln15_6_fu_757_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln15_7_fu_826_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln15_fu_343_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln16_1_fu_418_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln16_2_fu_487_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln16_3_fu_556_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln16_4_fu_625_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln16_5_fu_694_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln16_6_fu_763_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln16_7_fu_832_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln16_fu_349_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_10_fu_670_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_11_fu_676_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_12_fu_739_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_13_fu_745_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_14_fu_808_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_15_fu_814_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_1_fu_331_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_2_fu_394_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_3_fu_400_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_4_fu_463_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_5_fu_469_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_6_fu_532_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_7_fu_538_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_8_fu_601_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_9_fu_607_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln15_fu_325_p2       |      icmp|   0|  0|  11|           8|           2|
    |or_ln15_1_fu_406_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln15_2_fu_475_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln15_3_fu_544_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln15_4_fu_613_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln15_5_fu_682_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln15_6_fu_751_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln15_7_fu_820_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln15_fu_337_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln16_1_fu_432_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln16_2_fu_501_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln16_3_fu_570_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln16_4_fu_639_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln16_5_fu_708_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln16_6_fu_777_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln16_7_fu_846_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln16_fu_363_p2         |        or|   0|  0|   2|           1|           1|
    |out_1_fu_438_p3           |    select|   0|  0|  32|           1|          32|
    |out_2_fu_507_p3           |    select|   0|  0|  32|           1|          32|
    |out_3_fu_576_p3           |    select|   0|  0|  32|           1|          32|
    |out_4_fu_645_p3           |    select|   0|  0|  32|           1|          32|
    |out_5_fu_714_p3           |    select|   0|  0|  32|           1|          32|
    |out_6_fu_783_p3           |    select|   0|  0|  32|           1|          32|
    |out_7_fu_852_p3           |    select|   0|  0|  32|           1|          32|
    |out_fu_369_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln16_10_fu_700_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln16_12_fu_769_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln16_14_fu_838_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln16_2_fu_424_p3   |    select|   0|  0|  30|           1|          30|
    |select_ln16_4_fu_493_p3   |    select|   0|  0|  30|           1|          30|
    |select_ln16_6_fu_562_p3   |    select|   0|  0|  30|           1|          30|
    |select_ln16_8_fu_631_p3   |    select|   0|  0|  30|           1|          30|
    |select_ln16_fu_355_p3     |    select|   0|  0|  30|           1|          30|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 776|         296|         552|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |DL_reg_1024        |  32|   0|   32|          0|
    |DR_reg_1070        |  32|   0|   32|          0|
    |D_reg_1047         |  32|   0|   32|          0|
    |L_reg_978          |  32|   0|   32|          0|
    |R_reg_1001         |  32|   0|   32|          0|
    |UL_reg_919         |  32|   0|   32|          0|
    |UR_reg_955         |  32|   0|   32|          0|
    |U_reg_927          |  32|   0|   32|          0|
    |add1_reg_991       |  32|   0|   32|          0|
    |add2_reg_1014      |  32|   0|   32|          0|
    |add3_reg_1037      |  32|   0|   32|          0|
    |add4_reg_1060      |  32|   0|   32|          0|
    |add5_reg_1083      |  32|   0|   32|          0|
    |add6_reg_1093      |  32|   0|   32|          0|
    |add_reg_968        |  32|   0|   32|          0|
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  32|   0|   32|          0|
    |c_int_reg          |  32|   0|   32|          0|
    |c_read_reg_906     |  32|   0|   32|          0|
    |d_int_reg          |  32|   0|   32|          0|
    |d_read_reg_871     |  32|   0|   32|          0|
    |dl_int_reg         |  32|   0|   32|          0|
    |dl_read_reg_876    |  32|   0|   32|          0|
    |dr_int_reg         |  32|   0|   32|          0|
    |dr_read_reg_866    |  32|   0|   32|          0|
    |l_int_reg          |  32|   0|   32|          0|
    |l_read_reg_886     |  32|   0|   32|          0|
    |mul10_reg_1119     |  32|   0|   32|          0|
    |mul1_reg_973       |  32|   0|   32|          0|
    |mul2_reg_996       |  32|   0|   32|          0|
    |mul3_reg_1019      |  32|   0|   32|          0|
    |mul4_reg_1042      |  32|   0|   32|          0|
    |mul5_reg_1065      |  32|   0|   32|          0|
    |mul6_reg_1088      |  32|   0|   32|          0|
    |mul7_reg_1098      |  32|   0|   32|          0|
    |mul8_reg_1109      |  32|   0|   32|          0|
    |mul9_reg_950       |  32|   0|   32|          0|
    |mul_reg_945        |  32|   0|   32|          0|
    |out_1_reg_940      |   7|   0|   32|         25|
    |out_2_reg_963      |   7|   0|   32|         25|
    |out_3_reg_986      |   7|   0|   32|         25|
    |out_4_reg_1009     |   7|   0|   32|         25|
    |out_5_reg_1032     |   7|   0|   32|         25|
    |out_6_reg_1055     |   7|   0|   32|         25|
    |out_7_reg_1078     |   7|   0|   32|         25|
    |out_reg_935        |   7|   0|   32|         25|
    |r_int_reg          |  32|   0|   32|          0|
    |r_read_reg_881     |  32|   0|   32|          0|
    |sub_reg_1114       |  32|   0|   32|          0|
    |u_int_reg          |  32|   0|   32|          0|
    |ul_int_reg         |  32|   0|   32|          0|
    |ur_int_reg         |  32|   0|   32|          0|
    |ur_read_reg_891    |  32|   0|   32|          0|
    |vHe_reg_1103       |  32|   0|   32|          0|
    |vI_int_reg         |  32|   0|   32|          0|
    |vI_read_reg_860    |  32|   0|   32|          0|
    |DL_reg_1024        |  64|  32|   32|          0|
    |DR_reg_1070        |  64|  32|   32|          0|
    |D_reg_1047         |  64|  32|   32|          0|
    |L_reg_978          |  64|  32|   32|          0|
    |R_reg_1001         |  64|  32|   32|          0|
    |UL_reg_919         |  64|  32|   32|          0|
    |UR_reg_955         |  64|  32|   32|          0|
    |U_reg_927          |  64|  32|   32|          0|
    |c_read_reg_906     |  64|  32|   32|          0|
    |d_read_reg_871     |  64|  32|   32|          0|
    |dl_read_reg_876    |  64|  32|   32|          0|
    |dr_read_reg_866    |  64|  32|   32|          0|
    |l_read_reg_886     |  64|  32|   32|          0|
    |r_read_reg_881     |  64|  32|   32|          0|
    |ur_read_reg_891    |  64|  32|   32|          0|
    |vHe_reg_1103       |  64|  32|   32|          0|
    |vI_read_reg_860    |  64|  32|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |2649| 544| 2305|        200|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  lc_mgvf_stencil_core|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  lc_mgvf_stencil_core|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  lc_mgvf_stencil_core|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  lc_mgvf_stencil_core|  return value|
|c          |   in|   32|     ap_none|                     c|        scalar|
|ul         |   in|   32|     ap_none|                    ul|        scalar|
|u          |   in|   32|     ap_none|                     u|        scalar|
|ur         |   in|   32|     ap_none|                    ur|        scalar|
|l          |   in|   32|     ap_none|                     l|        scalar|
|r          |   in|   32|     ap_none|                     r|        scalar|
|dl         |   in|   32|     ap_none|                    dl|        scalar|
|d          |   in|   32|     ap_none|                     d|        scalar|
|dr         |   in|   32|     ap_none|                    dr|        scalar|
|vI         |   in|   32|     ap_none|                    vI|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

