.`vtype` register layout
[cols=">2,4,10"]
[%autowidth]
|===
|     Bits | Name       | Description

|   XLEN-1 | vill       | Illegal value if set
| XLEN-2:8 |            | Reserved (write 0)
|      7:6 | vediv[1:0] | Used by EDIV extension
|      5:3 | vsew[2:0]  | Standard element width (SEW) setting
|      2:0 | vlmul[2:0] | Vector register group multiplier (LMUL) setting
|===
