0.6
2018.3
Dec  7 2018
00:33:28
c:/users/zhouzhiwen/desktop/antsdr_standalone/hdl/projects/antsdr_e310/antsdr_lvds/antsdr_ccbob_lvds.tmp/sync_generator_v1_0_project/sync_generator_v1_0_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
c:/users/zhouzhiwen/desktop/antsdr_standalone/hdl/projects/antsdr_e310/ip_repo/sync_generator_1.0/hdl/sync_gen.v,1649547884,verilog,,,,sync_gen,,,,,,,,
