Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Jan 13 14:08:24 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328452718.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.411        0.000                      0                10748        0.007        0.000                      0                10748        0.264        0.000                       0                  3398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.411        0.000                      0                10734        0.007        0.000                      0                10734        3.750        0.000                       0                  3302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.518     7.036 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.226    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689     8.166    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.351     8.518    
                         clock uncertainty           -0.053     8.465    
    SLICE_X162Y172       FDPE (Setup_fdpe_C_D)       -0.016     8.449    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.642ns (34.294%)  route 1.230ns (65.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.518     7.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.872     7.902    reset_counter[0]
    SLICE_X158Y174       LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.385    reset_counter[3]_i_1_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.642ns (34.294%)  route 1.230ns (65.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.518     7.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.872     7.902    reset_counter[0]
    SLICE_X158Y174       LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.385    reset_counter[3]_i_1_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.642ns (34.294%)  route 1.230ns (65.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.518     7.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.872     7.902    reset_counter[0]
    SLICE_X158Y174       LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.385    reset_counter[3]_i_1_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.642ns (34.294%)  route 1.230ns (65.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.518     7.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.872     7.902    reset_counter[0]
    SLICE_X158Y174       LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.385    reset_counter[3]_i_1_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.011%)  route 0.584ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.584     7.580    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.315    11.477    
                         clock uncertainty           -0.053    11.424    
    SLICE_X158Y175       FDSE (Setup_fdse_C_S)       -0.695    10.729    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.011%)  route 0.584ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.584     7.580    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.315    11.477    
                         clock uncertainty           -0.053    11.424    
    SLICE_X158Y175       FDSE (Setup_fdse_C_S)       -0.695    10.729    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.011%)  route 0.584ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.584     7.580    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.315    11.477    
                         clock uncertainty           -0.053    11.424    
    SLICE_X158Y175       FDSE (Setup_fdse_C_S)       -0.695    10.729    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.011%)  route 0.584ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.584     7.580    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.315    11.477    
                         clock uncertainty           -0.053    11.424    
    SLICE_X158Y175       FDSE (Setup_fdse_C_S)       -0.695    10.729    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.795ns (42.376%)  route 1.081ns (57.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.478     6.991 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.081     8.072    reset_counter[1]
    SLICE_X158Y175       LUT2 (Prop_lut2_I1_O)        0.317     8.389 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.389    reset_counter[1]_i_1_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y175       FDSE (Setup_fdse_C_D)        0.118    11.578    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  3.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.164     2.105 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.161    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.553     1.941    
    SLICE_X162Y172       FDPE (Hold_fdpe_C_D)         0.060     2.001    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.217    reset_counter[0]
    SLICE_X159Y175       LUT6 (Prop_lut6_I1_O)        0.045     2.262 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.262    ic_reset_i_1_n_0
    SLICE_X159Y175       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X159Y175       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.950    
    SLICE_X159Y175       FDRE (Hold_fdre_C_D)         0.091     2.041    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.298    reset_counter[0]
    SLICE_X158Y175       LUT2 (Prop_lut2_I0_O)        0.043     2.341 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.341    reset_counter[1]_i_1_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y175       FDSE (Hold_fdse_C_D)         0.131     2.068    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.298    reset_counter[0]
    SLICE_X158Y175       LUT4 (Prop_lut4_I1_O)        0.043     2.341 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.341    reset_counter[3]_i_2_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y175       FDSE (Hold_fdse_C_D)         0.131     2.068    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.298    reset_counter[0]
    SLICE_X158Y175       LUT3 (Prop_lut3_I1_O)        0.045     2.343 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    reset_counter[2]_i_1_n_0
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y175       FDSE (Hold_fdse_C_D)         0.121     2.058    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y175       FDSE (Prop_fdse_C_Q)         0.164     2.101 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.298    reset_counter[0]
    SLICE_X158Y175       LUT1 (Prop_lut1_I0_O)        0.045     2.343 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.343    reset_counter0[0]
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y175       FDSE (Hold_fdse_C_D)         0.120     2.057    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.345%)  route 0.238ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.327    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y175       FDSE (Hold_fdse_C_S)        -0.044     1.929    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.345%)  route 0.238ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.327    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y175       FDSE (Hold_fdse_C_S)        -0.044     1.929    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.345%)  route 0.238ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.327    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y175       FDSE (Hold_fdse_C_S)        -0.044     1.929    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.345%)  route 0.238ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.327    clk200_rst
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y175       FDSE (Hold_fdse_C_S)        -0.044     1.929    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y175   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y175   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y175   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y175   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X159Y175   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X159Y175   ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X159Y175   ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y175   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 3.061ns (32.564%)  route 6.339ns (67.436%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          1.080    10.396    sdram_bankmachine7_consume[1]_i_2_n_0
    SLICE_X151Y163       LUT5 (Prop_lut5_I3_O)        0.124    10.520 r  sdram_bankmachine5_consume[0]_i_1/O
                         net (fo=1, routed)           0.619    11.139    sdram_bankmachine5_consume[0]_i_1_n_0
    SLICE_X151Y162       FDRE                                         r  sdram_bankmachine5_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.622    11.622    sys_clk
    SLICE_X151Y162       FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
                         clock pessimism              0.093    11.715    
                         clock uncertainty           -0.057    11.658    
    SLICE_X151Y162       FDRE (Setup_fdre_C_D)       -0.108    11.550    sdram_bankmachine5_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine6_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 3.061ns (33.298%)  route 6.132ns (66.702%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.927    10.243    sdram_bankmachine7_consume[1]_i_2_n_0
    SLICE_X156Y170       LUT5 (Prop_lut5_I3_O)        0.124    10.367 r  sdram_bankmachine6_consume[0]_i_1/O
                         net (fo=1, routed)           0.564    10.932    sdram_bankmachine6_consume[0]_i_1_n_0
    SLICE_X155Y171       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.615    11.615    sys_clk
    SLICE_X155Y171       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X155Y171       FDRE (Setup_fdre_C_D)       -0.081    11.555    sdram_bankmachine6_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.061ns (33.812%)  route 5.992ns (66.188%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.867    10.183    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X148Y168       LUT5 (Prop_lut5_I4_O)        0.124    10.307 r  lm32_cpu/load_store_unit/sdram_bankmachine5_level[3]_i_1/O
                         net (fo=4, routed)           0.485    10.792    lm32_cpu_n_124
    SLICE_X148Y167       FDRE                                         r  sdram_bankmachine5_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.618    11.618    sys_clk
    SLICE_X148Y167       FDRE                                         r  sdram_bankmachine5_level_reg[0]/C
                         clock pessimism              0.093    11.711    
                         clock uncertainty           -0.057    11.654    
    SLICE_X148Y167       FDRE (Setup_fdre_C_CE)      -0.169    11.485    sdram_bankmachine5_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.061ns (33.812%)  route 5.992ns (66.188%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.867    10.183    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X148Y168       LUT5 (Prop_lut5_I4_O)        0.124    10.307 r  lm32_cpu/load_store_unit/sdram_bankmachine5_level[3]_i_1/O
                         net (fo=4, routed)           0.485    10.792    lm32_cpu_n_124
    SLICE_X148Y167       FDRE                                         r  sdram_bankmachine5_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.618    11.618    sys_clk
    SLICE_X148Y167       FDRE                                         r  sdram_bankmachine5_level_reg[3]/C
                         clock pessimism              0.093    11.711    
                         clock uncertainty           -0.057    11.654    
    SLICE_X148Y167       FDRE (Setup_fdre_C_CE)      -0.169    11.485    sdram_bankmachine5_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 3.061ns (33.601%)  route 6.049ns (66.399%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 11.616 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.775    10.091    sdram_bankmachine7_consume[1]_i_2_n_0
    SLICE_X151Y166       LUT5 (Prop_lut5_I3_O)        0.124    10.215 r  sdram_bankmachine0_consume[0]_i_1/O
                         net (fo=1, routed)           0.634    10.849    sdram_bankmachine0_consume[0]_i_1_n_0
    SLICE_X153Y168       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.616    11.616    sys_clk
    SLICE_X153Y168       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
                         clock pessimism              0.078    11.694    
                         clock uncertainty           -0.057    11.637    
    SLICE_X153Y168       FDRE (Setup_fdre_C_D)       -0.081    11.556    sdram_bankmachine0_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 3.061ns (34.175%)  route 5.896ns (65.825%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.763    10.079    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X153Y165       LUT5 (Prop_lut5_I4_O)        0.124    10.203 r  lm32_cpu/load_store_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.493    10.696    lm32_cpu_n_130
    SLICE_X151Y165       FDRE                                         r  sdram_bankmachine0_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.620    11.620    sys_clk
    SLICE_X151Y165       FDRE                                         r  sdram_bankmachine0_level_reg[1]/C
                         clock pessimism              0.093    11.713    
                         clock uncertainty           -0.057    11.656    
    SLICE_X151Y165       FDRE (Setup_fdre_C_CE)      -0.205    11.451    sdram_bankmachine0_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.451    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 3.061ns (34.175%)  route 5.896ns (65.825%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.763    10.079    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X153Y165       LUT5 (Prop_lut5_I4_O)        0.124    10.203 r  lm32_cpu/load_store_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.493    10.696    lm32_cpu_n_130
    SLICE_X151Y165       FDRE                                         r  sdram_bankmachine0_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.620    11.620    sys_clk
    SLICE_X151Y165       FDRE                                         r  sdram_bankmachine0_level_reg[2]/C
                         clock pessimism              0.093    11.713    
                         clock uncertainty           -0.057    11.656    
    SLICE_X151Y165       FDRE (Setup_fdre_C_CE)      -0.205    11.451    sdram_bankmachine0_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.451    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine1_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 3.061ns (34.199%)  route 5.889ns (65.801%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.870    10.186    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X152Y164       LUT5 (Prop_lut5_I4_O)        0.124    10.310 r  lm32_cpu/load_store_unit/sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.689    lm32_cpu_n_128
    SLICE_X152Y164       FDRE                                         r  sdram_bankmachine1_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.621    11.621    sys_clk
    SLICE_X152Y164       FDRE                                         r  sdram_bankmachine1_level_reg[0]/C
                         clock pessimism              0.078    11.699    
                         clock uncertainty           -0.057    11.642    
    SLICE_X152Y164       FDRE (Setup_fdre_C_CE)      -0.169    11.473    sdram_bankmachine1_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.473    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine1_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 3.061ns (34.199%)  route 5.889ns (65.801%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.870    10.186    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X152Y164       LUT5 (Prop_lut5_I4_O)        0.124    10.310 r  lm32_cpu/load_store_unit/sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.689    lm32_cpu_n_128
    SLICE_X152Y164       FDRE                                         r  sdram_bankmachine1_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.621    11.621    sys_clk
    SLICE_X152Y164       FDRE                                         r  sdram_bankmachine1_level_reg[1]/C
                         clock pessimism              0.078    11.699    
                         clock uncertainty           -0.057    11.642    
    SLICE_X152Y164       FDRE (Setup_fdre_C_CE)      -0.169    11.473    sdram_bankmachine1_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.473    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine1_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 3.061ns (34.199%)  route 5.889ns (65.801%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.739     1.739    sys_clk
    SLICE_X150Y164       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y164       FDRE (Prop_fdre_C_Q)         0.518     2.257 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.026     3.283    storage_4_reg_0_7_6_11/ADDRC0
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.436 r  storage_4_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           0.969     4.404    p_0_in0_in[2]
    SLICE_X145Y162       LUT6 (Prop_lut6_I1_O)        0.331     4.735 r  sdram_bankmachine2_count[2]_i_13/O
                         net (fo=1, routed)           0.000     4.735    sdram_bankmachine2_count[2]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.267 r  sdram_bankmachine2_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.267    sdram_bankmachine2_count_reg[2]_i_8_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.538 r  sdram_bankmachine2_count_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.678     6.216    sdram_bankmachine2_hit
    SLICE_X150Y169       LUT6 (Prop_lut6_I3_O)        0.373     6.589 f  sdram_choose_req_grant[2]_i_32/O
                         net (fo=1, routed)           0.495     7.084    sdram_choose_req_grant[2]_i_32_n_0
    SLICE_X151Y169       LUT6 (Prop_lut6_I1_O)        0.124     7.208 f  sdram_choose_req_grant[2]_i_22/O
                         net (fo=7, routed)           0.880     8.088    sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.124     8.212 f  new_master_rdata_valid0_i_3/O
                         net (fo=1, routed)           0.000     8.212    new_master_rdata_valid0_i_3_n_0
    SLICE_X153Y168       MUXF7 (Prop_muxf7_I0_O)      0.212     8.424 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=31, routed)          0.593     9.017    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y170       LUT5 (Prop_lut5_I4_O)        0.299     9.316 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=25, routed)          0.870    10.186    lm32_cpu/load_store_unit/multiplexer_state_reg[0]
    SLICE_X152Y164       LUT5 (Prop_lut5_I4_O)        0.124    10.310 r  lm32_cpu/load_store_unit/sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.689    lm32_cpu_n_128
    SLICE_X152Y164       FDRE                                         r  sdram_bankmachine1_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.621    11.621    sys_clk
    SLICE_X152Y164       FDRE                                         r  sdram_bankmachine1_level_reg[2]/C
                         clock pessimism              0.078    11.699    
                         clock uncertainty           -0.057    11.642    
    SLICE_X152Y164       FDRE (Setup_fdre_C_CE)      -0.169    11.473    sdram_bankmachine1_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.473    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.729%)  route 0.223ns (61.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.604     0.604    lm32_cpu/instruction_unit/out
    SLICE_X141Y173       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y173       FDRE (Prop_fdre_C_Q)         0.141     0.745 r  lm32_cpu/instruction_unit/icache_refill_data_reg[15]/Q
                         net (fo=1, routed)           0.223     0.968    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][15]
    RAMB36_X7Y33         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.921     0.921    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y33         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.665    
    RAMB36_X7Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     0.961    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.611     0.611    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y166       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y166       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/Q
                         net (fo=2, routed)           0.233     0.985    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[16]
    RAMB18_X7Y65         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.928     0.928    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y65         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.672    
    RAMB18_X7Y65         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     0.968    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMD32                                       r  storage_6_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMS32                                       r  storage_6_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMS32                                       r  storage_6_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.638     0.638    sys_clk
    SLICE_X159Y168       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     1.019    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X158Y168       RAMS32                                       r  storage_6_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.909     0.909    storage_6_reg_0_7_0_5/WCLK
    SLICE_X158Y168       RAMS32                                       r  storage_6_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X158Y168       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.961    storage_6_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y67     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y68     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y40    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y29    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y31    memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y35    memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y29    memdat_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memdat_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y34    memdat_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y171  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y171  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y180  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160  storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y160  storage_3_reg_0_7_0_5/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.390 (r) | FAST    |     3.659 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.823 (r) | SLOW    |    -0.243 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.374 (r) | SLOW    |    -2.396 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.580 (r) | SLOW    |    -2.617 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    11.464 (r) | SLOW    |    -2.427 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.372 (r) | SLOW    |      1.913 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.617 (r) | SLOW    |      1.569 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.919 (r) | SLOW    |      1.699 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.514 (r) | SLOW    |      1.988 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.685 (r) | SLOW    |      2.075 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.769 (r) | SLOW    |      1.640 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.522 (r) | SLOW    |      1.979 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.069 (r) | SLOW    |      1.761 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.825 (r) | SLOW    |      2.118 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.583 (r) | SLOW    |      2.470 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.837 (r) | SLOW    |      2.120 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      8.130 (r) | SLOW    |      2.265 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.595 (r) | SLOW    |      2.475 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.725 (r) | SLOW    |      2.537 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.290 (r) | SLOW    |      2.333 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.737 (r) | SLOW    |      2.541 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.369 (r) | SLOW    |      1.888 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.441 (r) | SLOW    |      2.378 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.370 (r) | SLOW    |      1.890 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.442 (r) | SLOW    |      2.375 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     14.296 (r) | SLOW    |      5.526 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     14.204 (r) | SLOW    |      5.483 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     14.331 (r) | SLOW    |      5.531 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     13.964 (r) | SLOW    |      5.406 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.336 (r) | SLOW    |      4.404 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.532 (r) | SLOW    |      4.103 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     11.684 (r) | SLOW    |      4.183 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     15.191 (r) | SLOW    |      5.683 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     12.088 (r) | SLOW    |      4.004 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.094 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.589 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.120 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.372 (r) | SLOW    |   1.913 (r) | FAST    |    0.755 |
ddram_dq[1]        |   6.617 (r) | SLOW    |   1.569 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.919 (r) | SLOW    |   1.699 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.514 (r) | SLOW    |   1.988 (r) | FAST    |    0.897 |
ddram_dq[4]        |   7.685 (r) | SLOW    |   2.075 (r) | FAST    |    1.068 |
ddram_dq[5]        |   6.769 (r) | SLOW    |   1.640 (r) | FAST    |    0.152 |
ddram_dq[6]        |   7.522 (r) | SLOW    |   1.979 (r) | FAST    |    0.905 |
ddram_dq[7]        |   7.069 (r) | SLOW    |   1.761 (r) | FAST    |    0.452 |
ddram_dq[8]        |   7.825 (r) | SLOW    |   2.118 (r) | FAST    |    1.208 |
ddram_dq[9]        |   8.583 (r) | SLOW    |   2.470 (r) | FAST    |    1.966 |
ddram_dq[10]       |   7.837 (r) | SLOW    |   2.120 (r) | FAST    |    1.220 |
ddram_dq[11]       |   8.130 (r) | SLOW    |   2.265 (r) | FAST    |    1.513 |
ddram_dq[12]       |   8.595 (r) | SLOW    |   2.475 (r) | FAST    |    1.978 |
ddram_dq[13]       |   8.725 (r) | SLOW    |   2.537 (r) | FAST    |    2.108 |
ddram_dq[14]       |   8.290 (r) | SLOW    |   2.333 (r) | FAST    |    1.673 |
ddram_dq[15]       |   8.737 (r) | SLOW    |   2.541 (r) | FAST    |    2.120 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.737 (r) | SLOW    |   1.569 (r) | FAST    |    2.120 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.073 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.369 (r) | SLOW    |   1.888 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.441 (r) | SLOW    |   2.378 (r) | FAST    |    1.072 |
ddram_dqs_p[0]     |   7.370 (r) | SLOW    |   1.890 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.442 (r) | SLOW    |   2.375 (r) | FAST    |    1.073 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.442 (r) | SLOW    |   1.888 (r) | FAST    |    1.073 |
-------------------+-------------+---------+-------------+---------+----------+




