#define ABIAS_P_NSE_DEFAULT 2.0E-02f
#define ABIAS_P_NSE_DEFAULT 5.0E-03f
#define ACCEL_BACKEND_SAMPLE_RATE 1600
#define ACCEL_BACKEND_SAMPLE_RATE 2000
#define ACCEL_BIAS_LIM_SCALER 0.2f
#define ACCEL_CAL_MAX_NUM_PARAMS 9
#define ACCEL_CAL_TOLERANCE 0.1
#define ACCEL_DLPF_CFG_136HZ 0x02
#define ACCEL_DLPF_CFG_17HZ 0x05
#define ACCEL_DLPF_CFG_265HZ 0x00
#define ACCEL_DLPF_CFG_34HZ 0x04
#define ACCEL_DLPF_CFG_499HZ 0x07
#define ACCEL_DLPF_CFG_68HZ 0x03
#define ACCEL_DLPF_CFG_8HZ 0x06
#define ACCEL_DLPF_CFG_SHIFT 0x03
#define ACCESSPERMS (S_IRWXU | S_IRWXG | S_IRWXO)
#define ACC_P_NSE_DEFAULT 3.5E-01f
#define ACC_P_NSE_DEFAULT 6.0E-01f
#define ACD_DEBUG LWIP_DBG_OFF
#define ACD_FOREACH(acd,acd_list) for ((acd) = acd_list; (acd) != NULL; (acd) = (acd)->next)
#define ACD_RANDOM_PROBE_INTERVAL(netif,acd) ((LWIP_ACD_RAND(netif, acd) % ((PROBE_MAX - PROBE_MIN) * ACD_TICKS_PER_SECOND)) + (PROBE_MIN * ACD_TICKS_PER_SECOND ))
#define ACD_RANDOM_PROBE_WAIT(netif,acd) (LWIP_ACD_RAND(netif, acd) % (PROBE_WAIT * ACD_TICKS_PER_SECOND))
#define ACD_TICKS_PER_SECOND (1000 / ACD_TMR_INTERVAL)
#define ACD_TMR_INTERVAL 100
#define ACKCIADDR(opt,neg,val) if (neg) { u32_t l; if ((len -= CILEN_ADDR) < 0) goto bad; GETCHAR(citype, p); GETCHAR(cilen, p); if (cilen != CILEN_ADDR || citype != opt) goto bad; GETLONG(l, p); cilong = lwip_htonl(l); if (val != cilong) goto bad; }
#define ACKCIADDRS(opt,neg,val1,val2) if (neg) { u32_t l; if ((len -= CILEN_ADDRS) < 0) goto bad; GETCHAR(citype, p); GETCHAR(cilen, p); if (cilen != CILEN_ADDRS || citype != opt) goto bad; GETLONG(l, p); cilong = lwip_htonl(l); if (val1 != cilong) goto bad; GETLONG(l, p); cilong = lwip_htonl(l); if (val2 != cilong) goto bad; }
#define ACKCICHAR(opt,neg,val) if (neg) { if ((len -= CILEN_CHAR) < 0) goto bad; GETCHAR(citype, p); GETCHAR(cilen, p); if (cilen != CILEN_CHAR || citype != opt) goto bad; GETCHAR(cichar, p); if (cichar != val) goto bad; }
#define ACKCIENDP(opt,neg,class,val,vlen) if (neg) { int i; if ((len -= CILEN_CHAR + vlen) < 0) goto bad; GETCHAR(citype, p); GETCHAR(cilen, p); if (cilen != CILEN_CHAR + vlen || citype != opt) goto bad; GETCHAR(cichar, p); if (cichar != class) goto bad; for (i = 0; i < vlen; ++i) { GETCHAR(cichar, p); if (cichar != val[i]) goto bad; } }
#define ACKCILONG(opt,neg,val) if (neg) { if ((len -= CILEN_LONG) < 0) goto bad; GETCHAR(citype, p); GETCHAR(cilen, p); if (cilen != CILEN_LONG || citype != opt) goto bad; GETLONG(cilong, p); if (cilong != val) goto bad; }
#define ACKCISHORT(opt,neg,val) if (neg) { if ((len -= CILEN_SHORT) < 0) goto bad; GETCHAR(citype, p); GETCHAR(cilen, p); if (cilen != CILEN_SHORT || citype != opt) goto bad; GETSHORT(cishort, p); if (cishort != val) goto bad; }
#define ACKCIVOID(opt,neg) if (neg) { if ((len -= CILEN_VOID) < 0) goto bad; GETCHAR(citype, p); GETCHAR(cilen, p); if (cilen != CILEN_VOID || citype != opt) goto bad; }
#define ACK_D_GENERAL_ERROR 0x0F
#define ACK_I_INVALID_CHANNEL 0x08
#define ACK_I_INVALID_CMD 0x02
#define ACK_I_INVALID_CRC 0x03
#define ACK_I_INVALID_PARAM 0x09
#define ACK_I_VERIFY_ERROR 0x04
#define ACK_OK 0x00
#define ACRO_BALANCE_PITCH 1.0f
#define ACRO_BALANCE_ROLL 1.0f
#define ACRO_LEVEL_MAX_ANGLE 3000
#define ACRO_LEVEL_MAX_OVERSHOOT 1000
#define ACRO_RP_EXPO_DEFAULT 0.3f
#define ACRO_RP_RATE_DEFAULT 360
#define ACRO_THR_MID_DEFAULT 0.0f
#define ACRO_Y_EXPO_DEFAULT 0.0f
#define ACRO_Y_RATE_DEFAULT 202.5
#define ACTIVE_FWSTR THISFIRMWARE
#define ACT_DUR 0x3F
#define ACT_THS 0x3E
#define AC_ATC_HELI_RATE_RP_D 0.001f
#define AC_ATC_HELI_RATE_RP_FF 0.15f
#define AC_ATC_HELI_RATE_RP_FILT_HZ 20.0f
#define AC_ATC_HELI_RATE_RP_I 0.15f
#define AC_ATC_HELI_RATE_RP_IMAX 0.4f
#define AC_ATC_HELI_RATE_RP_P 0.024f
#define AC_ATC_HELI_RATE_YAW_D 0.003f
#define AC_ATC_HELI_RATE_YAW_FF 0.024f
#define AC_ATC_HELI_RATE_YAW_FILT_HZ 20.0f
#define AC_ATC_HELI_RATE_YAW_I 0.12f
#define AC_ATC_HELI_RATE_YAW_IMAX 0.4f
#define AC_ATC_HELI_RATE_YAW_P 0.18f
#define AC_ATC_MULTI_RATE_RPY_FILT_HZ 20.0f
#define AC_ATC_MULTI_RATE_RP_D 0.0036f
#define AC_ATC_MULTI_RATE_RP_I 0.135f
#define AC_ATC_MULTI_RATE_RP_IMAX 0.5f
#define AC_ATC_MULTI_RATE_RP_P 0.135f
#define AC_ATC_MULTI_RATE_YAW_D 0.0f
#define AC_ATC_MULTI_RATE_YAW_FILT_HZ 2.5f
#define AC_ATC_MULTI_RATE_YAW_I 0.018f
#define AC_ATC_MULTI_RATE_YAW_IMAX 0.5f
#define AC_ATC_MULTI_RATE_YAW_P 0.180f
#define AC_ATC_SUB_ACCEL_Y_MAX 110000.0f
#define AC_ATC_SUB_ANGLE_P 6.0f
#define AC_ATC_SUB_RATE_RP_D 0.0036f
#define AC_ATC_SUB_RATE_RP_FILT_HZ 30.0f
#define AC_ATC_SUB_RATE_RP_I 0.090f
#define AC_ATC_SUB_RATE_RP_IMAX 0.444f
#define AC_ATC_SUB_RATE_RP_P 0.135f
#define AC_ATC_SUB_RATE_YAW_D 0.0f
#define AC_ATC_SUB_RATE_YAW_FILT_HZ 5.0f
#define AC_ATC_SUB_RATE_YAW_I 0.018f
#define AC_ATC_SUB_RATE_YAW_IMAX 0.222f
#define AC_ATC_SUB_RATE_YAW_P 0.180f
#define AC_ATTITUDE_ACCEL_RP_CONTROLLER_MAX_RADSS radians(720.0f)
#define AC_ATTITUDE_ACCEL_RP_CONTROLLER_MIN_RADSS radians(40.0f)
#define AC_ATTITUDE_ACCEL_Y_CONTROLLER_MAX_RADSS radians(120.0f)
#define AC_ATTITUDE_ACCEL_Y_CONTROLLER_MIN_RADSS radians(10.0f)
#define AC_ATTITUDE_CONTROL_ACCEL_RP_MAX_DEFAULT_CDSS 110000.0f
#define AC_ATTITUDE_CONTROL_ACCEL_Y_MAX_DEFAULT_CDSS 27000.0f
#define AC_ATTITUDE_CONTROL_AFTER_RATE_CONTROL 1
#define AC_ATTITUDE_CONTROL_ANGLE_LIMIT_MIN 10.0
#define AC_ATTITUDE_CONTROL_ANGLE_LIMIT_TC_DEFAULT 1.0f
#define AC_ATTITUDE_CONTROL_ANGLE_LIMIT_THROTTLE_MAX 0.8f
#define AC_ATTITUDE_CONTROL_ANGLE_P 4.5f
#define AC_ATTITUDE_CONTROL_INPUT_TC_DEFAULT 0.15f
#define AC_ATTITUDE_CONTROL_MAN_DEFAULT 0.1f
#define AC_ATTITUDE_CONTROL_MAN_LIMIT 4.0f
#define AC_ATTITUDE_CONTROL_MAX 5.0f
#define AC_ATTITUDE_CONTROL_MAX_DEFAULT 0.5f
#define AC_ATTITUDE_CONTROL_MIN_DEFAULT 0.1f
#define AC_ATTITUDE_CONTROL_MIN_LIMIT 0.5f
#define AC_ATTITUDE_CONTROL_RATE_BF_FF_DEFAULT 1
#define AC_ATTITUDE_CONTROL_SLEW_YAW_DEFAULT_CDS 6000
#define AC_ATTITUDE_CONTROL_THR_G_BOOST_THRESH 1.0f
#define AC_ATTITUDE_CONTROL_THR_MIX_DEFAULT 0.5f
#define AC_ATTITUDE_HELI_ACRO_OVERSHOOT_ANGLE_RAD ToRad(30.0f)
#define AC_ATTITUDE_HELI_ANGLE_LIMIT_THROTTLE_MAX 0.95f
#define AC_ATTITUDE_HELI_HOVER_ROLL_TRIM_DEFAULT 300
#define AC_ATTITUDE_HELI_INVERTED_TRANSITION_TIME 3.0f
#define AC_ATTITUDE_HELI_RATE_INTEGRATOR_LEAK_RATE 0.02f
#define AC_ATTITUDE_HELI_RATE_RP_FF_FILTER 20.0f
#define AC_ATTITUDE_HELI_RATE_Y_FF_FILTER 20.0f
#define AC_ATTITUDE_HELI_STAB_COLLECTIVE_HIGH_DEFAULT 60
#define AC_ATTITUDE_HELI_STAB_COLLECTIVE_LOW_DEFAULT 40
#define AC_ATTITUDE_HELI_STAB_COLLECTIVE_MAX_DEFAULT 100
#define AC_ATTITUDE_HELI_STAB_COLLECTIVE_MIN_DEFAULT 0
#define AC_ATTITUDE_RATE_RELAX_TC 0.16f
#define AC_ATTITUDE_RATE_RP_CONTROLLER_OUT_MAX 1.0f
#define AC_ATTITUDE_RATE_YAW_CONTROLLER_OUT_MAX 1.0f
#define AC_ATTITUDE_THRUST_ERROR_ANGLE radians(30.0f)
#define AC_ATTITUDE_YAW_MAX_ERROR_ANGLE radians(45.0f)
#define AC_AUTOTUNE_ENABLED 1
#define AC_AVOID_ACCEL_CMSS_MAX 100.0f
#define AC_AVOID_ACCEL_TIMEOUT_MS 200
#define AC_AVOID_ACTIVE_LIMIT_TIMEOUT_MS 500
#define AC_AVOID_ANGLE_MAX_PERCENT 0.75f
#define AC_AVOID_DEFAULT (AC_AVOID_STOP_AT_FENCE | AC_AVOID_USE_PROXIMITY_SENSOR)
#define AC_AVOID_DISABLED 0
#define AC_AVOID_NONGPS_DIST_MAX_DEFAULT 5.0f
#define AC_AVOID_STOP_AT_BEACON_FENCE 4
#define AC_AVOID_STOP_AT_FENCE 1
#define AC_AVOID_USE_PROXIMITY_SENSOR 2
#define AC_CIRCLE_ANGULAR_ACCEL_MIN 2.0f
#define AC_CIRCLE_RADIUS_DEFAULT 1000.0f
#define AC_CIRCLE_RADIUS_MAX 200000.0f
#define AC_CIRCLE_RATE_DEFAULT 20.0f
#define AC_CUSTOMCONTROL_MULTI_ENABLED FRAME_CONFIG == MULTICOPTER_FRAME && AP_CUSTOMCONTROL_ENABLED
#define AC_FENCE_ACTION_ALWAYS_LAND 2
#define AC_FENCE_ACTION_BRAKE 4
#define AC_FENCE_ACTION_GUIDED 6
#define AC_FENCE_ACTION_GUIDED_THROTTLE_PASS 7
#define AC_FENCE_ACTION_REPORT_ONLY 0
#define AC_FENCE_ACTION_RTL_AND_LAND 1
#define AC_FENCE_ACTION_SMART_RTL 3
#define AC_FENCE_ACTION_SMART_RTL_OR_LAND 5
#define AC_FENCE_ALL_FENCES (AC_FENCE_ARMING_FENCES | AC_FENCE_TYPE_ALT_MIN)
#define AC_FENCE_ALT_MAX_BACKUP_DISTANCE 20.0f
#define AC_FENCE_ALT_MAX_DEFAULT 100.0f
#define AC_FENCE_ALT_MIN_BACKUP_DISTANCE 20.0f
#define AC_FENCE_ALT_MIN_DEFAULT -10.0f
#define AC_FENCE_ARMING_FENCES (AC_FENCE_TYPE_ALT_MAX | AC_FENCE_TYPE_CIRCLE | AC_FENCE_TYPE_POLYGON)
#define AC_FENCE_CIRCLE_RADIUS_BACKUP_DISTANCE 20.0
#define AC_FENCE_CIRCLE_RADIUS_DEFAULT 300.0f
#define AC_FENCE_DUMMY_METHODS_ENABLED (!(APM_BUILD_TYPE(APM_BUILD_Rover) | APM_BUILD_COPTER_OR_HELI | APM_BUILD_TYPE(APM_BUILD_ArduPlane) | APM_BUILD_TYPE(APM_BUILD_ArduSub) | (AP_FENCE_ENABLED == 1)))
#define AC_FENCE_GIVE_UP_DISTANCE 100.0f
#define AC_FENCE_MANUAL_RECOVERY_TIME_MIN 10000
#define AC_FENCE_MARGIN_DEFAULT 2.0f
#define AC_FENCE_OPTIONS_DEFAULT 0
#define AC_FENCE_SDCARD_FILENAME "APM/fence.stg"
#define AC_FENCE_TYPE_ALT_MAX 1
#define AC_FENCE_TYPE_ALT_MIN 8
#define AC_FENCE_TYPE_CIRCLE 2
#define AC_FENCE_TYPE_DEFAULT AC_FENCE_TYPE_ALT_MAX | AC_FENCE_TYPE_CIRCLE | AC_FENCE_TYPE_POLYGON
#define AC_FENCE_TYPE_POLYGON 4
#define AC_MAVLINK_SOLO_BUTTON_COMMAND_HANDLING_ENABLED 1
#define AC_NAV_GUIDED 1
#define AC_PAYLOAD_PLACE_ENABLED 1
#define AC_PID_2D_FILT_D_HZ_MIN 0.005f
#define AC_PID_Basic_FILT_D_HZ_MIN 0.005f
#define AC_PID_Basic_FILT_E_HZ_MIN 0.01f
#define AC_PID_DEFAULT_NOTCH_ATTENUATION 40
#define AC_PID_DFILT_HZ_DEFAULT 20.0f
#define AC_PID_EFILT_HZ_DEFAULT 0.0f
#define AC_PID_RESET_TC 0.16f
#define AC_PID_TFILT_HZ_DEFAULT 0.0f
#define AC_PI_2D_FILT_HZ_MIN 0.01f
#define AC_POLYFENCE_FENCE_POINT_PROTOCOL_SUPPORT 0
#define AC_PRECLAND_BACKEND_DEFAULT_ENABLED AC_PRECLAND_ENABLED
#define AC_PRECLAND_COMPANION_ENABLED AC_PRECLAND_BACKEND_DEFAULT_ENABLED
#define AC_PRECLAND_ENABLED 1
#define AC_PRECLAND_IRLOCK_ENABLED AC_PRECLAND_BACKEND_DEFAULT_ENABLED
#define AC_PRECLAND_ORIENT_DEFAULT Rotation::ROTATION_PITCH_270
#define AC_PRECLAND_SITL_ENABLED (AC_PRECLAND_BACKEND_DEFAULT_ENABLED && CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AC_PRECLAND_SITL_GAZEBO_ENABLED (AC_PRECLAND_BACKEND_DEFAULT_ENABLED && CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AC_SPRAYER_DEFAULT_PUMP_MIN 0
#define AC_SPRAYER_DEFAULT_PUMP_RATE 10.0f
#define AC_SPRAYER_DEFAULT_SHUT_OFF_DELAY 1000
#define AC_SPRAYER_DEFAULT_SPEED_MIN 100
#define AC_SPRAYER_DEFAULT_SPINNER_PWM 1300
#define AC_SPRAYER_DEFAULT_TURN_ON_DELAY 100
#define AC_WPNAV_OA_ENABLED AP_OAPATHPLANNER_ENABLED
#define AD7091R5_BASE_PIN 50
#define AD7091R5_CHAN_ADDR 0x01
#define AD7091R5_CHAN_ALL 0x0F
#define AD7091R5_CH_ID(x) ((x >> 5) & 0x03)
#define AD7091R5_CONF_ADDR 0x02
#define AD7091R5_CONF_CMD 0x04
#define AD7091R5_CONF_PDOWN0 0x00
#define AD7091R5_CONF_PDOWN2 0x02
#define AD7091R5_CONF_PDOWN3 0x03
#define AD7091R5_CONF_PDOWN_MASK 0x03
#define AD7091R5_I2C_ADDR 0x2F
#define AD7091R5_I2C_BUS 0
#define AD7091R5_NO_OF_CHANNELS 4
#define AD7091R5_PERIOD_USEC 100000
#define AD7091R5_REF 3.3f
#define AD7091R5_RESET 0x02
#define AD7091R5_RESOLUTION (float)4096
#define AD7091R5_RESULT_ADDR 0x00
#define AD7091R5_RES_MASK 0x0F
#define ADC ((ADC_Common_TypeDef *) ADC_BASE)
#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
#define ADC123_COMMON ((ADC_Common_TypeDef *) ADC_BASE)
#define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL)
#define ADC2 ((ADC_TypeDef *) ADC2_BASE)
#define ADC2_BASE (APB2PERIPH_BASE + 0x2100UL)
#define ADC3 ((ADC_TypeDef *) ADC3_BASE)
#define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)
#define ADC_BASE (APB2PERIPH_BASE + 0x2300UL)
#define ADC_BOARD_SCALING 1
#define ADC_CALIBRATION (5.0/1024.0)
#define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk
#define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos)
#define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos)
#define ADC_CCR_ADCPRE_DIV2 0
#define ADC_CCR_ADCPRE_DIV4 1
#define ADC_CCR_ADCPRE_DIV6 2
#define ADC_CCR_ADCPRE_DIV8 3
#define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos)
#define ADC_CCR_ADCPRE_Pos (16U)
#define ADC_CCR_DDS ADC_CCR_DDS_Msk
#define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos)
#define ADC_CCR_DDS_Pos (13U)
#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk
#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)
#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)
#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)
#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)
#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)
#define ADC_CCR_DELAY_Pos (8U)
#define ADC_CCR_DMA ADC_CCR_DMA_Msk
#define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos)
#define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos)
#define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos)
#define ADC_CCR_DMA_Pos (14U)
#define ADC_CCR_MULTI ADC_CCR_MULTI_Msk
#define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos)
#define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos)
#define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos)
#define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos)
#define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos)
#define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos)
#define ADC_CCR_MULTI_Pos (0U)
#define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk
#define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos)
#define ADC_CCR_TSVREFE_Pos (23U)
#define ADC_CCR_VBATE ADC_CCR_VBATE_Msk
#define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos)
#define ADC_CCR_VBATE_Pos (22U)
#define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk
#define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos)
#define ADC_CDR_DATA1_Pos (0U)
#define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk
#define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos)
#define ADC_CDR_DATA2_Pos (16U)
#define ADC_CDR_RDATA_MST ADC_CDR_DATA1
#define ADC_CDR_RDATA_SLV ADC_CDR_DATA2
#define ADC_CHANNEL_IN0 0
#define ADC_CHANNEL_IN1 1
#define ADC_CHANNEL_IN10 10
#define ADC_CHANNEL_IN11 11
#define ADC_CHANNEL_IN12 12
#define ADC_CHANNEL_IN13 13
#define ADC_CHANNEL_IN14 14
#define ADC_CHANNEL_IN15 15
#define ADC_CHANNEL_IN2 2
#define ADC_CHANNEL_IN3 3
#define ADC_CHANNEL_IN4 4
#define ADC_CHANNEL_IN5 5
#define ADC_CHANNEL_IN6 6
#define ADC_CHANNEL_IN7 7
#define ADC_CHANNEL_IN8 8
#define ADC_CHANNEL_IN9 9
#define ADC_CHANNEL_SENSOR 16
#define ADC_CHANNEL_VBAT 18
#define ADC_CHANNEL_VREFINT 17
#define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk
#define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos)
#define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos)
#define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos)
#define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)
#define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos)
#define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos)
#define ADC_CR1_AWDCH_Pos (0U)
#define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk
#define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos)
#define ADC_CR1_AWDEN_Pos (23U)
#define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk
#define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos)
#define ADC_CR1_AWDIE_Pos (6U)
#define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk
#define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos)
#define ADC_CR1_AWDSGL_Pos (9U)
#define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk
#define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos)
#define ADC_CR1_DISCEN_Pos (11U)
#define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk
#define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos)
#define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos)
#define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos)
#define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos)
#define ADC_CR1_DISCNUM_Pos (13U)
#define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk
#define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos)
#define ADC_CR1_EOCIE_Pos (5U)
#define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk
#define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos)
#define ADC_CR1_JAUTO_Pos (10U)
#define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk
#define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos)
#define ADC_CR1_JAWDEN_Pos (22U)
#define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk
#define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos)
#define ADC_CR1_JDISCEN_Pos (12U)
#define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk
#define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos)
#define ADC_CR1_JEOCIE_Pos (7U)
#define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk
#define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos)
#define ADC_CR1_OVRIE_Pos (26U)
#define ADC_CR1_RES ADC_CR1_RES_Msk
#define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos)
#define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos)
#define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos)
#define ADC_CR1_RES_Pos (24U)
#define ADC_CR1_SCAN ADC_CR1_SCAN_Msk
#define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos)
#define ADC_CR1_SCAN_Pos (8U)
#define ADC_CR2_ADON ADC_CR2_ADON_Msk
#define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos)
#define ADC_CR2_ADON_Pos (0U)
#define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk
#define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos)
#define ADC_CR2_ALIGN_Pos (11U)
#define ADC_CR2_CONT ADC_CR2_CONT_Msk
#define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos)
#define ADC_CR2_CONT_Pos (1U)
#define ADC_CR2_DDS ADC_CR2_DDS_Msk
#define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos)
#define ADC_CR2_DDS_Pos (9U)
#define ADC_CR2_DMA ADC_CR2_DMA_Msk
#define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos)
#define ADC_CR2_DMA_Pos (8U)
#define ADC_CR2_EOCS ADC_CR2_EOCS_Msk
#define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos)
#define ADC_CR2_EOCS_Pos (10U)
#define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk
#define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos)
#define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos)
#define ADC_CR2_EXTEN_BOTH (3U << 28U)
#define ADC_CR2_EXTEN_DISABLED (0U << 28U)
#define ADC_CR2_EXTEN_FALLING (2U << 28U)
#define ADC_CR2_EXTEN_MASK (3U << 28U)
#define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos)
#define ADC_CR2_EXTEN_Pos (28U)
#define ADC_CR2_EXTEN_RISING (1U << 28U)
#define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk
#define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos)
#define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos)
#define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos)
#define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos)
#define ADC_CR2_EXTSEL_MASK (15U << 24U)
#define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos)
#define ADC_CR2_EXTSEL_Pos (24U)
#define ADC_CR2_EXTSEL_SRC(n) ((n) << 24U)
#define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk
#define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos)
#define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos)
#define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos)
#define ADC_CR2_JEXTEN_Pos (20U)
#define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk
#define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos)
#define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos)
#define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos)
#define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos)
#define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos)
#define ADC_CR2_JEXTSEL_Pos (16U)
#define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk
#define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos)
#define ADC_CR2_JSWSTART_Pos (22U)
#define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk
#define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos)
#define ADC_CR2_SWSTART_Pos (30U)
#define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk
#define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos)
#define ADC_CSR_AWD1_Pos (0U)
#define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk
#define ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos)
#define ADC_CSR_AWD2_Pos (8U)
#define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk
#define ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos)
#define ADC_CSR_AWD3_Pos (16U)
#define ADC_CSR_DOVR1 ADC_CSR_OVR1
#define ADC_CSR_DOVR2 ADC_CSR_OVR2
#define ADC_CSR_DOVR3 ADC_CSR_OVR3
#define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk
#define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos)
#define ADC_CSR_EOC1_Pos (1U)
#define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk
#define ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos)
#define ADC_CSR_EOC2_Pos (9U)
#define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk
#define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos)
#define ADC_CSR_EOC3_Pos (17U)
#define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk
#define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos)
#define ADC_CSR_JEOC1_Pos (2U)
#define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk
#define ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos)
#define ADC_CSR_JEOC2_Pos (10U)
#define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk
#define ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos)
#define ADC_CSR_JEOC3_Pos (18U)
#define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk
#define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos)
#define ADC_CSR_JSTRT1_Pos (3U)
#define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk
#define ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos)
#define ADC_CSR_JSTRT2_Pos (11U)
#define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk
#define ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos)
#define ADC_CSR_JSTRT3_Pos (19U)
#define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk
#define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos)
#define ADC_CSR_OVR1_Pos (5U)
#define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk
#define ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos)
#define ADC_CSR_OVR2_Pos (13U)
#define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk
#define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos)
#define ADC_CSR_OVR3_Pos (21U)
#define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk
#define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos)
#define ADC_CSR_STRT1_Pos (4U)
#define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk
#define ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos)
#define ADC_CSR_STRT2_Pos (12U)
#define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk
#define ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos)
#define ADC_CSR_STRT3_Pos (20U)
#define ADC_DMA_BUF_DEPTH 8
#define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk
#define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos)
#define ADC_DR_ADC2DATA_Pos (16U)
#define ADC_DR_DATA ADC_DR_DATA_Msk
#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos)
#define ADC_DR_DATA_Pos (0U)
#define ADC_ERR_AWD 4U
#define ADC_ERR_DMAFAILURE 1U
#define ADC_ERR_OVERFLOW 2U
#define ADC_GRP1_NUM_CHANNELS ARRAY_SIZE(AnalogIn::pin_config)
#define ADC_HTR(n) ((n > ADC_HTR_HT) ? ADC_HTR_HT : n)
#define ADC_HTR_HT ADC_HTR_HT_Msk
#define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos)
#define ADC_HTR_HT_Pos (0U)
#define ADC_JDR1_JDATA ((uint16_t)0xFFFFU)
#define ADC_JDR2_JDATA ((uint16_t)0xFFFFU)
#define ADC_JDR3_JDATA ((uint16_t)0xFFFFU)
#define ADC_JDR4_JDATA ((uint16_t)0xFFFFU)
#define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk
#define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)
#define ADC_JOFR1_JOFFSET1_Pos (0U)
#define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk
#define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)
#define ADC_JOFR2_JOFFSET2_Pos (0U)
#define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk
#define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)
#define ADC_JOFR3_JOFFSET3_Pos (0U)
#define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk
#define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)
#define ADC_JOFR4_JOFFSET4_Pos (0U)
#define ADC_JSQR_JL ADC_JSQR_JL_Msk
#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)
#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)
#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)
#define ADC_JSQR_JL_Pos (20U)
#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk
#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)
#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)
#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)
#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)
#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)
#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)
#define ADC_JSQR_JSQ1_Pos (0U)
#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk
#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)
#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)
#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)
#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)
#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)
#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)
#define ADC_JSQR_JSQ2_Pos (5U)
#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk
#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)
#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)
#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)
#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)
#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)
#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)
#define ADC_JSQR_JSQ3_Pos (10U)
#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk
#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)
#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)
#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)
#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)
#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)
#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)
#define ADC_JSQR_JSQ4_Pos (15U)
#define ADC_LTR(n) ((n > ADC_LTR_LT) ? ADC_LTR_LT : n)
#define ADC_LTR_LT ADC_LTR_LT_Msk
#define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos)
#define ADC_LTR_LT_Pos (0U)
#define ADC_SAMPLE_112 5
#define ADC_SAMPLE_144 6
#define ADC_SAMPLE_15 1
#define ADC_SAMPLE_28 2
#define ADC_SAMPLE_3 0
#define ADC_SAMPLE_480 7
#define ADC_SAMPLE_56 3
#define ADC_SAMPLE_84 4
#define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk
#define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos)
#define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos)
#define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos)
#define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos)
#define ADC_SMPR1_SMP10_Pos (0U)
#define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk
#define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos)
#define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos)
#define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos)
#define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos)
#define ADC_SMPR1_SMP11_Pos (3U)
#define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk
#define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos)
#define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos)
#define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos)
#define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos)
#define ADC_SMPR1_SMP12_Pos (6U)
#define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk
#define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos)
#define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos)
#define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos)
#define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos)
#define ADC_SMPR1_SMP13_Pos (9U)
#define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk
#define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos)
#define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos)
#define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos)
#define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos)
#define ADC_SMPR1_SMP14_Pos (12U)
#define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk
#define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos)
#define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos)
#define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos)
#define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos)
#define ADC_SMPR1_SMP15_Pos (15U)
#define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk
#define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos)
#define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos)
#define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos)
#define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos)
#define ADC_SMPR1_SMP16_Pos (18U)
#define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk
#define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos)
#define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos)
#define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos)
#define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos)
#define ADC_SMPR1_SMP17_Pos (21U)
#define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk
#define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos)
#define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos)
#define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos)
#define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos)
#define ADC_SMPR1_SMP18_Pos (24U)
#define ADC_SMPR1_SMP_AN10(n) ((n) << 0)
#define ADC_SMPR1_SMP_AN11(n) ((n) << 3)
#define ADC_SMPR1_SMP_AN12(n) ((n) << 6)
#define ADC_SMPR1_SMP_AN13(n) ((n) << 9)
#define ADC_SMPR1_SMP_AN14(n) ((n) << 12)
#define ADC_SMPR1_SMP_AN15(n) ((n) << 15)
#define ADC_SMPR1_SMP_SENSOR(n) ((n) << 18)
#define ADC_SMPR1_SMP_VBAT(n) ((n) << 24)
#define ADC_SMPR1_SMP_VREF(n) ((n) << 21)
#define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk
#define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos)
#define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos)
#define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos)
#define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos)
#define ADC_SMPR2_SMP0_Pos (0U)
#define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk
#define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos)
#define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos)
#define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos)
#define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos)
#define ADC_SMPR2_SMP1_Pos (3U)
#define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk
#define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos)
#define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos)
#define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos)
#define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos)
#define ADC_SMPR2_SMP2_Pos (6U)
#define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk
#define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos)
#define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos)
#define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos)
#define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos)
#define ADC_SMPR2_SMP3_Pos (9U)
#define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk
#define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos)
#define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos)
#define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos)
#define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos)
#define ADC_SMPR2_SMP4_Pos (12U)
#define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk
#define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos)
#define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos)
#define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos)
#define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos)
#define ADC_SMPR2_SMP5_Pos (15U)
#define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk
#define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos)
#define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos)
#define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos)
#define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos)
#define ADC_SMPR2_SMP6_Pos (18U)
#define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk
#define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos)
#define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos)
#define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos)
#define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos)
#define ADC_SMPR2_SMP7_Pos (21U)
#define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk
#define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos)
#define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos)
#define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos)
#define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos)
#define ADC_SMPR2_SMP8_Pos (24U)
#define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk
#define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos)
#define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos)
#define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos)
#define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos)
#define ADC_SMPR2_SMP9_Pos (27U)
#define ADC_SMPR2_SMP_AN0(n) ((n) << 0)
#define ADC_SMPR2_SMP_AN1(n) ((n) << 3)
#define ADC_SMPR2_SMP_AN2(n) ((n) << 6)
#define ADC_SMPR2_SMP_AN3(n) ((n) << 9)
#define ADC_SMPR2_SMP_AN4(n) ((n) << 12)
#define ADC_SMPR2_SMP_AN5(n) ((n) << 15)
#define ADC_SMPR2_SMP_AN6(n) ((n) << 18)
#define ADC_SMPR2_SMP_AN7(n) ((n) << 21)
#define ADC_SMPR2_SMP_AN8(n) ((n) << 24)
#define ADC_SMPR2_SMP_AN9(n) ((n) << 27)
#define ADC_SQR1_L ADC_SQR1_L_Msk
#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)
#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)
#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)
#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)
#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)
#define ADC_SQR1_L_Pos (20U)
#define ADC_SQR1_NUM_CH(n) (((n) - 1) << 20)
#define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk
#define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos)
#define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos)
#define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos)
#define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos)
#define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos)
#define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos)
#define ADC_SQR1_SQ13_N(n) ((n) << 0)
#define ADC_SQR1_SQ13_Pos (0U)
#define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk
#define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos)
#define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos)
#define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos)
#define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos)
#define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos)
#define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos)
#define ADC_SQR1_SQ14_N(n) ((n) << 5)
#define ADC_SQR1_SQ14_Pos (5U)
#define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk
#define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos)
#define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos)
#define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos)
#define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos)
#define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos)
#define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos)
#define ADC_SQR1_SQ15_N(n) ((n) << 10)
#define ADC_SQR1_SQ15_Pos (10U)
#define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk
#define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos)
#define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos)
#define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos)
#define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos)
#define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos)
#define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos)
#define ADC_SQR1_SQ16_N(n) ((n) << 15)
#define ADC_SQR1_SQ16_Pos (15U)
#define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk
#define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos)
#define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos)
#define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos)
#define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos)
#define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos)
#define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos)
#define ADC_SQR2_SQ10_N(n) ((n) << 15)
#define ADC_SQR2_SQ10_Pos (15U)
#define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk
#define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos)
#define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos)
#define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos)
#define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos)
#define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos)
#define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos)
#define ADC_SQR2_SQ11_N(n) ((n) << 20)
#define ADC_SQR2_SQ11_Pos (20U)
#define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk
#define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos)
#define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos)
#define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos)
#define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos)
#define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos)
#define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos)
#define ADC_SQR2_SQ12_N(n) ((n) << 25)
#define ADC_SQR2_SQ12_Pos (25U)
#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk
#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)
#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)
#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)
#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)
#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)
#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)
#define ADC_SQR2_SQ7_N(n) ((n) << 0)
#define ADC_SQR2_SQ7_Pos (0U)
#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk
#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)
#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)
#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)
#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)
#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)
#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)
#define ADC_SQR2_SQ8_N(n) ((n) << 5)
#define ADC_SQR2_SQ8_Pos (5U)
#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk
#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)
#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)
#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)
#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)
#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)
#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)
#define ADC_SQR2_SQ9_N(n) ((n) << 10)
#define ADC_SQR2_SQ9_Pos (10U)
#define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk
#define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos)
#define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos)
#define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos)
#define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos)
#define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos)
#define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos)
#define ADC_SQR3_SQ1_N(n) ((n) << 0)
#define ADC_SQR3_SQ1_Pos (0U)
#define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk
#define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos)
#define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos)
#define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos)
#define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos)
#define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos)
#define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos)
#define ADC_SQR3_SQ2_N(n) ((n) << 5)
#define ADC_SQR3_SQ2_Pos (5U)
#define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk
#define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos)
#define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos)
#define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos)
#define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos)
#define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos)
#define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos)
#define ADC_SQR3_SQ3_N(n) ((n) << 10)
#define ADC_SQR3_SQ3_Pos (10U)
#define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk
#define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos)
#define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos)
#define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos)
#define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos)
#define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos)
#define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos)
#define ADC_SQR3_SQ4_N(n) ((n) << 15)
#define ADC_SQR3_SQ4_Pos (15U)
#define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk
#define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos)
#define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos)
#define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos)
#define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos)
#define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos)
#define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos)
#define ADC_SQR3_SQ5_N(n) ((n) << 20)
#define ADC_SQR3_SQ5_Pos (20U)
#define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk
#define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos)
#define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos)
#define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos)
#define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos)
#define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos)
#define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos)
#define ADC_SQR3_SQ6_N(n) ((n) << 25)
#define ADC_SQR3_SQ6_Pos (25U)
#define ADC_SR_AWD ADC_SR_AWD_Msk
#define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos)
#define ADC_SR_AWD_Pos (0U)
#define ADC_SR_EOC ADC_SR_EOC_Msk
#define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos)
#define ADC_SR_EOC_Pos (1U)
#define ADC_SR_JEOC ADC_SR_JEOC_Msk
#define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos)
#define ADC_SR_JEOC_Pos (2U)
#define ADC_SR_JSTRT ADC_SR_JSTRT_Msk
#define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos)
#define ADC_SR_JSTRT_Pos (3U)
#define ADC_SR_OVR ADC_SR_OVR_Msk
#define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos)
#define ADC_SR_OVR_Pos (5U)
#define ADC_SR_STRT ADC_SR_STRT_Msk
#define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos)
#define ADC_SR_STRT_Pos (4U)
#define ADC_USE_MUTUAL_EXCLUSION FALSE
#define ADC_USE_WAIT TRUE
#define ADDCIADDR(opt,neg,val) if (neg) { if (len >= CILEN_ADDR) { u32_t l; PUTCHAR(opt, ucp); PUTCHAR(CILEN_ADDR, ucp); l = lwip_ntohl(val); PUTLONG(l, ucp); len -= CILEN_ADDR; } else neg = 0; }
#define ADDCIADDRS(opt,neg,val1,val2) if (neg) { if (len >= CILEN_ADDRS) { u32_t l; PUTCHAR(opt, ucp); PUTCHAR(CILEN_ADDRS, ucp); l = lwip_ntohl(val1); PUTLONG(l, ucp); l = lwip_ntohl(val2); PUTLONG(l, ucp); len -= CILEN_ADDRS; } else go->old_addrs = 0; }
#define ADDCICHAR(opt,neg,val) if (neg) { PUTCHAR(opt, ucp); PUTCHAR(CILEN_CHAR, ucp); PUTCHAR(val, ucp); }
#define ADDCIENDP(opt,neg,class,val,len) if (neg) { int i; PUTCHAR(opt, ucp); PUTCHAR(CILEN_CHAR + len, ucp); PUTCHAR(class, ucp); for (i = 0; i < len; ++i) PUTCHAR(val[i], ucp); }
#define ADDCILONG(opt,neg,val) if (neg) { PUTCHAR(opt, ucp); PUTCHAR(CILEN_LONG, ucp); PUTLONG(val, ucp); }
#define ADDCISHORT(opt,neg,val) if (neg) { PUTCHAR(opt, ucp); PUTCHAR(CILEN_SHORT, ucp); PUTSHORT(val, ucp); }
#define ADDCIVOID(opt,neg) if (neg) { PUTCHAR(opt, ucp); PUTCHAR(CILEN_VOID, ucp); }
#define ADDR_ACT_DUR 0x3f
#define ADDR_ACT_THS 0x3e
#define ADDR_CLICK_CFG 0x38
#define ADDR_CLICK_SRC 0x39
#define ADDR_CLICK_THS 0x3a
#define ADDR_CMD_CONVERT_D1_OSR1024 0x44
#define ADDR_CMD_CONVERT_D1_OSR2048 0x46
#define ADDR_CMD_CONVERT_D1_OSR256 0x40
#define ADDR_CMD_CONVERT_D1_OSR4096 0x48
#define ADDR_CMD_CONVERT_D1_OSR512 0x42
#define ADDR_CMD_CONVERT_D2_OSR1024 0x54
#define ADDR_CMD_CONVERT_D2_OSR2048 0x56
#define ADDR_CMD_CONVERT_D2_OSR256 0x50
#define ADDR_CMD_CONVERT_D2_OSR4096 0x58
#define ADDR_CMD_CONVERT_D2_OSR512 0x52
#define ADDR_CTRL_REG0 0x1F
#define ADDR_CTRL_REG1 0x20
#define ADDR_CTRL_REG2 0x21
#define ADDR_CTRL_REG3 0x22
#define ADDR_CTRL_REG4 0x23
#define ADDR_CTRL_REG5 0x24
#define ADDR_CTRL_REG6 0x25
#define ADDR_CTRL_REG7 0x26
#define ADDR_FIFO_CTRL 0x2e
#define ADDR_FIFO_SRC 0x2f
#define ADDR_IG_CFG1 0x30
#define ADDR_IG_CFG2 0x34
#define ADDR_IG_DUR1 0x33
#define ADDR_IG_DUR2 0x37
#define ADDR_IG_SRC1 0x31
#define ADDR_IG_SRC2 0x35
#define ADDR_IG_THS1 0x32
#define ADDR_IG_THS2 0x36
#define ADDR_INCREMENT (1<<6)
#define ADDR_INT_CTRL_M 0x12
#define ADDR_INT_SRC_M 0x13
#define ADDR_OUT_TEMP_H 0x06
#define ADDR_OUT_TEMP_L 0x05
#define ADDR_OUT_T_H 0x2f
#define ADDR_OUT_T_L 0x2e
#define ADDR_OUT_X_H 0x29
#define ADDR_OUT_X_H_A 0x29
#define ADDR_OUT_X_H_M 0x09
#define ADDR_OUT_X_L 0x28
#define ADDR_OUT_X_L_A 0x28
#define ADDR_OUT_X_L_M 0x08
#define ADDR_OUT_Y_H 0x2b
#define ADDR_OUT_Y_H_A 0x2B
#define ADDR_OUT_Y_H_M 0x0B
#define ADDR_OUT_Y_L 0x2a
#define ADDR_OUT_Y_L_A 0x2A
#define ADDR_OUT_Y_L_M 0x0A
#define ADDR_OUT_Z_H 0x2d
#define ADDR_OUT_Z_H_A 0x2D
#define ADDR_OUT_Z_H_M 0x0D
#define ADDR_OUT_Z_L 0x2c
#define ADDR_OUT_Z_L_A 0x2C
#define ADDR_OUT_Z_L_M 0x0C
#define ADDR_REFERENCE_X 0x1c
#define ADDR_REFERENCE_Y 0x1d
#define ADDR_REFERENCE_Z 0x1e
#define ADDR_STATUS_A 0x27
#define ADDR_STATUS_M 0x07
#define ADDR_STATUS_REG 0x27
#define ADDR_TIME_LATENCY 0x3c
#define ADDR_TIME_LIMIT 0x3b
#define ADDR_TIME_WINDOW 0x3d
#define ADDR_WHO_AM_I 0x0F
#define ADDR_WHO_AM_I 0x0f
#define ADD_BACKEND(backend) do { _add_backend(backend); if (_num_drivers == BARO_MAX_DRIVERS || _num_sensors == BARO_MAX_INSTANCES) { return; } } while (0)
#define ADD_BACKEND(backend) do { add_backend(backend); if (num_sensors == AIRSPEED_MAX_SENSORS) { return; } } while (0)
#define ADD_BACKEND(backend) do { add_backend_helper(backend); if (_num_devices >= CONFIG_NOTIFY_DEVICES_MAX) return;} while(0)
#define ADD_BACKEND(driver_type,backend) do { if (_driver_enabled(driver_type)) { _add_backend(backend); } CHECK_UNREG_LIMIT_RETURN; } while (0)
#define ADD_BACKEND(x) do { if (((1U<<probe_count)&enable_mask) && _add_backend(x)) { found_mask |= (1U<<probe_count); } probe_count++; } while (0)
#define ADD_BACKEND_AUX(x,devid) do { bool init_aux = true; for (uint8_t i=0; i<_backend_count; i++) { if (((uint32_t)_accel_id(i) == devid) || ((uint32_t)_gyro_id(i) == devid)) { init_aux = false; } } if (init_aux) { ADD_BACKEND(x); } } while (0)
#define ADD_BACKEND_BOARD_MATCH(board_match,x) do { if (board_match) { ADD_BACKEND(x); } } while(0)
#define ADD_BACKEND_INSTANCE(x,instance) if (instance == _backend_count) { ADD_BACKEND(x); }
#define ADS1115_ADDRESS_ADDR_GND 0x48
#define ADS1115_ADDRESS_ADDR_SCL 0x4B
#define ADS1115_ADDRESS_ADDR_SDA 0x4A
#define ADS1115_ADDRESS_ADDR_VDD 0x49
#define ADS1115_CHANNELS_COUNT 6
#define ADS1115_COMP_LAT_LATCHING 0x01 << ADS1115_COMP_LAT_SHIFT
#define ADS1115_COMP_LAT_NON_LATCHING 0x00 << ADS1115_COMP_LAT_SHIFT
#define ADS1115_COMP_LAT_SHIFT 2
#define ADS1115_COMP_MODE_HYSTERESIS 0x00 << ADS1115_COMP_MODE_SHIFT
#define ADS1115_COMP_MODE_SHIFT 4
#define ADS1115_COMP_MODE_WINDOW 0x01 << ADS1115_COMP_MODE_SHIFT
#define ADS1115_COMP_POL_ACTIVE_HIGH 0x01 << ADS1115_COMP_POL_SHIFT
#define ADS1115_COMP_POL_ACTIVE_LOW 0x00 << ADS1115_COMP_POL_SHIFT
#define ADS1115_COMP_POL_SHIFT 3
#define ADS1115_COMP_QUE_ASSERT1 0x00 << ADS1115_COMP_SHIFT
#define ADS1115_COMP_QUE_ASSERT2 0x01 << ADS1115_COMP_SHIFT
#define ADS1115_COMP_QUE_ASSERT4 0x02 << ADS1115_COMP_SHIFT
#define ADS1115_COMP_QUE_DISABLE 0x03
#define ADS1115_COMP_QUE_SHIFT 0
#define ADS1115_DEBUG 0
#define ADS1115_I2C_ADDR ADS1115_ADDRESS_ADDR_GND
#define ADS1115_I2C_BUS 1
#define ADS1115_MODE_CONTINUOUS 0x00 << ADS1115_MODE_SHIFT
#define ADS1115_MODE_SHIFT 8
#define ADS1115_MODE_SINGLESHOT 0x01 << ADS1115_MODE_SHIFT
#define ADS1115_MUX_P0_N1 0x00 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_P0_N3 0x01 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_P0_NG 0x04 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_P1_N3 0x02 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_P1_NG 0x05 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_P2_N3 0x03 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_P2_NG 0x06 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_P3_NG 0x07 << ADS1115_MUX_SHIFT
#define ADS1115_MUX_SHIFT 12
#define ADS1115_MV_0P256 0.007813f
#define ADS1115_MV_0P256B 0.007813f
#define ADS1115_MV_0P256C 0.007813f
#define ADS1115_MV_0P512 0.015625f
#define ADS1115_MV_1P024 0.031250f
#define ADS1115_MV_2P048 0.062500f
#define ADS1115_MV_4P096 0.125000f
#define ADS1115_MV_6P144 0.187500f
#define ADS1115_OS_ACTIVE 0x01 << ADS1115_OS_SHIFT
#define ADS1115_OS_INACTIVE 0x00 << ADS1115_OS_SHIFT
#define ADS1115_OS_SHIFT 15
#define ADS1115_PGA_0P256 0x05 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_0P256B 0x06 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_0P256C 0x07 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_0P512 0x04 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_1P024 0x03 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_2P048 0x02 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_4P096 0x01 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_6P144 0x00 << ADS1115_PGA_SHIFT
#define ADS1115_PGA_SHIFT 9
#define ADS1115_RATE_128 0x04 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_16 0x01 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_250 0x05 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_32 0x02 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_475 0x06 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_64 0x03 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_8 0x00 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_860 0x07 << ADS1115_RATE_SHIFT
#define ADS1115_RATE_SHIFT 5
#define ADS1115_RA_CONFIG 0x01
#define ADS1115_RA_CONVERSION 0x00
#define ADS1115_RA_HI_THRESH 0x03
#define ADS1115_RA_LO_THRESH 0x02
#define ADSB_BITBASK_RF_CAPABILITIES_1090ES_IN (1 << 1)
#define ADSB_BITBASK_RF_CAPABILITIES_1090ES_OUT (1 << 3)
#define ADSB_BITBASK_RF_CAPABILITIES_UAT_IN (1 << 0)
#define ADSB_BITBASK_RF_CAPABILITIES_UAT_OUT (1 << 2)
#define ADSB_CHAN_TIMEOUT_MS 15000
#define ADSB_LIST_RADIUS_DEFAULT 2000
#define ADSB_MAX_INSTANCES 1
#define ADSB_SQUAWK_OCTAL_DEFAULT 1200
#define ADSB_VEHICLE_LIST_SIZE_DEFAULT 25
#define AF_INET 2
#define AF_INET6 AF_UNSPEC
#define AF_UNSPEC 0
#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)
#define AIRSPEED_MAX_SENSORS 2
#define AIVDM_BUFFER_SIZE 10
#define AIVDM_PAYLOAD_SIZE 65
#define AK09915_Device_ID 0x10
#define AK09916_Device_ID 0x09
#define AK09916_MILLIGAUSS_SCALE 10.0f
#define AK09918_Device_ID 0x0c
#define AK8963_14BIT_ADC 0x00
#define AK8963_16BIT_ADC 0x10
#define AK8963_ASAX 0x10
#define AK8963_CNTL1 0x0A
#define AK8963_CNTL2 0x0B
#define AK8963_CONTINUOUS_MODE1 0x02
#define AK8963_CONTINUOUS_MODE2 0x06
#define AK8963_Device_ID 0x48
#define AK8963_FUSE_MODE 0x0f
#define AK8963_HXL 0x03
#define AK8963_I2C_ADDR 0x0c
#define AK8963_MILLIGAUSS_SCALE 10.0f
#define AK8963_POWERDOWN_MODE 0x00
#define AK8963_RESET 0x01
#define AK8963_SELFTEST_MODE 0x08
#define AK8963_WIA 0x00
#define ALIGNED_VAR(n) CC_ALIGN_DATA(n)
#define ALIGN_D(size) ALIGN_H(size)
#define ALIGN_H(size) (((size) + sizeof(long) - 1U) & ~(sizeof(long)-1U))
#define ALLOW_DOUBLE_MATH_FUNCTIONS 
#define ALLOW_DOUBLE_MATH_FUNCTIONS 1
#define ALLPERMS (S_ISUID | S_ISGID | S_ISVTX | S_IRWXU | S_IRWXG | S_IRWXO)
#define ALL_EVENTS ((eventmask_t)-1)
#define ALL_IS31FL3195_I2C (Notify_LED_IS31FL3195_I2C_Internal | Notify_LED_IS31FL3195_I2C_External)
#define ALL_LP5562_I2C (Notify_LED_LP5562_I2C_Internal | Notify_LED_LP5562_I2C_External)
#define ALL_NCP5623_I2C (Notify_LED_NCP5623_I2C_Internal | Notify_LED_NCP5623_I2C_External)
#define ALL_TOSHIBALED_I2C (Notify_LED_ToshibaLED_I2C_Internal | Notify_LED_ToshibaLED_I2C_External)
#define ALPHABIT 0
#define ALTCP_TCP_ASSERT_CONN(conn) do { LWIP_ASSERT("conn->inner_conn == NULL", (conn)->inner_conn == NULL); LWIP_UNUSED_ARG(conn); } while(0)
#define ALTCP_TCP_ASSERT_CONN_PCB(conn,tpcb) do { LWIP_ASSERT("pcb mismatch", (conn)->state == tpcb); LWIP_UNUSED_ARG(tpcb); ALTCP_TCP_ASSERT_CONN(conn); } while(0)
#define ALT_M_NSE_DEFAULT 2.0f
#define ALT_M_NSE_DEFAULT 3.0f
#define AMS_TO_MAH 0.000277777778f
#define AM_ARC 0x20
#define AM_DIR 0x10
#define AM_HID 0x02
#define AM_RDO 0x01
#define AM_SYS 0x04
#define ANALOG_INPUT_BOARD_VCC 254
#define ANALOG_INPUT_NONE 255
#define ANALOG_MAX_CHANNELS 16
#define ANALOG_SERVO_VRSSI_PIN 103
#define ANALOG_VCC_5V_PIN 9
#define ANGLE_POSITION_MAX 100.0
#define ANGLE_POSITION_MIN -100.0
#define ANGULAR_VELOCITY_CONVERSION 1.220740379
#define ANLOGIN_DEBUGGING 0
#define ANNOUNCE_INTERVAL 2
#define ANNOUNCE_NUM 2
#define ANNOUNCE_WAIT 2
#define ANON_MSG_DATA_TYPE_ID_BIT_LEN 2U
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
#define API_EVENT(c,e,l) if (c->callback) { (*c->callback)(c, e, l); }
#define API_EXPR_DEREF(expr) (*(expr))
#define API_EXPR_REF(expr) expr
#define API_EXPR_REF_SEM(expr) API_EXPR_REF(expr)
#define API_LIB_DEBUG LWIP_DBG_OFF
#define API_MSG_DEBUG LWIP_DBG_OFF
#define API_MSG_M_DEF(m) *m
#define API_MSG_M_DEF_C(t,m) const t * m
#define API_MSG_M_DEF_SEM(m) API_MSG_M_DEF(m)
#define API_MSG_VAR_ALLOC(name) API_VAR_ALLOC(struct api_msg, MEMP_API_MSG, name, ERR_MEM)
#define API_MSG_VAR_ALLOC_ACCEPT(msg) API_MSG_VAR_ALLOC(msg)
#define API_MSG_VAR_ALLOC_RETURN_NULL(name) API_VAR_ALLOC(struct api_msg, MEMP_API_MSG, name, NULL)
#define API_MSG_VAR_DECLARE(name) API_VAR_DECLARE(struct api_msg, name)
#define API_MSG_VAR_FREE(name) API_VAR_FREE(MEMP_API_MSG, name)
#define API_MSG_VAR_FREE_ACCEPT(msg) API_MSG_VAR_FREE(msg)
#define API_MSG_VAR_REF(name) API_VAR_REF(name)
#define API_SELECT_CB_VAR_ALLOC(name,retblock) API_VAR_ALLOC_EXT(struct lwip_select_cb, MEMP_SELECT_CB, name, retblock)
#define API_SELECT_CB_VAR_DECLARE(name) API_VAR_DECLARE(struct lwip_select_cb, name)
#define API_SELECT_CB_VAR_FREE(name) API_VAR_FREE(MEMP_SELECT_CB, name)
#define API_SELECT_CB_VAR_REF(name) API_VAR_REF(name)
#define API_VAR_ALLOC(type,pool,name,errorval) 
#define API_VAR_ALLOC_EXT(type,pool,name,errorblock) 
#define API_VAR_ALLOC_POOL(type,pool,name,errorval) 
#define API_VAR_DECLARE(type,name) type name
#define API_VAR_FREE(pool,name) 
#define API_VAR_FREE_POOL(pool,name) 
#define API_VAR_REF(name) name
#define API_VERSION_LENGTH 2
#define API_VERSION_MAJOR 1
#define API_VERSION_MINOR 42
#define APJ_BOARD_ID 55
#define APM_BUILD_AP_Bootloader 11
#define APM_BUILD_AP_DAL_Standalone 10
#define APM_BUILD_AP_Periph 9
#define APM_BUILD_AntennaTracker 4
#define APM_BUILD_ArduCopter 2
#define APM_BUILD_ArduPlane 3
#define APM_BUILD_ArduSub 7
#define APM_BUILD_Blimp 12
#define APM_BUILD_COPTER_OR_HELI (APM_BUILD_TYPE(APM_BUILD_ArduCopter) || APM_BUILD_TYPE(APM_BUILD_Heli))
#define APM_BUILD_COPTER_OR_HELI @Invalid_use_of_APM_BUILD_COPTER_OR_HELI
#define APM_BUILD_DIRECTORY APM_BUILD_ArduCopter
#define APM_BUILD_DIRECTORY APM_BUILD_Rover
#define APM_BUILD_Heli 13
#define APM_BUILD_Replay 6
#define APM_BUILD_Rover 1
#define APM_BUILD_TYPE(type) ((type) == APM_BUILD_DIRECTORY)
#define APM_BUILD_TYPE(type) @Invalid_use_of_APM_BUILD_TYPE
#define APM_BUILD_UNKNOWN 5
#define APM_BUILD_iofirmware 8
#define APM_CAN_PRIORITY 178
#define APM_I2C_PRIORITY 176
#define APM_IO_PRIORITY 58
#define APM_LED_PRIORITY 60
#define APM_MAIN_PRIORITY 180
#define APM_MAIN_PRIORITY_BOOST 182
#define APM_MONITOR_PRIORITY 183
#define APM_NET_PRIORITY 60
#define APM_RCIN_PRIORITY 177
#define APM_RCOUT_PRIORITY 181
#define APM_SCRIPTING_PRIORITY LOWPRIO
#define APM_SPI_PRIORITY 181
#define APM_STARTUP_PRIORITY 10
#define APM_STORAGE_PRIORITY 59
#define APM_TIMER_PRIORITY 181
#define APM_UART_PRIORITY 60
#define APM_UART_UNBUFFERED_PRIORITY 181
#define APP_DESCRIPTOR_SIGNED_TOTAL_LENGTH (APP_DESCRIPTOR_UNSIGNED_TOTAL_LENGTH+72+4)
#define APP_DESCRIPTOR_UNSIGNED_TOTAL_LENGTH 36
#define APP_FW_MAJOR 0
#define APP_FW_MAJOR FW_MAJOR
#define APP_FW_MINOR 0
#define APP_FW_MINOR FW_MINOR
#define APSR_C_Msk (1UL << APSR_C_Pos)
#define APSR_C_Pos 29U
#define APSR_GE_Msk (0xFUL << APSR_GE_Pos)
#define APSR_GE_Pos 16U
#define APSR_N_Msk (1UL << APSR_N_Pos)
#define APSR_N_Pos 31U
#define APSR_Q_Msk (1UL << APSR_Q_Pos)
#define APSR_Q_Pos 27U
#define APSR_V_Msk (1UL << APSR_V_Pos)
#define APSR_V_Pos 28U
#define APSR_Z_Msk (1UL << APSR_Z_Pos)
#define APSR_Z_Pos 30U
#define AP_ACCELCAL_MAX_NUM_CLIENTS 4
#define AP_ACCELCAL_POSITION_REQUEST_INTERVAL_MS 1000
#define AP_ADSB_TYPE_DEFAULT 0
#define AP_ADSB_UAVIONIX_DETECT_GROUNDSTATE 0
#define AP_ADSB_UAVIONIX_EMERGENCY_STATUS_ON_LOST_LINK 0
#define AP_ADSB_UAVIONIX_GCS_LOST_COMMS_LONG_TIMEOUT_MINUTES (15UL)
#define AP_ADSB_UAVIONIX_GCS_LOST_COMMS_LONG_TIMEOUT_MS (1000UL * 60UL * AP_ADSB_UAVIONIX_GCS_LOST_COMMS_LONG_TIMEOUT_MINUTES)
#define AP_ADSB_UAVIONIX_HEALTH_TIMEOUT_MS (5000UL)
#define AP_ADSB_UAVIONIX_UCP_CAPTURE_ALL_RX_PACKETS 1
#define AP_ADVANCEDFAILSAFE_ENABLED 1
#define AP_AHRS_BACKEND_DEFAULT_ENABLED AP_AHRS_ENABLED
#define AP_AHRS_DCM_ENABLED AP_AHRS_BACKEND_DEFAULT_ENABLED && AP_INERTIALSENSOR_ENABLED
#define AP_AHRS_ENABLED 1
#define AP_AHRS_EXTERNAL_ENABLED AP_AHRS_BACKEND_DEFAULT_ENABLED && HAL_EXTERNAL_AHRS_ENABLED
#define AP_AHRS_EXTERNAL_WIND_ESTIMATE_ENABLED (BOARD_FLASH_SIZE>1024 && AP_AHRS_DCM_ENABLED)
#define AP_AHRS_NAVEKF_SETTLE_TIME_MS 20000
#define AP_AHRS_POSITION_RESET_ENABLED (BOARD_FLASH_SIZE>1024 && AP_AHRS_ENABLED)
#define AP_AHRS_RP_P_MIN 0.05f
#define AP_AHRS_SIM_ENABLED AP_AHRS_BACKEND_DEFAULT_ENABLED && AP_SIM_ENABLED && AP_INERTIALSENSOR_ENABLED
#define AP_AHRS_TRIM_LIMIT 10.0f
#define AP_AHRS_YAW_P_MIN 0.05f
#define AP_AIRSPEED_ANALOG_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_ASP5033_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_AUAV_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_AUTOCAL_ENABLE AP_AIRSPEED_ENABLED
#define AP_AIRSPEED_BACKEND_DEFAULT_ENABLED AP_AIRSPEED_ENABLED
#define AP_AIRSPEED_DLVR_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_DRONECAN_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_AIRSPEED_DUMMY_METHODS_ENABLED ((APM_BUILD_COPTER_OR_HELI && BOARD_FLASH_SIZE <= 1024) || APM_BUILD_TYPE(APM_BUILD_AntennaTracker) || APM_BUILD_TYPE(APM_BUILD_Blimp))
#define AP_AIRSPEED_ENABLED 1
#define AP_AIRSPEED_EXTERNAL_ENABLED AP_AIRSPEED_ENABLED && HAL_EXTERNAL_AHRS_ENABLED
#define AP_AIRSPEED_HYGROMETER_ENABLE (AP_AIRSPEED_ENABLED && BOARD_FLASH_SIZE > 1024)
#define AP_AIRSPEED_MS4525_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_MS5525_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_MSP_ENABLED (AP_AIRSPEED_BACKEND_DEFAULT_ENABLED && HAL_MSP_SENSORS_ENABLED)
#define AP_AIRSPEED_NMEA_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_SDP3X_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED
#define AP_AIRSPEED_SITL_ENABLED AP_AIRSPEED_BACKEND_DEFAULT_ENABLED && AP_SIM_ENABLED
#define AP_AIS_DUMMY_METHODS_ENABLED ((AP_AIS_ENABLED == 2) && !APM_BUILD_TYPE(APM_BUILD_Rover))
#define AP_AIS_ENABLED 2
#define AP_APP_DESCRIPTOR_SIGNATURE_SIGNED { 0x41, 0xa3, 0xe5, 0xf2, 0x65, 0x69, 0x92, 0x07 }
#define AP_APP_DESCRIPTOR_SIGNATURE_UNSIGNED { 0x40, 0xa2, 0xe4, 0xf1, 0x64, 0x68, 0x91, 0x06 }
#define AP_ARMED_OFFSET 8
#define AP_ARMING_ACCEL_ERROR_THRESHOLD 0.75f
#define AP_ARMING_AHRS_GPS_ERROR_MAX 10
#define AP_ARMING_AUX_AUTH_ENABLED AP_SCRIPTING_ENABLED
#define AP_ARMING_BOARD_VOLTAGE_MAX 5.8f
#define AP_ARMING_COMPASS_MAGFIELD_EXPECTED 530
#define AP_ARMING_COMPASS_MAGFIELD_MAX 875
#define AP_ARMING_COMPASS_MAGFIELD_MIN 185
#define AP_ARMING_CRASHDUMP_ACK_ENABLED AP_CRASHDUMP_ENABLED
#define AP_ARMING_ENABLED 1
#define AP_ARMING_MAGFIELD_ERROR_THRESHOLD 100
#define AP_ARMING_NEED_LOC_DEFAULT 0
#define AP_ARMING_NEED_LOC_PARAMETER_ENABLED 1
#define AP_AVOIDANCE_ENABLED AP_FENCE_ENABLED
#define AP_AVOIDANCE_ESCAPE_TIME_SEC 2
#define AP_AVOIDANCE_FAIL_ACTION_DEFAULT MAV_COLLISION_ACTION_REPORT
#define AP_AVOIDANCE_FAIL_DISTANCE_XY_DEFAULT 100
#define AP_AVOIDANCE_FAIL_DISTANCE_Z_DEFAULT 100
#define AP_AVOIDANCE_FAIL_TIME_DEFAULT 30
#define AP_AVOIDANCE_RECOVERY_DEFAULT RecoveryAction::RTL
#define AP_AVOIDANCE_STATE_RECOVERY_TIME_MS 2000
#define AP_AVOIDANCE_WARN_DISTANCE_XY_DEFAULT 300
#define AP_AVOIDANCE_WARN_DISTANCE_Z_DEFAULT 300
#define AP_AVOIDANCE_WARN_TIME_DEFAULT 30
#define AP_AVOID_BEHAVE_DEFAULT AC_Avoid::BehaviourType::BEHAVIOR_SLIDE
#define AP_AVOID_ENABLE_Z 1
#define AP_BARO_1976_STANDARD_ATMOSPHERE_ENABLED HAL_WITH_EKF_DOUBLE || AP_SIM_ENABLED
#define AP_BARO_BACKEND_DEFAULT_ENABLED 1
#define AP_BARO_BMP085_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_BMP280_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_BMP388_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_BMP581_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_DPS280_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_DRONECAN_ENABLED (AP_BARO_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS)
#define AP_BARO_DUMMY_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_ENABLED 1
#define AP_BARO_EXTERNALAHRS_ENABLED HAL_EXTERNAL_AHRS_ENABLED
#define AP_BARO_FBM320_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_ICM20789_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_ICP101XX_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_ICP201XX_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_KELLERLD_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_LPS2XH_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_MS56XX_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BARO_MSP_ENABLED HAL_MSP_SENSORS_ENABLED
#define AP_BARO_PROBE_EXTERNAL_I2C_BUSES 1
#define AP_BARO_PROBE_EXT_PARAMETER_ENABLED AP_BARO_PROBE_EXTERNAL_I2C_BUSES || AP_BARO_MSP_ENABLED
#define AP_BARO_SPL06_BACKGROUND_ENABLE 0
#define AP_BARO_SPL06_ENABLED AP_BARO_BACKEND_DEFAULT_ENABLED
#define AP_BATTERY_AD7091R5_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && (BOARD_FLASH_SIZE > 1024)
#define AP_BATTERY_ANALOG_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED
#define AP_BATTERY_BACKEND_DEFAULT_ENABLED AP_BATTERY_ENABLED
#define AP_BATTERY_BEBOP_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_BEBOP || CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_DISCO)
#define AP_BATTERY_EFI_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && HAL_EFI_ENABLED
#define AP_BATTERY_ENABLED 1
#define AP_BATTERY_ESC_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && HAL_WITH_ESC_TELEM
#define AP_BATTERY_ESC_TELEM_OUTBOUND_ENABLED 0
#define AP_BATTERY_FUELFLOW_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && (BOARD_FLASH_SIZE > 1024)
#define AP_BATTERY_FUELLEVEL_ANALOG_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && (BOARD_FLASH_SIZE > 1024)
#define AP_BATTERY_FUELLEVEL_PWM_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && (BOARD_FLASH_SIZE > 1024)
#define AP_BATTERY_GENERATOR_ENABLED HAL_GENERATOR_ENABLED
#define AP_BATTERY_INA239_ENABLED 0
#define AP_BATTERY_INA2XX_ENABLED (AP_BATTERY_BACKEND_DEFAULT_ENABLED && (BOARD_FLASH_SIZE > 1024))
#define AP_BATTERY_INA3221_ENABLED (AP_BATTERY_BACKEND_DEFAULT_ENABLED && CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_BATTERY_LTC2946_ENABLED (AP_BATTERY_BACKEND_DEFAULT_ENABLED && defined(HAL_BATTMON_LTC2946_BUS) && defined(HAL_BATTMON_LTC2946_ADDR))
#define AP_BATTERY_OPTIONS_PARAM_ENABLED (!defined(HAL_BUILD_AP_PERIPH) || AP_BATTERY_SUM_ENABLED)
#define AP_BATTERY_SCRIPTING_ENABLED (AP_SCRIPTING_ENABLED && AP_BATTERY_BACKEND_DEFAULT_ENABLED)
#define AP_BATTERY_SMBUS_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED
#define AP_BATTERY_SMBUS_GENERIC_ENABLED AP_BATTERY_SMBUS_ENABLED
#define AP_BATTERY_SMBUS_MAXELL_ENABLED AP_BATTERY_SMBUS_GENERIC_ENABLED
#define AP_BATTERY_SMBUS_NEODESIGN_ENABLED AP_BATTERY_SMBUS_ENABLED
#define AP_BATTERY_SMBUS_ROTOYE_ENABLED AP_BATTERY_SMBUS_GENERIC_ENABLED
#define AP_BATTERY_SMBUS_SOLO_ENABLED 0
#define AP_BATTERY_SMBUS_SUI_ENABLED AP_BATTERY_SMBUS_ENABLED
#define AP_BATTERY_SUM_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && (BOARD_FLASH_SIZE > 1024)
#define AP_BATTERY_SYNTHETIC_CURRENT_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED
#define AP_BATTERY_TORQEEDO_ENABLED HAL_TORQEEDO_ENABLED
#define AP_BATTERY_UAVCAN_BATTERYINFO_ENABLED AP_BATTERY_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_BATTERY_WATT_MAX_ENABLED AP_BATTERY_ENABLED
#define AP_BATTMONITOR_SMBUS_BUS_EXTERNAL 1
#define AP_BATTMONITOR_SMBUS_BUS_INTERNAL 0
#define AP_BATTMONITOR_SMBUS_I2C_ADDR 0x0B
#define AP_BATTMONITOR_SMBUS_PEC_POLYNOME 0x07
#define AP_BATTMONITOR_SMBUS_READ_BLOCK_MAXIMUM_TRANSFER 0x20
#define AP_BATTMONITOR_SMBUS_TIMEOUT_MICROS 5000000
#define AP_BATTMONITOR_UAVCAN_MPPT_DEBUG 0
#define AP_BATTMONITOR_UAVCAN_TIMEOUT_MICROS 5000000
#define AP_BATTMON_TORQEEDO_TIMEOUT_US 5000000
#define AP_BATT_CURR_AMP_OFFSET_DEFAULT 0.0f
#define AP_BATT_CURR_AMP_PERVOLT_DEFAULT HAL_BATT_CURR_SCALE
#define AP_BATT_CURR_PIN HAL_BATT_CURR_PIN
#define AP_BATT_FS_OFFSET 9
#define AP_BATT_MONITOR_BATTERY_CAPACITY 3300
#define AP_BATT_MONITOR_CELLS_MAX 14
#define AP_BATT_MONITOR_MAX_INSTANCES 9
#define AP_BATT_MONITOR_RES_EST_TC_1 0.5f
#define AP_BATT_MONITOR_RES_EST_TC_2 0.1f
#define AP_BATT_MONITOR_SCRIPTING_TIMEOUT_US 5000000
#define AP_BATT_MONITOR_TIMEOUT 5000
#define AP_BATT_PRIMARY_INSTANCE 0
#define AP_BATT_SERIAL_NUMBER_DEFAULT -1
#define AP_BATT_VOLTDIVIDER_DEFAULT HAL_BATT_VOLT_SCALE
#define AP_BATT_VOLT_PIN HAL_BATT_VOLT_PIN
#define AP_BEACON_BACKEND_DEFAULT_ENABLED AP_BEACON_ENABLED
#define AP_BEACON_DISTANCE_MAX 200.0f
#define AP_BEACON_ENABLED 1
#define AP_BEACON_MARVELMIND_BUF_SIZE 255
#define AP_BEACON_MARVELMIND_DISTANCES_DATAGRAM_ID 0x0004
#define AP_BEACON_MARVELMIND_ENABLED AP_BEACON_BACKEND_DEFAULT_ENABLED
#define AP_BEACON_MARVELMIND_POSITIONS_DATAGRAM_HIGHRES_ID 0x0012
#define AP_BEACON_MARVELMIND_POSITIONS_DATAGRAM_ID 0x0002
#define AP_BEACON_MARVELMIND_POSITION_DATAGRAM_HIGHRES_ID 0x0011
#define AP_BEACON_MARVELMIND_POSITION_DATAGRAM_ID 0x0001
#define AP_BEACON_MAX_BEACONS 4
#define AP_BEACON_MINIMUM_FENCE_BEACONS 3
#define AP_BEACON_NOOPLOOP_ENABLED AP_BEACON_BACKEND_DEFAULT_ENABLED
#define AP_BEACON_POZYX_ENABLED AP_BEACON_BACKEND_DEFAULT_ENABLED
#define AP_BEACON_POZYX_HEADER 0x01
#define AP_BEACON_POZYX_MSGID_BEACON_CONFIG 0x02
#define AP_BEACON_POZYX_MSGID_BEACON_DIST 0x03
#define AP_BEACON_POZYX_MSGID_POSITION 0x04
#define AP_BEACON_POZYX_MSG_LEN_MAX 20
#define AP_BEACON_SITL_ENABLED (AP_BEACON_BACKEND_DEFAULT_ENABLED && CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_BEACON_TIMEOUT_MS 300
#define AP_BLHELI_MAX_ESCS 8
#define AP_BOOTLOADER_FLASHING_ENABLED 1
#define AP_BUILD_ROOT "/home/ubuntu/lab/ardupilot"
#define AP_BUILD_TARGET_NAME "ArduCopter"
#define AP_BUILD_TARGET_NAME "Rover"
#define AP_BUTTON_NUM_PINS 4
#define AP_BUTTON_REPORT_PERIOD_MS 1000
#define AP_CAMERA_BACKEND_DEFAULT_ENABLED AP_CAMERA_ENABLED
#define AP_CAMERA_ENABLED 1
#define AP_CAMERA_INFO_FROM_SCRIPT_ENABLED AP_CAMERA_SCRIPTING_ENABLED
#define AP_CAMERA_MAVLINKCAMV2_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED && BOARD_FLASH_SIZE > 1024
#define AP_CAMERA_MAVLINKCAMV2_SEARCH_MS 60000
#define AP_CAMERA_MAVLINK_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define AP_CAMERA_MAX_INSTANCES 2
#define AP_CAMERA_MOUNT_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED && HAL_MOUNT_ENABLED
#define AP_CAMERA_RELAY_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED && AP_RELAY_ENABLED
#define AP_CAMERA_RUNCAM_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED && HAL_RUNCAM_ENABLED
#define AP_CAMERA_SCRIPTING_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED && AP_SCRIPTING_ENABLED
#define AP_CAMERA_SEND_FOV_STATUS_ENABLED AP_MOUNT_POI_TO_LATLONALT_ENABLED
#define AP_CAMERA_SEND_THERMAL_RANGE_ENABLED AP_MOUNT_SEND_THERMAL_RANGE_ENABLED
#define AP_CAMERA_SERVO_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED
#define AP_CAMERA_SET_CAMERA_SOURCE_ENABLED HAL_MOUNT_SET_CAMERA_SOURCE_ENABLED
#define AP_CAMERA_SOLOGIMBAL_ENABLED AP_CAMERA_BACKEND_DEFAULT_ENABLED && HAL_SOLO_GIMBAL_ENABLED
#define AP_CAN_LOGGING_ENABLED HAL_MAX_CAN_PROTOCOL_DRIVERS && HAL_LOGGING_ENABLED
#define AP_CAN_SLCAN_ENABLED 1
#define AP_CHECK_FIRMWARE_ENABLED 1
#define AP_CLASSTYPE(clazz,element) ((uint8_t)(((const clazz *) 1)->element.vtype))
#define AP_COMPASS_AK09916_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_AK8963_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_BACKEND_DEFAULT_ENABLED AP_COMPASS_ENABLED
#define AP_COMPASS_BMM150_DETECT_BACKENDS_ENABLED AP_COMPASS_BMM150_ENABLED
#define AP_COMPASS_BMM150_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_BMM350_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_CALIBRATION_FITNESS_DEFAULT 16.0f
#define AP_COMPASS_CALIBRATION_FIXED_YAW_ENABLED AP_COMPASS_ENABLED && AP_GPS_ENABLED && AP_AHRS_ENABLED
#define AP_COMPASS_DIAGONALS_ENABLED 1
#define AP_COMPASS_DRONECAN_ENABLED (AP_COMPASS_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS)
#define AP_COMPASS_DRONECAN_HIRES_ENABLED 0
#define AP_COMPASS_ENABLED 1
#define AP_COMPASS_ENABLE_DEFAULT 1
#define AP_COMPASS_EXTERNALAHRS_ENABLED (AP_COMPASS_BACKEND_DEFAULT_ENABLED && HAL_EXTERNAL_AHRS_ENABLED)
#define AP_COMPASS_HMC5843_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED AP_COMPASS_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_ICM20948_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_IIS2MDC_ENABLED 0
#define AP_COMPASS_IST8308_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_IST8310_DEFAULT_ROTATION ROTATION_PITCH_180
#define AP_COMPASS_IST8310_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_LIS3MDL_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_LSM303D_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_LSM9DS1_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_MAG3110_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_MAX_XYZ_ANG_DIFF radians(90.0f)
#define AP_COMPASS_MAX_XY_ANG_DIFF radians(60.0f)
#define AP_COMPASS_MAX_XY_LENGTH_DIFF 200.0f
#define AP_COMPASS_MMC3416_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_MMC5XX3_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_MOT_COMP_CURRENT 0x02
#define AP_COMPASS_MOT_COMP_DISABLED 0x00
#define AP_COMPASS_MOT_COMP_PER_MOTOR 0x03
#define AP_COMPASS_MOT_COMP_THROTTLE 0x01
#define AP_COMPASS_MSP_ENABLED (AP_COMPASS_BACKEND_DEFAULT_ENABLED && HAL_MSP_SENSORS_ENABLED)
#define AP_COMPASS_OFFSETS_MAX_DEFAULT 1800
#define AP_COMPASS_QMC5883L_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_QMC5883P_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED && (BOARD_FLASH_SIZE > 1024)
#define AP_COMPASS_RM3100_ENABLED AP_COMPASS_I2C_BACKEND_DEFAULT_ENABLED
#define AP_COMPASS_SITL_ENABLED (AP_COMPASS_BACKEND_DEFAULT_ENABLED && AP_SIM_ENABLED)
#define AP_CONTROL_MODE_LIMIT 0x1F
#define AP_COPTER_ADVANCED_FAILSAFE_ENABLED 0
#define AP_COPTER_AHRS_AUTO_TRIM_ENABLED 1
#define AP_CRASHDUMP_ENABLED 1
#define AP_CUSTOMCONTROL_BACKEND_DEFAULT_ENABLED AP_CUSTOMCONTROL_ENABLED
#define AP_CUSTOMCONTROL_EMPTY_ENABLED AP_CUSTOMCONTROL_BACKEND_DEFAULT_ENABLED
#define AP_CUSTOMCONTROL_ENABLED 1
#define AP_CUSTOMCONTROL_PID_ENABLED AP_CUSTOMCONTROL_BACKEND_DEFAULT_ENABLED
#define AP_CUSTOMROTATIONS_ENABLED 1
#define AP_DDS_AIRSPEED_PUB_ENABLED 1
#define AP_DDS_ARM_CHECK_SERVER_ENABLED 1
#define AP_DDS_ARM_SERVER_ENABLED 1
#define AP_DDS_BATTERY_STATE_PUB_ENABLED 1
#define AP_DDS_CLOCK_PUB_ENABLED 1
#define AP_DDS_DEFAULT_UDP_IP_ADDR "192.168.144.2"
#define AP_DDS_DELAY_AIRSPEED_TOPIC_MS 33
#define AP_DDS_DELAY_BATTERY_STATE_TOPIC_MS 1000
#define AP_DDS_DELAY_CLOCK_TOPIC_MS 10
#define AP_DDS_DELAY_GEO_POSE_TOPIC_MS 33
#define AP_DDS_DELAY_GOAL_TOPIC_MS 200
#define AP_DDS_DELAY_GPS_GLOBAL_ORIGIN_TOPIC_MS 1000
#define AP_DDS_DELAY_IMU_TOPIC_MS 5
#define AP_DDS_DELAY_LOCAL_POSE_TOPIC_MS 33
#define AP_DDS_DELAY_LOCAL_VELOCITY_TOPIC_MS 33
#define AP_DDS_DELAY_STATUS_TOPIC_MS 100
#define AP_DDS_DELAY_TIME_TOPIC_MS 10
#define AP_DDS_DYNAMIC_TF_SUB_ENABLED 1
#define AP_DDS_ENABLED 0
#define AP_DDS_EXPERIMENTAL_ENABLED 1
#define AP_DDS_GEOPOSE_PUB_ENABLED 1
#define AP_DDS_GLOBAL_POS_CTRL_ENABLED 1
#define AP_DDS_GOAL_PUB_ENABLED 1
#define AP_DDS_GPS_GLOBAL_ORIGIN_PUB_ENABLED 1
#define AP_DDS_IMU_PUB_ENABLED AP_DDS_EXPERIMENTAL_ENABLED
#define AP_DDS_JOY_SUB_ENABLED 1
#define AP_DDS_LOCAL_POSE_PUB_ENABLED 1
#define AP_DDS_LOCAL_VEL_PUB_ENABLED 1
#define AP_DDS_MODE_SWITCH_SERVER_ENABLED 1
#define AP_DDS_NAVSATFIX_PUB_ENABLED 1
#define AP_DDS_NEEDS_TRANSFORMS AP_DDS_DYNAMIC_TF_SUB_ENABLED || AP_DDS_STATIC_TF_PUB_ENABLED
#define AP_DDS_NEEDS_TWIST AP_DDS_VEL_CTRL_ENABLED || AP_DDS_LOCAL_VEL_PUB_ENABLED
#define AP_DDS_PARAMETER_SERVER_ENABLED 1
#define AP_DDS_PARTICIPANT_NAME "ap"
#define AP_DDS_STATIC_TF_PUB_ENABLED 1
#define AP_DDS_STATUS_PUB_ENABLED 1
#define AP_DDS_TIME_PUB_ENABLED 1
#define AP_DDS_UDP_ENABLED AP_DDS_ENABLED && AP_NETWORKING_ENABLED
#define AP_DDS_VEL_CTRL_ENABLED 1
#define AP_DDS_VISUALODOM_ENABLED HAL_VISUALODOM_ENABLED && AP_DDS_ENABLED
#define AP_DDS_VTOL_TAKEOFF_SERVER_ENABLED 1
#define AP_DEVO_TELEM_ENABLED 0
#define AP_DRONECAN_DEFAULT_NODE 10
#define AP_DRONECAN_GETSET_TIMEOUT_MS 100
#define AP_DRONECAN_HIMARK_SERVO_SUPPORT (BOARD_FLASH_SIZE>1024)
#define AP_DRONECAN_HOBBYWING_ESC_SUPPORT (BOARD_FLASH_SIZE>1024)
#define AP_DRONECAN_HW_VERS_MAJOR 1
#define AP_DRONECAN_HW_VERS_MINOR 0
#define AP_DRONECAN_SEND_GPS (BOARD_FLASH_SIZE > 1024)
#define AP_DRONECAN_SERIAL_ENABLED AP_SERIALMANAGER_REGISTER_ENABLED && (BOARD_FLASH_SIZE>1024)
#define AP_DRONECAN_SERIAL_MIN_RXSIZE 2048
#define AP_DRONECAN_SERIAL_MIN_TXSIZE 2048
#define AP_DRONECAN_SERIAL_NUM_PORTS 3
#define AP_DRONECAN_SW_VERS_MAJOR 1
#define AP_DRONECAN_SW_VERS_MINOR 0
#define AP_DRONECAN_VOLZ_FEEDBACK_ENABLED 0
#define AP_DSM_MAX_CHANNELS 12
#define AP_EFI_BACKEND_DEFAULT_ENABLED HAL_EFI_ENABLED
#define AP_EFI_CURRAWONG_ECU_ENABLED AP_EFI_BACKEND_DEFAULT_ENABLED && HAL_MAX_CAN_PROTOCOL_DRIVERS
#define AP_EFI_DRONECAN_ENABLED AP_EFI_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_EFI_MAV_ENABLED AP_EFI_BACKEND_DEFAULT_ENABLED
#define AP_EFI_NWPWU_ENABLED AP_EFI_BACKEND_DEFAULT_ENABLED && HAL_MAX_CAN_PROTOCOL_DRIVERS
#define AP_EFI_SCRIPTING_ENABLED (AP_EFI_BACKEND_DEFAULT_ENABLED && AP_SCRIPTING_ENABLED)
#define AP_EFI_SERIAL_HIRTH_ENABLED AP_EFI_BACKEND_DEFAULT_ENABLED
#define AP_EFI_SERIAL_LUTAN_ENABLED AP_EFI_BACKEND_DEFAULT_ENABLED
#define AP_EFI_SERIAL_MS_ENABLED AP_EFI_BACKEND_DEFAULT_ENABLED
#define AP_EFI_THROTTLE_LINEARISATION_ENABLED AP_EFI_SERIAL_HIRTH_ENABLED
#define AP_EKF_FS_OFFSET 10
#define AP_EXTENDED_DSHOT_TELEM_V2_ENABLED HAL_REQUIRES_BDSHOT_SUPPORT
#define AP_EXTENDED_ESC_TELEM_ENABLED HAL_ENABLE_DRONECAN_DRIVERS
#define AP_EXTERNAL_AHRS_BACKEND_DEFAULT_ENABLED HAL_EXTERNAL_AHRS_ENABLED
#define AP_EXTERNAL_AHRS_INERTIALLABS_ENABLED AP_EXTERNAL_AHRS_BACKEND_DEFAULT_ENABLED
#define AP_EXTERNAL_AHRS_MICROSTRAIN5_ENABLED AP_EXTERNAL_AHRS_BACKEND_DEFAULT_ENABLED
#define AP_EXTERNAL_AHRS_MICROSTRAIN7_ENABLED AP_EXTERNAL_AHRS_BACKEND_DEFAULT_ENABLED
#define AP_EXTERNAL_AHRS_VECTORNAV_ENABLED AP_EXTERNAL_AHRS_BACKEND_DEFAULT_ENABLED
#define AP_EXTERNAL_CONTROL_ENABLED 1
#define AP_FASTBOOT_ENABLED 1
#define AP_FAST_NAME_INITIALIZER(_clazz,_name) .name = #_clazz "::" #_name "*",
#define AP_FAULTHANDLER_DEBUG_VARIABLES_ENABLED 1
#define AP_FEATURE_BOARD_DETECT 0
#define AP_FEATURE_RTSCTS 1
#define AP_FEATURE_SBUS_OUT 1
#define AP_FENCE_BREACH_OFFSET 14
#define AP_FENCE_ENABLED 2
#define AP_FENCE_PRESENT_OFFSET 13
#define AP_FETTEC_ONEWIRE_ENABLED BOARD_FLASH_SIZE > 1024
#define AP_FIELD_ELEVATION_ENABLED !defined(HAL_BUILD_AP_PERIPH) && !APM_BUILD_TYPE(APM_BUILD_ArduSub)
#define AP_FILESYSTEM_ESP32_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_ESP32)
#define AP_FILESYSTEM_FATFS_ENABLED HAL_OS_FATFS_IO
#define AP_FILESYSTEM_FILE_READING_ENABLED (AP_FILESYSTEM_FILE_WRITING_ENABLED || AP_FILESYSTEM_ROMFS_ENABLED || AP_FILESYSTEM_SYS_ENABLED || AP_FILESYSTEM_PARAM_ENABLED)
#define AP_FILESYSTEM_FILE_WRITING_ENABLED (AP_FILESYSTEM_ESP32_ENABLED || AP_FILESYSTEM_FATFS_ENABLED || AP_FILESYSTEM_LITTLEFS_ENABLED || AP_FILESYSTEM_POSIX_ENABLED)
#define AP_FILESYSTEM_FLASH_W25NXX 2
#define AP_FILESYSTEM_FLASH_W25QXX 1
#define AP_FILESYSTEM_FORMAT_ENABLED 1
#define AP_FILESYSTEM_HAVE_DIRENT_DTYPE 1
#define AP_FILESYSTEM_LITTLEFS_ENABLED HAL_OS_LITTLEFS_IO
#define AP_FILESYSTEM_LITTLEFS_FLASH_TYPE AP_FILESYSTEM_FLASH_W25QXX
#define AP_FILESYSTEM_MISSION_ENABLED AP_MISSION_ENABLED
#define AP_FILESYSTEM_PARAM_ENABLED 1
#define AP_FILESYSTEM_POSIX_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL || CONFIG_HAL_BOARD == HAL_BOARD_LINUX || CONFIG_HAL_BOARD == HAL_BOARD_QURT)
#define AP_FILESYSTEM_POSIX_MAP_FILENAME_ALLOC 0
#define AP_FILESYSTEM_ROMFS_ENABLED 1
#define AP_FILESYSTEM_SYS_ENABLED 1
#define AP_FILESYSTEM_SYS_FLASH_ENABLED CONFIG_HAL_BOARD == HAL_BOARD_CHIBIOS
#define AP_FILTER_ENABLED BOARD_FLASH_SIZE > 1024
#define AP_FILTER_NUM_FILTERS 8
#define AP_FILTER_VERSION 2
#define AP_FLASHSTORAGE_TYPE AP_FLASHSTORAGE_TYPE_F4
#define AP_FLASHSTORAGE_TYPE_F1 1
#define AP_FLASHSTORAGE_TYPE_F4 2
#define AP_FLASHSTORAGE_TYPE_G4 4
#define AP_FLASHSTORAGE_TYPE_H7 3
#define AP_FLASH_STORAGE_DOUBLE_PAGE 0
#define AP_FLYING_OFFSET 7
#define AP_FOLLOW_ALTITUDE_TYPE_RELATIVE 1
#define AP_FOLLOW_ALT_TYPE_DEFAULT AP_FOLLOW_ALTITUDE_TYPE_RELATIVE
#define AP_FOLLOW_ENABLED 1
#define AP_FOLLOW_OFFSET_TYPE_NED 0
#define AP_FOLLOW_OFFSET_TYPE_RELATIVE 1
#define AP_FOLLOW_POS_P_DEFAULT 0.1f
#define AP_FOLLOW_SYSID_TIMEOUT_MS 10000
#define AP_FOLLOW_TIMEOUT_MS 3000
#define AP_FRSKY_D_TELEM_ENABLED AP_FRSKY_TELEM_ENABLED
#define AP_FRSKY_SPORT_PASSTHROUGH_ENABLED AP_FRSKY_SPORT_TELEM_ENABLED
#define AP_FRSKY_SPORT_TELEM_ENABLED AP_FRSKY_TELEM_ENABLED
#define AP_FRSKY_TELEM_ENABLED 1
#define AP_FS_OFFSET 12
#define AP_GENERATOR_BACKEND_DEFAULT_ENABLED HAL_GENERATOR_ENABLED
#define AP_GENERATOR_IE_2400_ENABLED AP_GENERATOR_IE_ENABLED
#define AP_GENERATOR_IE_650_800_ENABLED AP_GENERATOR_IE_ENABLED
#define AP_GENERATOR_IE_ENABLED AP_GENERATOR_BACKEND_DEFAULT_ENABLED
#define AP_GENERATOR_RICHENPOWER_ENABLED AP_GENERATOR_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define AP_GHST_TELEM_ENABLED AP_RCPROTOCOL_GHST_ENABLED
#define AP_GPS_BACKEND_DEFAULT_ENABLED AP_GPS_ENABLED
#define AP_GPS_BLENDED_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED && GPS_MAX_INSTANCES > GPS_MAX_RECEIVERS
#define AP_GPS_DEBUG_LOGGING_ENABLED 1
#define AP_GPS_DRONECAN_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_GPS_ENABLED 1
#define AP_GPS_ERB_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_GPS2_RAW_SENDING_ENABLED HAL_GCS_ENABLED && AP_GPS_ENABLED && GPS_MAX_RECEIVERS > 1
#define AP_GPS_GPS2_RTK_SENDING_ENABLED HAL_GCS_ENABLED && AP_GPS_ENABLED && GPS_MAX_RECEIVERS > 1 && (AP_GPS_SBF_ENABLED || AP_GPS_ERB_ENABLED)
#define AP_GPS_GPS_RAW_INT_SENDING_ENABLED HAL_GCS_ENABLED && AP_GPS_ENABLED
#define AP_GPS_GPS_RTK_SENDING_ENABLED HAL_GCS_ENABLED && AP_GPS_ENABLED && (AP_GPS_SBF_ENABLED || AP_GPS_ERB_ENABLED)
#define AP_GPS_GSOF_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_MAV_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define AP_GPS_MB_MAX_LAG 0.25f
#define AP_GPS_MB_MIN_LAG 0.05f
#define AP_GPS_NMEA_CONFIG_PERIOD_MS 15000U
#define AP_GPS_NMEA_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_NMEA_UNICORE_ENABLED AP_GPS_NMEA_ENABLED
#define AP_GPS_NOVA_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_RTCM_DECODE_ENABLED BOARD_FLASH_SIZE > 1024
#define AP_GPS_SBF_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_SBP2_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_SBP_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_SIRF_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GPS_UBLOX_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED
#define AP_GRIPPER_BACKEND_DEFAULT_ENABLED AP_GRIPPER_ENABLED
#define AP_GRIPPER_ENABLED 1
#define AP_GRIPPER_EPM_ENABLED AP_GRIPPER_BACKEND_DEFAULT_ENABLED
#define AP_GRIPPER_SERVO_ENABLED AP_GRIPPER_BACKEND_DEFAULT_ENABLED
#define AP_GROUPEND { "", 0, { group_info : nullptr }, 0, 0xFF, AP_PARAM_NONE }
#define AP_GROUPINFO(name,idx,clazz,element,def) AP_GROUPINFO_FLAGS(name, idx, clazz, element, def, 0)
#define AP_GROUPINFO_FLAGS(name,idx,clazz,element,def,flags) { name, AP_VAROFFSET(clazz, element), {def_value : def}, flags, idx, AP_CLASSTYPE(clazz, element)}
#define AP_GROUPINFO_FLAGS_DEFAULT_POINTER(name,idx,clazz,element,def) { name, AP_VAROFFSET(clazz, element), {def_value_offset : AP_VAROFFSET(clazz, element) - AP_VAROFFSET(clazz, def)}, AP_PARAM_FLAG_DEFAULT_POINTER, idx, AP_CLASSTYPE(clazz, element) }
#define AP_GROUPINFO_FLAGS_FRAME(name,idx,clazz,element,def,flags,frame_flags) AP_GROUPINFO_FLAGS(name, idx, clazz, element, def, flags|((frame_flags)<<AP_PARAM_FRAME_TYPE_SHIFT) )
#define AP_GROUPINFO_FRAME(name,idx,clazz,element,def,frame_flags) AP_GROUPINFO_FLAGS(name, idx, clazz, element, def, (frame_flags)<<AP_PARAM_FRAME_TYPE_SHIFT )
#define AP_GROUP_ELEM_IDX(subgrp_idx,grp_idx) (grp_idx << 6 | subgrp_idx)
#define AP_GSOF_ENABLED 1
#define AP_HAL_CHIBIOS_IN_EXPECTED_DELAY_WHEN_NOT_INITIALISED 1
#define AP_HAL_MAIN() AP_HAL::HAL::FunCallbacks callbacks(setup, loop); extern "C" { int AP_MAIN(int argc, char* const argv[]); int AP_MAIN(int argc, char* const argv[]) { hal.run(argc, argv, &callbacks); return 0; } }
#define AP_HAL_MAIN_CALLBACKS(CALLBACKS) extern "C" { int AP_MAIN(int argc, char* const argv[]); int AP_MAIN(int argc, char* const argv[]) { hal.run(argc, argv, CALLBACKS); return 0; } }
#define AP_HAL_SHARED_DMA_ENABLED 1
#define AP_HAL_UARTDRIVER_ENABLED 1
#define AP_HAVE_GCS_SEND_TEXT 1
#define AP_HEATER_IMU_INSTANCE 0
#define AP_HOME_ENABLED AP_AHRS_ENABLED
#define AP_IBUS_TELEM_ENABLED BOARD_FLASH_SIZE > 2048
#define AP_ICENGINE_ENABLED 1
#define AP_ICENGINE_TCA9554_STARTER_ENABLED AP_ICENGINE_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_IMU_TEMP_MAX 82.0f
#define AP_IMU_TEMP_MIN 19.0f
#define AP_IMU_TEMP_OFFSET 26
#define AP_INERTIALSENSOR_ALLOW_NO_SENSORS 0
#define AP_INERTIALSENSOR_BATCHSAMPLER_ENABLED (AP_INERTIALSENSOR_ENABLED && HAL_LOGGING_ENABLED)
#define AP_INERTIALSENSOR_ENABLED 1
#define AP_INERTIALSENSOR_FAST_SAMPLE_WINDOW_ENABLED (AP_INERTIALSENSOR_ENABLED && HAL_INS_RATE_LOOP && AP_INERTIALSENSOR_HARMONICNOTCH_ENABLED && APM_BUILD_TYPE(APM_BUILD_ArduCopter))
#define AP_INERTIALSENSOR_HARMONICNOTCH_ENABLED AP_INERTIALSENSOR_ENABLED
#define AP_INERTIALSENSOR_KILL_IMU_ENABLED 1
#define AP_INERTIAL_SENSOR_ACCEL_MAX_OFFSET 250.0f
#define AP_INERTIAL_SENSOR_ACCEL_PEAK_DETECT_TIMEOUT_MS 500
#define AP_INERTIAL_SENSOR_ACCEL_TOT_MAX_OFFSET_CHANGE 4.0f
#define AP_INERTIAL_SENSOR_ACCEL_VIBE_FILT_HZ 2.0f
#define AP_INERTIAL_SENSOR_ACCEL_VIBE_FLOOR_FILT_HZ 5.0f
#define AP_INERTIAL_SENSOR_RATE_LOOP_BUFFER_SIZE 8
#define AP_INLINE_VECTOR_OPS 
#define AP_INTERNALERROR_ENABLED 1
#define AP_IOMCU_FORCE_ENABLE_HEATER 0
#define AP_IOMCU_PROFILED_SUPPORT_ENABLED 0
#define AP_IRLOCK_BACKEND_DEFAULT_ENABLED AP_IRLOCK_ENABLED
#define AP_IRLOCK_ENABLED 1
#define AP_IRLOCK_I2C_ENABLED AP_IRLOCK_BACKEND_DEFAULT_ENABLED
#define AP_IRLOCK_SITL_ENABLED AP_IRLOCK_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_IRLOCK_SITL_GAZEBO_ENABLED AP_IRLOCK_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_KDECAN_DEBUG 0
#define AP_KDECAN_ENABLED (HAL_MAX_CAN_PROTOCOL_DRIVERS && BOARD_FLASH_SIZE > 1024)
#define AP_KDECAN_USE_EVENTS (defined(CH_CFG_USE_EVENTS) && CH_CFG_USE_EVENTS == TRUE)
#define AP_LANDINGGEAR_ENABLED APM_BUILD_COPTER_OR_HELI || APM_BUILD_TYPE(APM_BUILD_ArduPlane)
#define AP_LTM_TELEM_ENABLED BOARD_FLASH_SIZE > 2048
#define AP_MAIN main
#define AP_MATH_FILL_NANF_USE_MEMCPY (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_MAVLINK_AUTOPILOT_VERSION_REQUEST_ENABLED 1
#define AP_MAVLINK_COMMAND_LONG_ENABLED 1
#define AP_MAVLINK_FAILURE_CREATION_ENABLED 1
#define AP_MAVLINK_FTP_ENABLED HAL_GCS_ENABLED
#define AP_MAVLINK_MAV_CMD_NAV_SET_YAW_SPEED_ENABLED 0
#define AP_MAVLINK_MAV_CMD_REQUEST_AUTOPILOT_CAPABILITIES_ENABLED 1
#define AP_MAVLINK_MAV_CMD_SET_HAGL_ENABLED (BOARD_FLASH_SIZE > 1024)
#define AP_MAVLINK_MISSION_SET_CURRENT_ENABLED AP_MISSION_ENABLED
#define AP_MAVLINK_MSG_DEVICE_OP_ENABLED HAL_GCS_ENABLED
#define AP_MAVLINK_MSG_HIGHRES_IMU_ENABLED (BOARD_FLASH_SIZE > 1024) && AP_INERTIALSENSOR_ENABLED
#define AP_MAVLINK_MSG_MISSION_REQUEST_ENABLED AP_MISSION_ENABLED
#define AP_MAVLINK_MSG_RC_CHANNELS_RAW_ENABLED 1
#define AP_MAVLINK_MSG_RELAY_STATUS_ENABLED HAL_GCS_ENABLED && AP_RELAY_ENABLED
#define AP_MAVLINK_MSG_SERIAL_CONTROL_ENABLED HAL_GCS_ENABLED
#define AP_MAVLINK_MSG_UAVIONIX_ADSB_OUT_STATUS_ENABLED HAL_ADSB_ENABLED
#define AP_MAVLINK_MSG_VIDEO_STREAM_INFORMATION_ENABLED HAL_GCS_ENABLED
#define AP_MAVLINK_PACKETISE_ENABLED HAL_GCS_ENABLED
#define AP_MAVLINK_RALLY_POINT_PROTOCOL_ENABLED 0
#define AP_MAVLINK_SERVO_RELAY_ENABLED HAL_GCS_ENABLED && AP_SERVORELAYEVENTS_ENABLED
#define AP_MAX_NAME_SIZE 16
#define AP_MICROSTRAIN_ENABLED AP_EXTERNAL_AHRS_MICROSTRAIN5_ENABLED || AP_EXTERNAL_AHRS_MICROSTRAIN7_ENABLED
#define AP_MISSION_CMD_ID_NONE 0
#define AP_MISSION_CMD_INDEX_NONE 65535
#define AP_MISSION_EEPROM_COMMAND_SIZE 15
#define AP_MISSION_EEPROM_VERSION 0x65AE
#define AP_MISSION_ENABLED 1
#define AP_MISSION_FIRST_REAL_COMMAND 1
#define AP_MISSION_JUMP_REPEAT_FOREVER -1
#define AP_MISSION_JUMP_TIMES_MAX 32767
#define AP_MISSION_MAX_NUM_DO_JUMP_COMMANDS 100
#define AP_MISSION_MAX_WP_HISTORY 7
#define AP_MISSION_NAV_PAYLOAD_PLACE_ENABLED 1
#define AP_MISSION_OPTIONS_DEFAULT 0
#define AP_MISSION_RESTART_DEFAULT 0
#define AP_MISSION_SDCARD_FILENAME "APM/mission.stg"
#define AP_MODULE_SUPPORTED 0
#define AP_MOTORS_BATT_VOLT_FILT_HZ 0.5
#define AP_MOTORS_BAT_CURR_MAX_DEFAULT 0.0f
#define AP_MOTORS_BAT_CURR_TC_DEFAULT 5.0f
#define AP_MOTORS_BAT_VOLT_MAX_DEFAULT 0.0f
#define AP_MOTORS_BAT_VOLT_MIN_DEFAULT 0.0f
#define AP_MOTORS_CH_TRI_YAW CH_7
#define AP_MOTORS_COAX_NEGATIVE -1
#define AP_MOTORS_COAX_POSITIVE 1
#define AP_MOTORS_COAX_SERVO_INPUT_RANGE 4500
#define AP_MOTORS_DENSITY_COMP 1
#define AP_MOTORS_FRAME_DECA_ENABLED AP_MOTORS_FRAME_DEFAULT_ENABLED
#define AP_MOTORS_FRAME_DEFAULT_ENABLED 1
#define AP_MOTORS_FRAME_DODECAHEXA_ENABLED AP_MOTORS_FRAME_DEFAULT_ENABLED
#define AP_MOTORS_FRAME_HEXA_ENABLED AP_MOTORS_FRAME_DEFAULT_ENABLED
#define AP_MOTORS_FRAME_OCTAQUAD_ENABLED AP_MOTORS_FRAME_DEFAULT_ENABLED
#define AP_MOTORS_FRAME_OCTA_ENABLED AP_MOTORS_FRAME_DEFAULT_ENABLED
#define AP_MOTORS_FRAME_QUAD_ENABLED AP_MOTORS_FRAME_DEFAULT_ENABLED
#define AP_MOTORS_FRAME_Y6_ENABLED AP_MOTORS_FRAME_DEFAULT_ENABLED
#define AP_MOTORS_HELI_COLLECTIVE_HOVER_DEFAULT 0.5f
#define AP_MOTORS_HELI_COLLECTIVE_HOVER_MAX 0.8f
#define AP_MOTORS_HELI_COLLECTIVE_HOVER_MIN 0.3f
#define AP_MOTORS_HELI_COLLECTIVE_HOVER_TC 10.0f
#define AP_MOTORS_HELI_COLLECTIVE_LAND_MIN -2.0f
#define AP_MOTORS_HELI_COLLECTIVE_MAX 1750
#define AP_MOTORS_HELI_COLLECTIVE_MAX_DEG 90.0f
#define AP_MOTORS_HELI_COLLECTIVE_MIN 1250
#define AP_MOTORS_HELI_COLLECTIVE_MIN_DEG -90.0f
#define AP_MOTORS_HELI_DUAL_COLLECTIVE2_MAX 1750
#define AP_MOTORS_HELI_DUAL_COLLECTIVE2_MIN 1250
#define AP_MOTORS_HELI_DUAL_DCP_SCALER 0.25f
#define AP_MOTORS_HELI_DUAL_MODE_INTERMESHING 2
#define AP_MOTORS_HELI_DUAL_MODE_TANDEM 0
#define AP_MOTORS_HELI_DUAL_MODE_TRANSVERSE 1
#define AP_MOTORS_HELI_DUAL_NUM_SWASHPLATE_SERVOS 6
#define AP_MOTORS_HELI_NOFLYBAR 0
#define AP_MOTORS_HELI_QUAD_COLLECTIVE_MAX 1900
#define AP_MOTORS_HELI_QUAD_COLLECTIVE_MIN 1100
#define AP_MOTORS_HELI_QUAD_NUM_MOTORS 4
#define AP_MOTORS_HELI_RSC CH_8
#define AP_MOTORS_HELI_RSC_CRITICAL 50
#define AP_MOTORS_HELI_RSC_GOVERNOR_RANGE_DEFAULT 100
#define AP_MOTORS_HELI_RSC_IDLE_DEFAULT 0
#define AP_MOTORS_HELI_RSC_RAMP_TIME 1
#define AP_MOTORS_HELI_RSC_RUNUP_TIME 10
#define AP_MOTORS_HELI_RSC_SETPOINT 70
#define AP_MOTORS_HELI_RSC_THRCRV_0_DEFAULT 25
#define AP_MOTORS_HELI_RSC_THRCRV_100_DEFAULT 100
#define AP_MOTORS_HELI_RSC_THRCRV_25_DEFAULT 32
#define AP_MOTORS_HELI_RSC_THRCRV_50_DEFAULT 38
#define AP_MOTORS_HELI_RSC_THRCRV_75_DEFAULT 50
#define AP_MOTORS_HELI_SINGLE_COLYAW_RANGE 5.0f
#define AP_MOTORS_HELI_SINGLE_DDVP_SPEED_DEFAULT 50
#define AP_MOTORS_HELI_SINGLE_EXTGYRO CH_7
#define AP_MOTORS_HELI_SINGLE_EXT_GYRO_GAIN 350
#define AP_MOTORS_HELI_SINGLE_NUM_SWASHPLATE_SERVOS 3
#define AP_MOTORS_HELI_SINGLE_TAILRSC CH_7
#define AP_MOTORS_HELI_SPEED_DEFAULT 125
#define AP_MOTORS_HELI_SWASH_CYCLIC_MAX 2500
#define AP_MOTORS_MATRIX_YAW_FACTOR_CCW 1
#define AP_MOTORS_MATRIX_YAW_FACTOR_CW -1
#define AP_MOTORS_MAX_NUM_MOTORS 32
#define AP_MOTORS_MOT_1 0U
#define AP_MOTORS_MOT_10 9U
#define AP_MOTORS_MOT_11 10U
#define AP_MOTORS_MOT_12 11U
#define AP_MOTORS_MOT_13 12U
#define AP_MOTORS_MOT_14 13U
#define AP_MOTORS_MOT_15 14U
#define AP_MOTORS_MOT_16 15U
#define AP_MOTORS_MOT_17 16U
#define AP_MOTORS_MOT_18 17U
#define AP_MOTORS_MOT_19 18U
#define AP_MOTORS_MOT_2 1U
#define AP_MOTORS_MOT_20 19U
#define AP_MOTORS_MOT_21 20U
#define AP_MOTORS_MOT_22 21U
#define AP_MOTORS_MOT_23 22U
#define AP_MOTORS_MOT_24 23U
#define AP_MOTORS_MOT_25 24U
#define AP_MOTORS_MOT_26 25U
#define AP_MOTORS_MOT_27 26U
#define AP_MOTORS_MOT_28 27U
#define AP_MOTORS_MOT_29 28U
#define AP_MOTORS_MOT_3 2U
#define AP_MOTORS_MOT_30 29U
#define AP_MOTORS_MOT_31 30U
#define AP_MOTORS_MOT_32 31U
#define AP_MOTORS_MOT_4 3U
#define AP_MOTORS_MOT_5 4U
#define AP_MOTORS_MOT_6 5U
#define AP_MOTORS_MOT_7 6U
#define AP_MOTORS_MOT_8 7U
#define AP_MOTORS_MOT_9 8U
#define AP_MOTORS_PARAM_PREFIX "MOT_"
#define AP_MOTORS_SAFE_TIME_DEFAULT 1.0f
#define AP_MOTORS_SINGLE_SERVO_INPUT_RANGE 4500
#define AP_MOTORS_SINGLE_SPEED_ANALOG_SERVOS 125
#define AP_MOTORS_SINGLE_SPEED_DIGITAL_SERVOS 250
#define AP_MOTORS_SING_NEGATIVE -1
#define AP_MOTORS_SING_POSITIVE 1
#define AP_MOTORS_SLEW_FILTER_CUTOFF 50.0f
#define AP_MOTORS_SLEW_TIME_DEFAULT 0.0f
#define AP_MOTORS_SPEED_DEFAULT 490
#define AP_MOTORS_SPIN_ARM_DEFAULT 0.10f
#define AP_MOTORS_SPIN_MAX_DEFAULT 0.95f
#define AP_MOTORS_SPIN_MIN_DEFAULT 0.15f
#define AP_MOTORS_SPOOL_UP_TIME_DEFAULT 0.5f
#define AP_MOTORS_THST_EXPO_DEFAULT 0.65f
#define AP_MOTORS_THST_HOVER_DEFAULT 0.35f
#define AP_MOTORS_THST_HOVER_MAX 0.6875f
#define AP_MOTORS_THST_HOVER_MIN 0.125f
#define AP_MOTORS_THST_HOVER_TC 10.0f
#define AP_MOTORS_TRI_SERVO_RANGE_DEG_MAX 80
#define AP_MOTORS_TRI_SERVO_RANGE_DEG_MIN 5
#define AP_MOTORS_YAW_HEADROOM_DEFAULT 200
#define AP_MOUNT_ALEXMOS_MODE_ANGLE 2
#define AP_MOUNT_ALEXMOS_MODE_NO_CONTROL 0
#define AP_MOUNT_ALEXMOS_MODE_RC 4
#define AP_MOUNT_ALEXMOS_MODE_SPEED 1
#define AP_MOUNT_ALEXMOS_MODE_SPEED_ANGLE 3
#define AP_MOUNT_ALEXMOS_SPEED 30
#define AP_MOUNT_BACKEND_DEFAULT_ENABLED HAL_MOUNT_ENABLED
#define AP_MOUNT_CADDX_RESEND_MS 1000
#define AP_MOUNT_GREMSY_ATTITUDE_INTERVAL_US 20000
#define AP_MOUNT_GREMSY_RESEND_MS 1000
#define AP_MOUNT_GREMSY_SEARCH_MS 60000
#define AP_MOUNT_MAX_INSTANCES 2
#define AP_MOUNT_POI_DIST_M_MAX 10000
#define AP_MOUNT_POI_REQUEST_TIMEOUT_MS 30000
#define AP_MOUNT_POI_RESULT_TIMEOUT_MS 3000
#define AP_MOUNT_POI_TO_LATLONALT_ENABLED HAL_MOUNT_ENABLED && AP_TERRAIN_AVAILABLE && BOARD_FLASH_SIZE > 1024
#define AP_MOUNT_RECV_GIMBAL_CMD_CATEGORIES_NUM 7
#define AP_MOUNT_SCRIPTING_DEBUG 0
#define AP_MOUNT_SCRIPTING_TIMEOUT_MS 1000
#define AP_MOUNT_SEND_THERMAL_RANGE_ENABLED HAL_MOUNT_SIYI_ENABLED
#define AP_MOUNT_SIYI_DATALEN_MAX (AP_MOUNT_SIYI_PACKETLEN_MAX-AP_MOUNT_SIYI_PACKETLEN_MIN)
#define AP_MOUNT_SIYI_DEBUG 0
#define AP_MOUNT_SIYI_HEADER1 0x55
#define AP_MOUNT_SIYI_HEADER2 0x66
#define AP_MOUNT_SIYI_PACKETLEN_MAX 42
#define AP_MOUNT_SIYI_PACKETLEN_MIN 10
#define AP_MOUNT_SIYI_PITCH_P 1.50
#define AP_MOUNT_SIYI_RATE_MAX_RADS radians(90)
#define AP_MOUNT_SIYI_THERM_TIMEOUT_MS 3000
#define AP_MOUNT_SIYI_TIMEOUT_MS 1000
#define AP_MOUNT_SIYI_YAW_P 1.50
#define AP_MOUNT_STORM32_RESEND_MS 1000
#define AP_MOUNT_STORM32_SEARCH_MS 60000
#define AP_MOUNT_STORM32_SERIAL_RESEND_MS 1000
#define AP_MOUNT_TOPOTEK_DATALEN_MAX (AP_MOUNT_TOPOTEK_PACKETLEN_MAX - AP_MOUNT_TOPOTEK_PACKETLEN_MIN)
#define AP_MOUNT_TOPOTEK_DEBUG 0
#define AP_MOUNT_TOPOTEK_HEALTH_TIMEOUT_MS 1000
#define AP_MOUNT_TOPOTEK_ID3CHAR_CAPTURE "CAP"
#define AP_MOUNT_TOPOTEK_ID3CHAR_CONTROL_FOCUS "FCC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_CONTROL_ZOOM "ZMC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_DAY_NIGHT_SWITCHING "IRC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_GET_FOCUS "FOC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_GET_MODEL_NAME "PA2"
#define AP_MOUNT_TOPOTEK_ID3CHAR_GET_VERSION "VSN"
#define AP_MOUNT_TOPOTEK_ID3CHAR_GET_ZOOM "ZOM"
#define AP_MOUNT_TOPOTEK_ID3CHAR_GIMBAL_ATT "GIA"
#define AP_MOUNT_TOPOTEK_ID3CHAR_GIMBAL_MODE "PTZ"
#define AP_MOUNT_TOPOTEK_ID3CHAR_LRF "LRF"
#define AP_MOUNT_TOPOTEK_ID3CHAR_PIP "PIP"
#define AP_MOUNT_TOPOTEK_ID3CHAR_PITCH_ANGLE "GIP"
#define AP_MOUNT_TOPOTEK_ID3CHAR_RECORD_VIDEO "REC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_ROLL_ANGLE "GIR"
#define AP_MOUNT_TOPOTEK_ID3CHAR_SD_CARD "SDC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_SET_ALT "ALT"
#define AP_MOUNT_TOPOTEK_ID3CHAR_SET_AZIMUTH "AZI"
#define AP_MOUNT_TOPOTEK_ID3CHAR_SET_LAT "LAT"
#define AP_MOUNT_TOPOTEK_ID3CHAR_SET_LON "LON"
#define AP_MOUNT_TOPOTEK_ID3CHAR_SET_ZOOM_AND_FOCU "ZFP"
#define AP_MOUNT_TOPOTEK_ID3CHAR_START_TRACKING "LOC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_TIME "UTC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_TRACKING "TRC"
#define AP_MOUNT_TOPOTEK_ID3CHAR_YAW_ANGLE "GIY"
#define AP_MOUNT_TOPOTEK_ID3CHAR_YAW_ANGLE_BF "GAY"
#define AP_MOUNT_TOPOTEK_ID3CHAR_YPR_RATE "YPR"
#define AP_MOUNT_TOPOTEK_PACKETLEN_MAX 36
#define AP_MOUNT_TOPOTEK_PACKETLEN_MIN 12
#define AP_MOUNT_TOPOTEK_UPDATE_INTERVAL_MS 100
#define AP_MOUNT_UPDATE_DT 0.02
#define AP_MOUNT_VIEWPRO_DATALEN_MAX (AP_MOUNT_VIEWPRO_PACKETLEN_MAX-AP_MOUNT_VIEWPRO_PACKETLEN_MIN)
#define AP_MOUNT_VIEWPRO_DEBUG 0
#define AP_MOUNT_VIEWPRO_DEG_TO_OUTPUT (65536.0 / 360.0)
#define AP_MOUNT_VIEWPRO_EO_ZOOM_SPEED 0x07
#define AP_MOUNT_VIEWPRO_HEADER1 0x55
#define AP_MOUNT_VIEWPRO_HEADER2 0xAA
#define AP_MOUNT_VIEWPRO_HEADER3 0xDC
#define AP_MOUNT_VIEWPRO_HEALTH_TIMEOUT_MS 1000
#define AP_MOUNT_VIEWPRO_IR_ZOOM_SPEED 1
#define AP_MOUNT_VIEWPRO_OUTPUT_TO_DEG (360.0 / 65536.0)
#define AP_MOUNT_VIEWPRO_PACKETLEN_MAX 63
#define AP_MOUNT_VIEWPRO_PACKETLEN_MIN 5
#define AP_MOUNT_VIEWPRO_UPDATE_INTERVAL_MS 100
#define AP_MOUNT_VIEWPRO_ZOOM_MAX 10
#define AP_MOUNT_XACTI_DEBUG 0
#define AP_MSEC_PER_HOUR (AP_SEC_PER_HOUR * AP_MSEC_PER_SEC)
#define AP_MSEC_PER_SEC 1000ULL
#define AP_MSEC_PER_WEEK (AP_SEC_PER_WEEK * AP_MSEC_PER_SEC)
#define AP_NAKEKF_SOURCE_SET_MAX 3
#define AP_NESTEDGROUPINFO(clazz,idx) { "", 0, { group_info : clazz::var_info }, 0, idx, AP_PARAM_GROUP }
#define AP_NETWORKING_BACKEND_CHIBIOS (AP_NETWORKING_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_CHIBIOS) && HAL_USE_MAC)
#define AP_NETWORKING_BACKEND_DEFAULT_ENABLED AP_NETWORKING_ENABLED
#define AP_NETWORKING_BACKEND_PPP 0
#define AP_NETWORKING_BACKEND_SITL (AP_NETWORKING_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL))
#define AP_NETWORKING_CAN_MCAST_BRIDGING_ENABLED AP_NETWORKING_CAN_MCAST_ENABLED
#define AP_NETWORKING_CAN_MCAST_ENABLED 0
#define AP_NETWORKING_CONTROLS_HOST_IP_SETTINGS_ENABLED AP_NETWORKING_BACKEND_CHIBIOS
#define AP_NETWORKING_DEFAULT_DHCP_ENABLE AP_NETWORKING_DHCP_AVAILABLE
#define AP_NETWORKING_DEFAULT_MAC_ADDR "C2:AF:51:03:CF:46"
#define AP_NETWORKING_DEFAULT_NETMASK 24
#define AP_NETWORKING_DEFAULT_STATIC_GW_ADDR "192.168.144.1"
#define AP_NETWORKING_DEFAULT_STATIC_IP_ADDR "192.168.144.14"
#define AP_NETWORKING_DHCP_AVAILABLE (AP_NETWORKING_CONTROLS_HOST_IP_SETTINGS_ENABLED || AP_NETWORKING_BACKEND_CHIBIOS)
#define AP_NETWORKING_ENABLED ((CONFIG_HAL_BOARD == HAL_BOARD_LINUX) || (CONFIG_HAL_BOARD == HAL_BOARD_SITL))
#define AP_NETWORKING_NEED_LWIP (AP_NETWORKING_BACKEND_CHIBIOS || AP_NETWORKING_BACKEND_PPP)
#define AP_NETWORKING_NUM_PORTS 4
#define AP_NETWORKING_NUM_SENDFILES 20
#define AP_NETWORKING_PPP_GATEWAY_ENABLED (AP_NETWORKING_BACKEND_CHIBIOS && AP_NETWORKING_BACKEND_PPP)
#define AP_NETWORKING_REGISTER_PORT_ENABLED AP_NETWORKING_ENABLED && AP_SERIALMANAGER_REGISTER_ENABLED
#define AP_NETWORKING_REMOTE_PPP_IP "0.0.0.0"
#define AP_NETWORKING_SENDFILE_BUFSIZE (64*512)
#define AP_NETWORKING_SOCKETS_ENABLED AP_NETWORKING_ENABLED
#define AP_NETWORKING_TESTS_ENABLED 0
#define AP_NMEA_OUTPUT_INTERVAL_MS_MAX 5000
#define AP_NMEA_OUTPUT_INTERVAL_MS_MIN 10
#define AP_NMEA_OUTPUT_MESSAGE_ENABLED_DEFAULT 3
#define AP_NOTIFY_DISCO_LED_ENABLED 0
#define AP_NOTIFY_DISCRETE_RGB_ENABLED 0
#define AP_NOTIFY_DRONECAN_LED_ENABLED HAL_ENABLE_DRONECAN_DRIVERS
#define AP_NOTIFY_DSHOT_LED_ENABLED HAL_SUPPORT_RCOUT_SERIAL
#define AP_NOTIFY_EXTERNALLED_ENABLED 0
#define AP_NOTIFY_GPIO_LED_1_ENABLED 0
#define AP_NOTIFY_GPIO_LED_2_ENABLED 1
#define AP_NOTIFY_GPIO_LED_3_ENABLED 0
#define AP_NOTIFY_GPIO_LED_RGB_ENABLED 0
#define AP_NOTIFY_IS31FL3195_ENABLED 1
#define AP_NOTIFY_LP5562_ENABLED 1
#define AP_NOTIFY_MAVLINK_LED_CONTROL_SUPPORT_ENABLED HAL_GCS_ENABLED
#define AP_NOTIFY_MAVLINK_PLAY_TUNE_SUPPORT_ENABLED HAL_GCS_ENABLED
#define AP_NOTIFY_NAVIGATOR_LED_ENABLED 0
#define AP_NOTIFY_NCP5623_ENABLED 1
#define AP_NOTIFY_NEOPIXEL_ENABLED AP_NOTIFY_SERIALLED_ENABLED
#define AP_NOTIFY_NEOPIXEL_MAX_INSTANCES 4
#define AP_NOTIFY_OREOLED_ENABLED 0
#define AP_NOTIFY_PCA9685_ENABLED 1
#define AP_NOTIFY_PROFILED_ENABLED AP_NOTIFY_SERIALLED_ENABLED
#define AP_NOTIFY_PROFILED_SPI_ENABLED 0
#define AP_NOTIFY_ProfiLED_MAX_INSTANCES 3
#define AP_NOTIFY_RCOUTPUTRGBLEDINVERTED_LED_ENABLED 0
#define AP_NOTIFY_RCOUTPUTRGBLEDOFF_LED_ENABLED 0
#define AP_NOTIFY_RCOUTPUTRGBLED_LED_ENABLED AP_NOTIFY_RCOUTPUTRGBLEDINVERTED_LED_ENABLED || AP_NOTIFY_RCOUTPUTRGBLEDOFF_LED_ENABLED
#define AP_NOTIFY_SCRIPTING_LED_ENABLED AP_SCRIPTING_ENABLED
#define AP_NOTIFY_SERIALLED_ENABLED AP_SERIALLED_ENABLED
#define AP_NOTIFY_SYSFS_LED_ENABLED 0
#define AP_NOTIFY_TONEALARM_ENABLED ((defined(HAL_PWM_ALARM) || HAL_DSHOT_ALARM_ENABLED))
#define AP_NOTIFY_TONEALARM_MAX_TONE_LENGTH_MS 2000
#define AP_NOTIFY_TONEALARM_TONE_BUF_SIZE 100
#define AP_NOTIFY_TONE_EKF_ALERT 31
#define AP_NOTIFY_TONE_LEAK_DETECTED 26
#define AP_NOTIFY_TONE_LOUD_1 16
#define AP_NOTIFY_TONE_LOUD_2 17
#define AP_NOTIFY_TONE_LOUD_3 18
#define AP_NOTIFY_TONE_LOUD_4 19
#define AP_NOTIFY_TONE_LOUD_5 20
#define AP_NOTIFY_TONE_LOUD_6 21
#define AP_NOTIFY_TONE_LOUD_7 22
#define AP_NOTIFY_TONE_LOUD_ATTENTION_NEEDED 8
#define AP_NOTIFY_TONE_LOUD_BATTERY_ALERT_CTS 13
#define AP_NOTIFY_TONE_LOUD_LAND_WARNING_CTS 11
#define AP_NOTIFY_TONE_LOUD_NEG_FEEDBACK 1
#define AP_NOTIFY_TONE_LOUD_NEU_FEEDBACK 3
#define AP_NOTIFY_TONE_LOUD_POS_FEEDBACK 5
#define AP_NOTIFY_TONE_LOUD_READY_OR_FINISHED 6
#define AP_NOTIFY_TONE_LOUD_VEHICLE_LOST_CTS 12
#define AP_NOTIFY_TONE_LOUD_WP_COMPLETE 10
#define AP_NOTIFY_TONE_NO_SDCARD 30
#define AP_NOTIFY_TONE_QUIET_ARMING_WARNING 9
#define AP_NOTIFY_TONE_QUIET_CALIBRATING_CTS 14
#define AP_NOTIFY_TONE_QUIET_NEG_FEEDBACK 0
#define AP_NOTIFY_TONE_QUIET_NEU_FEEDBACK 2
#define AP_NOTIFY_TONE_QUIET_NOT_READY_OR_NOT_FINISHED 28
#define AP_NOTIFY_TONE_QUIET_POS_FEEDBACK 4
#define AP_NOTIFY_TONE_QUIET_READY_OR_FINISHED 7
#define AP_NOTIFY_TONE_QUIET_SHUTDOWN 27
#define AP_NOTIFY_TONE_STARTUP 29
#define AP_NOTIFY_TONE_TUNING_ERROR 25
#define AP_NOTIFY_TONE_TUNING_SAVE 24
#define AP_NOTIFY_TONE_TUNING_START 23
#define AP_NOTIFY_TONE_WAITING_FOR_THROW 15
#define AP_NOTIFY_TOSHIBALED_ENABLED 1
#define AP_NOTIFY_VRBOARD_LED_ENABLED 0
#define AP_NSEC_PER_SEC 1000000000ULL
#define AP_NSEC_PER_USEC 1000ULL
#define AP_OADATABASE_DISTANCE_FROM_HOME 3
#define AP_OADATABASE_ENABLED AP_OAPATHPLANNER_ENABLED
#define AP_OADATABASE_QUEUE_SIZE_DEFAULT 80
#define AP_OADATABASE_SIZE_DEFAULT 100
#define AP_OADATABASE_TIMEOUT_SECONDS_DEFAULT 10
#define AP_OAPATHPLANNER_BACKEND_DEFAULT_ENABLED AP_OAPATHPLANNER_ENABLED
#define AP_OAPATHPLANNER_BENDYRULER_ENABLED AP_OAPATHPLANNER_BACKEND_DEFAULT_ENABLED
#define AP_OAPATHPLANNER_DIJKSTRA_ENABLED AP_OAPATHPLANNER_BACKEND_DEFAULT_ENABLED
#define AP_OAPATHPLANNER_ENABLED AP_FENCE_ENABLED
#define AP_OPENDRONEID_ENABLED 1
#define AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED AP_OPTICALFLOW_ENABLED
#define AP_OPTICALFLOW_CALIBRATOR_ENABLED AP_OPTICALFLOW_ENABLED
#define AP_OPTICALFLOW_CAL_MAX_SAMPLES 50
#define AP_OPTICALFLOW_CXOF_ENABLED AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED
#define AP_OPTICALFLOW_ENABLED 1
#define AP_OPTICALFLOW_HEREFLOW_ENABLED (AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS)
#define AP_OPTICALFLOW_MAV_ENABLED (AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED)
#define AP_OPTICALFLOW_ONBOARD_ENABLED (AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED && CONFIG_HAL_BOARD == HAL_BOARD_LINUX && CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_BEBOP)
#define AP_OPTICALFLOW_PIXART_ENABLED AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED
#define AP_OPTICALFLOW_PX4FLOW_ENABLED AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED
#define AP_OPTICALFLOW_SITL_ENABLED (AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED && AP_SIM_ENABLED)
#define AP_OPTICALFLOW_UPFLOW_ENABLED AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED
#define AP_OSD_CALLSIGN_FROM_SD_ENABLED (AP_FILESYSTEM_POSIX_ENABLED || AP_FILESYSTEM_FATFS_ENABLED)
#define AP_OSD_EXTENDED_LNK_STATS 0
#define AP_OSD_LINK_STATS_EXTENSIONS_ENABLED 0
#define AP_OSD_NUM_DISPLAY_SCREENS 4
#define AP_OSD_NUM_PARAM_SCREENS 2
#define AP_OSD_NUM_SCREENS (AP_OSD_NUM_DISPLAY_SCREENS + AP_OSD_NUM_PARAM_SCREENS)
#define AP_OSD_NUM_SYMBOLS 107
#define AP_OSD_WARN_RSSI_DEFAULT 30
#define AP_PARACHUTE_ALT_MIN_DEFAULT 10
#define AP_PARACHUTE_CRITICAL_SINK_DEFAULT 0
#define AP_PARACHUTE_OPTIONS_DEFAULT 0
#define AP_PARACHUTE_RELEASE_DELAY_MS 500
#define AP_PARACHUTE_RELEASE_DURATION_MS 2000
#define AP_PARACHUTE_SERVO_OFF_PWM_DEFAULT 1100
#define AP_PARACHUTE_SERVO_ON_PWM_DEFAULT 1300
#define AP_PARACHUTE_TRIGGER_TYPE_RELAY_0 0
#define AP_PARACHUTE_TRIGGER_TYPE_RELAY_1 1
#define AP_PARACHUTE_TRIGGER_TYPE_RELAY_2 2
#define AP_PARACHUTE_TRIGGER_TYPE_RELAY_3 3
#define AP_PARACHUTE_TRIGGER_TYPE_SERVO 10
#define AP_PARAMDEF(_t,_suffix,_pt) typedef AP_ParamT<_t, _pt> AP_ ## _suffix;
#define AP_PARAMDEFV(_t,_suffix,_pt) typedef AP_ParamV<_t, _pt> AP_ ## _suffix;
#define AP_PARAM_DEFAULTS_ENABLED HAL_GCS_ENABLED
#define AP_PARAM_DEFAULTS_FILE_PARSING_ENABLED 1
#define AP_PARAM_DYNAMIC_ENABLED AP_SCRIPTING_ENABLED
#define AP_PARAM_DYNAMIC_KEY_BASE 300
#define AP_PARAM_FLAG_DEFAULT_POINTER (1<<7)
#define AP_PARAM_FLAG_ENABLE (1<<2)
#define AP_PARAM_FLAG_HIDDEN (1<<6)
#define AP_PARAM_FLAG_INFO_POINTER (1<<4)
#define AP_PARAM_FLAG_INTERNAL_USE_ONLY (1<<5)
#define AP_PARAM_FLAG_NESTED_OFFSET (1<<0)
#define AP_PARAM_FLAG_NO_SHIFT (1<<3)
#define AP_PARAM_FLAG_POINTER (1<<1)
#define AP_PARAM_FRAME_BLIMP (1<<6)
#define AP_PARAM_FRAME_COPTER (1<<0)
#define AP_PARAM_FRAME_HELI (1<<5)
#define AP_PARAM_FRAME_PLANE (1<<2)
#define AP_PARAM_FRAME_ROVER (1<<1)
#define AP_PARAM_FRAME_SUB (1<<3)
#define AP_PARAM_FRAME_TRICOPTER (1<<4)
#define AP_PARAM_FRAME_TYPE_SHIFT 8
#define AP_PARAM_KEY_DUMP 0
#define AP_PARAM_MAX_DYNAMIC 10
#define AP_PARAM_MAX_EMBEDDED_PARAM 0
#define AP_PARAM_STORAGE_BAK_ENABLED (HAL_STORAGE_SIZE>=32768) && !defined(STORAGE_FLASH_PAGE)
#define AP_PARAM_VEHICLE_NAME copter
#define AP_PARAM_VEHICLE_NAME rover
#define AP_PROXIMITY_AIRSIMSITL_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_PROXIMITY_BACKEND_DEFAULT_ENABLED HAL_PROXIMITY_ENABLED
#define AP_PROXIMITY_CYGBOT_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_PROXIMITY_DRONECAN_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_PROXIMITY_LD06_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_PROXIMITY_LIGHTWARE_SF40C_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_PROXIMITY_LIGHTWARE_SF45B_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_PROXIMITY_MAV_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define AP_PROXIMITY_MR72_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED && HAL_MAX_CAN_PROTOCOL_DRIVERS
#define AP_PROXIMITY_RANGEFINDER_ENABLED AP_RANGEFINDER_ENABLED && AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_PROXIMITY_RPLIDARA2_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_PROXIMITY_SCRIPTING_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED && AP_SCRIPTING_ENABLED
#define AP_PROXIMITY_SITL_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_PROXIMITY_TERARANGERTOWEREVO_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_PROXIMITY_TERARANGERTOWER_ENABLED AP_PROXIMITY_BACKEND_DEFAULT_ENABLED
#define AP_RADIO_BACKEND_DEFAULT_ENABLED AP_RADIO_ENABLED
#define AP_RADIO_BK2425_ENABLED AP_RADIO_BACKEND_DEFAULT_ENABLED
#define AP_RADIO_CC2500_ENABLED AP_RADIO_BACKEND_DEFAULT_ENABLED
#define AP_RADIO_CYRF6936_ENABLED AP_RADIO_BACKEND_DEFAULT_ENABLED
#define AP_RADIO_ENABLED 0
#define AP_RANGEFINDER_AINSTEIN_LR_D1_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define AP_RANGEFINDER_AINSTEIN_LR_D1_SHOW_MALFUNCTIONS 1
#define AP_RANGEFINDER_ANALOG_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_BACKEND_CAN_ENABLED AP_RANGEFINDER_ENABLED && HAL_MAX_CAN_PROTOCOL_DRIVERS
#define AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED AP_RANGEFINDER_ENABLED
#define AP_RANGEFINDER_BBB_PRU_ENABLED (AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_BBBMINI)
#define AP_RANGEFINDER_BEBOP_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_BEBOP || CONFIG_HAL_BOARD_SUBTYPE == HAL_BOARD_SUBTYPE_LINUX_DISCO) && defined(HAVE_LIBIIO)
#define AP_RANGEFINDER_BENEWAKE_CAN_ENABLED (HAL_MAX_CAN_PROTOCOL_DRIVERS && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_BENEWAKE_ENABLED AP_RANGEFINDER_ENABLED
#define AP_RANGEFINDER_BENEWAKE_TF02_ENABLED (AP_RANGEFINDER_BENEWAKE_ENABLED && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_BENEWAKE_TF03_ENABLED (AP_RANGEFINDER_BENEWAKE_ENABLED && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_BENEWAKE_TFMINIPLUS_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_BENEWAKE_TFMINI_ENABLED (AP_RANGEFINDER_BENEWAKE_ENABLED && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_BLPING_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_DEFAULT_ORIENTATION ROTATION_PITCH_270
#define AP_RANGEFINDER_DRONECAN_ENABLED (HAL_ENABLE_DRONECAN_DRIVERS && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_ENABLED 1
#define AP_RANGEFINDER_GYUS42V2_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_HC_SR04_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_JRE_SERIAL_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define AP_RANGEFINDER_LANBAO_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_LEDDARONE_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_LEDDARVU8_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_LIGHTWARE_SERIAL_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_LUA_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && AP_SCRIPTING_ENABLED
#define AP_RANGEFINDER_LUA_TIMEOUT_MS 500
#define AP_RANGEFINDER_LWI2C_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_MAVLINK_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define AP_RANGEFINDER_MAVLINK_TIMEOUT_MS 500
#define AP_RANGEFINDER_MAXBOTIX_SERIAL_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_MAXSONARI2CXL_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_MSP_TIMEOUT_MS 500
#define AP_RANGEFINDER_NMEA_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_NOOPLOOP_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define AP_RANGEFINDER_NRA24_CAN_ENABLED (HAL_MAX_CAN_PROTOCOL_DRIVERS && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_PULSEDLIGHTLRF_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_PWM_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_CHIBIOS && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_RDS02UF_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define AP_RANGEFINDER_SIM_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL && AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED)
#define AP_RANGEFINDER_TERARANGER_SERIAL_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_TOFSENSEF_I2C_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define AP_RANGEFINDER_TOFSENSEP_CAN_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && AP_RANGEFINDER_BACKEND_CAN_ENABLED
#define AP_RANGEFINDER_TRI2C_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_USD1_CAN_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && AP_RANGEFINDER_BACKEND_CAN_ENABLED
#define AP_RANGEFINDER_USD1_SERIAL_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_VL53L0X_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_VL53L1X_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGEFINDER_WASP_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED
#define AP_RANGE_FINDER_MAXSONARI2CXL_COMMAND_TAKE_RANGE_READING 0x51
#define AP_RANGE_FINDER_MAXSONARI2CXL_DEFAULT_ADDR 0x70
#define AP_RCMAPPER_ENABLED 1
#define AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED AP_RCPROTOCOL_ENABLED
#define AP_RCPROTOCOL_CRSF_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_DRONECAN_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_RCPROTOCOL_DSM_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_EMLID_RCIO_ENABLED 0
#define AP_RCPROTOCOL_ENABLED 1
#define AP_RCPROTOCOL_FASTSBUS_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && AP_RCPROTOCOL_SBUS_ENABLED
#define AP_RCPROTOCOL_FDM_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_RCPROTOCOL_FPORT2_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && AP_FRSKY_SPORT_TELEM_ENABLED
#define AP_RCPROTOCOL_FPORT_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_GHST_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_IBUS_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_JOYSTICK_SFML_ENABLED defined(SFML_JOYSTICK)
#define AP_RCPROTOCOL_MAVLINK_RADIO_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024 && HAL_GCS_ENABLED
#define AP_RCPROTOCOL_PPMSUM_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_RADIO_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && AP_RADIO_ENABLED
#define AP_RCPROTOCOL_SBUS_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_SBUS_NI_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && AP_RCPROTOCOL_SBUS_ENABLED
#define AP_RCPROTOCOL_SRXL2_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_SRXL_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_ST24_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_SUMD_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED
#define AP_RCPROTOCOL_UDP_ENABLED AP_RCPROTOCOL_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_RC_CHANNEL_AUX_FUNCTION_STRINGS_ENABLED AP_RC_CHANNEL_ENABLED
#define AP_RC_CHANNEL_ENABLED 1
#define AP_RELAY_DRONECAN_ENABLED AP_RELAY_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS && !defined(HAL_BUILD_AP_PERIPH)
#define AP_RELAY_ENABLED 1
#define AP_RELAY_NUM_RELAYS 6
#define AP_ROBOTISSERVO_ENABLED BOARD_FLASH_SIZE > 1024
#define AP_ROVER_ADVANCED_FAILSAFE_ENABLED 0
#define AP_RPM_BACKEND_DEFAULT_ENABLED AP_RPM_ENABLED
#define AP_RPM_DRONECAN_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_RPM_EFI_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED && HAL_EFI_ENABLED
#define AP_RPM_ENABLED 1
#define AP_RPM_ESC_TELEM_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED && HAL_WITH_ESC_TELEM
#define AP_RPM_ESC_TELEM_OUTBOUND_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED && HAL_WITH_ESC_TELEM
#define AP_RPM_GENERATOR_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED && HAL_GENERATOR_ENABLED
#define AP_RPM_HARMONICNOTCH_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED && AP_INERTIALSENSOR_HARMONICNOTCH_ENABLED
#define AP_RPM_PIN_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED
#define AP_RPM_SIM_ENABLED AP_RPM_BACKEND_DEFAULT_ENABLED && AP_SIM_ENABLED
#define AP_RPM_STREAM_ENABLED 0
#define AP_RSSI_ENABLED 1
#define AP_RTC_ENABLED 1
#define AP_SBUSOUTPUT_ENABLED 1
#define AP_SCHEDULER_ENABLED 1
#define AP_SCHEDULER_EXTENDED_TASKINFO_ENABLED 1
#define AP_SCHEDULER_NAME_INITIALIZER(_clazz,_name) .name = #_clazz "::" #_name,
#define AP_SCHEDULER_OVERTIME_MARGIN_US 10000UL
#define AP_SCRIPTING_CAN_SENSOR_ENABLED HAL_MAX_CAN_PROTOCOL_DRIVERS
#define AP_SCRIPTING_CHECKS 1
#define AP_SCRIPTING_ENABLED 1
#define AP_SCRIPTING_SERIALDEVICE_ENABLED AP_SERIALMANAGER_REGISTER_ENABLED && (BOARD_FLASH_SIZE>1024)
#define AP_SCRIPTING_SERIALDEVICE_MIN_RXSIZE 2048
#define AP_SCRIPTING_SERIALDEVICE_MIN_TXSIZE 2048
#define AP_SCRIPTING_SERIALDEVICE_NUM_PORTS 3
#define AP_SDCARD_STORAGE_ENABLED (HAL_MEM_CLASS >= HAL_MEM_CLASS_1000) && (AP_FILESYSTEM_POSIX_ENABLED || AP_FILESYSTEM_FATFS_ENABLED) && BOARD_FLASH_SIZE > 1024
#define AP_SEC_PER_HOUR (3600ULL)
#define AP_SEC_PER_WEEK (7ULL * 86400ULL)
#define AP_SERIALLED_ENABLED HAL_SERIALLED_ENABLED
#define AP_SERIALLED_MAX_LEDS 128
#define AP_SERIALMANAGER_ALEXMOS_BAUD 115200
#define AP_SERIALMANAGER_ALEXMOS_BUFSIZE_RX 128
#define AP_SERIALMANAGER_ALEXMOS_BUFSIZE_TX 128
#define AP_SERIALMANAGER_CAN_D1_PORT_1 41
#define AP_SERIALMANAGER_CAN_D2_PORT_1 51
#define AP_SERIALMANAGER_CONSOLE_BAUD 115200
#define AP_SERIALMANAGER_CONSOLE_BUFSIZE_RX 128
#define AP_SERIALMANAGER_CONSOLE_BUFSIZE_TX 512
#define AP_SERIALMANAGER_EFI_MS_BAUD 115
#define AP_SERIALMANAGER_EFI_MS_BUFSIZE_RX 512
#define AP_SERIALMANAGER_EFI_MS_BUFSIZE_TX 16
#define AP_SERIALMANAGER_ENABLED 1
#define AP_SERIALMANAGER_FRSKY_BUFSIZE_RX 0
#define AP_SERIALMANAGER_FRSKY_BUFSIZE_TX 0
#define AP_SERIALMANAGER_FRSKY_D_BAUD 9600
#define AP_SERIALMANAGER_FRSKY_SPORT_BAUD 57600
#define AP_SERIALMANAGER_GIMBAL_BAUD 115200
#define AP_SERIALMANAGER_GIMBAL_BUFSIZE_RX 128
#define AP_SERIALMANAGER_GIMBAL_BUFSIZE_TX 128
#define AP_SERIALMANAGER_GPS_BAUD 230400
#define AP_SERIALMANAGER_GPS_BUFSIZE_RX 256
#define AP_SERIALMANAGER_GPS_BUFSIZE_TX 16
#define AP_SERIALMANAGER_IMUOUT_BAUD 921600
#define AP_SERIALMANAGER_IMUOUT_BUFSIZE_RX 128
#define AP_SERIALMANAGER_IMUOUT_BUFSIZE_TX 2048
#define AP_SERIALMANAGER_IMUOUT_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL) && AP_INERTIALSENSOR_ENABLED
#define AP_SERIALMANAGER_LTM_BUFSIZE_RX 0
#define AP_SERIALMANAGER_LTM_BUFSIZE_TX 32
#define AP_SERIALMANAGER_MAVLINK_BAUD 57600
#define AP_SERIALMANAGER_MAVLINK_BUFSIZE_RX 128
#define AP_SERIALMANAGER_MAVLINK_BUFSIZE_TX 256
#define AP_SERIALMANAGER_MSP_BAUD 115200
#define AP_SERIALMANAGER_MSP_BUFSIZE_RX 128
#define AP_SERIALMANAGER_MSP_BUFSIZE_TX 256
#define AP_SERIALMANAGER_NET_PORT_1 21
#define AP_SERIALMANAGER_PPP_BAUD 921600
#define AP_SERIALMANAGER_PPP_BUFSIZE_RX 4096
#define AP_SERIALMANAGER_PPP_BUFSIZE_TX 4096
#define AP_SERIALMANAGER_REGISTER_ENABLED BOARD_FLASH_SIZE > 1024 && (AP_NETWORKING_ENABLED || HAL_ENABLE_DRONECAN_DRIVERS)
#define AP_SERIALMANAGER_ROBOTIS_BUFSIZE_RX 128
#define AP_SERIALMANAGER_ROBOTIS_BUFSIZE_TX 128
#define AP_SERIALMANAGER_SBUS1_BAUD 100000
#define AP_SERIALMANAGER_SBUS1_BUFSIZE_RX 16
#define AP_SERIALMANAGER_SBUS1_BUFSIZE_TX 32
#define AP_SERIALMANAGER_SCR_PORT_1 61
#define AP_SERIALMANAGER_SLCAN_BAUD 115200
#define AP_SERIALMANAGER_SLCAN_BUFSIZE_RX 128
#define AP_SERIALMANAGER_SLCAN_BUFSIZE_TX 128
#define AP_SERVORELAYEVENTS_ENABLED 1
#define AP_SERVO_TELEM_ENABLED ((NUM_SERVO_CHANNELS > 0) && ((HAL_SUPPORT_RCOUT_SERIAL || HAL_MAX_CAN_PROTOCOL_DRIVERS)) && !defined(HAL_BUILD_AP_PERIPH))
#define AP_SIGNED_FIRMWARE 0
#define AP_SIMPLE_OFFSET 5
#define AP_SIM_ADSB_SAGETECH_MXS_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_AIRSPEED_DLVR_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_BARO_ENABLED AP_SIM_ENABLED
#define AP_SIM_BATT_MONITOR_SMBUS_MAXELL_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_BATT_MONITOR_SMBUS_ROTOYE_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_COMPASS_BACKEND_DEFAULT_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_COMPASS_QMC5883L_ENABLED AP_SIM_COMPASS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_ENABLED 0
#define AP_SIM_FLIGHTAXIS_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_FRAME_COPTER_DOTRIACONTA_OCTAQUAD_X_ENABLED AP_SIM_FRAME_DEFAULT_ENABLED
#define AP_SIM_FRAME_DEFAULT_ENABLED 1
#define AP_SIM_GIMBAL_ENABLED (AP_SIM_SOLOGIMBAL_ENABLED)
#define AP_SIM_GLIDER_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_GPIO_LED_1_ENABLED AP_SIM_LED_N_ENABLED && 0
#define AP_SIM_GPIO_LED_2_ENABLED AP_SIM_LED_N_ENABLED && 0
#define AP_SIM_GPIO_LED_3_ENABLED AP_SIM_LED_N_ENABLED && 0
#define AP_SIM_GPIO_LED_RGB_ENABLED AP_SIM_LED_N_ENABLED && 0
#define AP_SIM_GPS_BACKEND_DEFAULT_ENABLED AP_SIM_ENABLED
#define AP_SIM_GPS_FILE_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL || CONFIG_HAL_BOARD == HAL_BOARD_LINUX)
#define AP_SIM_GPS_MSP_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_GPS_NMEA_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_GPS_NOVA_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_GPS_SBF_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_GPS_SBP2_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_GPS_SBP_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_GPS_TRIMBLE_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_GPS_UBLOX_ENABLED AP_SIM_GPS_BACKEND_DEFAULT_ENABLED
#define AP_SIM_ICM40609_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_INA3221_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_INS_ENABLED AP_SIM_ENABLED
#define AP_SIM_INS_FILE_ENABLED AP_SIM_ENABLED
#define AP_SIM_IS31FL3195_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_LED_N_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL) && defined(WITH_SITL_RGBLED)
#define AP_SIM_LOWEHEISER_ENABLED AP_SIM_ENABLED && HAL_MAVLINK_BINDINGS_ENABLED
#define AP_SIM_MAXSONAR_I2C_XL_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_MAX_GPS_SENSORS 4
#define AP_SIM_MS5525_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_MS5611_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_PS_LD06_ENABLED HAL_SIM_SERIALPROXIMITYSENSOR_ENABLED
#define AP_SIM_SERIALDEVICE_CORRUPTION_ENABLED 0
#define AP_SIM_SHIP_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_SLUNGPAYLOAD_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_SOLOGIMBAL_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL && HAL_MAVLINK_BINDINGS_ENABLED)
#define AP_SIM_STRATOBLIMP_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_TEMPERATURE_MCP9600_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_TEMPERATURE_TSYS01_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_TETHER_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_TSYS03_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define AP_SIM_VOLZ_ENABLED AP_SIM_ENABLED
#define AP_SMARTAUDIO_ENABLED AP_VIDEOTX_ENABLED
#define AP_SMARTAUDIO_MAX_PACKET_SIZE 32
#define AP_SMARTAUDIO_SMARTBAUD_MAX 5040
#define AP_SMARTAUDIO_SMARTBAUD_MIN 4560
#define AP_SMARTAUDIO_SMARTBAUD_STEP 60
#define AP_SMARTAUDIO_UART_BAUD 4800
#define AP_SMARTAUDIO_UART_BUFSIZE_RX 16
#define AP_SMARTAUDIO_UART_BUFSIZE_TX 16
#define AP_SRV_CHANNELS_ENABLED 1
#define AP_SSIMPLE_OFFSET 6
#define AP_STATS_ENABLED 1
#define AP_SUBGROUPEXTENSION(name,idx,clazz,vinfo) { name, 0, { group_info : clazz::vinfo }, AP_PARAM_FLAG_NESTED_OFFSET, idx, AP_PARAM_GROUP }
#define AP_SUBGROUPINFO(element,name,idx,thisclazz,elclazz) { name, AP_VAROFFSET(thisclazz, element), { group_info : elclazz::var_info }, AP_PARAM_FLAG_NESTED_OFFSET, idx, AP_PARAM_GROUP }
#define AP_SUBGROUPINFO2(element,name,idx,thisclazz,elclazz) { name, AP_VAROFFSET(thisclazz, element), { group_info : elclazz::var_info2 }, AP_PARAM_FLAG_NESTED_OFFSET, idx, AP_PARAM_GROUP }
#define AP_SUBGROUPPTR(element,name,idx,thisclazz,elclazz) { name, AP_VAROFFSET(thisclazz, element), { group_info : elclazz::var_info }, AP_PARAM_FLAG_POINTER, idx, AP_PARAM_GROUP }
#define AP_SUBGROUPVARPTR(element,name,idx,thisclazz,var_info) { name, AP_VAROFFSET(thisclazz, element), { group_info_ptr : &var_info }, AP_PARAM_FLAG_POINTER | AP_PARAM_FLAG_INFO_POINTER, idx, AP_PARAM_GROUP }
#define AP_TEMPCALIBRATION_ENABLED 1
#define AP_TEMPERATURE_SENSOR_ANALOG_ENABLED AP_TEMPERATURE_SENSOR_BACKEND_DEFAULT_ENABLED
#define AP_TEMPERATURE_SENSOR_BACKEND_DEFAULT_ENABLED AP_TEMPERATURE_SENSOR_ENABLED
#define AP_TEMPERATURE_SENSOR_DRONECAN_ENABLED AP_TEMPERATURE_SENSOR_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS
#define AP_TEMPERATURE_SENSOR_DUMMY_METHODS_ENABLED (!(APM_BUILD_TYPE(APM_BUILD_ArduSub) || (AP_TEMPERATURE_SENSOR_ENABLED == 1)))
#define AP_TEMPERATURE_SENSOR_ENABLED 2
#define AP_TEMPERATURE_SENSOR_I2C_ADDR_DEFAULT 0
#define AP_TEMPERATURE_SENSOR_I2C_BUS_DEFAULT 0
#define AP_TEMPERATURE_SENSOR_MAX31865_ENABLED AP_TEMPERATURE_SENSOR_BACKEND_DEFAULT_ENABLED
#define AP_TEMPERATURE_SENSOR_MAX_INSTANCES 3
#define AP_TEMPERATURE_SENSOR_MCP9600_ENABLED AP_TEMPERATURE_SENSOR_ENABLED
#define AP_TEMPERATURE_SENSOR_MLX90614_ENABLED AP_TEMPERATURE_SENSOR_ENABLED
#define AP_TEMPERATURE_SENSOR_PRIMARY_INSTANCE 0
#define AP_TEMPERATURE_SENSOR_SOURCE_ID_DEFAULT -1
#define AP_TEMPERATURE_SENSOR_TSYS01_ENABLED AP_TEMPERATURE_SENSOR_ENABLED
#define AP_TEMPERATURE_SENSOR_TSYS01_ENFORCE_KNOWN_VALID_I2C_ADDRESS 1
#define AP_TEMPERATURE_SENSOR_TSYS03_ENABLED AP_TEMPERATURE_SENSOR_ENABLED
#define AP_TEMPERATURE_SENSOR_TSYS03_ENFORCE_KNOWN_VALID_I2C_ADDRESS 1
#define AP_TERRAIN_AVAILABLE (HAL_OS_FATFS_IO || (HAL_OS_LITTLEFS_IO && (BOARD_FLASH_SIZE>1024)))
#define AP_TEST_DRONECAN_DRIVERS 0
#define AP_THROTTLE_OFFSET 19
#define AP_TORQEEDO_MAX_INSTANCES 2
#define AP_TRAMP_ENABLED AP_VIDEOTX_ENABLED && OSD_ENABLED && BOARD_FLASH_SIZE>1024
#define AP_TRAMP_UART_BAUD 9600
#define AP_TRAMP_UART_BUFSIZE_RX 32
#define AP_TRAMP_UART_BUFSIZE_TX 32
#define AP_TUNING_ENABLED 1
#define AP_TemperatureSensor_MCP9600_ADDR_DEFAULT MCP9600_ADDR_LOW
#define AP_TemperatureSensor_MCP9600_Filter 2
#define AP_TemperatureSensor_MCP9600_SCALE_FACTOR (0.0625f)
#define AP_TemperatureSensor_MCP9600_UPDATE_INTERVAL_MS 500
#define AP_UART_MONITOR_ENABLED 0
#define AP_USEC_PER_MSEC 1000ULL
#define AP_USEC_PER_SEC 1000000ULL
#define AP_VAREND { "", nullptr, {group_info : nullptr }, 0, 0, AP_PARAM_NONE }
#define AP_VAROFFSET(type,element) (((ptrdiff_t)(&((const type *)1)->element))-1)
#define AP_VEHICLE_ENABLED 1
#define AP_VIDEOTX_ENABLED 1
#define AP_VISUALODOM_BACKEND_DEFAULT_ENABLED HAL_VISUALODOM_ENABLED
#define AP_VISUALODOM_INTELT265_ENABLED AP_VISUALODOM_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define AP_VISUALODOM_MAV_ENABLED AP_VISUALODOM_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define AP_VISUALODOM_TIMEOUT_MS 300
#define AP_VOLZ_ENABLED BOARD_FLASH_SIZE > 1024
#define AP_WATCHDOG_SAVE_FAULT_ENABLED 1
#define AP_WHEEL_RATE_CONTROL_D 0.01f
#define AP_WHEEL_RATE_CONTROL_FF 8.00f
#define AP_WHEEL_RATE_CONTROL_FILT 0.00f
#define AP_WHEEL_RATE_CONTROL_I 2.00f
#define AP_WHEEL_RATE_CONTROL_IMAX 1.00f
#define AP_WHEEL_RATE_CONTROL_P 2.00f
#define AP_WHEEL_RATE_CONTROL_TIMEOUT_MS 200
#define AP_WHEEL_RATE_MAX_DEFAULT 12.0f
#define AP_WINCH_BACKEND_DEFAULT_ENABLED AP_WINCH_ENABLED
#define AP_WINCH_DAIWA_ENABLED AP_WINCH_BACKEND_DEFAULT_ENABLED
#define AP_WINCH_DAIWA_STUCK_CENTER_MS 1000
#define AP_WINCH_DAIWA_STUCK_LENGTH_MIN 0.1
#define AP_WINCH_DAIWA_STUCK_RATE_MIN 0.2
#define AP_WINCH_DAIWA_STUCK_TIMEOUT_MS 1000
#define AP_WINCH_ENABLED 1
#define AP_WINCH_PWM_ENABLED AP_WINCH_BACKEND_DEFAULT_ENABLED
#define AP_WINDVANE_AIRSPEED_ENABLED AP_WINDVANE_BACKEND_DEFAULT_ENABLED && AP_AIRSPEED_ENABLED
#define AP_WINDVANE_ANALOG_ENABLED AP_WINDVANE_BACKEND_DEFAULT_ENABLED
#define AP_WINDVANE_BACKEND_DEFAULT_ENABLED AP_WINDVANE_ENABLED
#define AP_WINDVANE_ENABLED 1
#define AP_WINDVANE_HOME_ENABLED AP_WINDVANE_BACKEND_DEFAULT_ENABLED
#define AP_WINDVANE_MODERNDEVICE_ENABLED AP_WINDVANE_BACKEND_DEFAULT_ENABLED
#define AP_WINDVANE_NMEA_ENABLED AP_WINDVANE_BACKEND_DEFAULT_ENABLED
#define AP_WINDVANE_RPM_ENABLED AP_WINDVANE_BACKEND_DEFAULT_ENABLED && AP_RPM_ENABLED
#define AP_WINDVANE_SIM_ENABLED AP_WINDVANE_BACKEND_DEFAULT_ENABLED && AP_SIM_ENABLED
#define ARDUPILOT_BUILD 1
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCELLS_ID 20012
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCELLS_MAX_SIZE 51
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCELLS_SIGNATURE (0x5C8B1ABD15890EA4ULL)
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_ID 20010
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_MAX_SIZE 25
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_SIGNATURE (0x756B561340D5E4AEULL)
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_AUTO_DISCHARGING 16
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_BAD_BATTERY 64
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_CAPACITY_RELATIVE_TO_FULL 262144
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_CELL_BALANCING 4
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_CHARGING 2
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_CELL_IMBALANCE 8
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_INCOMPATIBLE_CELLS_CONFIGURATION 131072
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_INCOMPATIBLE_FIRMWARE 65536
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_INCOMPATIBLE_VOLTAGE 32768
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_OVER_CURRENT 8192
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_OVER_TEMP 2048
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_OVER_VOLT 512
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_PROTECTION_SYSTEM 256
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_SHORT_CIRCUIT 16384
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_UNDER_TEMP 4096
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_FAULT_UNDER_VOLT 1024
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_PROTECTIONS_ENABLED 128
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_READY_TO_USE 1
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYCONTINUOUS_STATUS_FLAG_REQUIRES_SERVICE 32
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYINFOAUX_ID 20004
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYINFOAUX_MAX_SIZE 528
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYINFOAUX_SIGNATURE (0x7D7F49FC75484882ULL)
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYPERIODIC_ID 20011
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYPERIODIC_MAX_SIZE 125
#define ARDUPILOT_EQUIPMENT_POWER_BATTERYPERIODIC_SIGNATURE (0xF012494E97358D2ULL)
#define ARDUPILOT_EQUIPMENT_PROXIMITY_SENSOR_PROXIMITY_FLAGS_NONE 0
#define ARDUPILOT_EQUIPMENT_PROXIMITY_SENSOR_PROXIMITY_ID 21910
#define ARDUPILOT_EQUIPMENT_PROXIMITY_SENSOR_PROXIMITY_MAX_SIZE 8
#define ARDUPILOT_EQUIPMENT_PROXIMITY_SENSOR_PROXIMITY_READING_TYPE_GOOD 2
#define ARDUPILOT_EQUIPMENT_PROXIMITY_SENSOR_PROXIMITY_READING_TYPE_NOT_CONNECTED 1
#define ARDUPILOT_EQUIPMENT_PROXIMITY_SENSOR_PROXIMITY_READING_TYPE_NO_DATA 0
#define ARDUPILOT_EQUIPMENT_PROXIMITY_SENSOR_PROXIMITY_SIGNATURE (0x99DD3985FB3222CEULL)
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_ALT_TYPE_ALT_UNKNOWN 0
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_ALT_TYPE_PRESSURE_AMSL 1
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_ALT_TYPE_WGS84 2
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_ID 20790
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_MAX_SIZE 47
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_SIGNATURE (0x68E45DB60B6981F8ULL)
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_SOURCE_ADSB 0
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_SOURCE_ADSB_UAT 1
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_SOURCE_FLARM 2
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_EMERGENCY_SURFACE 17
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_GLIDER 9
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_HEAVY 5
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_HIGHLY_MANUV 6
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_HIGH_VORTEX_LARGE 4
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_LARGE 3
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_LIGHT 1
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_LIGHTER_THAN_AIR 10
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_PARACHUTE 11
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_POINT_OBSTACLE 19
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_ROTOCRAFT 7
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_SERVICE_SURFACE 18
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_SMALL 2
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_SPACE 15
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_UAV 14
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_ULTRA_LIGHT 12
#define ARDUPILOT_EQUIPMENT_TRAFFICMONITOR_TRAFFICREPORT_TRAFFIC_TYPE_UNKNOWN 0
#define ARDUPILOT_GNSS_HEADING_ID 20002
#define ARDUPILOT_GNSS_HEADING_MAX_SIZE 5
#define ARDUPILOT_GNSS_HEADING_SIGNATURE (0x315CAE39ECED3412ULL)
#define ARDUPILOT_GNSS_MOVINGBASELINEDATA_ID 20005
#define ARDUPILOT_GNSS_MOVINGBASELINEDATA_MAX_SIZE 302
#define ARDUPILOT_GNSS_MOVINGBASELINEDATA_SIGNATURE (0x9F323748C32133AULL)
#define ARDUPILOT_GNSS_RELPOSHEADING_ID 20006
#define ARDUPILOT_GNSS_RELPOSHEADING_MAX_SIZE 20
#define ARDUPILOT_GNSS_RELPOSHEADING_SIGNATURE (0xA1727AF295F94478ULL)
#define ARDUPILOT_GNSS_STATUS_ID 20003
#define ARDUPILOT_GNSS_STATUS_MAX_SIZE 7
#define ARDUPILOT_GNSS_STATUS_SIGNATURE (0xBA3CB4ABBB007F69ULL)
#define ARDUPILOT_GNSS_STATUS_STATUS_ARMABLE 2
#define ARDUPILOT_GNSS_STATUS_STATUS_LOGGING 1
#define ARDUPILOT_IDENTIFIER "ARDU"
#define ARDUPILOT_INDICATION_BUTTON_BUTTON_SAFETY 1
#define ARDUPILOT_INDICATION_BUTTON_ID 20001
#define ARDUPILOT_INDICATION_BUTTON_MAX_SIZE 2
#define ARDUPILOT_INDICATION_BUTTON_SIGNATURE (0x645A46EFBA7466EULL)
#define ARDUPILOT_INDICATION_NOTIFYSTATE_ID 20007
#define ARDUPILOT_INDICATION_NOTIFYSTATE_MAX_SIZE 265
#define ARDUPILOT_INDICATION_NOTIFYSTATE_SIGNATURE (0x631F2A9C1651FDECULL)
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_ARMED 1
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_CHUTE_RELEASED 10
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_EKF_BAD 11
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_ESC_CALIBRATION 6
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_FAILSAFE_BATT 8
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_FAILSAFE_GCS 9
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_FAILSAFE_RADIO 7
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_FLYING 2
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_FW_UPDATE 12
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_GPS_FUSION 15
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_GPS_GLITCH 16
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_INITIALISING 0
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_IS_LANDING 22
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_IS_TAKING_OFF 23
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_LEAK_DET 14
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_LOST 18
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_MAGCAL_RUN 13
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_POS_ABS_AVAIL 17
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_POWERING_OFF 20
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_PREARM 3
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_PREARM_GPS 4
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_SAVE_TRIM 5
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_THROW_READY 19
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_STATE_VIDEO_RECORDING 21
#define ARDUPILOT_INDICATION_NOTIFYSTATE_VEHICLE_YAW_EARTH_CENTIDEGREES 0
#define ARDUPILOT_INDICATION_SAFETYSTATE_ID 20000
#define ARDUPILOT_INDICATION_SAFETYSTATE_MAX_SIZE 1
#define ARDUPILOT_INDICATION_SAFETYSTATE_SIGNATURE (0xE965701A95A1A6A1ULL)
#define ARDUPILOT_INDICATION_SAFETYSTATE_STATUS_SAFETY_OFF 255
#define ARDUPILOT_INDICATION_SAFETYSTATE_STATUS_SAFETY_ON 0
#define ARG_MAX 65536
#define ARMING_DELAY_SEC 2.0f
#define ARMING_RUDDER_DEFAULT (uint8_t)RudderArming::ARMDISARM
#define ARM_DELAY 20
#define ARM_DELAY_MS 2000
#define ARM_MATH_CM7 1
#define ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))
#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
#define ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))
#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
#define ARM_MPU_AP_FULL 3U
#define ARM_MPU_AP_NONE 0U
#define ARM_MPU_AP_PRIV 1U
#define ARM_MPU_AP_PRO 5U
#define ARM_MPU_AP_RO 6U
#define ARM_MPU_AP_URO 2U
#define ARM_MPU_ARMV7_H 
#define ARM_MPU_CACHEP_NOCACHE 0U
#define ARM_MPU_CACHEP_WB_NWA 3U
#define ARM_MPU_CACHEP_WB_WRA 1U
#define ARM_MPU_CACHEP_WT_NWA 2U
#define ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
#define ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))
#define ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk))
#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)
#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U)
#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)
#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)
#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U)
#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)
#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U)
#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U)
#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U)
#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U)
#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)
#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)
#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)
#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U)
#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)
#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)
#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U)
#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)
#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)
#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U)
#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U)
#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U)
#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)
#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)
#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)
#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U)
#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)
#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U)
#define ARP_AGE_REREQUEST_USED_BROADCAST (ARP_MAXAGE - 15)
#define ARP_AGE_REREQUEST_USED_UNICAST (ARP_MAXAGE - 30)
#define ARP_MAXAGE 300
#define ARP_MAXPENDING 5
#define ARP_PROXYARP_SUPPORT 1
#define ARP_QUEUEING 1
#define ARP_QUEUE_LEN 3
#define ARP_TABLE_SIZE 10
#define ARP_TMR_INTERVAL 1000
#define ARRAY_SIZE(_arr) (sizeof(_arr) / sizeof(_arr[0]))
#define ARSPD_DEFAULT_PIN 15
#define ARSPD_DEFAULT_TYPE TYPE_NONE
#define AR_ATTCONTROL_BAL_PITCH_FF 0.4f
#define AR_ATTCONTROL_DT 0.02f
#define AR_ATTCONTROL_HEEL_SAIL_D 0.0f
#define AR_ATTCONTROL_HEEL_SAIL_FILT 10.0f
#define AR_ATTCONTROL_HEEL_SAIL_I 0.1f
#define AR_ATTCONTROL_HEEL_SAIL_IMAX 1.0f
#define AR_ATTCONTROL_HEEL_SAIL_P 1.0f
#define AR_ATTCONTROL_PITCH_LIM_TC 0.5f
#define AR_ATTCONTROL_PITCH_LIM_THR_THRESH 0.60
#define AR_ATTCONTROL_PITCH_RELAX_RATIO 0.5f
#define AR_ATTCONTROL_PITCH_THR_D 0.03f
#define AR_ATTCONTROL_PITCH_THR_FILT 10.0f
#define AR_ATTCONTROL_PITCH_THR_I 1.50f
#define AR_ATTCONTROL_PITCH_THR_IMAX 1.0f
#define AR_ATTCONTROL_PITCH_THR_P 1.80f
#define AR_ATTCONTROL_STEER_ACCEL_MAX 120.0f
#define AR_ATTCONTROL_STEER_ANG_P 2.00f
#define AR_ATTCONTROL_STEER_RATE_D 0.00f
#define AR_ATTCONTROL_STEER_RATE_FF 0.20f
#define AR_ATTCONTROL_STEER_RATE_FILT 10.00f
#define AR_ATTCONTROL_STEER_RATE_I 0.20f
#define AR_ATTCONTROL_STEER_RATE_IMAX 1.00f
#define AR_ATTCONTROL_STEER_RATE_MAX 120.0f
#define AR_ATTCONTROL_STEER_RATE_P 0.20f
#define AR_ATTCONTROL_STEER_SPEED_MIN 1.0f
#define AR_ATTCONTROL_STOP_SPEED_DEFAULT 0.1f
#define AR_ATTCONTROL_THR_ACCEL_MAX 1.00f
#define AR_ATTCONTROL_THR_SPEED_D 0.00f
#define AR_ATTCONTROL_THR_SPEED_FILT 10.00f
#define AR_ATTCONTROL_THR_SPEED_I 0.20f
#define AR_ATTCONTROL_THR_SPEED_IMAX 1.00f
#define AR_ATTCONTROL_THR_SPEED_P 0.20f
#define AR_ATTCONTROL_TIMEOUT_MS 200
#define AR_CIRCLE_ACCEL_DEFAULT 1.0
#define AR_CIRCLE_RADIUS_MIN 0.5
#define AR_CIRCLE_REACHED_EDGE_DIST 0.2
#define AR_DOCK_ACCEL_MAX 20.0
#define AR_PIVOT_ANGLE_ACCURACY 5
#define AR_PIVOT_ANGLE_DEFAULT 60
#define AR_PIVOT_DELAY_DEFAULT 0
#define AR_PIVOT_RATE_DEFAULT 60
#define AR_PIVOT_TIMEOUT_MS 100
#define AR_POSCON_DT 0.02f
#define AR_POSCON_POS_P 0.2f
#define AR_POSCON_TIMEOUT_MS 100
#define AR_POSCON_VEL_D 0.0f
#define AR_POSCON_VEL_FF 0.0f
#define AR_POSCON_VEL_FILT 5.0f
#define AR_POSCON_VEL_FILT_D 5.0f
#define AR_POSCON_VEL_I 0.0f
#define AR_POSCON_VEL_IMAX 1.0f
#define AR_POSCON_VEL_P 1.0f
#define AR_WPNAV_ACCEL_MAX 20.0
#define AR_WPNAV_OVERSPEED_RATIO_MAX 5.0f
#define AR_WPNAV_RADIUS_DEFAULT 2.0f
#define AR_WPNAV_SNAP_MAX 15.0f
#define AR_WPNAV_SPEED_DEFAULT 2.0f
#define AR_WPNAV_SPEED_MIN 0.05f
#define AR_WPNAV_SPEED_UPDATE_MIN_MS 500
#define AR_WPNAV_TIMEOUT_MS 100
#define ASCALAR(v,name,def) { name, (const void *)&AP_PARAM_VEHICLE_NAME.aparm.v, {def_value : def}, 0, Parameters::k_param_ ## v, AP_PARAM_VEHICLE_NAME.aparm.v.vtype }
#define ASP5033_I2C_ADDR_1 0x6C
#define ASP5033_I2C_ADDR_2 0x6D
#define ASSERT_CLOCK(clk) static_assert(HAL_EXPECTED_ ##clk == (clk), "unexpected " #clk " value: '" EXPAND_AND_QUOTE(clk) "'")
#define ASSERT_MAX(v) 
#define ASSERT_RANGE(v,minv,maxv) 
#define ASSERT_STORAGE_SIZE(structure,size) do { assert_storage_size<structure, size> ASSERT_STORAGE_SIZE_JOIN(assert_storage_sizex, __LINE__); (void)ASSERT_STORAGE_SIZE_JOIN(assert_storage_sizex, __LINE__); } while(false)
#define ASSERT_STORAGE_SIZE_DO_JOIN(name,line) name ## line
#define ASSERT_STORAGE_SIZE_JOIN(name,line) ASSERT_STORAGE_SIZE_DO_JOIN( name, line )
#define ATOMIC_BOOL_LOCK_FREE __GCC_ATOMIC_BOOL_LOCK_FREE
#define ATOMIC_CHAR16_T_LOCK_FREE __GCC_ATOMIC_CHAR16_T_LOCK_FREE
#define ATOMIC_CHAR32_T_LOCK_FREE __GCC_ATOMIC_CHAR32_T_LOCK_FREE
#define ATOMIC_CHAR_LOCK_FREE __GCC_ATOMIC_CHAR_LOCK_FREE
#define ATOMIC_FLAG_INIT { 0 }
#define ATOMIC_INT_LOCK_FREE __GCC_ATOMIC_INT_LOCK_FREE
#define ATOMIC_LLONG_LOCK_FREE __GCC_ATOMIC_LLONG_LOCK_FREE
#define ATOMIC_LONG_LOCK_FREE __GCC_ATOMIC_LONG_LOCK_FREE
#define ATOMIC_POINTER_LOCK_FREE __GCC_ATOMIC_POINTER_LOCK_FREE
#define ATOMIC_SHORT_LOCK_FREE __GCC_ATOMIC_SHORT_LOCK_FREE
#define ATOMIC_VAR_INIT(_VI) { _VI }
#define ATOMIC_WCHAR_T_LOCK_FREE __GCC_ATOMIC_WCHAR_T_LOCK_FREE
#define ATTIANDRNG_PITCH_LIMIT 0x3FF
#define ATTIANDRNG_PITCH_OFFSET 11
#define ATTIANDRNG_RNGFND_OFFSET 21
#define ATTIANDRNG_ROLL_LIMIT 0x7FF
#define ATTITUDE_CHECK_THRESH_ROLL_PITCH_RAD radians(10)
#define ATTITUDE_CHECK_THRESH_YAW_RAD radians(20)
#define AT_EACCESS 1
#define AT_EMPTY_PATH 16
#define AT_FDCWD -2
#define AT_REMOVEDIR 8
#define AT_SYMLINK_FOLLOW 4
#define AT_SYMLINK_NOFOLLOW 2
#define AUAV_AIRSPEED_I2C_ADDR 0x26
#define AUAV_AIRSPEED_I2C_ADDR_ABSOLUTE 0x27
#define AUS_TO_MAH 0.0000002778f
#define AUTOIP_DEBUG LWIP_DBG_OFF
#define AUTOIP_NET 0xA9FE0000
#define AUTOIP_RANGE_END (AUTOIP_NET | 0xFEFF)
#define AUTOIP_RANGE_START (AUTOIP_NET | 0x0100)
#define AUTOTUNE_ACCEL_RP_BACKOFF 1.0
#define AUTOTUNE_ACCEL_RP_BACKOFF 1.0f
#define AUTOTUNE_ACCEL_Y_BACKOFF 1.0
#define AUTOTUNE_ACCEL_Y_BACKOFF 1.0f
#define AUTOTUNE_ANGLE_ABORT_RP_SCALE 2.5 / 3.0
#define AUTOTUNE_ANGLE_MAX_RP_CD 3000
#define AUTOTUNE_ANGLE_MAX_Y_SCALE 1.0
#define AUTOTUNE_ANGLE_NEG_RPY_CD 1000
#define AUTOTUNE_ANGLE_NEG_RP_SCALE 1.0 / 5.0
#define AUTOTUNE_ANGLE_TARGET_MAX_RP_CD 2000
#define AUTOTUNE_ANGLE_TARGET_MAX_Y_CD 3000
#define AUTOTUNE_ANGLE_TARGET_MIN_RP_CD 1000
#define AUTOTUNE_ANGLE_TARGET_MIN_Y_CD 500
#define AUTOTUNE_ANNOUNCE_INTERVAL_MS 2000
#define AUTOTUNE_AXIS_BITMASK_PITCH 2
#define AUTOTUNE_AXIS_BITMASK_ROLL 1
#define AUTOTUNE_AXIS_BITMASK_YAW 4
#define AUTOTUNE_AXIS_BITMASK_YAW_D 8
#define AUTOTUNE_DECREASE_FF_STEP 15
#define AUTOTUNE_D_UP_DOWN_MARGIN 0.2
#define AUTOTUNE_ENABLED 1
#define AUTOTUNE_FFI_RATIO_FINAL 0.5f
#define AUTOTUNE_FFI_RATIO_FOR_TESTING 0.5f
#define AUTOTUNE_FLTE_MIN 2.5
#define AUTOTUNE_HELI_TARGET_ANGLE_RLLPIT_CD 1500
#define AUTOTUNE_HELI_TARGET_RATE_RLLPIT_CDS 5000
#define AUTOTUNE_INCREASE_FF_STEP 12
#define AUTOTUNE_I_RATIO 0.75
#define AUTOTUNE_LEVEL_ANGLE_CD 250
#define AUTOTUNE_LEVEL_RATE_RP_CD 500
#define AUTOTUNE_LEVEL_RATE_Y_CD 750
#define AUTOTUNE_LEVEL_TIMEOUT_MS 2000
#define AUTOTUNE_LEVEL_WARNING_INTERVAL_MS 5000
#define AUTOTUNE_MAX_IMAX 0.9
#define AUTOTUNE_MESSAGE_FAILED 3
#define AUTOTUNE_MESSAGE_SAVED_GAINS 4
#define AUTOTUNE_MESSAGE_STARTED 0
#define AUTOTUNE_MESSAGE_STOPPED 1
#define AUTOTUNE_MESSAGE_SUCCESS 2
#define AUTOTUNE_MESSAGE_TESTING 5
#define AUTOTUNE_MESSAGE_TESTING_END 6
#define AUTOTUNE_MIN_IMAX 0.4
#define AUTOTUNE_PILOT_OVERRIDE_TIMEOUT_MS 500
#define AUTOTUNE_PI_RATIO_FINAL 1.0
#define AUTOTUNE_PI_RATIO_FINAL 1.0f
#define AUTOTUNE_PI_RATIO_FOR_TESTING 0.1
#define AUTOTUNE_PI_RATIO_FOR_TESTING 0.1f
#define AUTOTUNE_RD_BACKOFF 1.0
#define AUTOTUNE_RD_BACKOFF 1.0f
#define AUTOTUNE_RD_MAX 0.020f
#define AUTOTUNE_RD_MAX 0.200
#define AUTOTUNE_RD_STEP 0.0005f
#define AUTOTUNE_RD_STEP 0.05
#define AUTOTUNE_REQUIRED_LEVEL_TIME_MS 250
#define AUTOTUNE_RFF_MAX 0.5f
#define AUTOTUNE_RFF_MIN 0.025f
#define AUTOTUNE_RLPF_MAX 5.0
#define AUTOTUNE_RLPF_MIN 1.0
#define AUTOTUNE_RP_ACCEL_MIN 20000.0f
#define AUTOTUNE_RP_ACCEL_MIN 4000.0
#define AUTOTUNE_RP_BACKOFF 1.0
#define AUTOTUNE_RP_BACKOFF 1.0f
#define AUTOTUNE_RP_MAX 0.3f
#define AUTOTUNE_RP_MAX 2.0
#define AUTOTUNE_RP_MIN 0.01
#define AUTOTUNE_RP_MIN 0.02f
#define AUTOTUNE_RP_STEP 0.005f
#define AUTOTUNE_RP_STEP 0.05
#define AUTOTUNE_SEQ_BITMASK_ANGLE_P 4
#define AUTOTUNE_SEQ_BITMASK_MAX_GAIN 8
#define AUTOTUNE_SEQ_BITMASK_RATE_D 2
#define AUTOTUNE_SEQ_BITMASK_TUNE_CHECK 16
#define AUTOTUNE_SEQ_BITMASK_VFF 1
#define AUTOTUNE_SP_BACKOFF 0.9
#define AUTOTUNE_SP_BACKOFF 1.0f
#define AUTOTUNE_SP_MAX 10.0f
#define AUTOTUNE_SP_MAX 40.0
#define AUTOTUNE_SP_MIN 0.5
#define AUTOTUNE_SP_MIN 3.0f
#define AUTOTUNE_SP_STEP 0.05
#define AUTOTUNE_SP_STEP 0.05f
#define AUTOTUNE_SUCCESS_COUNT 4
#define AUTOTUNE_TARGET_ANGLE_MAX_RP_SCALE 1.0 / 2.0
#define AUTOTUNE_TARGET_ANGLE_MAX_Y_SCALE 1.0
#define AUTOTUNE_TARGET_ANGLE_MIN_RP_SCALE 1.0 / 3.0
#define AUTOTUNE_TARGET_ANGLE_MIN_Y_SCALE 1.0 / 6.0
#define AUTOTUNE_TARGET_MIN_RATE_RLLPIT_CDS 4500
#define AUTOTUNE_TARGET_MIN_RATE_YAW_CDS 1500
#define AUTOTUNE_TARGET_RATE_RLLPIT_CDS 18000
#define AUTOTUNE_TARGET_RATE_YAW_CDS 9000
#define AUTOTUNE_TESTING_STEP_TIMEOUT_MS 2000U
#define AUTOTUNE_TESTING_STEP_TIMEOUT_MS 5000U
#define AUTOTUNE_YAW_PI_RATIO_FINAL 0.1
#define AUTOTUNE_YAW_PI_RATIO_FINAL 0.1f
#define AUTOTUNE_Y_ACCEL_MIN 1000.0
#define AUTOTUNE_Y_ACCEL_MIN 10000.0f
#define AUTOTUNE_Y_FILT_FREQ 10.0
#define AUTO_DISARMING_DELAY 10
#define AUTO_GUIDED_SEND_TARGET_MS 1000
#define AUXMARK "\1"
#define AVGCNTL_REG 0x41
#define AVGCNTL_VAL_XZ_0 (0)
#define AVGCNTL_VAL_XZ_16 (4)
#define AVGCNTL_VAL_XZ_2 (1)
#define AVGCNTL_VAL_XZ_4 (2)
#define AVGCNTL_VAL_XZ_8 (3)
#define AVGCNTL_VAL_Y_0 (0 << 3)
#define AVGCNTL_VAL_Y_16 (4 << 3)
#define AVGCNTL_VAL_Y_2 (1 << 3)
#define AVGCNTL_VAL_Y_4 (2 << 3)
#define AVGCNTL_VAL_Y_8 (3 << 3)
#define AVOIDANCE_DEBUGGING 0
#define AXIS_MAX 4096
#define AXIS_MIN 0
#define A_FILT 0x0444
#define BACKEND_IDX(backend) (&(backend) - &backends[0])
#define BACKEND_SAMPLE_RATE 1000
#define BACKEND_SAMPLE_RATE_MAX 4000
#define BAD_IMU_DATA_ACC_P_NSE 5.0f
#define BAD_IMU_DATA_HOLD_MS 10000
#define BAD_IMU_DATA_TIMEOUT_MS 1000
#define BARO_DATA_CHANGE_TIMEOUT_MS 2000
#define BARO_ICM20789_DEBUG 0
#define BARO_MAX_DRIVERS 3
#define BARO_MAX_INSTANCES 3
#define BARO_TIMEOUT_MS 500
#define BASEFLIGHT_IDENTIFIER "BAFL";
#define BASIC_STACK_SIZE (2*LUA_MINSTACK)
#define BATTMONITOR_ND_CELL_COUNT 0x5C
#define BATTMONITOR_ND_CELL_START 0x30
#define BATTMONITOR_SMBUS_NUM_CELLS_MAX 12
#define BATTMONITOR_SMBUS_TEMP_EXT 0x48
#define BATT_CURRENT_OFFSET 9
#define BATT_TOTALMAH_LIMIT 0x7FFF
#define BATT_TOTALMAH_OFFSET 17
#define BATT_VOLTAGE_LIMIT 0x1FF
#define BCMP(s1,s2,l) memcmp(s1, s2, l)
#define BC_BASE_MAX 99
#define BC_DIM_MAX 2048
#define BC_SCALE_MAX 99
#define BC_STRING_MAX 1000
#define BENEWAKE_DIST_MAX_CM 32768
#define BENEWAKE_FRAME_HEADER 0x59
#define BENEWAKE_FRAME_LENGTH 9
#define BENEWAKE_OUT_OF_RANGE_ADD 1.00
#define BENEWAKE_OUT_OF_RANGE_ADD_CM 100
#define BETAFLIGHT_IDENTIFIER "BTFL"
#define BETTER_THRESH 0.5
#define BIG_ENDIAN 4321
#define BIG_ENDIAN _BIG_ENDIAN
#define BIT(x,index) (((x) >> index) & 0x01)
#define BITRK (1 << (SIZE_B - 1))
#define BITS_ACCEL_FS_16G 0x06
#define BITS_ACCEL_FS_2G 0x00
#define BITS_ACCEL_FS_30G_20649 0x06
#define BITS_ACCEL_FS_4G 0x02
#define BITS_ACCEL_FS_8G 0x04
#define BITS_ACCEL_FS_MASK 0x06
#define BITS_DLPF_CFG_10HZ 0x05
#define BITS_DLPF_CFG_188HZ 0x01
#define BITS_DLPF_CFG_20HZ 0x04
#define BITS_DLPF_CFG_2100HZ_NOLPF 0x07
#define BITS_DLPF_CFG_256HZ_NOLPF2 0x00
#define BITS_DLPF_CFG_42HZ 0x03
#define BITS_DLPF_CFG_5HZ 0x06
#define BITS_DLPF_CFG_98HZ 0x02
#define BITS_DLPF_CFG_MASK 0x07
#define BITS_GYRO_FS_1000DPS 0x04
#define BITS_GYRO_FS_1000DPS 0x10
#define BITS_GYRO_FS_2000DPS 0x06
#define BITS_GYRO_FS_2000DPS 0x18
#define BITS_GYRO_FS_2000DPS_20649 0x04
#define BITS_GYRO_FS_250DPS 0x00
#define BITS_GYRO_FS_500DPS 0x02
#define BITS_GYRO_FS_500DPS 0x08
#define BITS_GYRO_FS_MASK 0x06
#define BITS_GYRO_FS_MASK 0x18
#define BITS_GYRO_XGYRO_SELFTEST 0x80
#define BITS_GYRO_YGYRO_SELFTEST 0x40
#define BITS_GYRO_ZGYRO_SELFTEST 0x20
#define BIT_ACCEL_DLPF_ENABLE 0x01
#define BIT_ACCEL_FIFO_EN 0x08
#define BIT_ACCEL_FIFO_EN 0x10
#define BIT_ACCEL_NODLPF_4_5KHZ 0x00
#define BIT_BYPASS_EN 0x02
#define BIT_DMP_INT 0x02
#define BIT_DMP_INT_EN 0x02
#define BIT_FF_EN 0x80
#define BIT_FF_INT 0x80
#define BIT_FIFO_OFLOW_EN 0x10
#define BIT_FIFO_OFLOW_INT 0x10
#define BIT_GYRO_DLPF_ENABLE 0x01
#define BIT_GYRO_NODLPF_9KHZ 0x00
#define BIT_I2C_MST_CLK_400KHZ 0x0D
#define BIT_I2C_MST_INT 0x08
#define BIT_I2C_MST_INT_EN 0x08
#define BIT_I2C_MST_P_NSR 0x10
#define BIT_I2C_SLV0_DLY_EN 0x01
#define BIT_I2C_SLV1_DLY_EN 0x02
#define BIT_I2C_SLV2_DLY_EN 0x04
#define BIT_I2C_SLV3_DLY_EN 0x08
#define BIT_I2C_SLVX_EN 0x80
#define BIT_INT_RD_CLEAR 0x10
#define BIT_ISCOLLECTABLE (1 << 6)
#define BIT_IS_SET(value,bitnumber) (((value) & (1U<<(bitnumber))) != 0)
#define BIT_IS_SET_64(value,bitnumber) (((value) & (uint64_t(1U)<<(bitnumber))) != 0)
#define BIT_LATCH_INT_EN 0x20
#define BIT_MOT_EN 0x40
#define BIT_MOT_INT 0x40
#define BIT_PLL_RDY_EN 0x04
#define BIT_PWR_MGMT_1_CLK_AUTO 0x01
#define BIT_PWR_MGMT_1_CLK_EXT19MHZ 0x05
#define BIT_PWR_MGMT_1_CLK_EXT32KHZ 0x04
#define BIT_PWR_MGMT_1_CLK_INTERNAL 0x00
#define BIT_PWR_MGMT_1_CLK_STOP 0x07
#define BIT_PWR_MGMT_1_CLK_XGYRO 0x01
#define BIT_PWR_MGMT_1_CLK_YGYRO 0x02
#define BIT_PWR_MGMT_1_CLK_ZGYRO 0x03
#define BIT_PWR_MGMT_1_CYCLE 0x20
#define BIT_PWR_MGMT_1_DEVICE_RESET 0x80
#define BIT_PWR_MGMT_1_SLEEP 0x40
#define BIT_PWR_MGMT_1_TEMP_DIS 0x08
#define BIT_RAW_RDY_EN 0x01
#define BIT_RAW_RDY_INT 0x01
#define BIT_READ_FLAG 0x80
#define BIT_SIGNAL_PATH_RESET_ACCEL_RESET 0x02
#define BIT_SIGNAL_PATH_RESET_GYRO_RESET 0x04
#define BIT_SIGNAL_PATH_RESET_TEMP_RESET 0x01
#define BIT_SLV0_FIFI_EN0 0x01
#define BIT_SLV1_FIFO_EN 0x02
#define BIT_SLV2_FIFO_EN 0x04
#define BIT_SLV3_FIFO_EN 0x08
#define BIT_STATUS_REG_DATA_READY (1 << 3)
#define BIT_TEMP_FIFO_EN 0x01
#define BIT_TEMP_FIFO_EN 0x80
#define BIT_UNKNOWN_INT 0x04
#define BIT_UNKNOWN_INT_EN 0x04
#define BIT_USER_CTRL_DMP_EN 0x80
#define BIT_USER_CTRL_DMP_RESET 0x08
#define BIT_USER_CTRL_FIFO_EN 0x40
#define BIT_USER_CTRL_FIFO_RESET 0x04
#define BIT_USER_CTRL_I2C_IF_DIS 0x10
#define BIT_USER_CTRL_I2C_MST_EN 0x20
#define BIT_USER_CTRL_I2C_MST_RESET 0x02
#define BIT_USER_CTRL_SIG_COND_RESET 0x01
#define BIT_USER_CTRL_SRAM_RESET 0x04
#define BIT_XG_FIFO_EN 0x02
#define BIT_XG_FIFO_EN 0x40
#define BIT_YG_FIFO_EN 0x04
#define BIT_YG_FIFO_EN 0x20
#define BIT_ZG_FIFO_EN 0x08
#define BIT_ZG_FIFO_EN 0x10
#define BIT_ZMOT_EN 0x20
#define BIT_ZMOT_INT 0x20
#define BKPSRAM_BASE 0x40024000UL
#define BLACK 0
#define BLACKBIT 2
#define BLAKE2_G(a,b,c,d,x,y) a += b + x; d = rotr64(d ^ a, 32); c += d; b = rotr64(b ^ c, 24); a += b + y; d = rotr64(d ^ a, 16); c += d; b = rotr64(b ^ c, 63)
#define BLAKE2_NO_UNROLLING 1
#define BLAKE2_ROUND(i) BLAKE2_G(v0, v4, v8 , v12, input[sigma[i][ 0]], input[sigma[i][ 1]]); BLAKE2_G(v1, v5, v9 , v13, input[sigma[i][ 2]], input[sigma[i][ 3]]); BLAKE2_G(v2, v6, v10, v14, input[sigma[i][ 4]], input[sigma[i][ 5]]); BLAKE2_G(v3, v7, v11, v15, input[sigma[i][ 6]], input[sigma[i][ 7]]); BLAKE2_G(v0, v5, v10, v15, input[sigma[i][ 8]], input[sigma[i][ 9]]); BLAKE2_G(v1, v6, v11, v12, input[sigma[i][10]], input[sigma[i][11]]); BLAKE2_G(v2, v7, v8 , v13, input[sigma[i][12]], input[sigma[i][13]]); BLAKE2_G(v3, v4, v9 , v14, input[sigma[i][14]], input[sigma[i][15]])
#define BLEND_COUNTER_FAILURE_INCREMENT 10
#define BLEND_MASK_USE_HPOS_ACC 1
#define BLEND_MASK_USE_SPD_ACC 4
#define BLEND_MASK_USE_VPOS_ACC 2
#define BLHELI_UART_LOCK_KEY 0x20180402
#define BLUE 1
#define BME280_ID 0x60
#define BMI160_ACCEL_NORMAL_POWER_MODE_DELAY_MSEC 4
#define BMI160_ACC_RANGE BMI160_ACC_RANGE_16G
#define BMI160_ACC_RANGE_16G 3
#define BMI160_ACC_RANGE_BITS (BMI160_ACC_RANGE * (BMI160_ACC_RANGE + 3) / 2 + 3)
#define BMI160_CHIPID 0xD1
#define BMI160_CMD_ACCEL_NORMAL_POWER_MODE 0x11
#define BMI160_CMD_FIFO_FLUSH 0xB0
#define BMI160_CMD_GYRO_NORMAL_POWER_MODE 0x15
#define BMI160_CMD_SOFTRESET 0xB6
#define BMI160_DEFAULT_ROTATION ROTATION_NONE
#define BMI160_FIFO_ACC_EN 0x40
#define BMI160_FIFO_GYR_EN 0x80
#define BMI160_GYRO_NORMAL_POWER_MODE_DELAY_MSEC 81
#define BMI160_GYR_RANGE BMI160_GYR_RANGE_2000DPS
#define BMI160_GYR_RANGE_2000DPS 0x00
#define BMI160_HARDWARE_INIT_MAX_TRIES 5
#define BMI160_INT1_GPIO -1
#define BMI160_INT1_LVL 0x02
#define BMI160_INT1_OUTPUT_EN 0x08
#define BMI160_INT_FWM_EN 0x40
#define BMI160_INT_MAP_INT1_FWM 0x40
#define BMI160_MAX_FIFO_SAMPLES 8
#define BMI160_ODR BMI160_ODR_1600HZ
#define BMI160_ODR_1600HZ 0x0C
#define BMI160_ODR_TO_HZ(odr_) (uint16_t)(odr_ > 8 ? 100 << (odr_ - 8) : 100 >> (8 - odr_))
#define BMI160_OSR BMI160_OSR_NORMAL
#define BMI160_OSR_NORMAL 0x20
#define BMI160_POWERUP_DELAY_MSEC 10
#define BMI160_READ_FLAG 0x80
#define BMI160_REG_ACC_CONF 0x40
#define BMI160_REG_ACC_RANGE 0x41
#define BMI160_REG_CHIPID 0x00
#define BMI160_REG_CMD 0x7E
#define BMI160_REG_ERR_REG 0x02
#define BMI160_REG_FIFO_CONFIG_0 0x46
#define BMI160_REG_FIFO_CONFIG_1 0x47
#define BMI160_REG_FIFO_DATA 0x24
#define BMI160_REG_FIFO_LENGTH 0x22
#define BMI160_REG_GYR_CONF 0x42
#define BMI160_REG_GYR_RANGE 0x43
#define BMI160_REG_INT_EN_1 0x51
#define BMI160_REG_INT_MAP_1 0x56
#define BMI160_REG_INT_OUT_CTRL 0x53
#define BMI160_SOFTRESET_DELAY_MSEC 100
#define BMI270_BACKEND_SAMPLE_RATE 1600
#define BMI270_CHIP_ID 0x24
#define BMI270_CMD_FIFOFLUSH 0xB0
#define BMI270_CMD_SOFTRESET 0xB6
#define BMI270_DEFAULT_ROTATION ROTATION_NONE
#define BMI270_FIFO_ACC_EN 0x40
#define BMI270_FIFO_GYR_EN 0x80
#define BMI270_HARDWARE_INIT_MAX_TRIES 5
#define BMI270_MAX_FIFO_SAMPLES 8
#define BMI270_POWERUP_DELAY_MSEC 5
#define BMM150_I2C_ADDR_MAX 0x13
#define BMM150_I2C_ADDR_MIN 0x10
#define BMM350_ADC_GAIN (1.0f / 1.5f)
#define BMM350_AVERAGING_4 (0x02 << 4U)
#define BMM350_AVERAGING_8 (0x03 << 4U)
#define BMM350_CHIP_ID 0x33
#define BMM350_CMD_SOFTRESET 0xB6
#define BMM350_CROSS_X_Y 0x15
#define BMM350_CROSS_Y_X 0x15
#define BMM350_CROSS_Z_X 0x16
#define BMM350_CROSS_Z_Y 0x16
#define BMM350_I2C_ADDR_MAX 0x17
#define BMM350_I2C_ADDR_MIN 0x14
#define BMM350_INT_DRDY_EN (1<<7U)
#define BMM350_INT_MODE_PULSED (0<<0U)
#define BMM350_INT_OD_PUSHPULL (1<<2U)
#define BMM350_INT_OUTPUT_DISABLE (0<<3U)
#define BMM350_INT_POL_ACTIVE_HIGH (1<<1U)
#define BMM350_LUT_GAIN 0.714607238769531f
#define BMM350_MAG_DUT_T_0 0x18
#define BMM350_MAG_OFFSET_X 0x0E
#define BMM350_MAG_OFFSET_Y 0x0F
#define BMM350_MAG_OFFSET_Z 0x10
#define BMM350_MAG_SENS_X 0x10
#define BMM350_MAG_SENS_Y 0x11
#define BMM350_MAG_SENS_Z 0x11
#define BMM350_MAG_TCO_X 0x12
#define BMM350_MAG_TCO_Y 0x13
#define BMM350_MAG_TCO_Z 0x14
#define BMM350_MAG_TCS_X 0x12
#define BMM350_MAG_TCS_Y 0x13
#define BMM350_MAG_TCS_Z 0x14
#define BMM350_ODR_100HZ 0x04
#define BMM350_ODR_50HZ 0x05
#define BMM350_OTP_CMD_DIR_READ (0x01<<5U)
#define BMM350_OTP_CMD_PWR_OFF_OTP (0x04<<5U)
#define BMM350_OTP_DATA_LENGTH 32U
#define BMM350_OTP_STATUS_CMD_DONE 0x01
#define BMM350_OTP_STATUS_ERROR_MASK 0xE0
#define BMM350_PMU_CMD_BR 0x07
#define BMM350_PMU_CMD_FGR 0x05
#define BMM350_PMU_CMD_NORMAL_MODE 0x01
#define BMM350_PMU_CMD_SUSPEND_MODE 0x00
#define BMM350_PMU_CMD_UPD_OAE 0x02
#define BMM350_POWER ((float)(1000000.0 / 1048576.0))
#define BMM350_REG_CHIP_ID 0x00
#define BMM350_REG_CMD 0x7E
#define BMM350_REG_INT_CTRL 0x2E
#define BMM350_REG_MAG_X_XLSB 0x31
#define BMM350_REG_OTP_CMD 0x50
#define BMM350_REG_OTP_DATA_LSB 0x53
#define BMM350_REG_OTP_DATA_MSB 0x52
#define BMM350_REG_OTP_STATUS 0x55
#define BMM350_REG_PMU_CMD 0x06
#define BMM350_REG_PMU_CMD_AGGR_SET 0x04
#define BMM350_REG_PMU_CMD_AXIS_EN 0x05
#define BMM350_REG_PMU_CMD_STATUS_0 0x07
#define BMM350_SENS_CORR_Y 0.01f
#define BMM350_TCS_CORR_Z 0.0001f
#define BMM350_TEMP_OFF_SENS 0x0D
#define BMM350_TEMP_SCALE (1.0f / (BMM350_TEMP_SENSITIVE * BMM350_ADC_GAIN * BMM350_LUT_GAIN * 1048576))
#define BMM350_TEMP_SENSITIVE 0.00204f
#define BMM350_XY_INA_GAIN 19.46f
#define BMM350_XY_SCALE (BMM350_POWER / (BMM350_XY_SENSITIVE * BMM350_XY_INA_GAIN * BMM350_ADC_GAIN * BMM350_LUT_GAIN))
#define BMM350_XY_SENSITIVE 14.55f
#define BMM350_Z_INA_GAIN 31.0f
#define BMM350_Z_SCALE (BMM350_POWER / (BMM350_Z_SENSITIVE * BMM350_Z_INA_GAIN * BMM350_ADC_GAIN * BMM350_LUT_GAIN))
#define BMM350_Z_SENSITIVE 9.0f
#define BMP085_EOC -1
#define BMP085_OVERSAMPLING_HIGHRES 2
#define BMP085_OVERSAMPLING_STANDARD 1
#define BMP085_OVERSAMPLING_ULTRAHIGHRES 3
#define BMP085_OVERSAMPLING_ULTRALOWPOWER 0
#define BMP280_FILTER_COEFFICIENT 2
#define BMP280_ID 0x58
#define BMP280_MODE BMP280_MODE_NORMAL
#define BMP280_MODE_FORCED 1
#define BMP280_MODE_NORMAL 3
#define BMP280_MODE_SLEEP 0
#define BMP280_OVERSAMPLING_1 1
#define BMP280_OVERSAMPLING_16 5
#define BMP280_OVERSAMPLING_2 2
#define BMP280_OVERSAMPLING_4 3
#define BMP280_OVERSAMPLING_8 4
#define BMP280_OVERSAMPLING_P BMP280_OVERSAMPLING_16
#define BMP280_OVERSAMPLING_T BMP280_OVERSAMPLING_2
#define BMP280_REG_CALIB 0x88
#define BMP280_REG_CONFIG 0xF5
#define BMP280_REG_CTRL_MEAS 0xF4
#define BMP280_REG_DATA 0xF7
#define BMP280_REG_ID 0xD0
#define BMP280_REG_RESET 0xE0
#define BMP280_REG_STATUS 0xF3
#define BMP388_ID 0x50
#define BMP388_MODE BMP388_MODE_NORMAL
#define BMP388_MODE_FORCED 1
#define BMP388_MODE_NORMAL 3
#define BMP388_MODE_SLEEP 0
#define BMP388_REG_CAL_P 0x36
#define BMP388_REG_CAL_T 0x31
#define BMP388_REG_CMD 0x7E
#define BMP388_REG_CONFIG 0x1F
#define BMP388_REG_ERR 0x02
#define BMP388_REG_EVENT 0x10
#define BMP388_REG_FIFO_CNF1 0x17
#define BMP388_REG_FIFO_CNF2 0x18
#define BMP388_REG_FIFO_DATA 0x14
#define BMP388_REG_FIFO_LEN 0x12
#define BMP388_REG_FIFO_WTMK 0x15
#define BMP388_REG_ID 0x00
#define BMP388_REG_INT_CTRL 0x19
#define BMP388_REG_INT_STS 0x11
#define BMP388_REG_ODR 0x1D
#define BMP388_REG_OSR 0x1C
#define BMP388_REG_PRESS 0x04
#define BMP388_REG_PWR_CTRL 0x1B
#define BMP388_REG_STATUS 0x03
#define BMP388_REG_TEMP 0x07
#define BMP388_REG_TIME 0x0C
#define BMP388_REV_ID_ADDR 0x01
#define BMP390_ID 0x60
#define BMP581_ID 0x50
#define BMP581_REG_CHIP_ID 0x01
#define BMP581_REG_CHIP_STATUS 0x11
#define BMP581_REG_CMD 0x7E
#define BMP581_REG_DRIVE_CONFIG 0x13
#define BMP581_REG_DSP_CONFIG 0x30
#define BMP581_REG_DSP_IIR 0x31
#define BMP581_REG_FIFO_CONFIG 0x16
#define BMP581_REG_FIFO_COUNT 0x17
#define BMP581_REG_FIFO_DATA 0x29
#define BMP581_REG_FIFO_SEL 0x18
#define BMP581_REG_INT_CONFIG 0x14
#define BMP581_REG_INT_SOURCE 0x15
#define BMP581_REG_INT_STATUS 0x27
#define BMP581_REG_NVM_ADDR 0x2B
#define BMP581_REG_NVM_DATA_LSB 0x2C
#define BMP581_REG_NVM_DATA_MSB 0x2D
#define BMP581_REG_ODR_CONFIG 0x37
#define BMP581_REG_OOR_CONFIG 0x35
#define BMP581_REG_OOR_RANGE 0x34
#define BMP581_REG_OOR_THR_P_LSB 0x32
#define BMP581_REG_OOR_THR_P_MSB 0x33
#define BMP581_REG_OSR_CONFIG 0x36
#define BMP581_REG_OSR_EFF 0x38
#define BMP581_REG_PRESS_DATA_LSB 0x21
#define BMP581_REG_PRESS_DATA_MSB 0x22
#define BMP581_REG_PRESS_DATA_XLSB 0x20
#define BMP581_REG_REV_ID 0x02
#define BMP581_REG_STATUS 0x28
#define BMP581_REG_TEMP_DATA_LSB 0x1E
#define BMP581_REG_TEMP_DATA_MSB 0x1F
#define BMP581_REG_TEMP_DATA_XLSB 0x1D
#define BOARD_CONFIG_BOARD_VOLTAGE_MIN 4.3f
#define BOARD_FLASH_SIZE 2048
#define BOARD_HARDWARE_REVISION_LENGTH 2
#define BOARD_IDENTIFIER_LENGTH 4
#define BOARD_MATCH(board_type) AP_BoardConfig::get_board_type()==AP_BoardConfig::board_type
#define BOARD_RSSI_ANA_PIN -1
#define BOARD_RSSI_ANA_PIN_HIGH 5.0f
#define BOARD_RSSI_DEFAULT 0
#define BOARD_SAFETY_ENABLE 1
#define BOARD_SAFETY_ENABLE_DEFAULT HAL_WITH_IO_MCU
#define BOARD_SAFETY_OPTION_DEFAULT (BOARD_SAFETY_OPTION_BUTTON_ACTIVE_SAFETY_OFF|BOARD_SAFETY_OPTION_BUTTON_ACTIVE_SAFETY_ON)
#define BOARD_SER1_RTSCTS_DEFAULT 2
#define BOARD_TYPE_DEFAULT PX4_BOARD_AUTO
#define BQ_BUFFER_SIZE(n,size) (((size_t)(size) + sizeof (size_t)) * (size_t)(n))
#define BRAKE_MODE_DECEL_RATE 750
#define BRAKE_MODE_SPEED_Z 250
#define BRIDGEIF_AGE_TIMER_MS 1000
#define BRIDGEIF_DEBUG LWIP_DBG_OFF
#define BRIDGEIF_DECL_PROTECT(lev) 
#define BRIDGEIF_FDB_DEBUG LWIP_DBG_OFF
#define BRIDGEIF_FW_DEBUG LWIP_DBG_OFF
#define BRIDGEIF_INITDATA1(max_ports,max_fdb_dynamic_entries,max_fdb_static_entries,ethaddr) {ethaddr, max_ports, max_fdb_dynamic_entries, max_fdb_static_entries}
#define BRIDGEIF_INITDATA2(max_ports,max_fdb_dynamic_entries,max_fdb_static_entries,e0,e1,e2,e3,e4,e5) {{e0, e1, e2, e3, e4, e5}, max_ports, max_fdb_dynamic_entries, max_fdb_static_entries}
#define BRIDGEIF_MAX_PORTS 7
#define BRIDGEIF_PORT_NETIFS_OUTPUT_DIRECT NO_SYS
#define BRIDGEIF_READ_PROTECT(lev) 
#define BRIDGEIF_READ_UNPROTECT(lev) 
#define BRIDGEIF_WRITE_PROTECT(lev) 
#define BRIDGEIF_WRITE_UNPROTECT(lev) 
#define BROADCAST_ID 0xFE
#define BROADCAST_MESSAGE_CXX_IFACE(MSGTYPE,MSG_ID,MSG_SIGNATURE,MSG_MAX_SIZE) class MSGTYPE ##_cxx_iface { public: typedef MSGTYPE msgtype; static constexpr uint32_t (*encode)(msgtype*, uint8_t*, bool) = MSGTYPE ##_encode; static constexpr bool (*decode)(const CanardRxTransfer* transfer, msgtype*) = MSGTYPE ##_decode; static constexpr uint16_t ID = MSG_ID; static constexpr uint64_t SIGNATURE = MSG_SIGNATURE; static constexpr uint16_t MAX_SIZE = MSG_MAX_SIZE; };
#define BR_FDB_TIMEOUT_SEC (60*5)
#define BR_FLOOD ((bridgeif_portmask_t)-1)
#define BSDCOMPRESS_SUPPORT 0
#define BSEMAPHORE_DECL(name,taken) binary_semaphore_t name = __BSEMAPHORE_DATA(name, taken)
#define BUFFERS_CHUNKS_SIZE 64
#define BUFSIZ 256
#define BUILD_DATE_LENGTH 11
#define BUILD_DEFAULT_BUZZER_TYPE BUZZER_ENABLE_DEFAULT
#define BUILD_TIME_LENGTH 8
#define BUZZER_ENABLE_DEFAULT (uint8_t(BuzzerType::BUILTIN) | uint8_t(BuzzerType::UAVCAN))
#define BYTESTUFF_D 0x5D
#define BYTE_ORDER LITTLE_ENDIAN
#define BYTE_ORDER _BYTE_ORDER
#define BZERO(s,n) memset(s, 0, n)
#define B_W_WIDTH 5
#define B_to_MB 0.000001
#define CACHE_H 
#define CACHE_LINE_SIZE 32U
#define CACHE_SIZE_ALIGN(t,n) ((((((n) * sizeof (t)) - 1U) | (CACHE_LINE_SIZE - 1U)) + 1U) / sizeof (t))
#define CAL_TIMEOUT_MS (600U*1000U)
#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
#define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)
#define CAN1_RX0_IRQ_Handler STM32_CAN1_RX0_HANDLER
#define CAN1_RX1_IRQ_Handler STM32_CAN1_RX1_HANDLER
#define CAN1_TX_IRQ_Handler STM32_CAN1_TX_HANDLER
#define CAN2 ((CAN_TypeDef *) CAN2_BASE)
#define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL)
#define CAN2_RX0_IRQ_Handler STM32_CAN2_RX0_HANDLER
#define CAN2_RX1_IRQ_Handler STM32_CAN2_RX1_HANDLER
#define CAN2_TX_IRQ_Handler STM32_CAN2_TX_HANDLER
#define CAN3 ((CAN_TypeDef *) CAN3_BASE)
#define CAN3_BASE (APB1PERIPH_BASE + 0x3400UL)
#define CANARD_64_BIT 0
#define CANARD_ALLOCATE_SEM 1
#define CANARD_ASSERT(x) 
#define CANARD_BROADCAST_NODE_ID 0
#define CANARD_BUFFER_BLOCK_DATA_SIZE (CANARD_MEM_BLOCK_SIZE - offsetof(CanardBufferBlock, data))
#define CANARD_BUFFER_IDX_NONE NULL
#define CANARD_CAN_EXT_ID_MASK 0x1FFFFFFFU
#define CANARD_CAN_FRAME_EFF (1UL << 31U)
#define CANARD_CAN_FRAME_ERR (1UL << 29U)
#define CANARD_CAN_FRAME_MAX_DATA_LEN 8U
#define CANARD_CAN_FRAME_RTR (1UL << 30U)
#define CANARD_CAN_STD_ID_MASK 0x000007FFU
#define CANARD_DSDLC_INTERNAL 
#define CANARD_ENABLE_CANFD 0
#define CANARD_ENABLE_DEADLINE 1
#define CANARD_ENABLE_TAO_OPTION 1
#define CANARD_ERROR_INTERNAL 9
#define CANARD_ERROR_INVALID_ARGUMENT 2
#define CANARD_ERROR_NODE_ID_NOT_SET 4
#define CANARD_ERROR_OUT_OF_MEMORY 3
#define CANARD_ERROR_RX_BAD_CRC 17
#define CANARD_ERROR_RX_INCOMPATIBLE_PACKET 10
#define CANARD_ERROR_RX_MISSED_START 13
#define CANARD_ERROR_RX_NOT_WANTED 12
#define CANARD_ERROR_RX_SHORT_FRAME 16
#define CANARD_ERROR_RX_UNEXPECTED_TID 15
#define CANARD_ERROR_RX_WRONG_ADDRESS 11
#define CANARD_ERROR_RX_WRONG_TOGGLE 14
#define CANARD_FREE free
#define CANARD_GLUE(a,b) CANARD_GLUE_IMPL_(a, b)
#define CANARD_GLUE_IMPL_(a,b) a ##b
#define CANARD_H 
#define CANARD_IFACE_ALL 3
#define CANARD_INTERNAL static
#define CANARD_INTERNALS_H 
#define CANARD_MALLOC malloc
#define CANARD_MAX_NODE_ID 127
#define CANARD_MAX_TRANSFER_PAYLOAD_LEN ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U)
#define CANARD_MEM_BLOCK_SIZE 40U
#define CANARD_MIN_NODE_ID 1
#define CANARD_MSG_TYPE_FROM_ID(x) ((uint16_t)(((x) >> 8U) & 0xFFFFU))
#define CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE (CANARD_MEM_BLOCK_SIZE - offsetof(CanardRxState, buffer_head))
#define CANARD_MULTI_IFACE 1
#define CANARD_NUM_HANDLERS 3
#define CANARD_OK 0
#define CANARD_PUBLISHER(IFACE,PUBNAME,MSGTYPE) Canard::Publisher<MSGTYPE> PUBNAME{IFACE};
#define CANARD_RECOMMENDED_STALE_TRANSFER_CLEANUP_INTERVAL_USEC 1000000U
#define CANARD_SIZEOF_FLOAT 4
#define CANARD_STATIC_ASSERT(...) static_assert(__VA_ARGS__)
#define CANARD_TRANSFER_PAYLOAD_LEN_BITS 10U
#define CANARD_TRANSFER_PRIORITY_HIGH 8
#define CANARD_TRANSFER_PRIORITY_HIGHEST 0
#define CANARD_TRANSFER_PRIORITY_LOW 24
#define CANARD_TRANSFER_PRIORITY_LOWEST 31
#define CANARD_TRANSFER_PRIORITY_MEDIUM 16
#define CANARD_VERSION_MAJOR 0
#define CANARD_VERSION_MINOR 2
#define CAN_BTR_BRP CAN_BTR_BRP_Msk
#define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos)
#define CAN_BTR_BRP_Pos (0U)
#define CAN_BTR_LBKM CAN_BTR_LBKM_Msk
#define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos)
#define CAN_BTR_LBKM_Pos (30U)
#define CAN_BTR_SILM CAN_BTR_SILM_Msk
#define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos)
#define CAN_BTR_SILM_Pos (31U)
#define CAN_BTR_SJW CAN_BTR_SJW_Msk
#define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos)
#define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos)
#define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos)
#define CAN_BTR_SJW_Pos (24U)
#define CAN_BTR_TS1 CAN_BTR_TS1_Msk
#define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos)
#define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos)
#define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos)
#define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos)
#define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos)
#define CAN_BTR_TS1_Pos (16U)
#define CAN_BTR_TS2 CAN_BTR_TS2_Msk
#define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos)
#define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos)
#define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos)
#define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos)
#define CAN_BTR_TS2_Pos (20U)
#define CAN_ENFORCE_USE_CALLBACKS TRUE
#define CAN_ESR_BOFF CAN_ESR_BOFF_Msk
#define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos)
#define CAN_ESR_BOFF_Pos (2U)
#define CAN_ESR_EPVF CAN_ESR_EPVF_Msk
#define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos)
#define CAN_ESR_EPVF_Pos (1U)
#define CAN_ESR_EWGF CAN_ESR_EWGF_Msk
#define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos)
#define CAN_ESR_EWGF_Pos (0U)
#define CAN_ESR_LEC CAN_ESR_LEC_Msk
#define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos)
#define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos)
#define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos)
#define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos)
#define CAN_ESR_LEC_Pos (4U)
#define CAN_ESR_REC CAN_ESR_REC_Msk
#define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos)
#define CAN_ESR_REC_Pos (24U)
#define CAN_ESR_TEC CAN_ESR_TEC_Msk
#define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos)
#define CAN_ESR_TEC_Pos (16U)
#define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk
#define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)
#define CAN_F0R1_FB0_Pos (0U)
#define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk
#define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk
#define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)
#define CAN_F0R1_FB10_Pos (10U)
#define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk
#define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)
#define CAN_F0R1_FB11_Pos (11U)
#define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk
#define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)
#define CAN_F0R1_FB12_Pos (12U)
#define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk
#define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)
#define CAN_F0R1_FB13_Pos (13U)
#define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk
#define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)
#define CAN_F0R1_FB14_Pos (14U)
#define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk
#define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)
#define CAN_F0R1_FB15_Pos (15U)
#define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk
#define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)
#define CAN_F0R1_FB16_Pos (16U)
#define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk
#define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)
#define CAN_F0R1_FB17_Pos (17U)
#define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk
#define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)
#define CAN_F0R1_FB18_Pos (18U)
#define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk
#define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)
#define CAN_F0R1_FB19_Pos (19U)
#define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)
#define CAN_F0R1_FB1_Pos (1U)
#define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk
#define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk
#define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)
#define CAN_F0R1_FB20_Pos (20U)
#define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk
#define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)
#define CAN_F0R1_FB21_Pos (21U)
#define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk
#define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)
#define CAN_F0R1_FB22_Pos (22U)
#define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk
#define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)
#define CAN_F0R1_FB23_Pos (23U)
#define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk
#define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)
#define CAN_F0R1_FB24_Pos (24U)
#define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk
#define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)
#define CAN_F0R1_FB25_Pos (25U)
#define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk
#define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)
#define CAN_F0R1_FB26_Pos (26U)
#define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk
#define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)
#define CAN_F0R1_FB27_Pos (27U)
#define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk
#define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)
#define CAN_F0R1_FB28_Pos (28U)
#define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk
#define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)
#define CAN_F0R1_FB29_Pos (29U)
#define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)
#define CAN_F0R1_FB2_Pos (2U)
#define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk
#define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk
#define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)
#define CAN_F0R1_FB30_Pos (30U)
#define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk
#define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)
#define CAN_F0R1_FB31_Pos (31U)
#define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)
#define CAN_F0R1_FB3_Pos (3U)
#define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk
#define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)
#define CAN_F0R1_FB4_Pos (4U)
#define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk
#define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)
#define CAN_F0R1_FB5_Pos (5U)
#define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk
#define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)
#define CAN_F0R1_FB6_Pos (6U)
#define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk
#define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)
#define CAN_F0R1_FB7_Pos (7U)
#define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk
#define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)
#define CAN_F0R1_FB8_Pos (8U)
#define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk
#define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)
#define CAN_F0R1_FB9_Pos (9U)
#define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk
#define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)
#define CAN_F0R2_FB0_Pos (0U)
#define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk
#define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk
#define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)
#define CAN_F0R2_FB10_Pos (10U)
#define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk
#define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)
#define CAN_F0R2_FB11_Pos (11U)
#define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk
#define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)
#define CAN_F0R2_FB12_Pos (12U)
#define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk
#define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)
#define CAN_F0R2_FB13_Pos (13U)
#define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk
#define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)
#define CAN_F0R2_FB14_Pos (14U)
#define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk
#define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)
#define CAN_F0R2_FB15_Pos (15U)
#define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk
#define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)
#define CAN_F0R2_FB16_Pos (16U)
#define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk
#define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)
#define CAN_F0R2_FB17_Pos (17U)
#define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk
#define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)
#define CAN_F0R2_FB18_Pos (18U)
#define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk
#define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)
#define CAN_F0R2_FB19_Pos (19U)
#define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)
#define CAN_F0R2_FB1_Pos (1U)
#define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk
#define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk
#define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)
#define CAN_F0R2_FB20_Pos (20U)
#define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk
#define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)
#define CAN_F0R2_FB21_Pos (21U)
#define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk
#define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)
#define CAN_F0R2_FB22_Pos (22U)
#define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk
#define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)
#define CAN_F0R2_FB23_Pos (23U)
#define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk
#define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)
#define CAN_F0R2_FB24_Pos (24U)
#define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk
#define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)
#define CAN_F0R2_FB25_Pos (25U)
#define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk
#define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)
#define CAN_F0R2_FB26_Pos (26U)
#define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk
#define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)
#define CAN_F0R2_FB27_Pos (27U)
#define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk
#define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)
#define CAN_F0R2_FB28_Pos (28U)
#define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk
#define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)
#define CAN_F0R2_FB29_Pos (29U)
#define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)
#define CAN_F0R2_FB2_Pos (2U)
#define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk
#define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk
#define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)
#define CAN_F0R2_FB30_Pos (30U)
#define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk
#define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)
#define CAN_F0R2_FB31_Pos (31U)
#define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)
#define CAN_F0R2_FB3_Pos (3U)
#define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk
#define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)
#define CAN_F0R2_FB4_Pos (4U)
#define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk
#define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)
#define CAN_F0R2_FB5_Pos (5U)
#define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk
#define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)
#define CAN_F0R2_FB6_Pos (6U)
#define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk
#define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)
#define CAN_F0R2_FB7_Pos (7U)
#define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk
#define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)
#define CAN_F0R2_FB8_Pos (8U)
#define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk
#define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)
#define CAN_F0R2_FB9_Pos (9U)
#define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk
#define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)
#define CAN_F10R1_FB0_Pos (0U)
#define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk
#define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk
#define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)
#define CAN_F10R1_FB10_Pos (10U)
#define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk
#define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)
#define CAN_F10R1_FB11_Pos (11U)
#define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk
#define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)
#define CAN_F10R1_FB12_Pos (12U)
#define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk
#define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)
#define CAN_F10R1_FB13_Pos (13U)
#define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk
#define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)
#define CAN_F10R1_FB14_Pos (14U)
#define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk
#define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)
#define CAN_F10R1_FB15_Pos (15U)
#define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk
#define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)
#define CAN_F10R1_FB16_Pos (16U)
#define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk
#define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)
#define CAN_F10R1_FB17_Pos (17U)
#define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk
#define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)
#define CAN_F10R1_FB18_Pos (18U)
#define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk
#define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)
#define CAN_F10R1_FB19_Pos (19U)
#define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)
#define CAN_F10R1_FB1_Pos (1U)
#define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk
#define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk
#define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)
#define CAN_F10R1_FB20_Pos (20U)
#define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk
#define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)
#define CAN_F10R1_FB21_Pos (21U)
#define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk
#define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)
#define CAN_F10R1_FB22_Pos (22U)
#define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk
#define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)
#define CAN_F10R1_FB23_Pos (23U)
#define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk
#define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)
#define CAN_F10R1_FB24_Pos (24U)
#define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk
#define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)
#define CAN_F10R1_FB25_Pos (25U)
#define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk
#define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)
#define CAN_F10R1_FB26_Pos (26U)
#define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk
#define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)
#define CAN_F10R1_FB27_Pos (27U)
#define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk
#define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)
#define CAN_F10R1_FB28_Pos (28U)
#define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk
#define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)
#define CAN_F10R1_FB29_Pos (29U)
#define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)
#define CAN_F10R1_FB2_Pos (2U)
#define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk
#define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk
#define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)
#define CAN_F10R1_FB30_Pos (30U)
#define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk
#define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)
#define CAN_F10R1_FB31_Pos (31U)
#define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)
#define CAN_F10R1_FB3_Pos (3U)
#define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk
#define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)
#define CAN_F10R1_FB4_Pos (4U)
#define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk
#define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)
#define CAN_F10R1_FB5_Pos (5U)
#define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk
#define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)
#define CAN_F10R1_FB6_Pos (6U)
#define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk
#define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)
#define CAN_F10R1_FB7_Pos (7U)
#define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk
#define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)
#define CAN_F10R1_FB8_Pos (8U)
#define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk
#define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)
#define CAN_F10R1_FB9_Pos (9U)
#define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk
#define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)
#define CAN_F10R2_FB0_Pos (0U)
#define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk
#define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk
#define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)
#define CAN_F10R2_FB10_Pos (10U)
#define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk
#define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)
#define CAN_F10R2_FB11_Pos (11U)
#define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk
#define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)
#define CAN_F10R2_FB12_Pos (12U)
#define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk
#define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)
#define CAN_F10R2_FB13_Pos (13U)
#define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk
#define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)
#define CAN_F10R2_FB14_Pos (14U)
#define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk
#define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)
#define CAN_F10R2_FB15_Pos (15U)
#define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk
#define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)
#define CAN_F10R2_FB16_Pos (16U)
#define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk
#define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)
#define CAN_F10R2_FB17_Pos (17U)
#define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk
#define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)
#define CAN_F10R2_FB18_Pos (18U)
#define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk
#define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)
#define CAN_F10R2_FB19_Pos (19U)
#define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)
#define CAN_F10R2_FB1_Pos (1U)
#define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk
#define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk
#define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)
#define CAN_F10R2_FB20_Pos (20U)
#define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk
#define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)
#define CAN_F10R2_FB21_Pos (21U)
#define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk
#define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)
#define CAN_F10R2_FB22_Pos (22U)
#define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk
#define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)
#define CAN_F10R2_FB23_Pos (23U)
#define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk
#define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)
#define CAN_F10R2_FB24_Pos (24U)
#define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk
#define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)
#define CAN_F10R2_FB25_Pos (25U)
#define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk
#define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)
#define CAN_F10R2_FB26_Pos (26U)
#define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk
#define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)
#define CAN_F10R2_FB27_Pos (27U)
#define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk
#define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)
#define CAN_F10R2_FB28_Pos (28U)
#define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk
#define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)
#define CAN_F10R2_FB29_Pos (29U)
#define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)
#define CAN_F10R2_FB2_Pos (2U)
#define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk
#define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk
#define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)
#define CAN_F10R2_FB30_Pos (30U)
#define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk
#define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)
#define CAN_F10R2_FB31_Pos (31U)
#define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)
#define CAN_F10R2_FB3_Pos (3U)
#define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk
#define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)
#define CAN_F10R2_FB4_Pos (4U)
#define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk
#define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)
#define CAN_F10R2_FB5_Pos (5U)
#define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk
#define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)
#define CAN_F10R2_FB6_Pos (6U)
#define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk
#define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)
#define CAN_F10R2_FB7_Pos (7U)
#define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk
#define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)
#define CAN_F10R2_FB8_Pos (8U)
#define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk
#define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)
#define CAN_F10R2_FB9_Pos (9U)
#define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk
#define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)
#define CAN_F11R1_FB0_Pos (0U)
#define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk
#define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk
#define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)
#define CAN_F11R1_FB10_Pos (10U)
#define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk
#define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)
#define CAN_F11R1_FB11_Pos (11U)
#define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk
#define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)
#define CAN_F11R1_FB12_Pos (12U)
#define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk
#define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)
#define CAN_F11R1_FB13_Pos (13U)
#define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk
#define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)
#define CAN_F11R1_FB14_Pos (14U)
#define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk
#define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)
#define CAN_F11R1_FB15_Pos (15U)
#define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk
#define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)
#define CAN_F11R1_FB16_Pos (16U)
#define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk
#define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)
#define CAN_F11R1_FB17_Pos (17U)
#define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk
#define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)
#define CAN_F11R1_FB18_Pos (18U)
#define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk
#define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)
#define CAN_F11R1_FB19_Pos (19U)
#define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)
#define CAN_F11R1_FB1_Pos (1U)
#define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk
#define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk
#define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)
#define CAN_F11R1_FB20_Pos (20U)
#define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk
#define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)
#define CAN_F11R1_FB21_Pos (21U)
#define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk
#define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)
#define CAN_F11R1_FB22_Pos (22U)
#define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk
#define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)
#define CAN_F11R1_FB23_Pos (23U)
#define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk
#define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)
#define CAN_F11R1_FB24_Pos (24U)
#define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk
#define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)
#define CAN_F11R1_FB25_Pos (25U)
#define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk
#define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)
#define CAN_F11R1_FB26_Pos (26U)
#define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk
#define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)
#define CAN_F11R1_FB27_Pos (27U)
#define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk
#define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)
#define CAN_F11R1_FB28_Pos (28U)
#define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk
#define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)
#define CAN_F11R1_FB29_Pos (29U)
#define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)
#define CAN_F11R1_FB2_Pos (2U)
#define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk
#define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk
#define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)
#define CAN_F11R1_FB30_Pos (30U)
#define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk
#define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)
#define CAN_F11R1_FB31_Pos (31U)
#define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)
#define CAN_F11R1_FB3_Pos (3U)
#define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk
#define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)
#define CAN_F11R1_FB4_Pos (4U)
#define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk
#define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)
#define CAN_F11R1_FB5_Pos (5U)
#define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk
#define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)
#define CAN_F11R1_FB6_Pos (6U)
#define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk
#define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)
#define CAN_F11R1_FB7_Pos (7U)
#define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk
#define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)
#define CAN_F11R1_FB8_Pos (8U)
#define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk
#define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)
#define CAN_F11R1_FB9_Pos (9U)
#define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk
#define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)
#define CAN_F11R2_FB0_Pos (0U)
#define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk
#define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk
#define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)
#define CAN_F11R2_FB10_Pos (10U)
#define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk
#define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)
#define CAN_F11R2_FB11_Pos (11U)
#define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk
#define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)
#define CAN_F11R2_FB12_Pos (12U)
#define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk
#define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)
#define CAN_F11R2_FB13_Pos (13U)
#define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk
#define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)
#define CAN_F11R2_FB14_Pos (14U)
#define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk
#define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)
#define CAN_F11R2_FB15_Pos (15U)
#define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk
#define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)
#define CAN_F11R2_FB16_Pos (16U)
#define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk
#define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)
#define CAN_F11R2_FB17_Pos (17U)
#define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk
#define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)
#define CAN_F11R2_FB18_Pos (18U)
#define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk
#define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)
#define CAN_F11R2_FB19_Pos (19U)
#define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)
#define CAN_F11R2_FB1_Pos (1U)
#define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk
#define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk
#define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)
#define CAN_F11R2_FB20_Pos (20U)
#define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk
#define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)
#define CAN_F11R2_FB21_Pos (21U)
#define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk
#define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)
#define CAN_F11R2_FB22_Pos (22U)
#define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk
#define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)
#define CAN_F11R2_FB23_Pos (23U)
#define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk
#define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)
#define CAN_F11R2_FB24_Pos (24U)
#define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk
#define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)
#define CAN_F11R2_FB25_Pos (25U)
#define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk
#define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)
#define CAN_F11R2_FB26_Pos (26U)
#define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk
#define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)
#define CAN_F11R2_FB27_Pos (27U)
#define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk
#define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)
#define CAN_F11R2_FB28_Pos (28U)
#define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk
#define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)
#define CAN_F11R2_FB29_Pos (29U)
#define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)
#define CAN_F11R2_FB2_Pos (2U)
#define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk
#define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk
#define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)
#define CAN_F11R2_FB30_Pos (30U)
#define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk
#define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)
#define CAN_F11R2_FB31_Pos (31U)
#define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)
#define CAN_F11R2_FB3_Pos (3U)
#define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk
#define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)
#define CAN_F11R2_FB4_Pos (4U)
#define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk
#define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)
#define CAN_F11R2_FB5_Pos (5U)
#define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk
#define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)
#define CAN_F11R2_FB6_Pos (6U)
#define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk
#define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)
#define CAN_F11R2_FB7_Pos (7U)
#define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk
#define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)
#define CAN_F11R2_FB8_Pos (8U)
#define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk
#define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)
#define CAN_F11R2_FB9_Pos (9U)
#define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk
#define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)
#define CAN_F12R1_FB0_Pos (0U)
#define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk
#define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk
#define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)
#define CAN_F12R1_FB10_Pos (10U)
#define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk
#define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)
#define CAN_F12R1_FB11_Pos (11U)
#define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk
#define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)
#define CAN_F12R1_FB12_Pos (12U)
#define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk
#define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)
#define CAN_F12R1_FB13_Pos (13U)
#define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk
#define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)
#define CAN_F12R1_FB14_Pos (14U)
#define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk
#define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)
#define CAN_F12R1_FB15_Pos (15U)
#define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk
#define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)
#define CAN_F12R1_FB16_Pos (16U)
#define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk
#define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)
#define CAN_F12R1_FB17_Pos (17U)
#define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk
#define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)
#define CAN_F12R1_FB18_Pos (18U)
#define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk
#define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)
#define CAN_F12R1_FB19_Pos (19U)
#define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)
#define CAN_F12R1_FB1_Pos (1U)
#define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk
#define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk
#define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)
#define CAN_F12R1_FB20_Pos (20U)
#define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk
#define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)
#define CAN_F12R1_FB21_Pos (21U)
#define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk
#define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)
#define CAN_F12R1_FB22_Pos (22U)
#define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk
#define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)
#define CAN_F12R1_FB23_Pos (23U)
#define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk
#define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)
#define CAN_F12R1_FB24_Pos (24U)
#define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk
#define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)
#define CAN_F12R1_FB25_Pos (25U)
#define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk
#define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)
#define CAN_F12R1_FB26_Pos (26U)
#define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk
#define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)
#define CAN_F12R1_FB27_Pos (27U)
#define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk
#define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)
#define CAN_F12R1_FB28_Pos (28U)
#define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk
#define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)
#define CAN_F12R1_FB29_Pos (29U)
#define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)
#define CAN_F12R1_FB2_Pos (2U)
#define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk
#define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk
#define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)
#define CAN_F12R1_FB30_Pos (30U)
#define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk
#define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)
#define CAN_F12R1_FB31_Pos (31U)
#define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)
#define CAN_F12R1_FB3_Pos (3U)
#define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk
#define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)
#define CAN_F12R1_FB4_Pos (4U)
#define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk
#define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)
#define CAN_F12R1_FB5_Pos (5U)
#define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk
#define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)
#define CAN_F12R1_FB6_Pos (6U)
#define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk
#define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)
#define CAN_F12R1_FB7_Pos (7U)
#define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk
#define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)
#define CAN_F12R1_FB8_Pos (8U)
#define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk
#define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)
#define CAN_F12R1_FB9_Pos (9U)
#define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk
#define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)
#define CAN_F12R2_FB0_Pos (0U)
#define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk
#define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk
#define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)
#define CAN_F12R2_FB10_Pos (10U)
#define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk
#define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)
#define CAN_F12R2_FB11_Pos (11U)
#define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk
#define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)
#define CAN_F12R2_FB12_Pos (12U)
#define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk
#define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)
#define CAN_F12R2_FB13_Pos (13U)
#define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk
#define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)
#define CAN_F12R2_FB14_Pos (14U)
#define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk
#define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)
#define CAN_F12R2_FB15_Pos (15U)
#define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk
#define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)
#define CAN_F12R2_FB16_Pos (16U)
#define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk
#define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)
#define CAN_F12R2_FB17_Pos (17U)
#define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk
#define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)
#define CAN_F12R2_FB18_Pos (18U)
#define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk
#define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)
#define CAN_F12R2_FB19_Pos (19U)
#define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)
#define CAN_F12R2_FB1_Pos (1U)
#define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk
#define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk
#define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)
#define CAN_F12R2_FB20_Pos (20U)
#define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk
#define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)
#define CAN_F12R2_FB21_Pos (21U)
#define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk
#define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)
#define CAN_F12R2_FB22_Pos (22U)
#define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk
#define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)
#define CAN_F12R2_FB23_Pos (23U)
#define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk
#define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)
#define CAN_F12R2_FB24_Pos (24U)
#define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk
#define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)
#define CAN_F12R2_FB25_Pos (25U)
#define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk
#define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)
#define CAN_F12R2_FB26_Pos (26U)
#define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk
#define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)
#define CAN_F12R2_FB27_Pos (27U)
#define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk
#define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)
#define CAN_F12R2_FB28_Pos (28U)
#define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk
#define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)
#define CAN_F12R2_FB29_Pos (29U)
#define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)
#define CAN_F12R2_FB2_Pos (2U)
#define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk
#define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk
#define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)
#define CAN_F12R2_FB30_Pos (30U)
#define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk
#define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)
#define CAN_F12R2_FB31_Pos (31U)
#define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)
#define CAN_F12R2_FB3_Pos (3U)
#define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk
#define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)
#define CAN_F12R2_FB4_Pos (4U)
#define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk
#define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)
#define CAN_F12R2_FB5_Pos (5U)
#define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk
#define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)
#define CAN_F12R2_FB6_Pos (6U)
#define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk
#define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)
#define CAN_F12R2_FB7_Pos (7U)
#define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk
#define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)
#define CAN_F12R2_FB8_Pos (8U)
#define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk
#define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)
#define CAN_F12R2_FB9_Pos (9U)
#define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk
#define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)
#define CAN_F13R1_FB0_Pos (0U)
#define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk
#define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk
#define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)
#define CAN_F13R1_FB10_Pos (10U)
#define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk
#define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)
#define CAN_F13R1_FB11_Pos (11U)
#define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk
#define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)
#define CAN_F13R1_FB12_Pos (12U)
#define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk
#define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)
#define CAN_F13R1_FB13_Pos (13U)
#define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk
#define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)
#define CAN_F13R1_FB14_Pos (14U)
#define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk
#define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)
#define CAN_F13R1_FB15_Pos (15U)
#define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk
#define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)
#define CAN_F13R1_FB16_Pos (16U)
#define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk
#define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)
#define CAN_F13R1_FB17_Pos (17U)
#define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk
#define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)
#define CAN_F13R1_FB18_Pos (18U)
#define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk
#define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)
#define CAN_F13R1_FB19_Pos (19U)
#define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)
#define CAN_F13R1_FB1_Pos (1U)
#define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk
#define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk
#define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)
#define CAN_F13R1_FB20_Pos (20U)
#define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk
#define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)
#define CAN_F13R1_FB21_Pos (21U)
#define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk
#define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)
#define CAN_F13R1_FB22_Pos (22U)
#define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk
#define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)
#define CAN_F13R1_FB23_Pos (23U)
#define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk
#define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)
#define CAN_F13R1_FB24_Pos (24U)
#define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk
#define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)
#define CAN_F13R1_FB25_Pos (25U)
#define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk
#define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)
#define CAN_F13R1_FB26_Pos (26U)
#define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk
#define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)
#define CAN_F13R1_FB27_Pos (27U)
#define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk
#define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)
#define CAN_F13R1_FB28_Pos (28U)
#define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk
#define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)
#define CAN_F13R1_FB29_Pos (29U)
#define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)
#define CAN_F13R1_FB2_Pos (2U)
#define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk
#define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk
#define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)
#define CAN_F13R1_FB30_Pos (30U)
#define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk
#define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)
#define CAN_F13R1_FB31_Pos (31U)
#define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)
#define CAN_F13R1_FB3_Pos (3U)
#define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk
#define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)
#define CAN_F13R1_FB4_Pos (4U)
#define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk
#define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)
#define CAN_F13R1_FB5_Pos (5U)
#define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk
#define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)
#define CAN_F13R1_FB6_Pos (6U)
#define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk
#define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)
#define CAN_F13R1_FB7_Pos (7U)
#define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk
#define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)
#define CAN_F13R1_FB8_Pos (8U)
#define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk
#define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)
#define CAN_F13R1_FB9_Pos (9U)
#define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk
#define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)
#define CAN_F13R2_FB0_Pos (0U)
#define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk
#define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk
#define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)
#define CAN_F13R2_FB10_Pos (10U)
#define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk
#define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)
#define CAN_F13R2_FB11_Pos (11U)
#define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk
#define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)
#define CAN_F13R2_FB12_Pos (12U)
#define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk
#define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)
#define CAN_F13R2_FB13_Pos (13U)
#define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk
#define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)
#define CAN_F13R2_FB14_Pos (14U)
#define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk
#define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)
#define CAN_F13R2_FB15_Pos (15U)
#define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk
#define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)
#define CAN_F13R2_FB16_Pos (16U)
#define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk
#define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)
#define CAN_F13R2_FB17_Pos (17U)
#define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk
#define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)
#define CAN_F13R2_FB18_Pos (18U)
#define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk
#define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)
#define CAN_F13R2_FB19_Pos (19U)
#define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)
#define CAN_F13R2_FB1_Pos (1U)
#define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk
#define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk
#define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)
#define CAN_F13R2_FB20_Pos (20U)
#define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk
#define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)
#define CAN_F13R2_FB21_Pos (21U)
#define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk
#define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)
#define CAN_F13R2_FB22_Pos (22U)
#define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk
#define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)
#define CAN_F13R2_FB23_Pos (23U)
#define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk
#define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)
#define CAN_F13R2_FB24_Pos (24U)
#define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk
#define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)
#define CAN_F13R2_FB25_Pos (25U)
#define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk
#define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)
#define CAN_F13R2_FB26_Pos (26U)
#define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk
#define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)
#define CAN_F13R2_FB27_Pos (27U)
#define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk
#define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)
#define CAN_F13R2_FB28_Pos (28U)
#define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk
#define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)
#define CAN_F13R2_FB29_Pos (29U)
#define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)
#define CAN_F13R2_FB2_Pos (2U)
#define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk
#define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk
#define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)
#define CAN_F13R2_FB30_Pos (30U)
#define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk
#define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)
#define CAN_F13R2_FB31_Pos (31U)
#define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)
#define CAN_F13R2_FB3_Pos (3U)
#define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk
#define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)
#define CAN_F13R2_FB4_Pos (4U)
#define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk
#define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)
#define CAN_F13R2_FB5_Pos (5U)
#define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk
#define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)
#define CAN_F13R2_FB6_Pos (6U)
#define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk
#define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)
#define CAN_F13R2_FB7_Pos (7U)
#define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk
#define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)
#define CAN_F13R2_FB8_Pos (8U)
#define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk
#define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)
#define CAN_F13R2_FB9_Pos (9U)
#define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk
#define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)
#define CAN_F1R1_FB0_Pos (0U)
#define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk
#define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk
#define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)
#define CAN_F1R1_FB10_Pos (10U)
#define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk
#define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)
#define CAN_F1R1_FB11_Pos (11U)
#define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk
#define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)
#define CAN_F1R1_FB12_Pos (12U)
#define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk
#define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)
#define CAN_F1R1_FB13_Pos (13U)
#define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk
#define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)
#define CAN_F1R1_FB14_Pos (14U)
#define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk
#define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)
#define CAN_F1R1_FB15_Pos (15U)
#define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk
#define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)
#define CAN_F1R1_FB16_Pos (16U)
#define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk
#define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)
#define CAN_F1R1_FB17_Pos (17U)
#define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk
#define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)
#define CAN_F1R1_FB18_Pos (18U)
#define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk
#define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)
#define CAN_F1R1_FB19_Pos (19U)
#define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)
#define CAN_F1R1_FB1_Pos (1U)
#define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk
#define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk
#define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)
#define CAN_F1R1_FB20_Pos (20U)
#define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk
#define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)
#define CAN_F1R1_FB21_Pos (21U)
#define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk
#define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)
#define CAN_F1R1_FB22_Pos (22U)
#define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk
#define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)
#define CAN_F1R1_FB23_Pos (23U)
#define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk
#define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)
#define CAN_F1R1_FB24_Pos (24U)
#define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk
#define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)
#define CAN_F1R1_FB25_Pos (25U)
#define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk
#define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)
#define CAN_F1R1_FB26_Pos (26U)
#define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk
#define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)
#define CAN_F1R1_FB27_Pos (27U)
#define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk
#define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)
#define CAN_F1R1_FB28_Pos (28U)
#define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk
#define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)
#define CAN_F1R1_FB29_Pos (29U)
#define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)
#define CAN_F1R1_FB2_Pos (2U)
#define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk
#define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk
#define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)
#define CAN_F1R1_FB30_Pos (30U)
#define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk
#define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)
#define CAN_F1R1_FB31_Pos (31U)
#define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)
#define CAN_F1R1_FB3_Pos (3U)
#define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk
#define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)
#define CAN_F1R1_FB4_Pos (4U)
#define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk
#define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)
#define CAN_F1R1_FB5_Pos (5U)
#define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk
#define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)
#define CAN_F1R1_FB6_Pos (6U)
#define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk
#define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)
#define CAN_F1R1_FB7_Pos (7U)
#define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk
#define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)
#define CAN_F1R1_FB8_Pos (8U)
#define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk
#define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)
#define CAN_F1R1_FB9_Pos (9U)
#define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk
#define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)
#define CAN_F1R2_FB0_Pos (0U)
#define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk
#define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk
#define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)
#define CAN_F1R2_FB10_Pos (10U)
#define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk
#define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)
#define CAN_F1R2_FB11_Pos (11U)
#define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk
#define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)
#define CAN_F1R2_FB12_Pos (12U)
#define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk
#define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)
#define CAN_F1R2_FB13_Pos (13U)
#define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk
#define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)
#define CAN_F1R2_FB14_Pos (14U)
#define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk
#define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)
#define CAN_F1R2_FB15_Pos (15U)
#define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk
#define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)
#define CAN_F1R2_FB16_Pos (16U)
#define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk
#define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)
#define CAN_F1R2_FB17_Pos (17U)
#define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk
#define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)
#define CAN_F1R2_FB18_Pos (18U)
#define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk
#define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)
#define CAN_F1R2_FB19_Pos (19U)
#define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)
#define CAN_F1R2_FB1_Pos (1U)
#define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk
#define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk
#define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)
#define CAN_F1R2_FB20_Pos (20U)
#define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk
#define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)
#define CAN_F1R2_FB21_Pos (21U)
#define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk
#define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)
#define CAN_F1R2_FB22_Pos (22U)
#define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk
#define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)
#define CAN_F1R2_FB23_Pos (23U)
#define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk
#define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)
#define CAN_F1R2_FB24_Pos (24U)
#define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk
#define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)
#define CAN_F1R2_FB25_Pos (25U)
#define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk
#define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)
#define CAN_F1R2_FB26_Pos (26U)
#define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk
#define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)
#define CAN_F1R2_FB27_Pos (27U)
#define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk
#define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)
#define CAN_F1R2_FB28_Pos (28U)
#define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk
#define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)
#define CAN_F1R2_FB29_Pos (29U)
#define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)
#define CAN_F1R2_FB2_Pos (2U)
#define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk
#define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk
#define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)
#define CAN_F1R2_FB30_Pos (30U)
#define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk
#define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)
#define CAN_F1R2_FB31_Pos (31U)
#define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)
#define CAN_F1R2_FB3_Pos (3U)
#define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk
#define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)
#define CAN_F1R2_FB4_Pos (4U)
#define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk
#define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)
#define CAN_F1R2_FB5_Pos (5U)
#define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk
#define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)
#define CAN_F1R2_FB6_Pos (6U)
#define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk
#define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)
#define CAN_F1R2_FB7_Pos (7U)
#define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk
#define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)
#define CAN_F1R2_FB8_Pos (8U)
#define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk
#define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)
#define CAN_F1R2_FB9_Pos (9U)
#define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk
#define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)
#define CAN_F2R1_FB0_Pos (0U)
#define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk
#define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk
#define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)
#define CAN_F2R1_FB10_Pos (10U)
#define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk
#define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)
#define CAN_F2R1_FB11_Pos (11U)
#define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk
#define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)
#define CAN_F2R1_FB12_Pos (12U)
#define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk
#define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)
#define CAN_F2R1_FB13_Pos (13U)
#define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk
#define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)
#define CAN_F2R1_FB14_Pos (14U)
#define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk
#define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)
#define CAN_F2R1_FB15_Pos (15U)
#define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk
#define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)
#define CAN_F2R1_FB16_Pos (16U)
#define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk
#define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)
#define CAN_F2R1_FB17_Pos (17U)
#define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk
#define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)
#define CAN_F2R1_FB18_Pos (18U)
#define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk
#define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)
#define CAN_F2R1_FB19_Pos (19U)
#define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)
#define CAN_F2R1_FB1_Pos (1U)
#define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk
#define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk
#define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)
#define CAN_F2R1_FB20_Pos (20U)
#define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk
#define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)
#define CAN_F2R1_FB21_Pos (21U)
#define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk
#define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)
#define CAN_F2R1_FB22_Pos (22U)
#define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk
#define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)
#define CAN_F2R1_FB23_Pos (23U)
#define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk
#define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)
#define CAN_F2R1_FB24_Pos (24U)
#define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk
#define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)
#define CAN_F2R1_FB25_Pos (25U)
#define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk
#define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)
#define CAN_F2R1_FB26_Pos (26U)
#define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk
#define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)
#define CAN_F2R1_FB27_Pos (27U)
#define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk
#define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)
#define CAN_F2R1_FB28_Pos (28U)
#define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk
#define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)
#define CAN_F2R1_FB29_Pos (29U)
#define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)
#define CAN_F2R1_FB2_Pos (2U)
#define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk
#define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk
#define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)
#define CAN_F2R1_FB30_Pos (30U)
#define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk
#define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)
#define CAN_F2R1_FB31_Pos (31U)
#define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)
#define CAN_F2R1_FB3_Pos (3U)
#define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk
#define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)
#define CAN_F2R1_FB4_Pos (4U)
#define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk
#define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)
#define CAN_F2R1_FB5_Pos (5U)
#define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk
#define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)
#define CAN_F2R1_FB6_Pos (6U)
#define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk
#define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)
#define CAN_F2R1_FB7_Pos (7U)
#define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk
#define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)
#define CAN_F2R1_FB8_Pos (8U)
#define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk
#define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)
#define CAN_F2R1_FB9_Pos (9U)
#define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk
#define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)
#define CAN_F2R2_FB0_Pos (0U)
#define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk
#define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk
#define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)
#define CAN_F2R2_FB10_Pos (10U)
#define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk
#define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)
#define CAN_F2R2_FB11_Pos (11U)
#define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk
#define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)
#define CAN_F2R2_FB12_Pos (12U)
#define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk
#define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)
#define CAN_F2R2_FB13_Pos (13U)
#define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk
#define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)
#define CAN_F2R2_FB14_Pos (14U)
#define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk
#define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)
#define CAN_F2R2_FB15_Pos (15U)
#define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk
#define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)
#define CAN_F2R2_FB16_Pos (16U)
#define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk
#define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)
#define CAN_F2R2_FB17_Pos (17U)
#define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk
#define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)
#define CAN_F2R2_FB18_Pos (18U)
#define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk
#define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)
#define CAN_F2R2_FB19_Pos (19U)
#define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)
#define CAN_F2R2_FB1_Pos (1U)
#define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk
#define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk
#define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)
#define CAN_F2R2_FB20_Pos (20U)
#define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk
#define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)
#define CAN_F2R2_FB21_Pos (21U)
#define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk
#define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)
#define CAN_F2R2_FB22_Pos (22U)
#define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk
#define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)
#define CAN_F2R2_FB23_Pos (23U)
#define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk
#define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)
#define CAN_F2R2_FB24_Pos (24U)
#define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk
#define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)
#define CAN_F2R2_FB25_Pos (25U)
#define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk
#define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)
#define CAN_F2R2_FB26_Pos (26U)
#define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk
#define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)
#define CAN_F2R2_FB27_Pos (27U)
#define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk
#define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)
#define CAN_F2R2_FB28_Pos (28U)
#define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk
#define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)
#define CAN_F2R2_FB29_Pos (29U)
#define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)
#define CAN_F2R2_FB2_Pos (2U)
#define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk
#define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk
#define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)
#define CAN_F2R2_FB30_Pos (30U)
#define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk
#define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)
#define CAN_F2R2_FB31_Pos (31U)
#define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)
#define CAN_F2R2_FB3_Pos (3U)
#define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk
#define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)
#define CAN_F2R2_FB4_Pos (4U)
#define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk
#define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)
#define CAN_F2R2_FB5_Pos (5U)
#define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk
#define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)
#define CAN_F2R2_FB6_Pos (6U)
#define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk
#define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)
#define CAN_F2R2_FB7_Pos (7U)
#define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk
#define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)
#define CAN_F2R2_FB8_Pos (8U)
#define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk
#define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)
#define CAN_F2R2_FB9_Pos (9U)
#define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk
#define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)
#define CAN_F3R1_FB0_Pos (0U)
#define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk
#define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk
#define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)
#define CAN_F3R1_FB10_Pos (10U)
#define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk
#define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)
#define CAN_F3R1_FB11_Pos (11U)
#define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk
#define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)
#define CAN_F3R1_FB12_Pos (12U)
#define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk
#define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)
#define CAN_F3R1_FB13_Pos (13U)
#define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk
#define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)
#define CAN_F3R1_FB14_Pos (14U)
#define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk
#define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)
#define CAN_F3R1_FB15_Pos (15U)
#define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk
#define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)
#define CAN_F3R1_FB16_Pos (16U)
#define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk
#define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)
#define CAN_F3R1_FB17_Pos (17U)
#define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk
#define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)
#define CAN_F3R1_FB18_Pos (18U)
#define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk
#define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)
#define CAN_F3R1_FB19_Pos (19U)
#define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)
#define CAN_F3R1_FB1_Pos (1U)
#define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk
#define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk
#define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)
#define CAN_F3R1_FB20_Pos (20U)
#define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk
#define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)
#define CAN_F3R1_FB21_Pos (21U)
#define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk
#define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)
#define CAN_F3R1_FB22_Pos (22U)
#define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk
#define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)
#define CAN_F3R1_FB23_Pos (23U)
#define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk
#define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)
#define CAN_F3R1_FB24_Pos (24U)
#define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk
#define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)
#define CAN_F3R1_FB25_Pos (25U)
#define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk
#define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)
#define CAN_F3R1_FB26_Pos (26U)
#define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk
#define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)
#define CAN_F3R1_FB27_Pos (27U)
#define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk
#define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)
#define CAN_F3R1_FB28_Pos (28U)
#define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk
#define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)
#define CAN_F3R1_FB29_Pos (29U)
#define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)
#define CAN_F3R1_FB2_Pos (2U)
#define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk
#define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk
#define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)
#define CAN_F3R1_FB30_Pos (30U)
#define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk
#define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)
#define CAN_F3R1_FB31_Pos (31U)
#define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)
#define CAN_F3R1_FB3_Pos (3U)
#define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk
#define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)
#define CAN_F3R1_FB4_Pos (4U)
#define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk
#define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)
#define CAN_F3R1_FB5_Pos (5U)
#define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk
#define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)
#define CAN_F3R1_FB6_Pos (6U)
#define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk
#define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)
#define CAN_F3R1_FB7_Pos (7U)
#define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk
#define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)
#define CAN_F3R1_FB8_Pos (8U)
#define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk
#define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)
#define CAN_F3R1_FB9_Pos (9U)
#define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk
#define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)
#define CAN_F3R2_FB0_Pos (0U)
#define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk
#define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk
#define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)
#define CAN_F3R2_FB10_Pos (10U)
#define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk
#define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)
#define CAN_F3R2_FB11_Pos (11U)
#define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk
#define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)
#define CAN_F3R2_FB12_Pos (12U)
#define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk
#define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)
#define CAN_F3R2_FB13_Pos (13U)
#define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk
#define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)
#define CAN_F3R2_FB14_Pos (14U)
#define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk
#define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)
#define CAN_F3R2_FB15_Pos (15U)
#define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk
#define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)
#define CAN_F3R2_FB16_Pos (16U)
#define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk
#define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)
#define CAN_F3R2_FB17_Pos (17U)
#define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk
#define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)
#define CAN_F3R2_FB18_Pos (18U)
#define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk
#define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)
#define CAN_F3R2_FB19_Pos (19U)
#define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)
#define CAN_F3R2_FB1_Pos (1U)
#define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk
#define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk
#define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)
#define CAN_F3R2_FB20_Pos (20U)
#define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk
#define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)
#define CAN_F3R2_FB21_Pos (21U)
#define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk
#define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)
#define CAN_F3R2_FB22_Pos (22U)
#define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk
#define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)
#define CAN_F3R2_FB23_Pos (23U)
#define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk
#define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)
#define CAN_F3R2_FB24_Pos (24U)
#define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk
#define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)
#define CAN_F3R2_FB25_Pos (25U)
#define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk
#define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)
#define CAN_F3R2_FB26_Pos (26U)
#define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk
#define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)
#define CAN_F3R2_FB27_Pos (27U)
#define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk
#define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)
#define CAN_F3R2_FB28_Pos (28U)
#define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk
#define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)
#define CAN_F3R2_FB29_Pos (29U)
#define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)
#define CAN_F3R2_FB2_Pos (2U)
#define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk
#define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk
#define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)
#define CAN_F3R2_FB30_Pos (30U)
#define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk
#define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)
#define CAN_F3R2_FB31_Pos (31U)
#define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)
#define CAN_F3R2_FB3_Pos (3U)
#define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk
#define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)
#define CAN_F3R2_FB4_Pos (4U)
#define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk
#define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)
#define CAN_F3R2_FB5_Pos (5U)
#define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk
#define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)
#define CAN_F3R2_FB6_Pos (6U)
#define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk
#define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)
#define CAN_F3R2_FB7_Pos (7U)
#define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk
#define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)
#define CAN_F3R2_FB8_Pos (8U)
#define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk
#define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)
#define CAN_F3R2_FB9_Pos (9U)
#define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk
#define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)
#define CAN_F4R1_FB0_Pos (0U)
#define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk
#define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk
#define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)
#define CAN_F4R1_FB10_Pos (10U)
#define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk
#define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)
#define CAN_F4R1_FB11_Pos (11U)
#define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk
#define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)
#define CAN_F4R1_FB12_Pos (12U)
#define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk
#define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)
#define CAN_F4R1_FB13_Pos (13U)
#define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk
#define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)
#define CAN_F4R1_FB14_Pos (14U)
#define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk
#define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)
#define CAN_F4R1_FB15_Pos (15U)
#define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk
#define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)
#define CAN_F4R1_FB16_Pos (16U)
#define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk
#define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)
#define CAN_F4R1_FB17_Pos (17U)
#define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk
#define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)
#define CAN_F4R1_FB18_Pos (18U)
#define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk
#define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)
#define CAN_F4R1_FB19_Pos (19U)
#define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)
#define CAN_F4R1_FB1_Pos (1U)
#define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk
#define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk
#define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)
#define CAN_F4R1_FB20_Pos (20U)
#define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk
#define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)
#define CAN_F4R1_FB21_Pos (21U)
#define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk
#define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)
#define CAN_F4R1_FB22_Pos (22U)
#define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk
#define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)
#define CAN_F4R1_FB23_Pos (23U)
#define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk
#define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)
#define CAN_F4R1_FB24_Pos (24U)
#define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk
#define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)
#define CAN_F4R1_FB25_Pos (25U)
#define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk
#define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)
#define CAN_F4R1_FB26_Pos (26U)
#define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk
#define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)
#define CAN_F4R1_FB27_Pos (27U)
#define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk
#define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)
#define CAN_F4R1_FB28_Pos (28U)
#define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk
#define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)
#define CAN_F4R1_FB29_Pos (29U)
#define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)
#define CAN_F4R1_FB2_Pos (2U)
#define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk
#define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk
#define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)
#define CAN_F4R1_FB30_Pos (30U)
#define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk
#define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)
#define CAN_F4R1_FB31_Pos (31U)
#define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)
#define CAN_F4R1_FB3_Pos (3U)
#define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk
#define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)
#define CAN_F4R1_FB4_Pos (4U)
#define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk
#define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)
#define CAN_F4R1_FB5_Pos (5U)
#define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk
#define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)
#define CAN_F4R1_FB6_Pos (6U)
#define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk
#define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)
#define CAN_F4R1_FB7_Pos (7U)
#define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk
#define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)
#define CAN_F4R1_FB8_Pos (8U)
#define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk
#define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)
#define CAN_F4R1_FB9_Pos (9U)
#define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk
#define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)
#define CAN_F4R2_FB0_Pos (0U)
#define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk
#define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk
#define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)
#define CAN_F4R2_FB10_Pos (10U)
#define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk
#define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)
#define CAN_F4R2_FB11_Pos (11U)
#define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk
#define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)
#define CAN_F4R2_FB12_Pos (12U)
#define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk
#define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)
#define CAN_F4R2_FB13_Pos (13U)
#define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk
#define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)
#define CAN_F4R2_FB14_Pos (14U)
#define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk
#define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)
#define CAN_F4R2_FB15_Pos (15U)
#define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk
#define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)
#define CAN_F4R2_FB16_Pos (16U)
#define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk
#define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)
#define CAN_F4R2_FB17_Pos (17U)
#define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk
#define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)
#define CAN_F4R2_FB18_Pos (18U)
#define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk
#define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)
#define CAN_F4R2_FB19_Pos (19U)
#define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)
#define CAN_F4R2_FB1_Pos (1U)
#define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk
#define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk
#define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)
#define CAN_F4R2_FB20_Pos (20U)
#define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk
#define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)
#define CAN_F4R2_FB21_Pos (21U)
#define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk
#define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)
#define CAN_F4R2_FB22_Pos (22U)
#define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk
#define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)
#define CAN_F4R2_FB23_Pos (23U)
#define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk
#define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)
#define CAN_F4R2_FB24_Pos (24U)
#define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk
#define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)
#define CAN_F4R2_FB25_Pos (25U)
#define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk
#define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)
#define CAN_F4R2_FB26_Pos (26U)
#define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk
#define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)
#define CAN_F4R2_FB27_Pos (27U)
#define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk
#define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)
#define CAN_F4R2_FB28_Pos (28U)
#define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk
#define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)
#define CAN_F4R2_FB29_Pos (29U)
#define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)
#define CAN_F4R2_FB2_Pos (2U)
#define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk
#define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk
#define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)
#define CAN_F4R2_FB30_Pos (30U)
#define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk
#define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)
#define CAN_F4R2_FB31_Pos (31U)
#define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)
#define CAN_F4R2_FB3_Pos (3U)
#define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk
#define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)
#define CAN_F4R2_FB4_Pos (4U)
#define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk
#define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)
#define CAN_F4R2_FB5_Pos (5U)
#define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk
#define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)
#define CAN_F4R2_FB6_Pos (6U)
#define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk
#define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)
#define CAN_F4R2_FB7_Pos (7U)
#define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk
#define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)
#define CAN_F4R2_FB8_Pos (8U)
#define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk
#define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)
#define CAN_F4R2_FB9_Pos (9U)
#define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk
#define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)
#define CAN_F5R1_FB0_Pos (0U)
#define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk
#define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk
#define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)
#define CAN_F5R1_FB10_Pos (10U)
#define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk
#define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)
#define CAN_F5R1_FB11_Pos (11U)
#define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk
#define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)
#define CAN_F5R1_FB12_Pos (12U)
#define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk
#define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)
#define CAN_F5R1_FB13_Pos (13U)
#define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk
#define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)
#define CAN_F5R1_FB14_Pos (14U)
#define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk
#define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)
#define CAN_F5R1_FB15_Pos (15U)
#define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk
#define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)
#define CAN_F5R1_FB16_Pos (16U)
#define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk
#define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)
#define CAN_F5R1_FB17_Pos (17U)
#define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk
#define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)
#define CAN_F5R1_FB18_Pos (18U)
#define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk
#define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)
#define CAN_F5R1_FB19_Pos (19U)
#define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)
#define CAN_F5R1_FB1_Pos (1U)
#define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk
#define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk
#define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)
#define CAN_F5R1_FB20_Pos (20U)
#define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk
#define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)
#define CAN_F5R1_FB21_Pos (21U)
#define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk
#define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)
#define CAN_F5R1_FB22_Pos (22U)
#define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk
#define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)
#define CAN_F5R1_FB23_Pos (23U)
#define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk
#define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)
#define CAN_F5R1_FB24_Pos (24U)
#define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk
#define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)
#define CAN_F5R1_FB25_Pos (25U)
#define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk
#define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)
#define CAN_F5R1_FB26_Pos (26U)
#define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk
#define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)
#define CAN_F5R1_FB27_Pos (27U)
#define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk
#define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)
#define CAN_F5R1_FB28_Pos (28U)
#define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk
#define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)
#define CAN_F5R1_FB29_Pos (29U)
#define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)
#define CAN_F5R1_FB2_Pos (2U)
#define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk
#define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk
#define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)
#define CAN_F5R1_FB30_Pos (30U)
#define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk
#define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)
#define CAN_F5R1_FB31_Pos (31U)
#define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)
#define CAN_F5R1_FB3_Pos (3U)
#define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk
#define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)
#define CAN_F5R1_FB4_Pos (4U)
#define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk
#define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)
#define CAN_F5R1_FB5_Pos (5U)
#define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk
#define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)
#define CAN_F5R1_FB6_Pos (6U)
#define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk
#define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)
#define CAN_F5R1_FB7_Pos (7U)
#define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk
#define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)
#define CAN_F5R1_FB8_Pos (8U)
#define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk
#define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)
#define CAN_F5R1_FB9_Pos (9U)
#define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk
#define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)
#define CAN_F5R2_FB0_Pos (0U)
#define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk
#define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk
#define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)
#define CAN_F5R2_FB10_Pos (10U)
#define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk
#define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)
#define CAN_F5R2_FB11_Pos (11U)
#define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk
#define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)
#define CAN_F5R2_FB12_Pos (12U)
#define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk
#define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)
#define CAN_F5R2_FB13_Pos (13U)
#define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk
#define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)
#define CAN_F5R2_FB14_Pos (14U)
#define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk
#define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)
#define CAN_F5R2_FB15_Pos (15U)
#define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk
#define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)
#define CAN_F5R2_FB16_Pos (16U)
#define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk
#define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)
#define CAN_F5R2_FB17_Pos (17U)
#define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk
#define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)
#define CAN_F5R2_FB18_Pos (18U)
#define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk
#define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)
#define CAN_F5R2_FB19_Pos (19U)
#define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)
#define CAN_F5R2_FB1_Pos (1U)
#define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk
#define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk
#define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)
#define CAN_F5R2_FB20_Pos (20U)
#define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk
#define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)
#define CAN_F5R2_FB21_Pos (21U)
#define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk
#define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)
#define CAN_F5R2_FB22_Pos (22U)
#define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk
#define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)
#define CAN_F5R2_FB23_Pos (23U)
#define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk
#define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)
#define CAN_F5R2_FB24_Pos (24U)
#define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk
#define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)
#define CAN_F5R2_FB25_Pos (25U)
#define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk
#define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)
#define CAN_F5R2_FB26_Pos (26U)
#define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk
#define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)
#define CAN_F5R2_FB27_Pos (27U)
#define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk
#define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)
#define CAN_F5R2_FB28_Pos (28U)
#define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk
#define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)
#define CAN_F5R2_FB29_Pos (29U)
#define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)
#define CAN_F5R2_FB2_Pos (2U)
#define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk
#define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk
#define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)
#define CAN_F5R2_FB30_Pos (30U)
#define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk
#define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)
#define CAN_F5R2_FB31_Pos (31U)
#define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)
#define CAN_F5R2_FB3_Pos (3U)
#define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk
#define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)
#define CAN_F5R2_FB4_Pos (4U)
#define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk
#define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)
#define CAN_F5R2_FB5_Pos (5U)
#define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk
#define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)
#define CAN_F5R2_FB6_Pos (6U)
#define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk
#define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)
#define CAN_F5R2_FB7_Pos (7U)
#define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk
#define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)
#define CAN_F5R2_FB8_Pos (8U)
#define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk
#define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)
#define CAN_F5R2_FB9_Pos (9U)
#define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk
#define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)
#define CAN_F6R1_FB0_Pos (0U)
#define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk
#define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk
#define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)
#define CAN_F6R1_FB10_Pos (10U)
#define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk
#define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)
#define CAN_F6R1_FB11_Pos (11U)
#define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk
#define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)
#define CAN_F6R1_FB12_Pos (12U)
#define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk
#define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)
#define CAN_F6R1_FB13_Pos (13U)
#define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk
#define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)
#define CAN_F6R1_FB14_Pos (14U)
#define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk
#define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)
#define CAN_F6R1_FB15_Pos (15U)
#define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk
#define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)
#define CAN_F6R1_FB16_Pos (16U)
#define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk
#define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)
#define CAN_F6R1_FB17_Pos (17U)
#define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk
#define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)
#define CAN_F6R1_FB18_Pos (18U)
#define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk
#define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)
#define CAN_F6R1_FB19_Pos (19U)
#define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)
#define CAN_F6R1_FB1_Pos (1U)
#define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk
#define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk
#define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)
#define CAN_F6R1_FB20_Pos (20U)
#define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk
#define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)
#define CAN_F6R1_FB21_Pos (21U)
#define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk
#define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)
#define CAN_F6R1_FB22_Pos (22U)
#define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk
#define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)
#define CAN_F6R1_FB23_Pos (23U)
#define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk
#define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)
#define CAN_F6R1_FB24_Pos (24U)
#define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk
#define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)
#define CAN_F6R1_FB25_Pos (25U)
#define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk
#define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)
#define CAN_F6R1_FB26_Pos (26U)
#define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk
#define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)
#define CAN_F6R1_FB27_Pos (27U)
#define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk
#define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)
#define CAN_F6R1_FB28_Pos (28U)
#define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk
#define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)
#define CAN_F6R1_FB29_Pos (29U)
#define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)
#define CAN_F6R1_FB2_Pos (2U)
#define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk
#define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk
#define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)
#define CAN_F6R1_FB30_Pos (30U)
#define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk
#define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)
#define CAN_F6R1_FB31_Pos (31U)
#define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)
#define CAN_F6R1_FB3_Pos (3U)
#define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk
#define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)
#define CAN_F6R1_FB4_Pos (4U)
#define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk
#define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)
#define CAN_F6R1_FB5_Pos (5U)
#define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk
#define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)
#define CAN_F6R1_FB6_Pos (6U)
#define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk
#define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)
#define CAN_F6R1_FB7_Pos (7U)
#define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk
#define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)
#define CAN_F6R1_FB8_Pos (8U)
#define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk
#define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)
#define CAN_F6R1_FB9_Pos (9U)
#define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk
#define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)
#define CAN_F6R2_FB0_Pos (0U)
#define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk
#define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk
#define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)
#define CAN_F6R2_FB10_Pos (10U)
#define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk
#define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)
#define CAN_F6R2_FB11_Pos (11U)
#define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk
#define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)
#define CAN_F6R2_FB12_Pos (12U)
#define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk
#define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)
#define CAN_F6R2_FB13_Pos (13U)
#define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk
#define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)
#define CAN_F6R2_FB14_Pos (14U)
#define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk
#define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)
#define CAN_F6R2_FB15_Pos (15U)
#define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk
#define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)
#define CAN_F6R2_FB16_Pos (16U)
#define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk
#define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)
#define CAN_F6R2_FB17_Pos (17U)
#define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk
#define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)
#define CAN_F6R2_FB18_Pos (18U)
#define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk
#define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)
#define CAN_F6R2_FB19_Pos (19U)
#define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)
#define CAN_F6R2_FB1_Pos (1U)
#define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk
#define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk
#define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)
#define CAN_F6R2_FB20_Pos (20U)
#define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk
#define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)
#define CAN_F6R2_FB21_Pos (21U)
#define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk
#define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)
#define CAN_F6R2_FB22_Pos (22U)
#define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk
#define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)
#define CAN_F6R2_FB23_Pos (23U)
#define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk
#define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)
#define CAN_F6R2_FB24_Pos (24U)
#define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk
#define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)
#define CAN_F6R2_FB25_Pos (25U)
#define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk
#define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)
#define CAN_F6R2_FB26_Pos (26U)
#define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk
#define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)
#define CAN_F6R2_FB27_Pos (27U)
#define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk
#define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)
#define CAN_F6R2_FB28_Pos (28U)
#define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk
#define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)
#define CAN_F6R2_FB29_Pos (29U)
#define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)
#define CAN_F6R2_FB2_Pos (2U)
#define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk
#define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk
#define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)
#define CAN_F6R2_FB30_Pos (30U)
#define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk
#define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)
#define CAN_F6R2_FB31_Pos (31U)
#define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)
#define CAN_F6R2_FB3_Pos (3U)
#define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk
#define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)
#define CAN_F6R2_FB4_Pos (4U)
#define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk
#define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)
#define CAN_F6R2_FB5_Pos (5U)
#define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk
#define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)
#define CAN_F6R2_FB6_Pos (6U)
#define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk
#define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)
#define CAN_F6R2_FB7_Pos (7U)
#define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk
#define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)
#define CAN_F6R2_FB8_Pos (8U)
#define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk
#define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)
#define CAN_F6R2_FB9_Pos (9U)
#define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk
#define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)
#define CAN_F7R1_FB0_Pos (0U)
#define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk
#define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk
#define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)
#define CAN_F7R1_FB10_Pos (10U)
#define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk
#define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)
#define CAN_F7R1_FB11_Pos (11U)
#define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk
#define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)
#define CAN_F7R1_FB12_Pos (12U)
#define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk
#define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)
#define CAN_F7R1_FB13_Pos (13U)
#define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk
#define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)
#define CAN_F7R1_FB14_Pos (14U)
#define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk
#define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)
#define CAN_F7R1_FB15_Pos (15U)
#define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk
#define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)
#define CAN_F7R1_FB16_Pos (16U)
#define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk
#define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)
#define CAN_F7R1_FB17_Pos (17U)
#define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk
#define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)
#define CAN_F7R1_FB18_Pos (18U)
#define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk
#define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)
#define CAN_F7R1_FB19_Pos (19U)
#define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)
#define CAN_F7R1_FB1_Pos (1U)
#define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk
#define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk
#define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)
#define CAN_F7R1_FB20_Pos (20U)
#define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk
#define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)
#define CAN_F7R1_FB21_Pos (21U)
#define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk
#define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)
#define CAN_F7R1_FB22_Pos (22U)
#define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk
#define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)
#define CAN_F7R1_FB23_Pos (23U)
#define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk
#define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)
#define CAN_F7R1_FB24_Pos (24U)
#define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk
#define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)
#define CAN_F7R1_FB25_Pos (25U)
#define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk
#define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)
#define CAN_F7R1_FB26_Pos (26U)
#define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk
#define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)
#define CAN_F7R1_FB27_Pos (27U)
#define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk
#define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)
#define CAN_F7R1_FB28_Pos (28U)
#define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk
#define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)
#define CAN_F7R1_FB29_Pos (29U)
#define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)
#define CAN_F7R1_FB2_Pos (2U)
#define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk
#define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk
#define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)
#define CAN_F7R1_FB30_Pos (30U)
#define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk
#define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)
#define CAN_F7R1_FB31_Pos (31U)
#define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)
#define CAN_F7R1_FB3_Pos (3U)
#define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk
#define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)
#define CAN_F7R1_FB4_Pos (4U)
#define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk
#define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)
#define CAN_F7R1_FB5_Pos (5U)
#define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk
#define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)
#define CAN_F7R1_FB6_Pos (6U)
#define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk
#define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)
#define CAN_F7R1_FB7_Pos (7U)
#define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk
#define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)
#define CAN_F7R1_FB8_Pos (8U)
#define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk
#define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)
#define CAN_F7R1_FB9_Pos (9U)
#define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk
#define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)
#define CAN_F7R2_FB0_Pos (0U)
#define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk
#define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk
#define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)
#define CAN_F7R2_FB10_Pos (10U)
#define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk
#define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)
#define CAN_F7R2_FB11_Pos (11U)
#define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk
#define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)
#define CAN_F7R2_FB12_Pos (12U)
#define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk
#define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)
#define CAN_F7R2_FB13_Pos (13U)
#define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk
#define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)
#define CAN_F7R2_FB14_Pos (14U)
#define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk
#define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)
#define CAN_F7R2_FB15_Pos (15U)
#define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk
#define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)
#define CAN_F7R2_FB16_Pos (16U)
#define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk
#define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)
#define CAN_F7R2_FB17_Pos (17U)
#define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk
#define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)
#define CAN_F7R2_FB18_Pos (18U)
#define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk
#define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)
#define CAN_F7R2_FB19_Pos (19U)
#define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)
#define CAN_F7R2_FB1_Pos (1U)
#define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk
#define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk
#define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)
#define CAN_F7R2_FB20_Pos (20U)
#define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk
#define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)
#define CAN_F7R2_FB21_Pos (21U)
#define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk
#define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)
#define CAN_F7R2_FB22_Pos (22U)
#define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk
#define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)
#define CAN_F7R2_FB23_Pos (23U)
#define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk
#define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)
#define CAN_F7R2_FB24_Pos (24U)
#define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk
#define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)
#define CAN_F7R2_FB25_Pos (25U)
#define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk
#define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)
#define CAN_F7R2_FB26_Pos (26U)
#define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk
#define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)
#define CAN_F7R2_FB27_Pos (27U)
#define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk
#define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)
#define CAN_F7R2_FB28_Pos (28U)
#define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk
#define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)
#define CAN_F7R2_FB29_Pos (29U)
#define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)
#define CAN_F7R2_FB2_Pos (2U)
#define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk
#define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk
#define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)
#define CAN_F7R2_FB30_Pos (30U)
#define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk
#define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)
#define CAN_F7R2_FB31_Pos (31U)
#define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)
#define CAN_F7R2_FB3_Pos (3U)
#define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk
#define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)
#define CAN_F7R2_FB4_Pos (4U)
#define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk
#define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)
#define CAN_F7R2_FB5_Pos (5U)
#define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk
#define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)
#define CAN_F7R2_FB6_Pos (6U)
#define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk
#define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)
#define CAN_F7R2_FB7_Pos (7U)
#define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk
#define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)
#define CAN_F7R2_FB8_Pos (8U)
#define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk
#define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)
#define CAN_F7R2_FB9_Pos (9U)
#define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk
#define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)
#define CAN_F8R1_FB0_Pos (0U)
#define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk
#define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk
#define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)
#define CAN_F8R1_FB10_Pos (10U)
#define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk
#define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)
#define CAN_F8R1_FB11_Pos (11U)
#define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk
#define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)
#define CAN_F8R1_FB12_Pos (12U)
#define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk
#define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)
#define CAN_F8R1_FB13_Pos (13U)
#define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk
#define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)
#define CAN_F8R1_FB14_Pos (14U)
#define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk
#define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)
#define CAN_F8R1_FB15_Pos (15U)
#define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk
#define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)
#define CAN_F8R1_FB16_Pos (16U)
#define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk
#define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)
#define CAN_F8R1_FB17_Pos (17U)
#define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk
#define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)
#define CAN_F8R1_FB18_Pos (18U)
#define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk
#define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)
#define CAN_F8R1_FB19_Pos (19U)
#define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)
#define CAN_F8R1_FB1_Pos (1U)
#define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk
#define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk
#define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)
#define CAN_F8R1_FB20_Pos (20U)
#define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk
#define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)
#define CAN_F8R1_FB21_Pos (21U)
#define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk
#define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)
#define CAN_F8R1_FB22_Pos (22U)
#define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk
#define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)
#define CAN_F8R1_FB23_Pos (23U)
#define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk
#define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)
#define CAN_F8R1_FB24_Pos (24U)
#define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk
#define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)
#define CAN_F8R1_FB25_Pos (25U)
#define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk
#define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)
#define CAN_F8R1_FB26_Pos (26U)
#define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk
#define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)
#define CAN_F8R1_FB27_Pos (27U)
#define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk
#define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)
#define CAN_F8R1_FB28_Pos (28U)
#define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk
#define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)
#define CAN_F8R1_FB29_Pos (29U)
#define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)
#define CAN_F8R1_FB2_Pos (2U)
#define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk
#define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk
#define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)
#define CAN_F8R1_FB30_Pos (30U)
#define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk
#define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)
#define CAN_F8R1_FB31_Pos (31U)
#define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)
#define CAN_F8R1_FB3_Pos (3U)
#define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk
#define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)
#define CAN_F8R1_FB4_Pos (4U)
#define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk
#define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)
#define CAN_F8R1_FB5_Pos (5U)
#define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk
#define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)
#define CAN_F8R1_FB6_Pos (6U)
#define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk
#define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)
#define CAN_F8R1_FB7_Pos (7U)
#define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk
#define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)
#define CAN_F8R1_FB8_Pos (8U)
#define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk
#define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)
#define CAN_F8R1_FB9_Pos (9U)
#define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk
#define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)
#define CAN_F8R2_FB0_Pos (0U)
#define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk
#define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk
#define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)
#define CAN_F8R2_FB10_Pos (10U)
#define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk
#define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)
#define CAN_F8R2_FB11_Pos (11U)
#define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk
#define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)
#define CAN_F8R2_FB12_Pos (12U)
#define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk
#define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)
#define CAN_F8R2_FB13_Pos (13U)
#define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk
#define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)
#define CAN_F8R2_FB14_Pos (14U)
#define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk
#define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)
#define CAN_F8R2_FB15_Pos (15U)
#define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk
#define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)
#define CAN_F8R2_FB16_Pos (16U)
#define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk
#define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)
#define CAN_F8R2_FB17_Pos (17U)
#define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk
#define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)
#define CAN_F8R2_FB18_Pos (18U)
#define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk
#define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)
#define CAN_F8R2_FB19_Pos (19U)
#define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)
#define CAN_F8R2_FB1_Pos (1U)
#define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk
#define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk
#define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)
#define CAN_F8R2_FB20_Pos (20U)
#define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk
#define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)
#define CAN_F8R2_FB21_Pos (21U)
#define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk
#define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)
#define CAN_F8R2_FB22_Pos (22U)
#define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk
#define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)
#define CAN_F8R2_FB23_Pos (23U)
#define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk
#define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)
#define CAN_F8R2_FB24_Pos (24U)
#define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk
#define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)
#define CAN_F8R2_FB25_Pos (25U)
#define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk
#define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)
#define CAN_F8R2_FB26_Pos (26U)
#define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk
#define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)
#define CAN_F8R2_FB27_Pos (27U)
#define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk
#define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)
#define CAN_F8R2_FB28_Pos (28U)
#define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk
#define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)
#define CAN_F8R2_FB29_Pos (29U)
#define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)
#define CAN_F8R2_FB2_Pos (2U)
#define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk
#define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk
#define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)
#define CAN_F8R2_FB30_Pos (30U)
#define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk
#define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)
#define CAN_F8R2_FB31_Pos (31U)
#define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)
#define CAN_F8R2_FB3_Pos (3U)
#define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk
#define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)
#define CAN_F8R2_FB4_Pos (4U)
#define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk
#define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)
#define CAN_F8R2_FB5_Pos (5U)
#define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk
#define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)
#define CAN_F8R2_FB6_Pos (6U)
#define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk
#define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)
#define CAN_F8R2_FB7_Pos (7U)
#define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk
#define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)
#define CAN_F8R2_FB8_Pos (8U)
#define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk
#define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)
#define CAN_F8R2_FB9_Pos (9U)
#define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk
#define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)
#define CAN_F9R1_FB0_Pos (0U)
#define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk
#define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk
#define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)
#define CAN_F9R1_FB10_Pos (10U)
#define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk
#define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)
#define CAN_F9R1_FB11_Pos (11U)
#define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk
#define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)
#define CAN_F9R1_FB12_Pos (12U)
#define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk
#define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)
#define CAN_F9R1_FB13_Pos (13U)
#define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk
#define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)
#define CAN_F9R1_FB14_Pos (14U)
#define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk
#define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)
#define CAN_F9R1_FB15_Pos (15U)
#define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk
#define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)
#define CAN_F9R1_FB16_Pos (16U)
#define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk
#define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)
#define CAN_F9R1_FB17_Pos (17U)
#define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk
#define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)
#define CAN_F9R1_FB18_Pos (18U)
#define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk
#define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)
#define CAN_F9R1_FB19_Pos (19U)
#define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)
#define CAN_F9R1_FB1_Pos (1U)
#define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk
#define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk
#define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)
#define CAN_F9R1_FB20_Pos (20U)
#define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk
#define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)
#define CAN_F9R1_FB21_Pos (21U)
#define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk
#define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)
#define CAN_F9R1_FB22_Pos (22U)
#define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk
#define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)
#define CAN_F9R1_FB23_Pos (23U)
#define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk
#define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)
#define CAN_F9R1_FB24_Pos (24U)
#define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk
#define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)
#define CAN_F9R1_FB25_Pos (25U)
#define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk
#define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)
#define CAN_F9R1_FB26_Pos (26U)
#define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk
#define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)
#define CAN_F9R1_FB27_Pos (27U)
#define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk
#define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)
#define CAN_F9R1_FB28_Pos (28U)
#define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk
#define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)
#define CAN_F9R1_FB29_Pos (29U)
#define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)
#define CAN_F9R1_FB2_Pos (2U)
#define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk
#define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk
#define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)
#define CAN_F9R1_FB30_Pos (30U)
#define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk
#define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)
#define CAN_F9R1_FB31_Pos (31U)
#define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)
#define CAN_F9R1_FB3_Pos (3U)
#define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk
#define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)
#define CAN_F9R1_FB4_Pos (4U)
#define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk
#define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)
#define CAN_F9R1_FB5_Pos (5U)
#define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk
#define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)
#define CAN_F9R1_FB6_Pos (6U)
#define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk
#define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)
#define CAN_F9R1_FB7_Pos (7U)
#define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk
#define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)
#define CAN_F9R1_FB8_Pos (8U)
#define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk
#define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)
#define CAN_F9R1_FB9_Pos (9U)
#define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk
#define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)
#define CAN_F9R2_FB0_Pos (0U)
#define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk
#define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk
#define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)
#define CAN_F9R2_FB10_Pos (10U)
#define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk
#define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)
#define CAN_F9R2_FB11_Pos (11U)
#define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk
#define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)
#define CAN_F9R2_FB12_Pos (12U)
#define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk
#define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)
#define CAN_F9R2_FB13_Pos (13U)
#define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk
#define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)
#define CAN_F9R2_FB14_Pos (14U)
#define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk
#define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)
#define CAN_F9R2_FB15_Pos (15U)
#define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk
#define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)
#define CAN_F9R2_FB16_Pos (16U)
#define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk
#define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)
#define CAN_F9R2_FB17_Pos (17U)
#define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk
#define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)
#define CAN_F9R2_FB18_Pos (18U)
#define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk
#define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)
#define CAN_F9R2_FB19_Pos (19U)
#define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)
#define CAN_F9R2_FB1_Pos (1U)
#define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk
#define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk
#define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)
#define CAN_F9R2_FB20_Pos (20U)
#define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk
#define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)
#define CAN_F9R2_FB21_Pos (21U)
#define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk
#define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)
#define CAN_F9R2_FB22_Pos (22U)
#define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk
#define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)
#define CAN_F9R2_FB23_Pos (23U)
#define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk
#define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)
#define CAN_F9R2_FB24_Pos (24U)
#define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk
#define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)
#define CAN_F9R2_FB25_Pos (25U)
#define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk
#define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)
#define CAN_F9R2_FB26_Pos (26U)
#define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk
#define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)
#define CAN_F9R2_FB27_Pos (27U)
#define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk
#define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)
#define CAN_F9R2_FB28_Pos (28U)
#define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk
#define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)
#define CAN_F9R2_FB29_Pos (29U)
#define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)
#define CAN_F9R2_FB2_Pos (2U)
#define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk
#define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk
#define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)
#define CAN_F9R2_FB30_Pos (30U)
#define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk
#define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)
#define CAN_F9R2_FB31_Pos (31U)
#define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)
#define CAN_F9R2_FB3_Pos (3U)
#define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk
#define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)
#define CAN_F9R2_FB4_Pos (4U)
#define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk
#define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)
#define CAN_F9R2_FB5_Pos (5U)
#define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk
#define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)
#define CAN_F9R2_FB6_Pos (6U)
#define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk
#define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)
#define CAN_F9R2_FB7_Pos (7U)
#define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk
#define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)
#define CAN_F9R2_FB8_Pos (8U)
#define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk
#define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)
#define CAN_F9R2_FB9_Pos (9U)
#define CAN_FA1R_FACT CAN_FA1R_FACT_Msk
#define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk
#define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)
#define CAN_FA1R_FACT0_Pos (0U)
#define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk
#define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk
#define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)
#define CAN_FA1R_FACT10_Pos (10U)
#define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk
#define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)
#define CAN_FA1R_FACT11_Pos (11U)
#define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk
#define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)
#define CAN_FA1R_FACT12_Pos (12U)
#define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk
#define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)
#define CAN_FA1R_FACT13_Pos (13U)
#define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)
#define CAN_FA1R_FACT1_Pos (1U)
#define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk
#define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)
#define CAN_FA1R_FACT2_Pos (2U)
#define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk
#define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)
#define CAN_FA1R_FACT3_Pos (3U)
#define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk
#define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)
#define CAN_FA1R_FACT4_Pos (4U)
#define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk
#define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)
#define CAN_FA1R_FACT5_Pos (5U)
#define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk
#define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)
#define CAN_FA1R_FACT6_Pos (6U)
#define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk
#define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)
#define CAN_FA1R_FACT7_Pos (7U)
#define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk
#define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)
#define CAN_FA1R_FACT8_Pos (8U)
#define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk
#define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)
#define CAN_FA1R_FACT9_Pos (9U)
#define CAN_FA1R_FACT_Msk (0x3FFFUL << CAN_FA1R_FACT_Pos)
#define CAN_FA1R_FACT_Pos (0U)
#define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk
#define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk
#define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)
#define CAN_FFA1R_FFA0_Pos (0U)
#define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk
#define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk
#define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)
#define CAN_FFA1R_FFA10_Pos (10U)
#define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk
#define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)
#define CAN_FFA1R_FFA11_Pos (11U)
#define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk
#define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)
#define CAN_FFA1R_FFA12_Pos (12U)
#define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk
#define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)
#define CAN_FFA1R_FFA13_Pos (13U)
#define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)
#define CAN_FFA1R_FFA1_Pos (1U)
#define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk
#define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)
#define CAN_FFA1R_FFA2_Pos (2U)
#define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk
#define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)
#define CAN_FFA1R_FFA3_Pos (3U)
#define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk
#define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)
#define CAN_FFA1R_FFA4_Pos (4U)
#define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk
#define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)
#define CAN_FFA1R_FFA5_Pos (5U)
#define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk
#define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)
#define CAN_FFA1R_FFA6_Pos (6U)
#define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk
#define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)
#define CAN_FFA1R_FFA7_Pos (7U)
#define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk
#define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)
#define CAN_FFA1R_FFA8_Pos (8U)
#define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk
#define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)
#define CAN_FFA1R_FFA9_Pos (9U)
#define CAN_FFA1R_FFA_Msk (0x3FFFUL << CAN_FFA1R_FFA_Pos)
#define CAN_FFA1R_FFA_Pos (0U)
#define CAN_FM1R_FBM CAN_FM1R_FBM_Msk
#define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk
#define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)
#define CAN_FM1R_FBM0_Pos (0U)
#define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk
#define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk
#define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)
#define CAN_FM1R_FBM10_Pos (10U)
#define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk
#define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)
#define CAN_FM1R_FBM11_Pos (11U)
#define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk
#define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)
#define CAN_FM1R_FBM12_Pos (12U)
#define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk
#define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)
#define CAN_FM1R_FBM13_Pos (13U)
#define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)
#define CAN_FM1R_FBM1_Pos (1U)
#define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk
#define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)
#define CAN_FM1R_FBM2_Pos (2U)
#define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk
#define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)
#define CAN_FM1R_FBM3_Pos (3U)
#define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk
#define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)
#define CAN_FM1R_FBM4_Pos (4U)
#define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk
#define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)
#define CAN_FM1R_FBM5_Pos (5U)
#define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk
#define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)
#define CAN_FM1R_FBM6_Pos (6U)
#define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk
#define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)
#define CAN_FM1R_FBM7_Pos (7U)
#define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk
#define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)
#define CAN_FM1R_FBM8_Pos (8U)
#define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk
#define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)
#define CAN_FM1R_FBM9_Pos (9U)
#define CAN_FM1R_FBM_Msk (0x3FFFUL << CAN_FM1R_FBM_Pos)
#define CAN_FM1R_FBM_Pos (0U)
#define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk
#define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos)
#define CAN_FMR_CAN2SB_Pos (8U)
#define CAN_FMR_FINIT ((uint8_t)0x01U)
#define CAN_FS1R_FSC CAN_FS1R_FSC_Msk
#define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk
#define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)
#define CAN_FS1R_FSC0_Pos (0U)
#define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk
#define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk
#define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)
#define CAN_FS1R_FSC10_Pos (10U)
#define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk
#define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)
#define CAN_FS1R_FSC11_Pos (11U)
#define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk
#define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)
#define CAN_FS1R_FSC12_Pos (12U)
#define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk
#define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)
#define CAN_FS1R_FSC13_Pos (13U)
#define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)
#define CAN_FS1R_FSC1_Pos (1U)
#define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk
#define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)
#define CAN_FS1R_FSC2_Pos (2U)
#define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk
#define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)
#define CAN_FS1R_FSC3_Pos (3U)
#define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk
#define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)
#define CAN_FS1R_FSC4_Pos (4U)
#define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk
#define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)
#define CAN_FS1R_FSC5_Pos (5U)
#define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk
#define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)
#define CAN_FS1R_FSC6_Pos (6U)
#define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk
#define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)
#define CAN_FS1R_FSC7_Pos (7U)
#define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk
#define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)
#define CAN_FS1R_FSC8_Pos (8U)
#define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk
#define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)
#define CAN_FS1R_FSC9_Pos (9U)
#define CAN_FS1R_FSC_Msk (0x3FFFUL << CAN_FS1R_FSC_Pos)
#define CAN_FS1R_FSC_Pos (0U)
#define CAN_IER_BOFIE CAN_IER_BOFIE_Msk
#define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos)
#define CAN_IER_BOFIE_Pos (10U)
#define CAN_IER_EPVIE CAN_IER_EPVIE_Msk
#define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos)
#define CAN_IER_EPVIE_Pos (9U)
#define CAN_IER_ERRIE CAN_IER_ERRIE_Msk
#define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos)
#define CAN_IER_ERRIE_Pos (15U)
#define CAN_IER_EWGIE CAN_IER_EWGIE_Msk
#define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos)
#define CAN_IER_EWGIE_Pos (8U)
#define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk
#define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos)
#define CAN_IER_FFIE0_Pos (2U)
#define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk
#define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos)
#define CAN_IER_FFIE1_Pos (5U)
#define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk
#define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos)
#define CAN_IER_FMPIE0_Pos (1U)
#define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk
#define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos)
#define CAN_IER_FMPIE1_Pos (4U)
#define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk
#define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos)
#define CAN_IER_FOVIE0_Pos (3U)
#define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk
#define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos)
#define CAN_IER_FOVIE1_Pos (6U)
#define CAN_IER_LECIE CAN_IER_LECIE_Msk
#define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos)
#define CAN_IER_LECIE_Pos (11U)
#define CAN_IER_SLKIE CAN_IER_SLKIE_Msk
#define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos)
#define CAN_IER_SLKIE_Pos (17U)
#define CAN_IER_TMEIE CAN_IER_TMEIE_Msk
#define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos)
#define CAN_IER_TMEIE_Pos (0U)
#define CAN_IER_WKUIE CAN_IER_WKUIE_Msk
#define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos)
#define CAN_IER_WKUIE_Pos (16U)
#define CAN_MCR_ABOM CAN_MCR_ABOM_Msk
#define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos)
#define CAN_MCR_ABOM_Pos (6U)
#define CAN_MCR_AWUM CAN_MCR_AWUM_Msk
#define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos)
#define CAN_MCR_AWUM_Pos (5U)
#define CAN_MCR_INRQ CAN_MCR_INRQ_Msk
#define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos)
#define CAN_MCR_INRQ_Pos (0U)
#define CAN_MCR_NART CAN_MCR_NART_Msk
#define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos)
#define CAN_MCR_NART_Pos (4U)
#define CAN_MCR_RESET CAN_MCR_RESET_Msk
#define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos)
#define CAN_MCR_RESET_Pos (15U)
#define CAN_MCR_RFLM CAN_MCR_RFLM_Msk
#define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos)
#define CAN_MCR_RFLM_Pos (3U)
#define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk
#define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos)
#define CAN_MCR_SLEEP_Pos (1U)
#define CAN_MCR_TTCM CAN_MCR_TTCM_Msk
#define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos)
#define CAN_MCR_TTCM_Pos (7U)
#define CAN_MCR_TXFP CAN_MCR_TXFP_Msk
#define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos)
#define CAN_MCR_TXFP_Pos (2U)
#define CAN_MSR_ERRI CAN_MSR_ERRI_Msk
#define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos)
#define CAN_MSR_ERRI_Pos (2U)
#define CAN_MSR_INAK CAN_MSR_INAK_Msk
#define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos)
#define CAN_MSR_INAK_Pos (0U)
#define CAN_MSR_RX CAN_MSR_RX_Msk
#define CAN_MSR_RXM CAN_MSR_RXM_Msk
#define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos)
#define CAN_MSR_RXM_Pos (9U)
#define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos)
#define CAN_MSR_RX_Pos (11U)
#define CAN_MSR_SAMP CAN_MSR_SAMP_Msk
#define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos)
#define CAN_MSR_SAMP_Pos (10U)
#define CAN_MSR_SLAK CAN_MSR_SLAK_Msk
#define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk
#define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos)
#define CAN_MSR_SLAKI_Pos (4U)
#define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos)
#define CAN_MSR_SLAK_Pos (1U)
#define CAN_MSR_TXM CAN_MSR_TXM_Msk
#define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos)
#define CAN_MSR_TXM_Pos (8U)
#define CAN_MSR_WKUI CAN_MSR_WKUI_Msk
#define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos)
#define CAN_MSR_WKUI_Pos (3U)
#define CAN_PERIODIC_TX_TIMEOUT_MS 2
#define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk
#define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)
#define CAN_RDH0R_DATA4_Pos (0U)
#define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk
#define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)
#define CAN_RDH0R_DATA5_Pos (8U)
#define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk
#define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)
#define CAN_RDH0R_DATA6_Pos (16U)
#define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk
#define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)
#define CAN_RDH0R_DATA7_Pos (24U)
#define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk
#define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)
#define CAN_RDH1R_DATA4_Pos (0U)
#define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk
#define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)
#define CAN_RDH1R_DATA5_Pos (8U)
#define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk
#define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)
#define CAN_RDH1R_DATA6_Pos (16U)
#define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk
#define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)
#define CAN_RDH1R_DATA7_Pos (24U)
#define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk
#define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)
#define CAN_RDL0R_DATA0_Pos (0U)
#define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk
#define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)
#define CAN_RDL0R_DATA1_Pos (8U)
#define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk
#define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)
#define CAN_RDL0R_DATA2_Pos (16U)
#define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk
#define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)
#define CAN_RDL0R_DATA3_Pos (24U)
#define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk
#define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)
#define CAN_RDL1R_DATA0_Pos (0U)
#define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk
#define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)
#define CAN_RDL1R_DATA1_Pos (8U)
#define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk
#define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)
#define CAN_RDL1R_DATA2_Pos (16U)
#define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk
#define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)
#define CAN_RDL1R_DATA3_Pos (24U)
#define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk
#define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)
#define CAN_RDT0R_DLC_Pos (0U)
#define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk
#define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)
#define CAN_RDT0R_FMI_Pos (8U)
#define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk
#define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)
#define CAN_RDT0R_TIME_Pos (16U)
#define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk
#define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)
#define CAN_RDT1R_DLC_Pos (0U)
#define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk
#define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)
#define CAN_RDT1R_FMI_Pos (8U)
#define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk
#define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)
#define CAN_RDT1R_TIME_Pos (16U)
#define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk
#define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos)
#define CAN_RF0R_FMP0_Pos (0U)
#define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk
#define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos)
#define CAN_RF0R_FOVR0_Pos (4U)
#define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk
#define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos)
#define CAN_RF0R_FULL0_Pos (3U)
#define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk
#define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos)
#define CAN_RF0R_RFOM0_Pos (5U)
#define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk
#define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos)
#define CAN_RF1R_FMP1_Pos (0U)
#define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk
#define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos)
#define CAN_RF1R_FOVR1_Pos (4U)
#define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk
#define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos)
#define CAN_RF1R_FULL1_Pos (3U)
#define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk
#define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos)
#define CAN_RF1R_RFOM1_Pos (5U)
#define CAN_RI0R_EXID CAN_RI0R_EXID_Msk
#define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)
#define CAN_RI0R_EXID_Pos (3U)
#define CAN_RI0R_IDE CAN_RI0R_IDE_Msk
#define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)
#define CAN_RI0R_IDE_Pos (2U)
#define CAN_RI0R_RTR CAN_RI0R_RTR_Msk
#define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)
#define CAN_RI0R_RTR_Pos (1U)
#define CAN_RI0R_STID CAN_RI0R_STID_Msk
#define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)
#define CAN_RI0R_STID_Pos (21U)
#define CAN_RI1R_EXID CAN_RI1R_EXID_Msk
#define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)
#define CAN_RI1R_EXID_Pos (3U)
#define CAN_RI1R_IDE CAN_RI1R_IDE_Msk
#define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)
#define CAN_RI1R_IDE_Pos (2U)
#define CAN_RI1R_RTR CAN_RI1R_RTR_Msk
#define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)
#define CAN_RI1R_RTR_Pos (1U)
#define CAN_RI1R_STID CAN_RI1R_STID_Msk
#define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)
#define CAN_RI1R_STID_Pos (21U)
#define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk
#define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)
#define CAN_TDH0R_DATA4_Pos (0U)
#define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk
#define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)
#define CAN_TDH0R_DATA5_Pos (8U)
#define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk
#define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)
#define CAN_TDH0R_DATA6_Pos (16U)
#define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk
#define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)
#define CAN_TDH0R_DATA7_Pos (24U)
#define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk
#define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)
#define CAN_TDH1R_DATA4_Pos (0U)
#define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk
#define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)
#define CAN_TDH1R_DATA5_Pos (8U)
#define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk
#define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)
#define CAN_TDH1R_DATA6_Pos (16U)
#define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk
#define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)
#define CAN_TDH1R_DATA7_Pos (24U)
#define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk
#define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)
#define CAN_TDH2R_DATA4_Pos (0U)
#define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk
#define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)
#define CAN_TDH2R_DATA5_Pos (8U)
#define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk
#define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)
#define CAN_TDH2R_DATA6_Pos (16U)
#define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk
#define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)
#define CAN_TDH2R_DATA7_Pos (24U)
#define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk
#define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)
#define CAN_TDL0R_DATA0_Pos (0U)
#define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk
#define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)
#define CAN_TDL0R_DATA1_Pos (8U)
#define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk
#define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)
#define CAN_TDL0R_DATA2_Pos (16U)
#define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk
#define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)
#define CAN_TDL0R_DATA3_Pos (24U)
#define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk
#define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)
#define CAN_TDL1R_DATA0_Pos (0U)
#define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk
#define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)
#define CAN_TDL1R_DATA1_Pos (8U)
#define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk
#define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)
#define CAN_TDL1R_DATA2_Pos (16U)
#define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk
#define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)
#define CAN_TDL1R_DATA3_Pos (24U)
#define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk
#define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)
#define CAN_TDL2R_DATA0_Pos (0U)
#define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk
#define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)
#define CAN_TDL2R_DATA1_Pos (8U)
#define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk
#define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)
#define CAN_TDL2R_DATA2_Pos (16U)
#define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk
#define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)
#define CAN_TDL2R_DATA3_Pos (24U)
#define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk
#define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)
#define CAN_TDT0R_DLC_Pos (0U)
#define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk
#define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)
#define CAN_TDT0R_TGT_Pos (8U)
#define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk
#define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)
#define CAN_TDT0R_TIME_Pos (16U)
#define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk
#define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)
#define CAN_TDT1R_DLC_Pos (0U)
#define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk
#define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)
#define CAN_TDT1R_TGT_Pos (8U)
#define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk
#define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)
#define CAN_TDT1R_TIME_Pos (16U)
#define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk
#define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)
#define CAN_TDT2R_DLC_Pos (0U)
#define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk
#define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)
#define CAN_TDT2R_TGT_Pos (8U)
#define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk
#define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)
#define CAN_TDT2R_TIME_Pos (16U)
#define CAN_TI0R_EXID CAN_TI0R_EXID_Msk
#define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)
#define CAN_TI0R_EXID_Pos (3U)
#define CAN_TI0R_IDE CAN_TI0R_IDE_Msk
#define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)
#define CAN_TI0R_IDE_Pos (2U)
#define CAN_TI0R_RTR CAN_TI0R_RTR_Msk
#define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)
#define CAN_TI0R_RTR_Pos (1U)
#define CAN_TI0R_STID CAN_TI0R_STID_Msk
#define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)
#define CAN_TI0R_STID_Pos (21U)
#define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk
#define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos)
#define CAN_TI0R_TXRQ_Pos (0U)
#define CAN_TI1R_EXID CAN_TI1R_EXID_Msk
#define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)
#define CAN_TI1R_EXID_Pos (3U)
#define CAN_TI1R_IDE CAN_TI1R_IDE_Msk
#define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)
#define CAN_TI1R_IDE_Pos (2U)
#define CAN_TI1R_RTR CAN_TI1R_RTR_Msk
#define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)
#define CAN_TI1R_RTR_Pos (1U)
#define CAN_TI1R_STID CAN_TI1R_STID_Msk
#define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)
#define CAN_TI1R_STID_Pos (21U)
#define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk
#define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)
#define CAN_TI1R_TXRQ_Pos (0U)
#define CAN_TI2R_EXID CAN_TI2R_EXID_Msk
#define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)
#define CAN_TI2R_EXID_Pos (3U)
#define CAN_TI2R_IDE CAN_TI2R_IDE_Msk
#define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)
#define CAN_TI2R_IDE_Pos (2U)
#define CAN_TI2R_RTR CAN_TI2R_RTR_Msk
#define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)
#define CAN_TI2R_RTR_Pos (1U)
#define CAN_TI2R_STID CAN_TI2R_STID_Msk
#define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)
#define CAN_TI2R_STID_Pos (21U)
#define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk
#define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)
#define CAN_TI2R_TXRQ_Pos (0U)
#define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk
#define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos)
#define CAN_TSR_ABRQ0_Pos (7U)
#define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk
#define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos)
#define CAN_TSR_ABRQ1_Pos (15U)
#define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk
#define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos)
#define CAN_TSR_ABRQ2_Pos (23U)
#define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk
#define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos)
#define CAN_TSR_ALST0_Pos (2U)
#define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk
#define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos)
#define CAN_TSR_ALST1_Pos (10U)
#define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk
#define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos)
#define CAN_TSR_ALST2_Pos (18U)
#define CAN_TSR_CODE CAN_TSR_CODE_Msk
#define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos)
#define CAN_TSR_CODE_Pos (24U)
#define CAN_TSR_LOW CAN_TSR_LOW_Msk
#define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk
#define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos)
#define CAN_TSR_LOW0_Pos (29U)
#define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk
#define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos)
#define CAN_TSR_LOW1_Pos (30U)
#define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk
#define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos)
#define CAN_TSR_LOW2_Pos (31U)
#define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos)
#define CAN_TSR_LOW_Pos (29U)
#define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk
#define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos)
#define CAN_TSR_RQCP0_Pos (0U)
#define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk
#define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos)
#define CAN_TSR_RQCP1_Pos (8U)
#define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk
#define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos)
#define CAN_TSR_RQCP2_Pos (16U)
#define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk
#define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos)
#define CAN_TSR_TERR0_Pos (3U)
#define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk
#define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos)
#define CAN_TSR_TERR1_Pos (11U)
#define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk
#define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos)
#define CAN_TSR_TERR2_Pos (19U)
#define CAN_TSR_TME CAN_TSR_TME_Msk
#define CAN_TSR_TME0 CAN_TSR_TME0_Msk
#define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos)
#define CAN_TSR_TME0_Pos (26U)
#define CAN_TSR_TME1 CAN_TSR_TME1_Msk
#define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos)
#define CAN_TSR_TME1_Pos (27U)
#define CAN_TSR_TME2 CAN_TSR_TME2_Msk
#define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos)
#define CAN_TSR_TME2_Pos (28U)
#define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos)
#define CAN_TSR_TME_Pos (26U)
#define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk
#define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos)
#define CAN_TSR_TXOK0_Pos (1U)
#define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk
#define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos)
#define CAN_TSR_TXOK1_Pos (9U)
#define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk
#define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos)
#define CAN_TSR_TXOK2_Pos (17U)
#define CAN_USE_SLEEP_MODE TRUE
#define CAP_BASEFLIGHT_CONFIG ((uint32_t)1 << 30)
#define CAP_DYNBALANCE ((uint32_t)1 << 2)
#define CAP_EXTAUX ((uint32_t)1 << 5)
#define CAP_FLAPS ((uint32_t)1 << 3)
#define CAP_NAVCAP ((uint32_t)1 << 4)
#define CAP_NAVI_VERSION_BIT_1_LSB ((uint32_t)1 << 28)
#define CAP_NAVI_VERSION_BIT_2 ((uint32_t)1 << 29)
#define CAP_NAVI_VERSION_BIT_3 ((uint32_t)1 << 30)
#define CAP_NAVI_VERSION_BIT_4_MSB ((uint32_t)1 << 31)
#define CAP_PLATFORM_32BIT ((uint32_t)1 << 31)
#define CAP_POSITION (-2)
#define CAP_UNFINISHED (-1)
#define CBCP_OPT 6
#define CBCP_SUPPORT 0
#define CC2500_LQI_CRC_OK_BM 0x80
#define CC2500_LQI_EST_BM 0x7F
#define CC2500_READ_BURST 0xC0
#define CC2500_READ_SINGLE 0x80
#define CC2500_SAFC 0x37
#define CC2500_SCAL 0x33
#define CC2500_SFRX 0x3A
#define CC2500_SFSTXON 0x31
#define CC2500_SFTX 0x3B
#define CC2500_SIDLE 0x36
#define CC2500_SNOP 0x3D
#define CC2500_SPWD 0x39
#define CC2500_SRES 0x30
#define CC2500_SRX 0x34
#define CC2500_STATE_CALIBRATE 0x40
#define CC2500_STATE_FSTXON 0x30
#define CC2500_STATE_IDLE 0x00
#define CC2500_STATE_RX 0x10
#define CC2500_STATE_RX_OVERFLOW 0x60
#define CC2500_STATE_SETTLING 0x50
#define CC2500_STATE_TX 0x20
#define CC2500_STATE_TX_UNDERFLOW 0x70
#define CC2500_STATUS_CHIP_RDYn_BM 0x80
#define CC2500_STATUS_FIFO_BYTES_AVAILABLE_BM 0x0F
#define CC2500_STATUS_STATE_BM 0x70
#define CC2500_STX 0x35
#define CC2500_SWOR 0x38
#define CC2500_SWORRST 0x3C
#define CC2500_SXOFF 0x32
#define CC2500_WRITE_BURST 0x40
#define CC2500_WRITE_SINGLE 0x00
#define CCP0 0xC8
#define CCP0_DEFAULT 0xC8
#define CCP1 0x00
#define CCP1_DEFAULT 0x00
#define CCPORTAB_H 
#define CCP_SUPPORT 0
#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )
#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
#define CC_ALIGN_CODE(n) __attribute__((aligned(n)))
#define CC_ALIGN_DATA(n) __attribute__((aligned(n)))
#define CC_FORCE_INLINE __attribute__((always_inline))
#define CC_LIKELY(x) __builtin_expect(!!(x), 1)
#define CC_NO_INLINE __attribute__((noinline))
#define CC_NO_RETURN __attribute__((noreturn))
#define CC_PACK __attribute__((packed))
#define CC_ROMCONST const
#define CC_SECTION(s) __attribute__((section(s)))
#define CC_UNLIKELY(x) __builtin_expect(!!(x), 0)
#define CC_USED __attribute__((used))
#define CC_WEAK __attribute__((weak))
#define CDC_ABSTRACT_CONTROL_MANAGEMENT 0x02U
#define CDC_ABSTRACT_CONTROL_MODEL 0x02U
#define CDC_CALL_MANAGEMENT 0x01U
#define CDC_CLEAR_COMM_FEATURE 0x04U
#define CDC_COMMUNICATION_INTERFACE_CLASS 0x02U
#define CDC_CS_INTERFACE 0x24U
#define CDC_DATA_INTERFACE_CLASS 0x0AU
#define CDC_GET_COMM_FEATURE 0x03U
#define CDC_GET_ENCAPSULATED_RESPONSE 0x01U
#define CDC_GET_LINE_CODING 0x21U
#define CDC_GET_OPERATION_PARMS 0x33U
#define CDC_GET_RINGER_PARMS 0x31U
#define CDC_HEADER 0x00U
#define CDC_PULSE_SETUP 0x12U
#define CDC_RING_AUX_JACK 0x15U
#define CDC_SEND_BREAK 0x23U
#define CDC_SEND_ENCAPSULATED_COMMAND 0x00U
#define CDC_SEND_PULSE 0x13U
#define CDC_SET_AUX_LINE_STATE 0x10U
#define CDC_SET_COMM_FEATURE 0x02U
#define CDC_SET_CONTROL_LINE_STATE 0x22U
#define CDC_SET_HOOK_STATE 0x11U
#define CDC_SET_LINE_CODING 0x20U
#define CDC_SET_OPERATION_PARMS 0x32U
#define CDC_SET_PULSE_TIME 0x14U
#define CDC_SET_RINGER_PARMS 0x30U
#define CDC_UNION 0x06U
#define CEC ((CEC_TypeDef *) CEC_BASE)
#define CEC_BASE (APB1PERIPH_BASE + 0x6C00UL)
#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk
#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos)
#define CEC_CFGR_BRDNOGEN_Pos (7U)
#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk
#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos)
#define CEC_CFGR_BREGEN_Pos (5U)
#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk
#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos)
#define CEC_CFGR_BRESTP_Pos (4U)
#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk
#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos)
#define CEC_CFGR_LBPEGEN_Pos (6U)
#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk
#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos)
#define CEC_CFGR_LSTN_Pos (31U)
#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk
#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos)
#define CEC_CFGR_OAR_Pos (16U)
#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk
#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos)
#define CEC_CFGR_RXTOL_Pos (3U)
#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk
#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk
#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos)
#define CEC_CFGR_SFTOPT_Pos (8U)
#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos)
#define CEC_CFGR_SFT_Pos (0U)
#define CEC_CR_CECEN CEC_CR_CECEN_Msk
#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos)
#define CEC_CR_CECEN_Pos (0U)
#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk
#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos)
#define CEC_CR_TXEOM_Pos (2U)
#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk
#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos)
#define CEC_CR_TXSOM_Pos (1U)
#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk
#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos)
#define CEC_IER_ARBLSTIE_Pos (7U)
#define CEC_IER_BREIE CEC_IER_BREIE_Msk
#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos)
#define CEC_IER_BREIE_Pos (3U)
#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk
#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos)
#define CEC_IER_LBPEIE_Pos (5U)
#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk
#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos)
#define CEC_IER_RXACKEIE_Pos (6U)
#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk
#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos)
#define CEC_IER_RXBRIE_Pos (0U)
#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk
#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos)
#define CEC_IER_RXENDIE_Pos (1U)
#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk
#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos)
#define CEC_IER_RXOVRIE_Pos (2U)
#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk
#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos)
#define CEC_IER_SBPEIE_Pos (4U)
#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk
#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos)
#define CEC_IER_TXACKEIE_Pos (12U)
#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk
#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos)
#define CEC_IER_TXBRIE_Pos (8U)
#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk
#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos)
#define CEC_IER_TXENDIE_Pos (9U)
#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk
#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos)
#define CEC_IER_TXERRIE_Pos (11U)
#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk
#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos)
#define CEC_IER_TXUDRIE_Pos (10U)
#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk
#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos)
#define CEC_ISR_ARBLST_Pos (7U)
#define CEC_ISR_BRE CEC_ISR_BRE_Msk
#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos)
#define CEC_ISR_BRE_Pos (3U)
#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk
#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos)
#define CEC_ISR_LBPE_Pos (5U)
#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk
#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos)
#define CEC_ISR_RXACKE_Pos (6U)
#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk
#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos)
#define CEC_ISR_RXBR_Pos (0U)
#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk
#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos)
#define CEC_ISR_RXEND_Pos (1U)
#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk
#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos)
#define CEC_ISR_RXOVR_Pos (2U)
#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk
#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos)
#define CEC_ISR_SBPE_Pos (4U)
#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk
#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos)
#define CEC_ISR_TXACKE_Pos (12U)
#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk
#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos)
#define CEC_ISR_TXBR_Pos (8U)
#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk
#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos)
#define CEC_ISR_TXEND_Pos (9U)
#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk
#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos)
#define CEC_ISR_TXERR_Pos (11U)
#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk
#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos)
#define CEC_ISR_TXUDR_Pos (10U)
#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk
#define CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos)
#define CEC_RXDR_RXD_Pos (0U)
#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk
#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos)
#define CEC_TXDR_TXD_Pos (0U)
#define CELLFULL 4.35
#define CFG_Debug(fmt,args...) 
#define CH7_OPTION CH7_SAVE_WP
#define CHALIGN_H 
#define CHANNEL_LR_RESCALE(x) (5 * x - 108)
#define CHANNEL_LR_SCALE(x) (int32_t(x) * 2 + 988)
#define CHANNEL_LR_SCALE_LEGACY(x) (CHANNEL_LR_RESCALE(x) + 988)
#define CHANNEL_RESCALE(x) (((5 * x) >> 2) - 430)
#define CHANNEL_SCALE(x) ((int32_t(x) * mult) / div + offset)
#define CHANNEL_SCALE(x) (int32_t(x) / 4 + 988)
#define CHANNEL_SCALE_LEGACY(x) CHANNEL_SCALE(CHANNEL_RESCALE(x))
#define CHAN_SCALE_FACTOR1 1000U
#define CHAN_SCALE_FACTOR2 1600U
#define CHAN_SCALE_OFFSET 875U
#define CHAPDEBUG(a) 
#define CHAP_DEFTIMEOUT 6
#define CHAP_DEFTRANSMITS 10
#define CHAP_MDTYPE_SUPPORTED (MDTYPE_NONE)
#define CHAP_SUPPORT 0
#define CHAR_BIT __CHAR_BIT__
#define CHAR_MAX UCHAR_MAX
#define CHAR_MIN 0
#define CHBSEM_H 
#define CHCHECKS_H 
#define CHCOND_H 
#define CHCORE_H 
#define CHCORE_TIMER_H 
#define CHCUSTOMER_H 
#define CHDEBUG_H 
#define CHDELEGATES_H 
#define CHDYNAMIC_H 
#define CHEARLY_H 
#define CHECKSUM_CHECK_ICMP 1
#define CHECKSUM_CHECK_ICMP6 1
#define CHECKSUM_CHECK_IP 1
#define CHECKSUM_CHECK_TCP 1
#define CHECKSUM_CHECK_UDP 1
#define CHECKSUM_GEN_ICMP 1
#define CHECKSUM_GEN_ICMP6 1
#define CHECKSUM_GEN_IP 1
#define CHECKSUM_GEN_IP_INLINE 1
#define CHECKSUM_GEN_TCP 1
#define CHECKSUM_GEN_UDP 1
#define CHECKSUM_REQUEST_STATUS_1 0xF9
#define CHECKSUM_REQUEST_STATUS_2 0xF2
#define CHECKSUM_REQUEST_STATUS_3 0xF0
#define CHECK_PAYLOAD_SIZE(id) if (!check_payload_size(MAVLINK_MSG_ID_ ## id ## _LEN)) return false
#define CHECK_PAYLOAD_SIZE2(id) if (!HAVE_PAYLOAD_SPACE(chan, id)) return false
#define CHECK_PAYLOAD_SIZE2_VOID(chan,id) if (!HAVE_PAYLOAD_SPACE(chan, id)) return
#define CHECK_REMOUNT() do { if (remount_needed && !remount_file_system()) { errno = EIO; return -1; }} while (0)
#define CHECK_REMOUNT_NULL() do { if (remount_needed && !remount_file_system()) { errno = EIO; return NULL; }} while (0)
#define CHECK_SCALER_DEFAULT 100
#define CHECK_SIZE(d) need_re_sync = (message_ofs + (msg_len=sizeof(d)) > buffer_end); if (need_re_sync) break
#define CHECK_STREAM(stream,ret) while (stream == NULL || stream->fd < 0) { errno = EBADF; return ret; }
#define CHECK_UNREG_LIMIT_RETURN if (_unreg_compass_count == COMPASS_MAX_UNREG_DEV) return
#define CHEVENTS_H 
#define CHFACTORY_H 
#define CHIBIOS_BOARD_NAME "AIRLink"
#define CHIBIOS_GIT_VERSION "88b84600"
#define CHIBIOS_SCHEDULER_MAX_TIMER_PROCS 8
#define CHIBIOS_SHORT_BOARD_NAME CHIBIOS_BOARD_NAME
#define CHILD_MAX 40
#define CHINSTANCES_H 
#define CHIP_ID_REG 0x40
#define CHIP_ID_VAL 0x32
#define CHJOBS_H 
#define CHLIB_H 
#define CHLICENSE_H 
#define CHLISTS_H 
#define CHMBOXES_H 
#define CHMEMCORE_H 
#define CHMEMHEAPS_H 
#define CHMEMPOOLS_H 
#define CHMSG_H 
#define CHMTX_H 
#define CHN_BREAK_DETECTED (eventflags_t)1024
#define CHN_BUFFER_FULL_ERROR (eventflags_t)2048
#define CHN_CONNECTED (eventflags_t)1
#define CHN_CTL_INVALID 0
#define CHN_CTL_NOP 1
#define CHN_CTL_TX_WAIT 2
#define CHN_DISCONNECTED (eventflags_t)2
#define CHN_FRAMING_ERROR (eventflags_t)64
#define CHN_IDLE_DETECTED (eventflags_t)512
#define CHN_INPUT_AVAILABLE (eventflags_t)4
#define CHN_NOISE_ERROR (eventflags_t)128
#define CHN_NO_ERROR (eventflags_t)0
#define CHN_OUTPUT_EMPTY (eventflags_t)8
#define CHN_OVERRUN_ERROR (eventflags_t)256
#define CHN_PARITY_ERROR (eventflags_t)32
#define CHN_TRANSMISSION_END (eventflags_t)16
#define CHOBJCACHES_H 
#define CHOBJECTS_H 
#define CHOBJFIFOS_H 
#define CHPIPES_H 
#define CHPORT_H 
#define CHPRINTF_H 
#define CHPRINTF_USE_FLOAT FALSE
#define CHREGISTRY_H 
#define CHRESTRICTIONS_H 
#define CHRFCU_H 
#define CHSCHD_H 
#define CHSEM_H 
#define CHSTATS_H 
#define CHSYS_H 
#define CHTHREADS_H 
#define CHTIME_H 
#define CHTM_H 
#define CHTRACE_H 
#define CHTYPES_H 
#define CHVERSION_H 
#define CHVT_H 
#define CH_1 0
#define CH_10 9
#define CH_11 10
#define CH_12 11
#define CH_13 12
#define CH_14 13
#define CH_15 14
#define CH_16 15
#define CH_17 16
#define CH_18 17
#define CH_19 18
#define CH_2 1
#define CH_20 19
#define CH_21 20
#define CH_22 21
#define CH_23 22
#define CH_24 23
#define CH_25 24
#define CH_26 25
#define CH_27 26
#define CH_28 27
#define CH_29 28
#define CH_3 2
#define CH_30 29
#define CH_31 30
#define CH_32 31
#define CH_4 3
#define CH_5 4
#define CH_6 5
#define CH_7 6
#define CH_8 7
#define CH_9 8
#define CH_CFG_CONTEXT_SWITCH_HOOK(ntp,otp) { }
#define CH_CFG_FACTORY_GENERIC_BUFFERS FALSE
#define CH_CFG_FACTORY_MAILBOXES FALSE
#define CH_CFG_FACTORY_MAX_NAMES_LENGTH 8
#define CH_CFG_FACTORY_OBJECTS_REGISTRY FALSE
#define CH_CFG_FACTORY_OBJ_FIFOS FALSE
#define CH_CFG_FACTORY_PIPES FALSE
#define CH_CFG_FACTORY_SEMAPHORES FALSE
#define CH_CFG_IDLE_ENTER_HOOK() { }
#define CH_CFG_IDLE_LEAVE_HOOK() { }
#define CH_CFG_IDLE_LOOP_HOOK() { }
#define CH_CFG_INTERVALS_SIZE CH_CFG_ST_RESOLUTION
#define CH_CFG_IRQ_EPILOGUE_HOOK() { }
#define CH_CFG_IRQ_PROLOGUE_HOOK() { }
#define CH_CFG_MEMCORE_SIZE 0
#define CH_CFG_NO_IDLE_THREAD FALSE
#define CH_CFG_OPTIMIZE_SPEED TRUE
#define CH_CFG_OS_INSTANCE_EXTRA_FIELDS 
#define CH_CFG_OS_INSTANCE_INIT_HOOK(oip) { }
#define CH_CFG_RUNTIME_FAULTS_HOOK(mask) { }
#define CH_CFG_SMP_MODE FALSE
#define CH_CFG_STACK_OVERFLOW_HOOK(tp) { extern void stack_overflow(thread_t *tp); stack_overflow(tp); }
#define CH_CFG_ST_FREQUENCY 1000000
#define CH_CFG_ST_RESOLUTION 32
#define CH_CFG_ST_TIMEDELTA 10
#define CH_CFG_SYSTEM_EXTRA_FIELDS 
#define CH_CFG_SYSTEM_HALT_HOOK(reason) do { extern void memory_flush_all(void); memory_flush_all(); extern void system_halt_hook(void); system_halt_hook(); } while(0)
#define CH_CFG_SYSTEM_INIT_HOOK() { }
#define CH_CFG_SYSTEM_TICK_HOOK() { }
#define CH_CFG_THREAD_EXIT_HOOK(tp) { }
#define CH_CFG_THREAD_EXTRA_FIELDS 
#define CH_CFG_THREAD_INIT_HOOK(tp) { }
#define CH_CFG_TIME_QUANTUM 0
#define CH_CFG_TIME_TYPES_SIZE 32
#define CH_CFG_TRACE_HOOK(tep) { }
#define CH_CFG_USE_CONDVARS FALSE
#define CH_CFG_USE_CONDVARS_TIMEOUT FALSE
#define CH_CFG_USE_DELEGATES FALSE
#define CH_CFG_USE_DYNAMIC TRUE
#define CH_CFG_USE_EVENTS TRUE
#define CH_CFG_USE_EVENTS_TIMEOUT TRUE
#define CH_CFG_USE_FACTORY FALSE
#define CH_CFG_USE_HEAP TRUE
#define CH_CFG_USE_JOBS FALSE
#define CH_CFG_USE_MAILBOXES FALSE
#define CH_CFG_USE_MEMCORE TRUE
#define CH_CFG_USE_MEMPOOLS FALSE
#define CH_CFG_USE_MESSAGES FALSE
#define CH_CFG_USE_MESSAGES_PRIORITY FALSE
#define CH_CFG_USE_MUTEXES TRUE
#define CH_CFG_USE_MUTEXES_RECURSIVE TRUE
#define CH_CFG_USE_OBJ_CACHES FALSE
#define CH_CFG_USE_OBJ_FIFOS FALSE
#define CH_CFG_USE_PIPES FALSE
#define CH_CFG_USE_REGISTRY TRUE
#define CH_CFG_USE_SEMAPHORES TRUE
#define CH_CFG_USE_SEMAPHORES_PRIORITY FALSE
#define CH_CFG_USE_TIMESTAMP TRUE
#define CH_CFG_USE_TM TRUE
#define CH_CFG_USE_WAITEXIT TRUE
#define CH_CUSTOMER_ID_CODE "xxxx-yyyy"
#define CH_CUSTOMER_ID_STRING "Santa, North Pole"
#define CH_CUSTOMER_LICENSE_EOS_DATE 209912
#define CH_CUSTOMER_LICENSE_VERSION_DATE (((CH_CUSTOMER_LICENSE_VERSION_YEAR + 2000) * 100) + CH_CUSTOMER_LICENSE_VERSION_MONTH)
#define CH_CUSTOMER_LICENSE_VERSION_MONTH 12
#define CH_CUSTOMER_LICENSE_VERSION_YEAR 99
#define CH_CUSTOMER_LIC_EX TRUE
#define CH_CUSTOMER_LIC_NIL TRUE
#define CH_CUSTOMER_LIC_OSLIB TRUE
#define CH_CUSTOMER_LIC_PORT_ARM79 TRUE
#define CH_CUSTOMER_LIC_PORT_CM0 TRUE
#define CH_CUSTOMER_LIC_PORT_CM3 TRUE
#define CH_CUSTOMER_LIC_PORT_CM33 TRUE
#define CH_CUSTOMER_LIC_PORT_CM4 TRUE
#define CH_CUSTOMER_LIC_PORT_CM7 TRUE
#define CH_CUSTOMER_LIC_PORT_E200Z0 TRUE
#define CH_CUSTOMER_LIC_PORT_E200Z2 TRUE
#define CH_CUSTOMER_LIC_PORT_E200Z3 TRUE
#define CH_CUSTOMER_LIC_PORT_E200Z4 TRUE
#define CH_CUSTOMER_LIC_RT TRUE
#define CH_CUSTOMER_LIC_SB TRUE
#define CH_DBG_ENABLE_ASSERTS FALSE
#define CH_DBG_ENABLE_CHECKS FALSE
#define CH_DBG_ENABLE_STACK_CHECK TRUE
#define CH_DBG_FILL_THREADS TRUE
#define CH_DBG_STACK_FILL_VALUE 0x55
#define CH_DBG_STATISTICS TRUE
#define CH_DBG_SYSTEM_STATE_CHECK FALSE
#define CH_DBG_THREADS_PROFILING FALSE
#define CH_DBG_TRACE_BUFFER_SIZE 128
#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
#define CH_DBG_TRACE_MASK_ALL (CH_DBG_TRACE_MASK_READY | CH_DBG_TRACE_MASK_SWITCH | CH_DBG_TRACE_MASK_ISR | CH_DBG_TRACE_MASK_HALT | CH_DBG_TRACE_MASK_USER)
#define CH_DBG_TRACE_MASK_DISABLED 255U
#define CH_DBG_TRACE_MASK_HALT 8U
#define CH_DBG_TRACE_MASK_ISR 4U
#define CH_DBG_TRACE_MASK_NONE 0U
#define CH_DBG_TRACE_MASK_READY 1U
#define CH_DBG_TRACE_MASK_SLOW (CH_DBG_TRACE_MASK_READY | CH_DBG_TRACE_MASK_SWITCH | CH_DBG_TRACE_MASK_HALT | CH_DBG_TRACE_MASK_USER)
#define CH_DBG_TRACE_MASK_SWITCH 2U
#define CH_DBG_TRACE_MASK_USER 16U
#define CH_DEPLOY_NONE 0
#define CH_DEPLOY_UNLIMITED -1
#define CH_FAST_IRQ_HANDLER(id) PORT_FAST_IRQ_HANDLER(id)
#define CH_FEATURES_BASIC 0
#define CH_FEATURES_FULL 2
#define CH_FEATURES_INTERMEDIATE 1
#define CH_FLAG_MODE_HEAP (tmode_t)1U
#define CH_FLAG_MODE_MASK (tmode_t)3U
#define CH_FLAG_MODE_MPOOL (tmode_t)2U
#define CH_FLAG_MODE_STATIC (tmode_t)0U
#define CH_FLAG_TERMINATE (tmode_t)4U
#define CH_H 
#define CH_HAL_MAJOR 8
#define CH_HAL_MINOR 4
#define CH_HAL_PATCH 0
#define CH_HAL_STABLE 1
#define CH_HAL_VERSION "8.4.0"
#define CH_HEAP_ALIGNMENT 8U
#define CH_HEAP_AREA(name,size) ALIGNED_VAR(CH_HEAP_ALIGNMENT) uint8_t name[MEM_ALIGN_NEXT((size), CH_HEAP_ALIGNMENT)]
#define CH_INTEGRITY_PORT 8U
#define CH_INTEGRITY_REGISTRY 4U
#define CH_INTEGRITY_RLIST 1U
#define CH_INTEGRITY_VTLIST 2U
#define CH_IRQ_EPILOGUE() __dbg_check_leave_isr(); __trace_isr_leave(__func__); CH_CFG_IRQ_EPILOGUE_HOOK(); PORT_IRQ_EPILOGUE()
#define CH_IRQ_HANDLER(id) PORT_IRQ_HANDLER(id)
#define CH_IRQ_IS_VALID_KERNEL_PRIORITY(prio) PORT_IRQ_IS_VALID_KERNEL_PRIORITY(prio)
#define CH_IRQ_IS_VALID_PRIORITY(prio) PORT_IRQ_IS_VALID_PRIORITY(prio)
#define CH_IRQ_PROLOGUE() PORT_IRQ_PROLOGUE(); CH_CFG_IRQ_PROLOGUE_HOOK(); __stats_increase_irq(); __trace_isr_enter(__func__); __dbg_check_enter_isr()
#define CH_KERNEL_MAJOR 7
#define CH_KERNEL_MINOR 0
#define CH_KERNEL_PATCH 4
#define CH_KERNEL_STABLE 1
#define CH_KERNEL_VERSION "7.0.4"
#define CH_LICENSE CH_LICENSE_GPL
#define CH_LICENSE_COMMERCIAL_DEV_1000 3
#define CH_LICENSE_COMMERCIAL_DEV_5000 4
#define CH_LICENSE_COMMERCIAL_FREE 2
#define CH_LICENSE_COMMERCIAL_FULL 5
#define CH_LICENSE_COMMERCIAL_RUNTIME 6
#define CH_LICENSE_FEATURES CH_FEATURES_FULL
#define CH_LICENSE_GPL 0
#define CH_LICENSE_GPL_EXCEPTION 1
#define CH_LICENSE_ID_CODE "N/A"
#define CH_LICENSE_ID_STRING "N/A"
#define CH_LICENSE_MAX_DEPLOY CH_DEPLOY_UNLIMITED
#define CH_LICENSE_MODIFIABLE_CODE TRUE
#define CH_LICENSE_PARTNER 7
#define CH_LICENSE_TYPE_STRING "GNU General Public License 3 (GPL3)"
#define CH_MODE_DEFAULT 5
#define CH_NONE 255
#define CH_OSLIB_MAJOR 1
#define CH_OSLIB_MINOR 3
#define CH_OSLIB_PATCH 1
#define CH_OSLIB_STABLE 1
#define CH_OSLIB_VERSION "1.3.1"
#define CH_QUEUE_DECL(name) ch_queue_t name = __CH_QUEUE_DATA(name)
#define CH_RFCU_ALL_FAULTS ((rfcu_mask_t)-1)
#define CH_RFCU_VT_INSUFFICIENT_DELTA 1U
#define CH_RFCU_VT_SKIPPED_DEADLINE 2U
#define CH_STATE_CURRENT (tstate_t)1
#define CH_STATE_FINAL (tstate_t)15
#define CH_STATE_NAMES "READY", "CURRENT", "WTSTART", "SUSPENDED", "QUEUED", "WTSEM", "WTMTX", "WTCOND", "SLEEPING", "WTEXIT", "WTOREVT", "WTANDEVT", "SNDMSGQ", "SNDMSG", "WTMSG", "FINAL"
#define CH_STATE_QUEUED (tstate_t)4
#define CH_STATE_READY (tstate_t)0
#define CH_STATE_SLEEPING (tstate_t)8
#define CH_STATE_SNDMSG (tstate_t)13
#define CH_STATE_SNDMSGQ (tstate_t)12
#define CH_STATE_SUSPENDED (tstate_t)3
#define CH_STATE_WTANDEVT (tstate_t)11
#define CH_STATE_WTCOND (tstate_t)7
#define CH_STATE_WTEXIT (tstate_t)9
#define CH_STATE_WTMSG (tstate_t)14
#define CH_STATE_WTMTX (tstate_t)6
#define CH_STATE_WTOREVT (tstate_t)10
#define CH_STATE_WTSEM (tstate_t)5
#define CH_STATE_WTSTART (tstate_t)2
#define CH_STORAGE_LINE_SHIFT 3
#define CH_STORAGE_LINE_SIZE (1<<CH_STORAGE_LINE_SHIFT)
#define CH_STORAGE_NUM_LINES (CH_STORAGE_SIZE/CH_STORAGE_LINE_SIZE)
#define CH_STORAGE_SIZE HAL_STORAGE_SIZE
#define CH_SYS_CORE0_MEMORY 
#define CH_SYS_CORE1_MEMORY 
#define CH_TRACE_TYPE_HALT 5U
#define CH_TRACE_TYPE_ISR_ENTER 3U
#define CH_TRACE_TYPE_ISR_LEAVE 4U
#define CH_TRACE_TYPE_READY 1U
#define CH_TRACE_TYPE_SWITCH 2U
#define CH_TRACE_TYPE_UNUSED 0U
#define CH_TRACE_TYPE_USER 6U
#define CH_VERSION "2021.11.3"
#define CH_VERSION_DATE (((CH_VERSION_YEAR + 2000) * 100) + CH_VERSION_MONTH)
#define CH_VERSION_MONTH 11
#define CH_VERSION_NICKNAME "Montepertuso"
#define CH_VERSION_PATCH 3
#define CH_VERSION_STABLE 1
#define CH_VERSION_YEAR 21
#define CILEN_ADDR 6
#define CILEN_ADDRS 10
#define CILEN_CBCP 3
#define CILEN_CHAR 3
#define CILEN_COMPRESS 4
#define CILEN_LONG 6
#define CILEN_SHORT 4
#define CILEN_VJ 6
#define CILEN_VOID 2
#define CIST_FIN (1<<8)
#define CIST_FRESH (1<<3)
#define CIST_HOOKED (1<<2)
#define CIST_HOOKYIELD (1<<6)
#define CIST_LEQ (1<<7)
#define CIST_LUA (1<<1)
#define CIST_OAH (1<<0)
#define CIST_TAIL (1<<5)
#define CIST_YPCALL (1<<4)
#define CI_ACCOMPRESSION 8
#define CI_ADDR 3
#define CI_ADDRS 1
#define CI_ASYNCMAP 2
#define CI_AUTHTYPE 3
#define CI_CALLBACK 13
#define CI_COBS 25
#define CI_EPDISC 19
#define CI_FCSALTERN 9
#define CI_I18N 28
#define CI_LCPAUTH 24
#define CI_LDISC 23
#define CI_MAGICNUMBER 5
#define CI_MPHDRFMT 27
#define CI_MPPLUS 22
#define CI_MRRU 17
#define CI_MRU 1
#define CI_NUMBERED 11
#define CI_PCOMPRESSION 7
#define CI_PREFELIS 26
#define CI_QUALITY 4
#define CI_SDL 29
#define CI_SDP 10
#define CI_SSNHF 18
#define CI_VENDOR 0
#define CLASS_NO_COPY(c) c(const c &other) = delete; c &operator=(const c&) = delete
#define CLEANFLIGHT_IDENTIFIER "CLFL"
#define CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))
#define CLEAR_REG(REG) ((REG) = (0x0))
#define CLICK_CFG 0x38
#define CLICK_CFG_XD (0x1 << 1)
#define CLICK_CFG_XS (0x1 << 0)
#define CLICK_CFG_YD (0x1 << 3)
#define CLICK_CFG_YS (0x1 << 2)
#define CLICK_CFG_ZD (0x1 << 5)
#define CLICK_CFG_ZS (0x1 << 4)
#define CLICK_SRC 0x39
#define CLICK_SRC_DCLICK (0x1 << 5)
#define CLICK_SRC_IA (0x1 << 6)
#define CLICK_SRC_SCLICK (0x1 << 4)
#define CLICK_SRC_SIGN (0x1 << 3)
#define CLICK_SRC_X (0x1 << 0)
#define CLICK_SRC_Y (0x1 << 1)
#define CLICK_SRC_Z (0x1 << 2)
#define CLICK_THS 0x3A
#define CLK_TCK CLOCKS_PER_SEC
#define CLOCKS_PER_SEC _CLOCKS_PER_SEC_
#define CLOCK_ALLOWED 1
#define CLOCK_BOOTTIME ((clockid_t) 7)
#define CLOCK_BOOTTIME_ALARM ((clockid_t) 9)
#define CLOCK_DISABLED 0
#define CLOCK_DISALLOWED 0
#define CLOCK_ENABLED 1
#define CLOCK_MONOTONIC_COARSE ((clockid_t) 6)
#define CLOCK_MONOTONIC_RAW ((clockid_t) 5)
#define CLOCK_REALTIME ((clockid_t) 1)
#define CLOCK_REALTIME_ALARM ((clockid_t) 8)
#define CLOCK_REALTIME_COARSE ((clockid_t) 0)
#define CMD_AUTO_PID 35
#define CMD_BOARD_INFO 'V'
#define CMD_BOARD_INFO_3 20
#define CMD_CALIB_ACC 'A'
#define CMD_CALIB_BAT 'B'
#define CMD_CALIB_EXT_GAIN 'G'
#define CMD_CALIB_GYRO 'g'
#define CMD_CALIB_OFFSET 'O'
#define CMD_CALIB_POLES 'P'
#define CMD_CONFIRM 'C'
#define CMD_CONTROL 'C'
#define CMD_ERASE_FLASH 0x02
#define CMD_ERROR 255
#define CMD_EXECUTE_MENU 'E'
#define CMD_GET_ANGLES 'I'
#define CMD_HELPER_DATA 'H'
#define CMD_KEEP_ALIVE 0xFD
#define CMD_MEASURE 0x0A
#define CMD_MEAS_LN 0x70df
#define CMD_MEAS_LP 0x609c
#define CMD_MEAS_N 0x6825
#define CMD_MEAS_ULN 0x7866
#define CMD_MOTORS_OFF 'm'
#define CMD_MOTORS_ON 'M'
#define CMD_PROG_EEPROM 0x05
#define CMD_PROG_FLASH 0x01
#define CMD_QUEUE_PARAMS_INFO_3 30
#define CMD_READ_EEPROM 0x04
#define CMD_READ_FLASH_ATM 0x07
#define CMD_READ_FLASH_SIL 0x03
#define CMD_READ_ID 0xEFC8
#define CMD_READ_ID 0xefc8
#define CMD_READ_OTP 0xc7f7
#define CMD_READ_PARAMS 'R'
#define CMD_READ_PARAMS_3 21
#define CMD_READ_PARAMS_EXT 33
#define CMD_READ_PROFILE_NAMES 28
#define CMD_READ_PT CMD_READ_PT_MODE_3
#define CMD_READ_PT_MODE_1 0x401A
#define CMD_READ_PT_MODE_3 0x5059
#define CMD_READ_SRAM 0x06
#define CMD_READ_TP_MODE_1 0x609C
#define CMD_READ_TP_MODE_3 0x70DF
#define CMD_REALTIME_DATA 'D'
#define CMD_REALTIME_DATA_3 23
#define CMD_RESET 'r'
#define CMD_RUN 0x00
#define CMD_SAVE_PARAMS_3 32
#define CMD_SELECT_IMU_3 24
#define CMD_SERVO_OUT 36
#define CMD_SET_ADDR 0xc595
#define CMD_SET_ADDRESS 0xFF
#define CMD_SET_BUFFER 0xFE
#define CMD_SET_PARAMS_3 31
#define CMD_SOFT_RESET 0x805D
#define CMD_SOFT_RESET 0x805d
#define CMD_TRIGGER_PIN 'T'
#define CMD_USE_DEFAULTS 'F'
#define CMD_VERIFY_FLASH 0x03
#define CMD_VERIFY_FLASH_ARM 0x04
#define CMD_WRITE_PARAMS 'W'
#define CMD_WRITE_PARAMS_3 22
#define CMD_WRITE_PARAMS_EXT 34
#define CMD_WRITE_PROFILE_NAMES 29
#define CMM 0x71
#define CMPARAMS_H 
#define CMSG_DATA(cmsg) ((void*)((u8_t *)(cmsg) + ALIGN_D(sizeof(struct cmsghdr))))
#define CMSG_FIRSTHDR(mhdr) ((mhdr)->msg_controllen >= sizeof(struct cmsghdr) ? (struct cmsghdr *)(mhdr)->msg_control : (struct cmsghdr *)NULL)
#define CMSG_LEN(length) (ALIGN_D(sizeof(struct cmsghdr)) + length)
#define CMSG_NXTHDR(mhdr,cmsg) (((cmsg) == NULL) ? CMSG_FIRSTHDR(mhdr) : (((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len) + ALIGN_D(sizeof(struct cmsghdr)) > (u8_t *)((mhdr)->msg_control) + (mhdr)->msg_controllen) ? (struct cmsghdr *)NULL : (struct cmsghdr *)((void*)((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len)))))
#define CMSG_SPACE(length) (ALIGN_D(sizeof(struct cmsghdr)) + ALIGN_H(length))
#define CNTL1_REG 0x30
#define CNTL1_REG 0xA
#define CNTL1_VAL_SINGLE_MEASUREMENT_MODE 0x1
#define CNTL2_REG 0x31
#define CNTL2_REG 0xB
#define CNTL2_VAL_CONT_ODR0P5_MODE 0xD
#define CNTL2_VAL_CONT_ODR100_MODE 0x8
#define CNTL2_VAL_CONT_ODR10_MODE 0x2
#define CNTL2_VAL_CONT_ODR1_MODE 0xC
#define CNTL2_VAL_CONT_ODR200_MODE 0xA
#define CNTL2_VAL_CONT_ODR20_MODE 0x4
#define CNTL2_VAL_CONT_ODR50_MODE 0x6
#define CNTL2_VAL_CONT_ODR8_MODE 0xB
#define CNTL2_VAL_SINGLE_MODE 0x1
#define CNTL2_VAL_SINGLE_TEST_MODE 0x10
#define CNTL2_VAL_SRST 1
#define CNTL2_VAL_STANDBY_MODE 0x0
#define CNTL3_REG 0x32
#define CNTL3_VAL_DRDY_EN (1 << 3)
#define CNTL3_VAL_DRDY_POLARITY_HIGH (1 << 2)
#define CNTL3_VAL_SRST 1
#define CNTL4_REG 0x34
#define CNTL4_VAL_DYNAMIC_RANGE_200 0x1
#define CNTL4_VAL_DYNAMIC_RANGE_500 0
#define CODENAME(x) ((x) == CONFACK ? "ACK" : (x) == CONFNAK ? "NAK" : "REJ")
#define CODEREJ 7
#define CODE_REQUEST_STATUS_1 0x04
#define CODE_REQUEST_STATUS_2 0x0B
#define CODE_REQUEST_STATUS_3 0x0D
#define CODE_SET_VALUE 0xC9
#define COLL_WEIGHTS_MAX 0
#define COLUMN(X) ((X * 7) + 0)
#define COMMAND_BUFFER_LEN 15
#define COMM_ACTIVITY_TIMEOUT_MS 200
#define COMPASS_CAL_ENABLED AP_COMPASS_ENABLED && AP_AHRS_DCM_ENABLED
#define COMPASS_CAL_NUM_ELLIPSOID_PARAMS 9
#define COMPASS_CAL_NUM_SAMPLES 300
#define COMPASS_CAL_NUM_SPHERE_PARAMS 4
#define COMPASS_CAL_SAMPLE_SCALE_TO_FIXED(__X) ((int16_t)constrain_float(roundf(__X*8.0f), INT16_MIN, INT16_MAX))
#define COMPASS_CAL_SAMPLE_SCALE_TO_FLOAT(__X) (__X/8.0f)
#define COMPASS_LEARN_DEFAULT Compass::LearnType::NONE
#define COMPASS_LEARN_ENABLED AP_COMPASS_CALIBRATION_FIXED_YAW_ENABLED
#define COMPASS_MAX_BACKEND HAL_COMPASS_MAX_SENSORS
#define COMPASS_MAX_INSTANCES HAL_COMPASS_MAX_SENSORS
#define COMPASS_MAX_SCALE_FACTOR 1.5
#define COMPASS_MAX_UNREG_DEV 5
#define COMPASS_MIN_SCALE_FACTOR (1.0/COMPASS_MAX_SCALE_FACTOR)
#define COMPASS_MOT_ENABLED 1
#define COM_HEX_EQUIPMENT_FLOW_MEASUREMENT_ID 20200
#define COM_HEX_EQUIPMENT_FLOW_MEASUREMENT_MAX_SIZE 21
#define COM_HEX_EQUIPMENT_FLOW_MEASUREMENT_SIGNATURE (0x6A908866BCB49C18ULL)
#define COM_HIMARK_SERVO_SERVOCMD_ID 2018
#define COM_HIMARK_SERVO_SERVOCMD_MAX_SIZE 22
#define COM_HIMARK_SERVO_SERVOCMD_SIGNATURE (0x5D09E48551CE9194ULL)
#define COM_HIMARK_SERVO_SERVOINFO_ERROR_STATUS_DATA_ERROR 1
#define COM_HIMARK_SERVO_SERVOINFO_ERROR_STATUS_NO_ERROR 0
#define COM_HIMARK_SERVO_SERVOINFO_ID 2019
#define COM_HIMARK_SERVO_SERVOINFO_MAX_SIZE 12
#define COM_HIMARK_SERVO_SERVOINFO_SIGNATURE (0xCA8F4B8F97D23B57ULL)
#define COM_HOBBYWING_ESC_GETESCID_ID 20013
#define COM_HOBBYWING_ESC_GETESCID_MAX_SIZE 4
#define COM_HOBBYWING_ESC_GETESCID_SIGNATURE (0x00004E2DULL)
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_ID 241
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_REQUEST_ID 241
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_REQUEST_MAX_SIZE 1
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_REQUEST_OPTION_CLEAR 1
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_REQUEST_SIGNATURE (0xB81DBD4EC9A5977DULL)
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_RESPONSE_ID 241
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_RESPONSE_MAX_SIZE 7
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_RESPONSE_SIGNATURE (0xB81DBD4EC9A5977DULL)
#define COM_HOBBYWING_ESC_GETMAINTENANCEINFORMATION_SIGNATURE (0xB81DBD4EC9A5977DULL)
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_ID 242
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_REQUEST_ID 242
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_REQUEST_MAX_SIZE 1
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_REQUEST_SIGNATURE (0x1506774DA3930BFDULL)
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_RESPONSE_ID 242
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_RESPONSE_MAX_SIZE 7
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_RESPONSE_SIGNATURE (0x1506774DA3930BFDULL)
#define COM_HOBBYWING_ESC_GETMAJORCONFIG_SIGNATURE (0x1506774DA3930BFDULL)
#define COM_HOBBYWING_ESC_RAWCOMMAND_ID 20100
#define COM_HOBBYWING_ESC_RAWCOMMAND_MAX_SIZE 15
#define COM_HOBBYWING_ESC_RAWCOMMAND_SIGNATURE (0xBDF086C79F6640ADULL)
#define COM_HOBBYWING_ESC_SELFTEST_ID 216
#define COM_HOBBYWING_ESC_SELFTEST_REQUEST_ID 216
#define COM_HOBBYWING_ESC_SELFTEST_REQUEST_MAX_SIZE 0
#define COM_HOBBYWING_ESC_SELFTEST_REQUEST_SIGNATURE (0xC48D4DE61C5295DFULL)
#define COM_HOBBYWING_ESC_SELFTEST_RESPONSE_ID 216
#define COM_HOBBYWING_ESC_SELFTEST_RESPONSE_MAX_SIZE 1
#define COM_HOBBYWING_ESC_SELFTEST_RESPONSE_SIGNATURE (0xC48D4DE61C5295DFULL)
#define COM_HOBBYWING_ESC_SELFTEST_RESPONSE_STATUS_FAIL 1
#define COM_HOBBYWING_ESC_SELFTEST_RESPONSE_STATUS_PASS 0
#define COM_HOBBYWING_ESC_SELFTEST_SIGNATURE (0xC48D4DE61C5295DFULL)
#define COM_HOBBYWING_ESC_SETANGLE_ID 217
#define COM_HOBBYWING_ESC_SETANGLE_REQUEST_ID 217
#define COM_HOBBYWING_ESC_SETANGLE_REQUEST_MAX_SIZE 3
#define COM_HOBBYWING_ESC_SETANGLE_REQUEST_SIGNATURE (0x81D9B10761C28E0AULL)
#define COM_HOBBYWING_ESC_SETANGLE_RESPONSE_ID 217
#define COM_HOBBYWING_ESC_SETANGLE_RESPONSE_MAX_SIZE 6
#define COM_HOBBYWING_ESC_SETANGLE_RESPONSE_SIGNATURE (0x81D9B10761C28E0AULL)
#define COM_HOBBYWING_ESC_SETANGLE_SIGNATURE (0x81D9B10761C28E0AULL)
#define COM_HOBBYWING_ESC_SETBAUD_ID 211
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_BAUD_100KBPS 4
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_BAUD_1MBPS 0
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_BAUD_200KBPS 3
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_BAUD_250KBPS 2
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_BAUD_500KBPS 1
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_BAUD_50KBPS 5
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_ID 211
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_MAX_SIZE 1
#define COM_HOBBYWING_ESC_SETBAUD_REQUEST_SIGNATURE (0xADA98653B52DE435ULL)
#define COM_HOBBYWING_ESC_SETBAUD_RESPONSE_ID 211
#define COM_HOBBYWING_ESC_SETBAUD_RESPONSE_MAX_SIZE 0
#define COM_HOBBYWING_ESC_SETBAUD_RESPONSE_SIGNATURE (0xADA98653B52DE435ULL)
#define COM_HOBBYWING_ESC_SETBAUD_SIGNATURE (0xADA98653B52DE435ULL)
#define COM_HOBBYWING_ESC_SETDIRECTION_ID 213
#define COM_HOBBYWING_ESC_SETDIRECTION_REQUEST_DIRECTION_CLOCKWISE 0
#define COM_HOBBYWING_ESC_SETDIRECTION_REQUEST_DIRECTION_COUNTER_CLOCKWISE 1
#define COM_HOBBYWING_ESC_SETDIRECTION_REQUEST_DIRECTION_QUERY 255
#define COM_HOBBYWING_ESC_SETDIRECTION_REQUEST_ID 213
#define COM_HOBBYWING_ESC_SETDIRECTION_REQUEST_MAX_SIZE 1
#define COM_HOBBYWING_ESC_SETDIRECTION_REQUEST_SIGNATURE (0x9D793111D262BA68ULL)
#define COM_HOBBYWING_ESC_SETDIRECTION_RESPONSE_ID 213
#define COM_HOBBYWING_ESC_SETDIRECTION_RESPONSE_MAX_SIZE 1
#define COM_HOBBYWING_ESC_SETDIRECTION_RESPONSE_SIGNATURE (0x9D793111D262BA68ULL)
#define COM_HOBBYWING_ESC_SETDIRECTION_SIGNATURE (0x9D793111D262BA68ULL)
#define COM_HOBBYWING_ESC_SETID_ID 210
#define COM_HOBBYWING_ESC_SETID_REQUEST_ID 210
#define COM_HOBBYWING_ESC_SETID_REQUEST_MAX_SIZE 2
#define COM_HOBBYWING_ESC_SETID_REQUEST_SIGNATURE (0xC323CB5E9EC2B6F7ULL)
#define COM_HOBBYWING_ESC_SETID_RESPONSE_ID 210
#define COM_HOBBYWING_ESC_SETID_RESPONSE_MAX_SIZE 2
#define COM_HOBBYWING_ESC_SETID_RESPONSE_SIGNATURE (0xC323CB5E9EC2B6F7ULL)
#define COM_HOBBYWING_ESC_SETID_SIGNATURE (0xC323CB5E9EC2B6F7ULL)
#define COM_HOBBYWING_ESC_SETLED_ID 212
#define COM_HOBBYWING_ESC_SETLED_REQUEST_BLINK_1HZ 1
#define COM_HOBBYWING_ESC_SETLED_REQUEST_BLINK_2HZ 2
#define COM_HOBBYWING_ESC_SETLED_REQUEST_BLINK_5HZ 5
#define COM_HOBBYWING_ESC_SETLED_REQUEST_BLINK_OFF 0
#define COM_HOBBYWING_ESC_SETLED_REQUEST_COLOR_B 1
#define COM_HOBBYWING_ESC_SETLED_REQUEST_COLOR_G 2
#define COM_HOBBYWING_ESC_SETLED_REQUEST_COLOR_R 4
#define COM_HOBBYWING_ESC_SETLED_REQUEST_ID 212
#define COM_HOBBYWING_ESC_SETLED_REQUEST_MAX_SIZE 3
#define COM_HOBBYWING_ESC_SETLED_REQUEST_OPTION_SAVE 1
#define COM_HOBBYWING_ESC_SETLED_REQUEST_SIGNATURE (0xB493BD48C0853EE5ULL)
#define COM_HOBBYWING_ESC_SETLED_RESPONSE_ID 212
#define COM_HOBBYWING_ESC_SETLED_RESPONSE_MAX_SIZE 3
#define COM_HOBBYWING_ESC_SETLED_RESPONSE_SIGNATURE (0xB493BD48C0853EE5ULL)
#define COM_HOBBYWING_ESC_SETLED_SIGNATURE (0xB493BD48C0853EE5ULL)
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_ID 214
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_ID 214
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_MAX_SIZE 4
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_OPTION_READ 0
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_OPTION_WRITE 1
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_0HZ 9
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_100HZ 4
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_10HZ 7
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_1HZ 8
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_200HZ 3
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_20HZ 6
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_250HZ 2
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_500HZ 1
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_RATE_50HZ 5
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_REQUEST_SIGNATURE (0x1FD0404420983DEBULL)
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_RESPONSE_ID 214
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_RESPONSE_MAX_SIZE 4
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_RESPONSE_SIGNATURE (0x1FD0404420983DEBULL)
#define COM_HOBBYWING_ESC_SETREPORTINGFREQUENCY_SIGNATURE (0x1FD0404420983DEBULL)
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_ID 215
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_REQUEST_ID 215
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_REQUEST_MAX_SIZE 1
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_REQUEST_SIGNATURE (0xC248FAAEFE5E29AULL)
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_REQUEST_SOURCE_CAN_DIGITAL 0
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_REQUEST_SOURCE_PWM 1
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_RESPONSE_ID 215
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_RESPONSE_MAX_SIZE 1
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_RESPONSE_SIGNATURE (0xC248FAAEFE5E29AULL)
#define COM_HOBBYWING_ESC_SETTHROTTLESOURCE_SIGNATURE (0xC248FAAEFE5E29AULL)
#define COM_HOBBYWING_ESC_STATUSMSG1_ID 20050
#define COM_HOBBYWING_ESC_STATUSMSG1_MAX_SIZE 6
#define COM_HOBBYWING_ESC_STATUSMSG1_SIGNATURE (0x813B3E2C4AD670EULL)
#define COM_HOBBYWING_ESC_STATUSMSG2_ID 20051
#define COM_HOBBYWING_ESC_STATUSMSG2_MAX_SIZE 5
#define COM_HOBBYWING_ESC_STATUSMSG2_SIGNATURE (0x1675DA01C3B91297ULL)
#define COM_HOBBYWING_ESC_STATUSMSG3_ID 20052
#define COM_HOBBYWING_ESC_STATUSMSG3_MAX_SIZE 3
#define COM_HOBBYWING_ESC_STATUSMSG3_SIGNATURE (0x24919CD1EB34ECE9ULL)
#define COM_TMOTOR_ESC_FOCCTRL_ID 1035
#define COM_TMOTOR_ESC_FOCCTRL_MAX_SIZE 8
#define COM_TMOTOR_ESC_FOCCTRL_SIGNATURE (0x598143612FBC000BULL)
#define COM_TMOTOR_ESC_PARAMCFG_ID 1033
#define COM_TMOTOR_ESC_PARAMCFG_MAX_SIZE 27
#define COM_TMOTOR_ESC_PARAMCFG_SIGNATURE (0x948F5E0B33E0EDEEULL)
#define COM_TMOTOR_ESC_PARAMGET_ID 1332
#define COM_TMOTOR_ESC_PARAMGET_MAX_SIZE 74
#define COM_TMOTOR_ESC_PARAMGET_SIGNATURE (0x462875A0ED874302ULL)
#define COM_TMOTOR_ESC_PUSHCAN_ID 1039
#define COM_TMOTOR_ESC_PUSHCAN_MAX_SIZE 260
#define COM_TMOTOR_ESC_PUSHCAN_SIGNATURE (0xAACF9B4B2577BC6EULL)
#define COM_TMOTOR_ESC_PUSHSCI_ID 1038
#define COM_TMOTOR_ESC_PUSHSCI_MAX_SIZE 260
#define COM_TMOTOR_ESC_PUSHSCI_SIGNATURE (0xCE2B6D6B6BDC0AE8ULL)
#define COM_VOLZ_SERVO_ACTUATORSTATUS_ID 20020
#define COM_VOLZ_SERVO_ACTUATORSTATUS_MAX_SIZE 7
#define COM_VOLZ_SERVO_ACTUATORSTATUS_SIGNATURE (0x29BF0D53B4060263ULL)
#define COM_XACTI_COPTERATTSTATUS_ID 20407
#define COM_XACTI_COPTERATTSTATUS_MAX_SIZE 13
#define COM_XACTI_COPTERATTSTATUS_SIGNATURE (0x6C1F30F1893763B1ULL)
#define COM_XACTI_GIMBALATTITUDESTATUS_ID 20402
#define COM_XACTI_GIMBALATTITUDESTATUS_MAX_SIZE 12
#define COM_XACTI_GIMBALATTITUDESTATUS_SIGNATURE (0xEB428B6C25832692ULL)
#define COM_XACTI_GIMBALCONTROLDATA_ID 20554
#define COM_XACTI_GIMBALCONTROLDATA_MAX_SIZE 6
#define COM_XACTI_GIMBALCONTROLDATA_SIGNATURE (0x3B058FA5B150C5BEULL)
#define COM_XACTI_GNSSSTATUSREQ_ID 20306
#define COM_XACTI_GNSSSTATUSREQ_MAX_SIZE 1
#define COM_XACTI_GNSSSTATUSREQ_SIGNATURE (0x60F5464E1CA03449ULL)
#define COM_XACTI_GNSSSTATUS_ID 20305
#define COM_XACTI_GNSSSTATUS_MAX_SIZE 33
#define COM_XACTI_GNSSSTATUS_SIGNATURE (0x3413AC5D3E1DCBE3ULL)
#define CONFACK 2
#define CONFIGURE_PPS_PIN 0
#define CONFIGURE_SERVO_COUNT 4
#define CONFIG_ALL (CONFIG_RATE_NAV | CONFIG_RATE_POSLLH | CONFIG_RATE_STATUS | CONFIG_RATE_SOL | CONFIG_RATE_VELNED | CONFIG_RATE_DOP | CONFIG_RATE_MON_HW | CONFIG_RATE_MON_HW2 | CONFIG_RATE_RAW | CONFIG_VERSION | CONFIG_NAV_SETTINGS | CONFIG_GNSS | CONFIG_SBAS)
#define CONFIG_F9 (1<<19)
#define CONFIG_GNSS (1<<11)
#define CONFIG_HAL_BOARD HAL_BOARD_CHIBIOS
#define CONFIG_HAL_BOARD_SUBTYPE HAL_BOARD_SUBTYPE_CHIBIOS_GENERIC
#define CONFIG_L5 (1<<21)
#define CONFIG_LAST (1<<22)
#define CONFIG_M10 (1<<20)
#define CONFIG_NAV_SETTINGS (1<<10)
#define CONFIG_NOTIFY_DEVICES_MAX 6
#define CONFIG_RATE_DOP (1<<5)
#define CONFIG_RATE_MON_HW (1<<6)
#define CONFIG_RATE_MON_HW2 (1<<7)
#define CONFIG_RATE_NAV (1<<0)
#define CONFIG_RATE_POSLLH (1<<1)
#define CONFIG_RATE_PVT (1<<13)
#define CONFIG_RATE_RAW (1<<8)
#define CONFIG_RATE_SOL (1<<3)
#define CONFIG_RATE_STATUS (1<<2)
#define CONFIG_RATE_TIMEGPS (1<<15)
#define CONFIG_RATE_VELNED (1<<4)
#define CONFIG_REQUIRED_INITIAL (CONFIG_RATE_NAV | CONFIG_RATE_POSLLH | CONFIG_RATE_STATUS | CONFIG_RATE_VELNED)
#define CONFIG_RTK_MOVBASE (1<<17)
#define CONFIG_SBAS (1<<12)
#define CONFIG_TIM_TM2 (1<<18)
#define CONFIG_TMODE_MODE (1<<16)
#define CONFIG_TP5 (1<<14)
#define CONFIG_VERSION (1<<9)
#define CONFNAK 3
#define CONFREJ 4
#define CONFREQ 1
#define CONTENTION_BAUD_THRESHOLD 115200
#define CONTROLLER_Q31_SHIFT (32 - 9)
#define CONTROL_FLOWHOLD_EARTH_FRAME 0
#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)
#define CONTROL_FPCA_Pos 2U
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
#define CONTROL_SPSEL_Pos 1U
#define CONTROL_nPRIV_Msk (1UL )
#define CONTROL_nPRIV_Pos 0U
#define CONVERSION_INTERVAL 25000
#define CONVERSION_INTERVAL CONVERSION_INTERVAL_MODE_3
#define CONVERSION_INTERVAL_MODE_1 2000
#define CONVERSION_INTERVAL_MODE_3 20000
#define COPY(dst,src,size) FOR(i2, 0, size) (dst)[i2] = (src)[i2]
#define CORE_ERR_LIM 1
#define CORNER_ACCELERATION_RATIO 1.0/safe_sqrt(2.0)
#define CORTEX_BASEPRI_DISABLED 0
#define CORTEX_BASEPRI_KERNEL CORTEX_PRIO_MASK(CORTEX_MAX_KERNEL_PRIORITY)
#define CORTEX_ENABLE_WFI_IDLE FALSE
#define CORTEX_FAST_PRIORITIES 2
#define CORTEX_HAS_FPU 1
#define CORTEX_MAXIMUM_PRIORITY 0
#define CORTEX_MAX_KERNEL_PRIORITY (CORTEX_PRIORITY_SVCALL + 1)
#define CORTEX_MINIMUM_PRIORITY (CORTEX_PRIORITY_LEVELS - 1)
#define CORTEX_MIN_KERNEL_PRIORITY (CORTEX_PRIORITY_LEVELS - 1)
#define CORTEX_MODEL 7
#define CORTEX_NUM_VECTORS 112
#define CORTEX_PRIGROUP_INIT (7 - CORTEX_PRIORITY_BITS)
#define CORTEX_PRIORITY_BITS 4
#define CORTEX_PRIORITY_LEVELS (1 << CORTEX_PRIORITY_BITS)
#define CORTEX_PRIORITY_PENDSV CORTEX_MAX_KERNEL_PRIORITY
#define CORTEX_PRIORITY_SVCALL (CORTEX_MAXIMUM_PRIORITY + CORTEX_FAST_PRIORITIES)
#define CORTEX_PRIO_MASK(n) ((n) << (8 - CORTEX_PRIORITY_BITS))
#define CORTEX_SIMPLIFIED_PRIORITY FALSE
#define CORTEX_USE_FPU CORTEX_HAS_FPU
#define CRASH_CATCHER_BREAKPOINT() { __asm volatile ("bkpt #0"); }
#define CRASH_CATCHER_FLAGS_FLOATING_POINT (1 << 0)
#define CRASH_CATCHER_INVALID_INSTRUCTION() { __asm volatile (".word 0xDE00"); }
#define CRASH_CATCHER_READ_FAULT() (*(volatile unsigned int*)0xFFFFFFF0)
#define CRASH_CATCHER_SIGNATURE_BYTE0 'c'
#define CRASH_CATCHER_SIGNATURE_BYTE1 'C'
#define CRASH_CATCHER_STACK_SENTINEL 0xACCE55ED
#define CRASH_CATCHER_TEST_WRITEABLE static const
#define CRASH_CATCHER_VERSION_MAJOR 3
#define CRASH_CATCHER_VERSION_MINOR 0
#define CRASH_CATCHER_WRITE_FAULT() (*(volatile unsigned int*)0xFFFFFFF0 = 0x0)
#define CRASH_CHECK_ACCEL_MAX 3.0f
#define CRASH_CHECK_ANGLE_DEVIATION_DEG 30.0f
#define CRASH_CHECK_ANGLE_MIN_DEG 15.0f
#define CRASH_CHECK_SPEED_MAX 10.0f
#define CRASH_CHECK_TRIGGER_SEC 2
#define CRASH_FLIP_EXPO 35.0f
#define CRASH_FLIP_STICK_MINF 0.15f
#define CRC ((CRC_TypeDef *) CRC_BASE)
#define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)
#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk
#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)
#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)
#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)
#define CRC_CR_POLYSIZE_Pos (3U)
#define CRC_CR_RESET CRC_CR_RESET_Msk
#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)
#define CRC_CR_RESET_Pos (0U)
#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk
#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)
#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)
#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)
#define CRC_CR_REV_IN_Pos (5U)
#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk
#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)
#define CRC_CR_REV_OUT_Pos (7U)
#define CRC_DR_DR CRC_DR_DR_Msk
#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)
#define CRC_DR_DR_Pos (0U)
#define CRC_IDR_IDR CRC_IDR_IDR_Msk
#define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos)
#define CRC_IDR_IDR_Pos (0U)
#define CRC_INIT_INIT CRC_INIT_INIT_Msk
#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)
#define CRC_INIT_INIT_Pos (0U)
#define CRC_POL_POL CRC_POL_POL_Msk
#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)
#define CRC_POL_POL_Pos (0U)
#define CREATE_ABC(o,a,b,c) ((cast(Instruction, o)<<POS_OP) | (cast(Instruction, a)<<POS_A) | (cast(Instruction, b)<<POS_B) | (cast(Instruction, c)<<POS_C))
#define CREATE_ABx(o,a,bc) ((cast(Instruction, o)<<POS_OP) | (cast(Instruction, a)<<POS_A) | (cast(Instruction, bc)<<POS_Bx))
#define CREATE_Ax(o,a) ((cast(Instruction, o)<<POS_OP) | (cast(Instruction, a)<<POS_Ax))
#define CREATE_LINKMAP ((FSIZE_t)0 - 1)
#define CRSF_BAUDRATE 416666U
#define CRSF_BAUDRATE_1MBIT 1000000U
#define CRSF_BAUDRATE_2MBIT 2000000U
#define CRSF_DIGITAL_CHANNEL_MAX 1811
#define CRSF_DIGITAL_CHANNEL_MIN 172
#define CRSF_FRAMELEN_MAX 64U
#define CRSF_FRAME_LENGTH_MIN 2
#define CRSF_FRAME_PAYLOAD_MAX (CRSF_FRAMELEN_MAX - CRSF_HEADER_LEN)
#define CRSF_FRAME_TIMEOUT_US 50000U
#define CRSF_HEADER_LEN 2U
#define CRSF_HEADER_TYPE_LEN (CRSF_HEADER_LEN + 1)
#define CRSF_INTER_FRAME_TIME_US_150HZ 6667U
#define CRSF_INTER_FRAME_TIME_US_250HZ 4000U
#define CRSF_INTER_FRAME_TIME_US_50HZ 20000U
#define CRSF_MAX_CHANNELS 24U
#define CRSF_RC_CHANNEL_SCALE_LEGACY 0.62477120195241f
#define CRSF_RX_TIMEOUT 150000U
#define CRSF_SUBSET_RC_CHANNEL_SCALE_10B 1.0f
#define CRSF_SUBSET_RC_CHANNEL_SCALE_11B 0.5f
#define CRSF_SUBSET_RC_CHANNEL_SCALE_12B 0.25f
#define CRSF_SUBSET_RC_CHANNEL_SCALE_13B 0.125f
#define CRSF_SUBSET_RC_RESERVED_CONFIGURATION_BITS 1
#define CRSF_SUBSET_RC_RES_BITS_10B 10
#define CRSF_SUBSET_RC_RES_BITS_11B 11
#define CRSF_SUBSET_RC_RES_BITS_12B 12
#define CRSF_SUBSET_RC_RES_BITS_13B 13
#define CRSF_SUBSET_RC_RES_CONFIGURATION_BITS 2
#define CRSF_SUBSET_RC_RES_CONFIGURATION_MASK 0x03
#define CRSF_SUBSET_RC_RES_CONF_10B 0
#define CRSF_SUBSET_RC_RES_CONF_11B 1
#define CRSF_SUBSET_RC_RES_CONF_12B 2
#define CRSF_SUBSET_RC_RES_CONF_13B 3
#define CRSF_SUBSET_RC_RES_MASK_10B 0x03FF
#define CRSF_SUBSET_RC_RES_MASK_11B 0x07FF
#define CRSF_SUBSET_RC_RES_MASK_12B 0x0FFF
#define CRSF_SUBSET_RC_RES_MASK_13B 0x1FFF
#define CRSF_SUBSET_RC_STARTING_CHANNEL_BITS 5
#define CRSF_SUBSET_RC_STARTING_CHANNEL_MASK 0x1F
#define CRSF_TX_TIMEOUT 500000U
#define CRT0_AREAS_NUMBER 1
#define CRUISE_SPEED 2
#define CTRL_REG0_XM 0x1F
#define CTRL_REG0_XM_B00T (0x1 << 7)
#define CTRL_REG0_XM_FIFO_EN (0x1 << 6)
#define CTRL_REG0_XM_HPIS1 (0x1 << 1)
#define CTRL_REG0_XM_HPIS2 (0x1 << 0)
#define CTRL_REG0_XM_HP_CLICK (0x1 << 2)
#define CTRL_REG0_XM_WTM_EN (0x1 << 5)
#define CTRL_REG1_G 0x20
#define CTRL_REG1_G_DR_190Hz_BW_12500mHz (0x4 << 4)
#define CTRL_REG1_G_DR_190Hz_BW_25Hz (0x5 << 4)
#define CTRL_REG1_G_DR_190Hz_BW_50Hz (0x6 << 4)
#define CTRL_REG1_G_DR_190Hz_BW_70Hz (0x7 << 4)
#define CTRL_REG1_G_DR_380Hz_BW_100Hz (0xB << 4)
#define CTRL_REG1_G_DR_380Hz_BW_20Hz (0x8 << 4)
#define CTRL_REG1_G_DR_380Hz_BW_25Hz (0x9 << 4)
#define CTRL_REG1_G_DR_380Hz_BW_50Hz (0xA << 4)
#define CTRL_REG1_G_DR_760Hz_BW_100Hz (0xF << 4)
#define CTRL_REG1_G_DR_760Hz_BW_30Hz (0xC << 4)
#define CTRL_REG1_G_DR_760Hz_BW_35Hz (0xD << 4)
#define CTRL_REG1_G_DR_760Hz_BW_50Hz (0xE << 4)
#define CTRL_REG1_G_DR_95Hz_BW_12500mHz (0x0 << 4)
#define CTRL_REG1_G_DR_95Hz_BW_25Hz (0x1 << 4)
#define CTRL_REG1_G_PD (0x1 << 3)
#define CTRL_REG1_G_XEN (0x1 << 0)
#define CTRL_REG1_G_YEN (0x1 << 1)
#define CTRL_REG1_G_ZEN (0x1 << 2)
#define CTRL_REG1_XM 0x20
#define CTRL_REG1_XM_AODR_100Hz (0x6 << 4)
#define CTRL_REG1_XM_AODR_12500mHz (0x3 << 4)
#define CTRL_REG1_XM_AODR_1600Hz (0xA << 4)
#define CTRL_REG1_XM_AODR_200Hz (0x7 << 4)
#define CTRL_REG1_XM_AODR_25Hz (0x4 << 4)
#define CTRL_REG1_XM_AODR_3125mHz (0x1 << 4)
#define CTRL_REG1_XM_AODR_400Hz (0x8 << 4)
#define CTRL_REG1_XM_AODR_50Hz (0x5 << 4)
#define CTRL_REG1_XM_AODR_6250mHz (0x2 << 4)
#define CTRL_REG1_XM_AODR_800Hz (0x9 << 4)
#define CTRL_REG1_XM_AODR_POWERDOWN (0x0 << 4)
#define CTRL_REG1_XM_AXEN (0x1 << 0)
#define CTRL_REG1_XM_AYEN (0x1 << 1)
#define CTRL_REG1_XM_AZEN (0x1 << 2)
#define CTRL_REG1_XM_BDU (0x1 << 3)
#define CTRL_REG2_G 0x21
#define CTRL_REG2_G_HPCF_0 (0x0 << 0)
#define CTRL_REG2_G_HPCF_1 (0x1 << 0)
#define CTRL_REG2_G_HPCF_2 (0x2 << 0)
#define CTRL_REG2_G_HPCF_3 (0x3 << 0)
#define CTRL_REG2_G_HPCF_4 (0x4 << 0)
#define CTRL_REG2_G_HPCF_5 (0x5 << 0)
#define CTRL_REG2_G_HPCF_6 (0x6 << 0)
#define CTRL_REG2_G_HPCF_7 (0x7 << 0)
#define CTRL_REG2_G_HPCF_8 (0x8 << 0)
#define CTRL_REG2_G_HPCF_9 (0x9 << 0)
#define CTRL_REG2_G_HPM_AUTORESET (0x3 << 4)
#define CTRL_REG2_G_HPM_NORMAL (0x2 << 4)
#define CTRL_REG2_G_HPM_NORMAL_RESET (0x0 << 4)
#define CTRL_REG2_G_HPM_REFERENCE (0x1 << 4)
#define CTRL_REG2_XM 0x21
#define CTRL_REG2_XM_ABW_194Hz (0x1 << 6)
#define CTRL_REG2_XM_ABW_362Hz (0x2 << 6)
#define CTRL_REG2_XM_ABW_50Hz (0x3 << 6)
#define CTRL_REG2_XM_ABW_773Hz (0x0 << 6)
#define CTRL_REG2_XM_AFS_16G (0x4 << 3)
#define CTRL_REG2_XM_AFS_2G (0x0 << 3)
#define CTRL_REG2_XM_AFS_4G (0x1 << 3)
#define CTRL_REG2_XM_AFS_6G (0x2 << 3)
#define CTRL_REG2_XM_AFS_8G (0x3 << 3)
#define CTRL_REG2_XM_AST_NEGATIVE (0x2 << 1)
#define CTRL_REG2_XM_AST_NORMAL (0x0 << 1)
#define CTRL_REG2_XM_AST_POSITIVE (0x1 << 1)
#define CTRL_REG2_XM_SIM_3WIRE (0x1 << 0)
#define CTRL_REG3_G 0x22
#define CTRL_REG3_G_H_LACTIVE (0x1 << 5)
#define CTRL_REG3_G_I1_BOOT (0x1 << 6)
#define CTRL_REG3_G_I1_INT1 (0x1 << 7)
#define CTRL_REG3_G_I2_DRDY (0x1 << 3)
#define CTRL_REG3_G_I2_EMPTY (0x1 << 0)
#define CTRL_REG3_G_I2_ORUN (0x1 << 1)
#define CTRL_REG3_G_I2_WTM (0x1 << 2)
#define CTRL_REG3_G_PP_OD (0x1 << 4)
#define CTRL_REG3_XM 0x22
#define CTRL_REG3_XM_P1_BOOT (0x1 << 7)
#define CTRL_REG3_XM_P1_DRDYA (0x1 << 2)
#define CTRL_REG3_XM_P1_DRDYM (0x1 << 1)
#define CTRL_REG3_XM_P1_EMPTY (0x1 << 0)
#define CTRL_REG3_XM_P1_INT1 (0x1 << 5)
#define CTRL_REG3_XM_P1_INT2 (0x1 << 4)
#define CTRL_REG3_XM_P1_INTM (0x1 << 3)
#define CTRL_REG3_XM_P1_TAP (0x1 << 6)
#define CTRL_REG4_G 0x23
#define CTRL_REG4_G_BDU (0x1 << 7)
#define CTRL_REG4_G_BLE (0x1 << 6)
#define CTRL_REG4_G_FS_2000DPS (0x2 << 4)
#define CTRL_REG4_G_FS_245DPS (0x0 << 4)
#define CTRL_REG4_G_FS_500DPS (0x1 << 4)
#define CTRL_REG4_G_SIM_3WIRE (0x1 << 0)
#define CTRL_REG4_G_ST_0 (0x1 << 1)
#define CTRL_REG4_G_ST_1 (0x3 << 1)
#define CTRL_REG4_G_ST_NORMAL (0x0 << 1)
#define CTRL_REG4_XM 0x23
#define CTRL_REG4_XM_P2_DRDYA (0x1 << 3)
#define CTRL_REG4_XM_P2_DRDYM (0x1 << 2)
#define CTRL_REG4_XM_P2_INT1 (0x1 << 6)
#define CTRL_REG4_XM_P2_INT2 (0x1 << 5)
#define CTRL_REG4_XM_P2_INTM (0x1 << 4)
#define CTRL_REG4_XM_P2_OVERRUN (0x1 << 1)
#define CTRL_REG4_XM_P2_TAP (0x1 << 7)
#define CTRL_REG4_XM_P2_WTM (0x1 << 0)
#define CTRL_REG5_G 0x24
#define CTRL_REG5_G_BOOT (0x1 << 7)
#define CTRL_REG5_G_FIFO_EN (0x1 << 6)
#define CTRL_REG5_G_HPEN (0x1 << 4)
#define CTRL_REG5_G_INT1_SEL_00 (0x0 << 2)
#define CTRL_REG5_G_INT1_SEL_01 (0x1 << 2)
#define CTRL_REG5_G_INT1_SEL_10 (0x2 << 2)
#define CTRL_REG5_G_INT1_SEL_11 (0x3 << 2)
#define CTRL_REG5_G_OUT_SEL_00 (0x0 << 0)
#define CTRL_REG5_G_OUT_SEL_01 (0x1 << 0)
#define CTRL_REG5_G_OUT_SEL_10 (0x2 << 0)
#define CTRL_REG5_G_OUT_SEL_11 (0x3 << 0)
#define CTRL_REG5_XM 0x24
#define CTRL_REG5_XM_LIR1 (0x1 << 0)
#define CTRL_REG5_XM_LIR2 (0x1 << 1)
#define CTRL_REG5_XM_M_RES_HIGH (0x3 << 5)
#define CTRL_REG5_XM_M_RES_LOW (0x0 << 5)
#define CTRL_REG5_XM_ODR_100Hz (0x5 << 2)
#define CTRL_REG5_XM_ODR_12500mHz (0x2 << 2)
#define CTRL_REG5_XM_ODR_25Hz (0x3 << 2)
#define CTRL_REG5_XM_ODR_3125mHz (0x0 << 2)
#define CTRL_REG5_XM_ODR_50Hz (0x4 << 2)
#define CTRL_REG5_XM_ODR_6250mHz (0x1 << 2)
#define CTRL_REG5_XM_TEMP_EN (0x1 << 7)
#define CTRL_REG6_XM 0x25
#define CTRL_REG6_XM_MFS_12Gs (0x3 << 5)
#define CTRL_REG6_XM_MFS_2Gs (0x0 << 5)
#define CTRL_REG6_XM_MFS_4Gs (0x1 << 5)
#define CTRL_REG6_XM_MFS_8Gs (0x2 << 5)
#define CTRL_REG7_XM 0x26
#define CTRL_REG7_XM_AFDS (0x1 << 5)
#define CTRL_REG7_XM_AHPM_AUTORESET (0x3 << 6)
#define CTRL_REG7_XM_AHPM_NORMAL (0x2 << 6)
#define CTRL_REG7_XM_AHPM_NORMAL_RESET (0x0 << 6)
#define CTRL_REG7_XM_AHPM_REFERENCE (0x1 << 6)
#define CTRL_REG7_XM_MD_CONTINUOUS (0x0 << 0)
#define CTRL_REG7_XM_MD_POWERDOWN (0x2 << 0)
#define CTRL_REG7_XM_MD_SINGLE (0x1 << 0)
#define CTRL_REG7_XM_MLP (0x1 << 2)
#define CUAV_EQUIPMENT_POWER_CBAT_ID 20300
#define CUAV_EQUIPMENT_POWER_CBAT_MAX_SIZE 124
#define CUAV_EQUIPMENT_POWER_CBAT_SIGNATURE (0xB4DACE3A38E09A74ULL)
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_BAD_BATTERY 64
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_BMS_ERROR 256
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_CHARGED 4
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_CHARGING 2
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_IN_USE 1
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_NEED_SERVICE 128
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_OVERLOAD 32
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_RESERVED_A 512
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_RESERVED_B 1024
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_TEMP_COLD 16
#define CUAV_EQUIPMENT_POWER_CBAT_STATUS_FLAG_TEMP_HOT 8
#define CUSTOMCONTROL_MAX_TYPES 2
#define CXOF_FOOTER (uint8_t)0xAA
#define CXOF_FRAME_LENGTH 9
#define CXOF_HEADER (uint8_t)0xFE
#define CXOF_PIXEL_SCALING (1.76e-3)
#define CXOF_TIMEOUT_SEC 0.3f
#define CYGBOT_2D_ANGLE_STEP 0.75f
#define CYGBOT_2D_START_ANGLE -60.0f
#define CYGBOT_INIT_TIMEOUT_MS 1000
#define CYGBOT_MAX_MSG_SIZE 350
#define CYGBOT_MAX_RANGE_M 7.0f
#define CYGBOT_MIN_RANGE_M 0.2f
#define CYGBOT_PACKET_HEADER_0 0x5A
#define CYGBOT_PACKET_HEADER_1 0x77
#define CYGBOT_PACKET_HEADER_2 0xFF
#define CYGBOT_PAYLOAD_HEADER 0x01
#define CYGBOT_TIMEOUT_MS 500
#define C_TO_F(temp) ((temp * 9/5) + 32)
#define C_TO_KELVIN(temp) (temp + 273.15f)
#define CentiDegreesToRadians(x) (static_cast<float>(x) * DEG_TO_RAD * 0.01f)
#define ClosureHeader CommonHeader; lu_byte nupvalues; GCObject *gclist
#define CommonHeader GCObject *next; lu_byte tt; lu_byte marked
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
#define CoreDebug_BASE (0xE000EDF0UL)
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )
#define CoreDebug_DCRSR_REGSEL_Pos 0U
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)
#define CoreDebug_DCRSR_REGWnR_Pos 16U
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)
#define CoreDebug_DEMCR_MON_EN_Pos 16U
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
#define CoreDebug_DEMCR_MON_PEND_Pos 17U
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
#define CoreDebug_DEMCR_MON_REQ_Pos 19U
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
#define CoreDebug_DEMCR_MON_STEP_Pos 18U
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)
#define CoreDebug_DEMCR_TRCENA_Pos 24U
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
#define CoreDebug_DEMCR_VC_INTERR_Pos 9U
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
#define CoreDebug_DEMCR_VC_MMERR_Pos 4U
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
#define CoreDebug_DEMCR_VC_STATERR_Pos 7U
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)
#define CoreDebug_DHCSR_C_HALT_Pos 1U
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)
#define CoreDebug_DHCSR_C_STEP_Pos 2U
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
#define CoreDebug_DHCSR_DBGKEY_Pos 16U
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)
#define CoreDebug_DHCSR_S_HALT_Pos 17U
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
#define CoreDebug_DHCSR_S_REGRDY_Pos 16U
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
#define CoreDebug_DHCSR_S_SLEEP_Pos 18U
#define DAC ((DAC_TypeDef *) DAC_BASE)
#define DAC1 ((DAC_TypeDef *) DAC_BASE)
#define DAC_BASE (APB1PERIPH_BASE + 0x7400UL)
#define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk
#define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos)
#define DAC_CR_BOFF1_Pos (1U)
#define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk
#define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos)
#define DAC_CR_BOFF2_Pos (17U)
#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk
#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)
#define DAC_CR_DMAEN1_Pos (12U)
#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk
#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)
#define DAC_CR_DMAEN2_Pos (28U)
#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk
#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)
#define DAC_CR_DMAUDRIE1_Pos (13U)
#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk
#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)
#define DAC_CR_DMAUDRIE2_Pos (29U)
#define DAC_CR_EN1 DAC_CR_EN1_Msk
#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)
#define DAC_CR_EN1_Pos (0U)
#define DAC_CR_EN2 DAC_CR_EN2_Msk
#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)
#define DAC_CR_EN2_Pos (16U)
#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk
#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)
#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)
#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)
#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)
#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)
#define DAC_CR_MAMP1_Pos (8U)
#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk
#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)
#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)
#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)
#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)
#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)
#define DAC_CR_MAMP2_Pos (24U)
#define DAC_CR_TEN1 DAC_CR_TEN1_Msk
#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)
#define DAC_CR_TEN1_Pos (2U)
#define DAC_CR_TEN2 DAC_CR_TEN2_Msk
#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)
#define DAC_CR_TEN2_Pos (18U)
#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk
#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)
#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)
#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)
#define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos)
#define DAC_CR_TSEL1_Pos (3U)
#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk
#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)
#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)
#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)
#define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos)
#define DAC_CR_TSEL2_Pos (19U)
#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk
#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)
#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)
#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)
#define DAC_CR_WAVE1_Pos (6U)
#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk
#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)
#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)
#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)
#define DAC_CR_WAVE2_Pos (22U)
#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk
#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)
#define DAC_DHR12L1_DACC1DHR_Pos (4U)
#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk
#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)
#define DAC_DHR12L2_DACC2DHR_Pos (4U)
#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk
#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)
#define DAC_DHR12LD_DACC1DHR_Pos (4U)
#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk
#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)
#define DAC_DHR12LD_DACC2DHR_Pos (20U)
#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk
#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)
#define DAC_DHR12R1_DACC1DHR_Pos (0U)
#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk
#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)
#define DAC_DHR12R2_DACC2DHR_Pos (0U)
#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk
#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)
#define DAC_DHR12RD_DACC1DHR_Pos (0U)
#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk
#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)
#define DAC_DHR12RD_DACC2DHR_Pos (16U)
#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk
#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)
#define DAC_DHR8R1_DACC1DHR_Pos (0U)
#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk
#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)
#define DAC_DHR8R2_DACC2DHR_Pos (0U)
#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk
#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)
#define DAC_DHR8RD_DACC1DHR_Pos (0U)
#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk
#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)
#define DAC_DHR8RD_DACC2DHR_Pos (8U)
#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk
#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)
#define DAC_DOR1_DACC1DOR_Pos (0U)
#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk
#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)
#define DAC_DOR2_DACC2DOR_Pos (0U)
#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk
#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)
#define DAC_SR_DMAUDR1_Pos (13U)
#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk
#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)
#define DAC_SR_DMAUDR2_Pos (29U)
#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk
#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)
#define DAC_SWTRIGR_SWTRIG1_Pos (0U)
#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk
#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)
#define DAC_SWTRIGR_SWTRIG2_Pos (1U)
#define DAC_USE_MUTUAL_EXCLUSION TRUE
#define DAC_USE_WAIT TRUE
#define DAINTMSK_IEPM(n) (1U <<(n))
#define DAINTMSK_IEPM_MASK (0xFFFFU << 0)
#define DAINTMSK_OEPM(n) (1U <<(16+(n)))
#define DAINTMSK_OEPM_MASK (0xFFFFU << 16)
#define DAINT_IEPINT(n) ((n) << 0)
#define DAINT_IEPINT_MASK (0xFFFFU << 0)
#define DAINT_OEPINT(n) ((n) << 16)
#define DAINT_OEPINT_MASK (0xFFFFU << 16)
#define DAL_CORE(c) AP::dal().logging_core(c)
#define DATAX_H_REG 0x12
#define DATAX_L_REG 0x11
#define DATAY_H_REG 0x14
#define DATAY_L_REG 0x13
#define DATAZ_H_REG 0x16
#define DATAZ_L_REG 0x15
#define DATA_X_LSB_REG 0x42
#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
#define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)
#define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)
#define DBGMCU_APB1_FZ_DBG_CAN3_STOP DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos (13U)
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)
#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)
#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)
#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk
#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)
#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)
#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos (9U)
#define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)
#define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)
#define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)
#define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)
#define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)
#define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)
#define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)
#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)
#define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)
#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)
#define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)
#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)
#define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)
#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)
#define DBGMCU_BASE 0xE0042000UL
#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
#define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)
#define DBGMCU_CR_DBG_SLEEP_Pos (0U)
#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
#define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)
#define DBGMCU_CR_DBG_STANDBY_Pos (2U)
#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
#define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)
#define DBGMCU_CR_DBG_STOP_Pos (1U)
#define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
#define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)
#define DBGMCU_CR_TRACE_IOEN_Pos (5U)
#define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
#define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)
#define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)
#define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)
#define DBGMCU_CR_TRACE_MODE_Pos (6U)
#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
#define DBGMCU_IDCODE_DEV_ID_Pos (0U)
#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
#define DBGMCU_IDCODE_REV_ID_Pos (16U)
#define DBL_DECIMAL_DIG __DBL_DECIMAL_DIG__
#define DBL_DIG __DBL_DIG__
#define DBL_EPSILON __DBL_EPSILON__
#define DBL_HAS_SUBNORM __DBL_HAS_DENORM__
#define DBL_MANT_DIG __DBL_MANT_DIG__
#define DBL_MAX __DBL_MAX__
#define DBL_MAX_10_EXP __DBL_MAX_10_EXP__
#define DBL_MAX_EXP __DBL_MAX_EXP__
#define DBL_MIN __DBL_MIN__
#define DBL_MIN_10_EXP __DBL_MIN_10_EXP__
#define DBL_MIN_EXP __DBL_MIN_EXP__
#define DBL_TRUE_MIN __DBL_DENORM_MIN__
#define DCFG_DAD(n) ((n) << 4)
#define DCFG_DAD_MASK (0x7FU << 4)
#define DCFG_DSPD_FS11 (3U << 0)
#define DCFG_DSPD_HS (0U << 0)
#define DCFG_DSPD_HS_FS (1U << 0)
#define DCFG_DSPD_MASK (3U << 0)
#define DCFG_NZLSOHSK (1U << 2)
#define DCFG_PFIVL(n) ((n) << 11)
#define DCFG_PFIVL_MASK (3U << 11)
#define DCMI ((DCMI_TypeDef *) DCMI_BASE)
#define DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL)
#define DCMI_CR_BSM DCMI_CR_BSM_Msk
#define DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos)
#define DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos)
#define DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos)
#define DCMI_CR_BSM_Pos (16U)
#define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk
#define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos)
#define DCMI_CR_CAPTURE_Pos (0U)
#define DCMI_CR_CM DCMI_CR_CM_Msk
#define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos)
#define DCMI_CR_CM_Pos (1U)
#define DCMI_CR_CRE DCMI_CR_CRE_Msk
#define DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos)
#define DCMI_CR_CRE_Pos (12U)
#define DCMI_CR_CROP DCMI_CR_CROP_Msk
#define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos)
#define DCMI_CR_CROP_Pos (2U)
#define DCMI_CR_EDM_0 0x00000400U
#define DCMI_CR_EDM_1 0x00000800U
#define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk
#define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos)
#define DCMI_CR_ENABLE_Pos (14U)
#define DCMI_CR_ESS DCMI_CR_ESS_Msk
#define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos)
#define DCMI_CR_ESS_Pos (4U)
#define DCMI_CR_FCRC_0 0x00000100U
#define DCMI_CR_FCRC_1 0x00000200U
#define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk
#define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos)
#define DCMI_CR_HSPOL_Pos (6U)
#define DCMI_CR_JPEG DCMI_CR_JPEG_Msk
#define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos)
#define DCMI_CR_JPEG_Pos (3U)
#define DCMI_CR_LSM DCMI_CR_LSM_Msk
#define DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos)
#define DCMI_CR_LSM_Pos (19U)
#define DCMI_CR_OEBS DCMI_CR_OEBS_Msk
#define DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos)
#define DCMI_CR_OEBS_Pos (18U)
#define DCMI_CR_OELS DCMI_CR_OELS_Msk
#define DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos)
#define DCMI_CR_OELS_Pos (20U)
#define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk
#define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos)
#define DCMI_CR_PCKPOL_Pos (5U)
#define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk
#define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos)
#define DCMI_CR_VSPOL_Pos (7U)
#define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk
#define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)
#define DCMI_CWSIZE_CAPCNT_Pos (0U)
#define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk
#define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)
#define DCMI_CWSIZE_VLINE_Pos (16U)
#define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk
#define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)
#define DCMI_CWSTRT_HOFFCNT_Pos (0U)
#define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk
#define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos)
#define DCMI_CWSTRT_VST_Pos (16U)
#define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk
#define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos)
#define DCMI_DR_BYTE0_Pos (0U)
#define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk
#define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos)
#define DCMI_DR_BYTE1_Pos (8U)
#define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk
#define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos)
#define DCMI_DR_BYTE2_Pos (16U)
#define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk
#define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos)
#define DCMI_DR_BYTE3_Pos (24U)
#define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk
#define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos)
#define DCMI_ESCR_FEC_Pos (24U)
#define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk
#define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos)
#define DCMI_ESCR_FSC_Pos (0U)
#define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk
#define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos)
#define DCMI_ESCR_LEC_Pos (16U)
#define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk
#define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos)
#define DCMI_ESCR_LSC_Pos (8U)
#define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk
#define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos)
#define DCMI_ESUR_FEU_Pos (24U)
#define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk
#define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos)
#define DCMI_ESUR_FSU_Pos (0U)
#define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk
#define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos)
#define DCMI_ESUR_LEU_Pos (16U)
#define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk
#define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos)
#define DCMI_ESUR_LSU_Pos (8U)
#define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk
#define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos)
#define DCMI_ICR_ERR_ISC_Pos (2U)
#define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk
#define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos)
#define DCMI_ICR_FRAME_ISC_Pos (0U)
#define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk
#define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos)
#define DCMI_ICR_LINE_ISC_Pos (4U)
#define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk
#define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos)
#define DCMI_ICR_OVR_ISC_Pos (1U)
#define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk
#define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)
#define DCMI_ICR_VSYNC_ISC_Pos (3U)
#define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk
#define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos)
#define DCMI_IER_ERR_IE_Pos (2U)
#define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk
#define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos)
#define DCMI_IER_FRAME_IE_Pos (0U)
#define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk
#define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos)
#define DCMI_IER_LINE_IE_Pos (4U)
#define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk
#define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos)
#define DCMI_IER_OVR_IE_Pos (1U)
#define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk
#define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos)
#define DCMI_IER_VSYNC_IE_Pos (3U)
#define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk
#define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos)
#define DCMI_MIS_ERR_MIS_Pos (2U)
#define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk
#define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos)
#define DCMI_MIS_FRAME_MIS_Pos (0U)
#define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk
#define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos)
#define DCMI_MIS_LINE_MIS_Pos (4U)
#define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk
#define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos)
#define DCMI_MIS_OVR_MIS_Pos (1U)
#define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk
#define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)
#define DCMI_MIS_VSYNC_MIS_Pos (3U)
#define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS
#define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS
#define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS
#define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS
#define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS
#define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk
#define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos)
#define DCMI_RIS_ERR_RIS_Pos (2U)
#define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk
#define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos)
#define DCMI_RIS_FRAME_RIS_Pos (0U)
#define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk
#define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos)
#define DCMI_RIS_LINE_RIS_Pos (4U)
#define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk
#define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos)
#define DCMI_RIS_OVR_RIS_Pos (1U)
#define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk
#define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)
#define DCMI_RIS_VSYNC_RIS_Pos (3U)
#define DCMI_SR_FNE DCMI_SR_FNE_Msk
#define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos)
#define DCMI_SR_FNE_Pos (2U)
#define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk
#define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos)
#define DCMI_SR_HSYNC_Pos (0U)
#define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk
#define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos)
#define DCMI_SR_VSYNC_Pos (1U)
#define DCTL_CGINAK (1U << 8)
#define DCTL_CGONAK (1U << 10)
#define DCTL_GINSTS (1U << 2)
#define DCTL_GONSTS (1U << 3)
#define DCTL_POPRGDNE (1U << 11)
#define DCTL_RWUSIG (1U << 0)
#define DCTL_SDIS (1U << 1)
#define DCTL_SGINAK (1U << 7)
#define DCTL_SGONAK (1U << 9)
#define DCTL_TCTL(n) ((n) << 4
#define DCTL_TCTL_MASK (7U << 4)
#define DEBOUNCE_MS 50
#define DEBUG 0
#define DEBUG_FFT 0
#define DEBUG_PKTS 0
#define DEBUG_RTC_SHIFT 0
#define DEBUG_SET_PIN(n,v) 
#define DEBUG_TOGGLE_PIN(n) 
#define DECIMAL_DIG __DECIMAL_DIG__
#define DECLARE_LWIP_MEMPOOL_DESC(desc) 
#define DECLARE_TYPESAFE_INDEX(NAME,TYPE) typedef typesafe_index<TYPE, class TAG_ ##NAME> NAME
#define DECPTR(n,cp) ((cp) -= (n))
#define DEFAULT_ACCEL_FILTER 20
#define DEFAULT_ACCEPTMBOX_SIZE 20
#define DEFAULT_ANGLE_MAX 3000
#define DEFAULT_BATTMON_INA2XX_MAX_AMPS 90.0
#define DEFAULT_BATTMON_INA2XX_SHUNT 0.0005
#define DEFAULT_BUZZ_ON_LVL 1
#define DEFAULT_FRAME_CLASS 0
#define DEFAULT_GYRO_FILTER 20
#define DEFAULT_IMU_LOG_BAT_MASK 0
#define DEFAULT_LOG_BITMASK 0xffff
#define DEFAULT_LOG_BITMASK MASK_LOG_ATTITUDE_MED | MASK_LOG_GPS | MASK_LOG_PM | MASK_LOG_CTUN | MASK_LOG_NTUN | MASK_LOG_RCIN | MASK_LOG_IMU | MASK_LOG_CMD | MASK_LOG_CURRENT | MASK_LOG_RCOUT | MASK_LOG_OPTFLOW | MASK_LOG_COMPASS | MASK_LOG_CAMERA | MASK_LOG_MOTBATT
#define DEFAULT_LOW_BATTERY_VOLTAGE 10.5f
#define DEFAULT_NTF_LED_TYPES (Notify_LED_Board | I2C_LEDS)
#define DEFAULT_NUM_POLES 14
#define DEFAULT_RAW_RECVMBOX_SIZE 0
#define DEFAULT_SERIAL0_BAUD AP_SERIALMANAGER_CONSOLE_BAUD
#define DEFAULT_SERIAL0_PROTOCOL SerialProtocol_MAVLink2
#define DEFAULT_SERIAL1_BAUD AP_SERIALMANAGER_MAVLINK_BAUD/1000
#define DEFAULT_SERIAL1_OPTIONS 0
#define DEFAULT_SERIAL1_PROTOCOL SerialProtocol_MAVLink2
#define DEFAULT_SERIAL2_BAUD AP_SERIALMANAGER_MAVLINK_BAUD/1000
#define DEFAULT_SERIAL2_OPTIONS 0
#define DEFAULT_SERIAL2_PROTOCOL SerialProtocol_MAVLink2
#define DEFAULT_SERIAL3_BAUD AP_SERIALMANAGER_GPS_BAUD/1000
#define DEFAULT_SERIAL3_OPTIONS 0
#define DEFAULT_SERIAL3_PROTOCOL SerialProtocol_GPS
#define DEFAULT_SERIAL4_BAUD AP_SERIALMANAGER_GPS_BAUD/1000
#define DEFAULT_SERIAL4_OPTIONS 0
#define DEFAULT_SERIAL4_PROTOCOL SerialProtocol_GPS
#define DEFAULT_SERIAL5_BAUD AP_SERIALMANAGER_MAVLINK_BAUD/1000
#define DEFAULT_SERIAL5_OPTIONS 0
#define DEFAULT_SERIAL5_PROTOCOL SerialProtocol_None
#define DEFAULT_SERIAL6_BAUD AP_SERIALMANAGER_MAVLINK_BAUD/1000
#define DEFAULT_SERIAL6_OPTIONS 0
#define DEFAULT_SERIAL6_PROTOCOL SerialProtocol_None
#define DEFAULT_SERIAL7_BAUD 115200
#define DEFAULT_SERIAL7_OPTIONS 0
#define DEFAULT_SERIAL7_PROTOCOL HAL_OTG2_PROTOCOL
#define DEFAULT_SERIAL8_BAUD AP_SERIALMANAGER_MAVLINK_BAUD/1000
#define DEFAULT_SERIAL8_OPTIONS 0
#define DEFAULT_SERIAL8_PROTOCOL SerialProtocol_None
#define DEFAULT_SERIAL9_BAUD AP_SERIALMANAGER_MAVLINK_BAUD/1000
#define DEFAULT_SERIAL9_OPTIONS 0
#define DEFAULT_SERIAL9_PROTOCOL SerialProtocol_None
#define DEFAULT_SOCKET_EVENTCB event_callback
#define DEFAULT_STILL_THRESH 2.5f
#define DEFAULT_TCP_RECVMBOX_SIZE 0
#define DEFAULT_THREAD_NAME "lwIP"
#define DEFAULT_THREAD_PRIO 1
#define DEFAULT_THREAD_STACKSIZE 0
#define DEFAULT_UDP_RECVMBOX_SIZE 0
#define DEFEND_INTERVAL 10
#define DEFFILEMODE (S_IRUSR | S_IWUSR | S_IRGRP | S_IWGRP | S_IROTH | S_IWOTH)
#define DEFINE_BYTE_ARRAY_METHODS inline uint8_t &operator[](size_t i) { return reinterpret_cast<uint8_t *>(this)[i]; } inline uint8_t operator[](size_t i) const { return reinterpret_cast<const uint8_t *>(this)[i]; }
#define DEFINE_COLOUR_SEQUENCE(S0,S1,S2,S3,S4,S5,S6,S7,S8,S9) ((S0) << (0*3) | (S1) << (1*3) | (S2) << (2*3) | (S3) << (3*3) | (S4) << (4*3) | (S5) << (5*3) | (S6) << (6*3) | (S7) << (7*3) | (S8) << (8*3) | (S9) << (9*3))
#define DEFINE_COLOUR_SEQUENCE_ALTERNATE(colour1,colour2) DEFINE_COLOUR_SEQUENCE(colour1,colour2,colour1,colour2,colour1,colour2,colour1,colour2,colour1,colour2)
#define DEFINE_COLOUR_SEQUENCE_FAILSAFE(colour) DEFINE_COLOUR_SEQUENCE(YELLOW,YELLOW,YELLOW,YELLOW,YELLOW,colour,colour,colour,colour,colour)
#define DEFINE_COLOUR_SEQUENCE_SLOW(colour) DEFINE_COLOUR_SEQUENCE(colour,colour,colour,colour,colour,BLACK,BLACK,BLACK,BLACK,BLACK)
#define DEFINE_COLOUR_SEQUENCE_SOLID(colour) DEFINE_COLOUR_SEQUENCE(colour,colour,colour,colour,colour,colour,colour,colour,colour,colour)
#define DEFINE_HANDLER_LIST_HEADS() Canard::HandlerList* Canard::HandlerList::head[CANARD_NUM_HANDLERS] = {}
#define DEFINE_HANDLER_LIST_SEMAPHORES() Canard::Semaphore Canard::HandlerList::sem[CANARD_NUM_HANDLERS] = {}
#define DEFINE_TRANSFER_OBJECT_HEADS() Canard::TransferObject* Canard::TransferObject::tid_map_head[CANARD_NUM_HANDLERS] = {nullptr}
#define DEFINE_TRANSFER_OBJECT_SEMAPHORES() Canard::Semaphore Canard::TransferObject::sem[CANARD_NUM_HANDLERS];
#define DEFLATE_SUPPORT 0
#define DEGREE_PER_SEC_TO_VALUE(d) ((int16_t)((float)(d)*(1.0f/0.1220740379f)))
#define DEGREE_TO_VALUE(d) ((int16_t)((float)(d)*(1.0f/INT14_DEGREES)))
#define DEGX100 5729.57795f
#define DEG_TO_RAD (M_PI / 180.0f)
#define DELAYED_UP 0x80
#define DELAY_JOIN(ms,counter) _DO_DELAY_JOIN( ms, counter )
#define DELTA_Q15 0x5
#define DELTA_Q31 (0x100)
#define DEMAND_SUPPORT 0
#define DERIVATIVE_CUTOFF_FREQ 25.0f
#define DEST_ID_FROM_ID(x) ((uint8_t) (((x) >> 8U) & 0x7FU))
#define DETECT_SERVO_COUNT 4
#define DEVICE_ID 0x08
#define DEVICE_ID 0x10
#define DEVID_MASK 0xFFF
#define DEV_PRINTF(fmt,args...) do { hal.console->printf(fmt, ## args); } while(0)
#define DFSDM1_BASE (APB2PERIPH_BASE + 0x7400UL)
#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)
#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL)
#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)
#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL)
#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)
#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL)
#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)
#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL)
#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE)
#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL)
#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE)
#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL)
#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE)
#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL)
#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE)
#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL)
#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)
#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL)
#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)
#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL)
#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE)
#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL)
#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE)
#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL)
#define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk
#define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)
#define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)
#define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)
#define DFSDM_CHAWSCDR_AWFORD_Pos (22U)
#define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk
#define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)
#define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)
#define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk
#define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)
#define DFSDM_CHAWSCDR_BKSCD_Pos (12U)
#define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk
#define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)
#define DFSDM_CHAWSCDR_SCDT_Pos (0U)
#define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk
#define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)
#define DFSDM_CHCFGR1_CHEN_Pos (7U)
#define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk
#define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)
#define DFSDM_CHCFGR1_CHINSEL_Pos (8U)
#define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk
#define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)
#define DFSDM_CHCFGR1_CKABEN_Pos (6U)
#define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk
#define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)
#define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)
#define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk
#define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)
#define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)
#define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk
#define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)
#define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)
#define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)
#define DFSDM_CHCFGR1_DATMPX_Pos (12U)
#define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk
#define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)
#define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)
#define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)
#define DFSDM_CHCFGR1_DATPACK_Pos (14U)
#define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk
#define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)
#define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)
#define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk
#define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)
#define DFSDM_CHCFGR1_SCDEN_Pos (5U)
#define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk
#define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos)
#define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos)
#define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos)
#define DFSDM_CHCFGR1_SITP_Pos (0U)
#define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk
#define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
#define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
#define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
#define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)
#define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk
#define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)
#define DFSDM_CHCFGR2_DTRBS_Pos (3U)
#define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk
#define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)
#define DFSDM_CHCFGR2_OFFSET_Pos (8U)
#define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk
#define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)
#define DFSDM_CHDATINR_INDAT0_Pos (0U)
#define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk
#define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)
#define DFSDM_CHDATINR_INDAT1_Pos (16U)
#define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk
#define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)
#define DFSDM_CHWDATR_WDATA_Pos (0U)
#define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk
#define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)
#define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)
#define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk
#define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)
#define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)
#define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk
#define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)
#define DFSDM_FLTAWHTR_AWHT_Pos (8U)
#define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk
#define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)
#define DFSDM_FLTAWHTR_BKAWH_Pos (0U)
#define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk
#define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)
#define DFSDM_FLTAWLTR_AWLT_Pos (8U)
#define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk
#define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)
#define DFSDM_FLTAWLTR_BKAWL_Pos (0U)
#define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk
#define DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)
#define DFSDM_FLTAWSR_AWHTF_Pos (8U)
#define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk
#define DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)
#define DFSDM_FLTAWSR_AWLTF_Pos (0U)
#define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk
#define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)
#define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)
#define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk
#define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)
#define DFSDM_FLTCR1_AWFSEL_Pos (30U)
#define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk
#define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos)
#define DFSDM_FLTCR1_DFEN_Pos (0U)
#define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk
#define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos)
#define DFSDM_FLTCR1_FAST_Pos (29U)
#define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk
#define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)
#define DFSDM_FLTCR1_JDMAEN_Pos (5U)
#define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk
#define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)
#define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)
#define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)
#define DFSDM_FLTCR1_JEXTEN_Pos (13U)
#define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk
#define DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)
#define DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)
#define DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)
#define DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)
#define DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)
#define DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)
#define DFSDM_FLTCR1_JEXTSEL_Pos (8U)
#define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk
#define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)
#define DFSDM_FLTCR1_JSCAN_Pos (4U)
#define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk
#define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)
#define DFSDM_FLTCR1_JSWSTART_Pos (1U)
#define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk
#define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)
#define DFSDM_FLTCR1_JSYNC_Pos (3U)
#define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk
#define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos)
#define DFSDM_FLTCR1_RCH_Pos (24U)
#define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk
#define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos)
#define DFSDM_FLTCR1_RCONT_Pos (18U)
#define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk
#define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)
#define DFSDM_FLTCR1_RDMAEN_Pos (21U)
#define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk
#define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)
#define DFSDM_FLTCR1_RSWSTART_Pos (17U)
#define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk
#define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)
#define DFSDM_FLTCR1_RSYNC_Pos (19U)
#define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk
#define DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)
#define DFSDM_FLTCR2_AWDCH_Pos (16U)
#define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk
#define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)
#define DFSDM_FLTCR2_AWDIE_Pos (4U)
#define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk
#define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)
#define DFSDM_FLTCR2_CKABIE_Pos (6U)
#define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk
#define DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)
#define DFSDM_FLTCR2_EXCH_Pos (8U)
#define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk
#define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)
#define DFSDM_FLTCR2_JEOCIE_Pos (0U)
#define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk
#define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)
#define DFSDM_FLTCR2_JOVRIE_Pos (2U)
#define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk
#define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)
#define DFSDM_FLTCR2_REOCIE_Pos (1U)
#define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk
#define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)
#define DFSDM_FLTCR2_ROVRIE_Pos (3U)
#define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk
#define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)
#define DFSDM_FLTCR2_SCDIE_Pos (5U)
#define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk
#define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk
#define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)
#define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)
#define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)
#define DFSDM_FLTEXMAX_EXMAX_Pos (8U)
#define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk
#define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk
#define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)
#define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)
#define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)
#define DFSDM_FLTEXMIN_EXMIN_Pos (8U)
#define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk
#define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos)
#define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos)
#define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos)
#define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos)
#define DFSDM_FLTFCR_FORD_Pos (29U)
#define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk
#define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)
#define DFSDM_FLTFCR_FOSR_Pos (16U)
#define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk
#define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)
#define DFSDM_FLTFCR_IOSR_Pos (0U)
#define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk
#define DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)
#define DFSDM_FLTICR_CLRCKABF_Pos (16U)
#define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk
#define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)
#define DFSDM_FLTICR_CLRJOVRF_Pos (2U)
#define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk
#define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)
#define DFSDM_FLTICR_CLRROVRF_Pos (3U)
#define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk
#define DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)
#define DFSDM_FLTICR_CLRSCDF_Pos (24U)
#define DFSDM_FLTICR_CLRSCSDF DFSDM_FLTICR_CLRSCDF
#define DFSDM_FLTICR_CLRSCSDF_Msk DFSDM_FLTICR_CLRSCDF_Msk
#define DFSDM_FLTICR_CLRSCSDF_Pos DFSDM_FLTICR_CLRSCDF_Pos
#define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk
#define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos)
#define DFSDM_FLTISR_AWDF_Pos (4U)
#define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk
#define DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos)
#define DFSDM_FLTISR_CKABF_Pos (16U)
#define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk
#define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos)
#define DFSDM_FLTISR_JCIP_Pos (13U)
#define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk
#define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos)
#define DFSDM_FLTISR_JEOCF_Pos (0U)
#define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk
#define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos)
#define DFSDM_FLTISR_JOVRF_Pos (2U)
#define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk
#define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos)
#define DFSDM_FLTISR_RCIP_Pos (14U)
#define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk
#define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos)
#define DFSDM_FLTISR_REOCF_Pos (1U)
#define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk
#define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos)
#define DFSDM_FLTISR_ROVRF_Pos (3U)
#define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk
#define DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos)
#define DFSDM_FLTISR_SCDF_Pos (24U)
#define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk
#define DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)
#define DFSDM_FLTJCHGR_JCHG_Pos (0U)
#define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk
#define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk
#define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)
#define DFSDM_FLTJDATAR_JDATACH_Pos (0U)
#define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)
#define DFSDM_FLTJDATAR_JDATA_Pos (8U)
#define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk
#define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk
#define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)
#define DFSDM_FLTRDATAR_RDATACH_Pos (0U)
#define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)
#define DFSDM_FLTRDATAR_RDATA_Pos (8U)
#define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk
#define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)
#define DFSDM_FLTRDATAR_RPEND_Pos (4U)
#define DF_MAVLINK_DISABLE_INTERRUPTS 0
#define DHCP6_DEBUG LWIP_DBG_OFF
#define DHCP_ACK 5
#define DHCP_ADD_EXTRA_REQUEST_OPTIONS 
#define DHCP_BOOTREPLY 2
#define DHCP_BOOTREQUEST 1
#define DHCP_BOOT_FILE_LEN 128U
#define DHCP_CHADDR_LEN 16U
#define DHCP_COARSE_TIMER_MSECS (DHCP_COARSE_TIMER_SECS * 1000UL)
#define DHCP_COARSE_TIMER_SECS 60
#define DHCP_CREATE_RAND_XID 1
#define DHCP_DEBUG LWIP_DBG_OFF
#define DHCP_DECLINE 4
#define DHCP_DISCOVER 1
#define DHCP_DOES_ARP_CHECK (LWIP_DHCP)
#define DHCP_FILE_LEN 128U
#define DHCP_FILE_OFS 108U
#define DHCP_FINE_TIMER_MSECS 500
#define DHCP_FLAG_EXTERNAL_MEM 0x02
#define DHCP_FLAG_SUBNET_MASK_GIVEN 0x01
#define DHCP_INFORM 8
#define DHCP_MAGIC_COOKIE 0x63825363UL
#define DHCP_MAX_MSG_LEN(netif) (netif->mtu)
#define DHCP_MAX_MSG_LEN_MIN_REQUIRED 576
#define DHCP_MIN_OPTIONS_LEN 68U
#define DHCP_MIN_REPLY_LEN 44
#define DHCP_MSG_LEN 236U
#define DHCP_NAK 6
#define DHCP_NEXT_TIMEOUT_THRESHOLD ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)
#define DHCP_OFFER 2
#define DHCP_OPTIONS_LEN DHCP_MIN_OPTIONS_LEN
#define DHCP_OPTIONS_OFS (DHCP_MSG_LEN + 4U)
#define DHCP_OPTION_BOOTFILE 67
#define DHCP_OPTION_BROADCAST 28
#define DHCP_OPTION_CLIENT_ID 61
#define DHCP_OPTION_DNS_SERVER 6
#define DHCP_OPTION_END 255
#define DHCP_OPTION_HOSTNAME 12
#define DHCP_OPTION_IP_TTL 23
#define DHCP_OPTION_LEASE_TIME 51
#define DHCP_OPTION_MAX_MSG_SIZE 57
#define DHCP_OPTION_MAX_MSG_SIZE_LEN 2
#define DHCP_OPTION_MESSAGE_TYPE 53
#define DHCP_OPTION_MESSAGE_TYPE_LEN 1
#define DHCP_OPTION_MTU 26
#define DHCP_OPTION_NTP 42
#define DHCP_OPTION_OVERLOAD 52
#define DHCP_OPTION_PAD 0
#define DHCP_OPTION_PARAMETER_REQUEST_LIST 55
#define DHCP_OPTION_REQUESTED_IP 50
#define DHCP_OPTION_ROUTER 3
#define DHCP_OPTION_SERVER_ID 54
#define DHCP_OPTION_SUBNET_MASK 1
#define DHCP_OPTION_T1 58
#define DHCP_OPTION_T2 59
#define DHCP_OPTION_TCP_TTL 37
#define DHCP_OPTION_TFTP_SERVERNAME 66
#define DHCP_OPTION_US 60
#define DHCP_OVERLOAD_FILE 1
#define DHCP_OVERLOAD_NONE 0
#define DHCP_OVERLOAD_SNAME 2
#define DHCP_OVERLOAD_SNAME_FILE 3
#define DHCP_RELEASE 7
#define DHCP_REQUEST 3
#define DHCP_REQUEST_BACKOFF_SEQUENCE(tries) (u16_t)(( (tries) < 6 ? 1 << (tries) : 60) * 1000)
#define DHCP_SET_TIMEOUT_FROM_OFFERED_T0_LEASE(res,dhcp) SET_TIMEOUT_FROM_OFFERED(res, (dhcp)->offered_t0_lease, 0, 0xffff)
#define DHCP_SET_TIMEOUT_FROM_OFFERED_T1_RENEW(res,dhcp) SET_TIMEOUT_FROM_OFFERED(res, (dhcp)->offered_t1_renew, 0, 0xffff)
#define DHCP_SET_TIMEOUT_FROM_OFFERED_T2_REBIND(res,dhcp) SET_TIMEOUT_FROM_OFFERED(res, (dhcp)->offered_t2_rebind, 0, 0xffff)
#define DHCP_SNAME_LEN 64U
#define DHCP_SNAME_OFS 44U
#define DIEPCTL_CNAK (1U << 26)
#define DIEPCTL_DPID (1U << 16)
#define DIEPCTL_EONUM (1U << 16)
#define DIEPCTL_EPDIS (1U << 30)
#define DIEPCTL_EPENA (1U << 31)
#define DIEPCTL_EPTYP_BULK (2U << 18)
#define DIEPCTL_EPTYP_CTRL (0U << 18)
#define DIEPCTL_EPTYP_INTR (3U << 18)
#define DIEPCTL_EPTYP_ISO (1U << 18)
#define DIEPCTL_EPTYP_MASK (3U << 18)
#define DIEPCTL_MPSIZ(n) ((n) << 0)
#define DIEPCTL_MPSIZ_MASK (0x3FFU << 0)
#define DIEPCTL_NAKSTS (1U << 17)
#define DIEPCTL_SD0PID (1U << 28)
#define DIEPCTL_SD1PID (1U << 29)
#define DIEPCTL_SEVNFRM (1U << 28)
#define DIEPCTL_SNAK (1U << 27)
#define DIEPCTL_SNPM (1U << 20)
#define DIEPCTL_SODDFRM (1U << 29)
#define DIEPCTL_STALL (1U << 21)
#define DIEPCTL_TXFNUM(n) ((n) << 22)
#define DIEPCTL_TXFNUM_MASK (15U << 22)
#define DIEPCTL_USBAEP (1U << 15)
#define DIEPEMPMSK_INEPTXFEM(n) (1U << (n))
#define DIEPINT_EPDISD (1U << 1)
#define DIEPINT_INEPNE (1U << 6)
#define DIEPINT_ITTXFE (1U << 4)
#define DIEPINT_TOC (1U << 3)
#define DIEPINT_TXFE (1U << 7)
#define DIEPINT_XFRC (1U << 0)
#define DIEPMSK_EPDM (1U << 1)
#define DIEPMSK_INEPNEM (1U << 6)
#define DIEPMSK_ITTXFEMSK (1U << 4)
#define DIEPMSK_TOCM (1U << 3)
#define DIEPMSK_TXFEM (1U << 6)
#define DIEPMSK_XFRCM (1U << 0)
#define DIEPTSIZ_MCNT(n) ((n) << 29)
#define DIEPTSIZ_MCNT_MASK (3U << 29)
#define DIEPTSIZ_PKTCNT(n) ((n) << 19)
#define DIEPTSIZ_PKTCNT_MASK (0x3FF<< 19)
#define DIEPTSIZ_XFRSIZ(n) ((n) << 0)
#define DIEPTSIZ_XFRSIZ_MASK (0x7FFFFU << 0)
#define DIEPTXF_INEPTXFD(n) ((n) << 16)
#define DIEPTXF_INEPTXFD_MASK (0xFFFFU << 16)
#define DIEPTXF_INEPTXSA(n) ((n) << 0)
#define DIEPTXF_INEPTXSA_MASK (0xFFFFU << 0)
#define DIGITBIT 1
#define DIGIT_TO_VAL(_x) (_x - '0')
#define DIG_X1_REG 0x5D
#define DIG_X2_REG 0x64
#define DIG_XY1_REG 0x71
#define DIG_XY2_REG 0x70
#define DIG_XYZ1_LSB_REG 0x6C
#define DIG_XYZ1_MSB_REG 0x6D
#define DIG_Y1_REG 0x5E
#define DIG_Y2_REG 0x65
#define DIG_Z1_LSB_REG 0x6A
#define DIG_Z1_MSB_REG 0x6B
#define DIG_Z2_LSB_REG 0x68
#define DIG_Z2_MSB_REG 0x69
#define DIG_Z3_LSB_REG 0x6E
#define DIG_Z3_MSB_REG 0x6F
#define DIG_Z4_LSB_REG 0x62
#define DIG_Z4_MSB_REG 0x63
#define DIR_READ (1<<7)
#define DIR_WRITE (0<<7)
#define DISABLE_INTERRUPTS_FOR_SCRIPT_RUN 0
#define DISARM_DELAY 20
#define DISCREQ 11
#define DISPLAYPORT_MSP_ATTR_BLINK 1U<<6
#define DISPLAYPORT_MSP_ATTR_MASK (~(DISPLAYPORT_MSP_ATTR_VERSION|DISPLAYPORT_MSP_ATTR_BLINK))
#define DISPLAYPORT_MSP_ATTR_VERSION 1U<<7
#define DISPLAY_MESSAGE_SIZE 19
#define DISPLAY_OFF 0
#define DISPLAY_SH1106 2
#define DISPLAY_SITL 10
#define DISPLAY_SSD1306 1
#define DISPLAY_TEXT_NUM_ROWS 6
#define DISTANCE_ERROR 0x0001
#define DISTANCE_HOME_MINCHANGE 0.5f
#define DIST_MAX 30.00
#define DIST_MAX 50.00
#define DIV_ROUND_INT(x,d) ((x + d/2) / d)
#define DLMSG "dynamic libraries not enabled; check your Lua installation"
#define DLVR_I2C_ADDR 0x28
#define DLVR_OFFSET 8192.0f
#define DLVR_SCALE 16384.0f
#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
#define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)
#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)
#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)
#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)
#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)
#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)
#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)
#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)
#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)
#define DMA2 ((DMA_TypeDef *) DMA2_BASE)
#define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)
#define DMA2D_ALPHA_INV_RB_SWAP_SUPPORT 
#define DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk
#define DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos)
#define DMA2D_AMTCR_DT_Pos (8U)
#define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk
#define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos)
#define DMA2D_AMTCR_EN_Pos (0U)
#define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000UL)
#define DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk
#define DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)
#define DMA2D_BGCMAR_MA_Pos (0U)
#define DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk
#define DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)
#define DMA2D_BGCOLR_BLUE_Pos (0U)
#define DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk
#define DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)
#define DMA2D_BGCOLR_GREEN_Pos (8U)
#define DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk
#define DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos)
#define DMA2D_BGCOLR_RED_Pos (16U)
#define DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk
#define DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)
#define DMA2D_BGMAR_MA_Pos (0U)
#define DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk
#define DMA2D_BGOR_LO_Msk (0x3FFFUL << DMA2D_BGOR_LO_Pos)
#define DMA2D_BGOR_LO_Pos (0U)
#define DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk
#define DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos)
#define DMA2D_BGPFCCR_AI_Pos (20U)
#define DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk
#define DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)
#define DMA2D_BGPFCCR_ALPHA_Pos (24U)
#define DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk
#define DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos)
#define DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos)
#define DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos)
#define DMA2D_BGPFCCR_AM_Pos (16U)
#define DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk
#define DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos)
#define DMA2D_BGPFCCR_CCM_Pos (4U)
#define DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk
#define DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos)
#define DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos)
#define DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos)
#define DMA2D_BGPFCCR_CM_3 0x00000008U
#define DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos)
#define DMA2D_BGPFCCR_CM_Pos (0U)
#define DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk
#define DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos)
#define DMA2D_BGPFCCR_CS_Pos (8U)
#define DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk
#define DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos)
#define DMA2D_BGPFCCR_RBS_Pos (21U)
#define DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk
#define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos)
#define DMA2D_BGPFCCR_START_Pos (5U)
#define DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk
#define DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos)
#define DMA2D_CR_ABORT_Pos (2U)
#define DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk
#define DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos)
#define DMA2D_CR_CAEIE_Pos (11U)
#define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk
#define DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos)
#define DMA2D_CR_CEIE_Pos (13U)
#define DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk
#define DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos)
#define DMA2D_CR_CTCIE_Pos (12U)
#define DMA2D_CR_MODE DMA2D_CR_MODE_Msk
#define DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos)
#define DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos)
#define DMA2D_CR_MODE_Msk (0x3UL << DMA2D_CR_MODE_Pos)
#define DMA2D_CR_MODE_Pos (16U)
#define DMA2D_CR_START DMA2D_CR_START_Msk
#define DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos)
#define DMA2D_CR_START_Pos (0U)
#define DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk
#define DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos)
#define DMA2D_CR_SUSP_Pos (1U)
#define DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk
#define DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos)
#define DMA2D_CR_TCIE_Pos (9U)
#define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk
#define DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos)
#define DMA2D_CR_TEIE_Pos (8U)
#define DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk
#define DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos)
#define DMA2D_CR_TWIE_Pos (10U)
#define DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk
#define DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)
#define DMA2D_FGCMAR_MA_Pos (0U)
#define DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk
#define DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)
#define DMA2D_FGCOLR_BLUE_Pos (0U)
#define DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk
#define DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)
#define DMA2D_FGCOLR_GREEN_Pos (8U)
#define DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk
#define DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos)
#define DMA2D_FGCOLR_RED_Pos (16U)
#define DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk
#define DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)
#define DMA2D_FGMAR_MA_Pos (0U)
#define DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk
#define DMA2D_FGOR_LO_Msk (0x3FFFUL << DMA2D_FGOR_LO_Pos)
#define DMA2D_FGOR_LO_Pos (0U)
#define DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk
#define DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos)
#define DMA2D_FGPFCCR_AI_Pos (20U)
#define DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk
#define DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)
#define DMA2D_FGPFCCR_ALPHA_Pos (24U)
#define DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk
#define DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos)
#define DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos)
#define DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos)
#define DMA2D_FGPFCCR_AM_Pos (16U)
#define DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk
#define DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos)
#define DMA2D_FGPFCCR_CCM_Pos (4U)
#define DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk
#define DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos)
#define DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos)
#define DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos)
#define DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos)
#define DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos)
#define DMA2D_FGPFCCR_CM_Pos (0U)
#define DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk
#define DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos)
#define DMA2D_FGPFCCR_CS_Pos (8U)
#define DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk
#define DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos)
#define DMA2D_FGPFCCR_RBS_Pos (21U)
#define DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk
#define DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos)
#define DMA2D_FGPFCCR_START_Pos (5U)
#define DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk
#define DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos)
#define DMA2D_IFCR_CAECIF_Pos (3U)
#define DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk
#define DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos)
#define DMA2D_IFCR_CCEIF_Pos (5U)
#define DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk
#define DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos)
#define DMA2D_IFCR_CCTCIF_Pos (4U)
#define DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk
#define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos)
#define DMA2D_IFCR_CTCIF_Pos (1U)
#define DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk
#define DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos)
#define DMA2D_IFCR_CTEIF_Pos (0U)
#define DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk
#define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos)
#define DMA2D_IFCR_CTWIF_Pos (2U)
#define DMA2D_IFSR_CCAEIF DMA2D_IFCR_CAECIF
#define DMA2D_IFSR_CCEIF DMA2D_IFCR_CCEIF
#define DMA2D_IFSR_CCTCIF DMA2D_IFCR_CCTCIF
#define DMA2D_IFSR_CTCIF DMA2D_IFCR_CTCIF
#define DMA2D_IFSR_CTEIF DMA2D_IFCR_CTEIF
#define DMA2D_IFSR_CTWIF DMA2D_IFCR_CTWIF
#define DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk
#define DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos)
#define DMA2D_ISR_CAEIF_Pos (3U)
#define DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk
#define DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos)
#define DMA2D_ISR_CEIF_Pos (5U)
#define DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk
#define DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos)
#define DMA2D_ISR_CTCIF_Pos (4U)
#define DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk
#define DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos)
#define DMA2D_ISR_TCIF_Pos (1U)
#define DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk
#define DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos)
#define DMA2D_ISR_TEIF_Pos (0U)
#define DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk
#define DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos)
#define DMA2D_ISR_TWIF_Pos (2U)
#define DMA2D_LWR_LW DMA2D_LWR_LW_Msk
#define DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos)
#define DMA2D_LWR_LW_Pos (0U)
#define DMA2D_NLR_NL DMA2D_NLR_NL_Msk
#define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos)
#define DMA2D_NLR_NL_Pos (0U)
#define DMA2D_NLR_PL DMA2D_NLR_PL_Msk
#define DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos)
#define DMA2D_NLR_PL_Pos (16U)
#define DMA2D_OCOLR_ALPHA_1 0xFF000000U
#define DMA2D_OCOLR_ALPHA_3 0x00008000U
#define DMA2D_OCOLR_ALPHA_4 0x0000F000U
#define DMA2D_OCOLR_BLUE_1 0x000000FFU
#define DMA2D_OCOLR_BLUE_2 0x0000001FU
#define DMA2D_OCOLR_BLUE_3 0x0000001FU
#define DMA2D_OCOLR_BLUE_4 0x0000000FU
#define DMA2D_OCOLR_GREEN_1 0x0000FF00U
#define DMA2D_OCOLR_GREEN_2 0x000007E0U
#define DMA2D_OCOLR_GREEN_3 0x000003E0U
#define DMA2D_OCOLR_GREEN_4 0x000000F0U
#define DMA2D_OCOLR_RED_1 0x00FF0000U
#define DMA2D_OCOLR_RED_2 0x0000F800U
#define DMA2D_OCOLR_RED_3 0x00007C00U
#define DMA2D_OCOLR_RED_4 0x00000F00U
#define DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk
#define DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)
#define DMA2D_OMAR_MA_Pos (0U)
#define DMA2D_OOR_LO DMA2D_OOR_LO_Msk
#define DMA2D_OOR_LO_Msk (0x3FFFUL << DMA2D_OOR_LO_Pos)
#define DMA2D_OOR_LO_Pos (0U)
#define DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk
#define DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos)
#define DMA2D_OPFCCR_AI_Pos (20U)
#define DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk
#define DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos)
#define DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos)
#define DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos)
#define DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos)
#define DMA2D_OPFCCR_CM_Pos (0U)
#define DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk
#define DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos)
#define DMA2D_OPFCCR_RBS_Pos (21U)
#define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)
#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)
#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)
#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)
#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)
#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)
#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)
#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)
#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)
#define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
#define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos)
#define DMA_HIFCR_CDMEIF4_Pos (2U)
#define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
#define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos)
#define DMA_HIFCR_CDMEIF5_Pos (8U)
#define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
#define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos)
#define DMA_HIFCR_CDMEIF6_Pos (18U)
#define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
#define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos)
#define DMA_HIFCR_CDMEIF7_Pos (24U)
#define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
#define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos)
#define DMA_HIFCR_CFEIF4_Pos (0U)
#define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
#define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos)
#define DMA_HIFCR_CFEIF5_Pos (6U)
#define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
#define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos)
#define DMA_HIFCR_CFEIF6_Pos (16U)
#define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
#define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos)
#define DMA_HIFCR_CFEIF7_Pos (22U)
#define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
#define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos)
#define DMA_HIFCR_CHTIF4_Pos (4U)
#define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
#define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos)
#define DMA_HIFCR_CHTIF5_Pos (10U)
#define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
#define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos)
#define DMA_HIFCR_CHTIF6_Pos (20U)
#define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
#define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos)
#define DMA_HIFCR_CHTIF7_Pos (26U)
#define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
#define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos)
#define DMA_HIFCR_CTCIF4_Pos (5U)
#define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
#define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos)
#define DMA_HIFCR_CTCIF5_Pos (11U)
#define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
#define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos)
#define DMA_HIFCR_CTCIF6_Pos (21U)
#define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
#define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos)
#define DMA_HIFCR_CTCIF7_Pos (27U)
#define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
#define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos)
#define DMA_HIFCR_CTEIF4_Pos (3U)
#define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
#define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos)
#define DMA_HIFCR_CTEIF5_Pos (9U)
#define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
#define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos)
#define DMA_HIFCR_CTEIF6_Pos (19U)
#define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
#define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos)
#define DMA_HIFCR_CTEIF7_Pos (25U)
#define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
#define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos)
#define DMA_HISR_DMEIF4_Pos (2U)
#define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
#define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos)
#define DMA_HISR_DMEIF5_Pos (8U)
#define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
#define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos)
#define DMA_HISR_DMEIF6_Pos (18U)
#define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
#define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos)
#define DMA_HISR_DMEIF7_Pos (24U)
#define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
#define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos)
#define DMA_HISR_FEIF4_Pos (0U)
#define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
#define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos)
#define DMA_HISR_FEIF5_Pos (6U)
#define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
#define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos)
#define DMA_HISR_FEIF6_Pos (16U)
#define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
#define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos)
#define DMA_HISR_FEIF7_Pos (22U)
#define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
#define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos)
#define DMA_HISR_HTIF4_Pos (4U)
#define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
#define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos)
#define DMA_HISR_HTIF5_Pos (10U)
#define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
#define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos)
#define DMA_HISR_HTIF6_Pos (20U)
#define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
#define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos)
#define DMA_HISR_HTIF7_Pos (26U)
#define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
#define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos)
#define DMA_HISR_TCIF4_Pos (5U)
#define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
#define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos)
#define DMA_HISR_TCIF5_Pos (11U)
#define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
#define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos)
#define DMA_HISR_TCIF6_Pos (21U)
#define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
#define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos)
#define DMA_HISR_TCIF7_Pos (27U)
#define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
#define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos)
#define DMA_HISR_TEIF4_Pos (3U)
#define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
#define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos)
#define DMA_HISR_TEIF5_Pos (9U)
#define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
#define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos)
#define DMA_HISR_TEIF6_Pos (19U)
#define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
#define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos)
#define DMA_HISR_TEIF7_Pos (25U)
#define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
#define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos)
#define DMA_LIFCR_CDMEIF0_Pos (2U)
#define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
#define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos)
#define DMA_LIFCR_CDMEIF1_Pos (8U)
#define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
#define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos)
#define DMA_LIFCR_CDMEIF2_Pos (18U)
#define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
#define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos)
#define DMA_LIFCR_CDMEIF3_Pos (24U)
#define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
#define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos)
#define DMA_LIFCR_CFEIF0_Pos (0U)
#define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
#define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos)
#define DMA_LIFCR_CFEIF1_Pos (6U)
#define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
#define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos)
#define DMA_LIFCR_CFEIF2_Pos (16U)
#define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
#define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos)
#define DMA_LIFCR_CFEIF3_Pos (22U)
#define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
#define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos)
#define DMA_LIFCR_CHTIF0_Pos (4U)
#define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
#define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos)
#define DMA_LIFCR_CHTIF1_Pos (10U)
#define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
#define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos)
#define DMA_LIFCR_CHTIF2_Pos (20U)
#define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
#define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos)
#define DMA_LIFCR_CHTIF3_Pos (26U)
#define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
#define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos)
#define DMA_LIFCR_CTCIF0_Pos (5U)
#define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
#define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos)
#define DMA_LIFCR_CTCIF1_Pos (11U)
#define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
#define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos)
#define DMA_LIFCR_CTCIF2_Pos (21U)
#define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
#define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos)
#define DMA_LIFCR_CTCIF3_Pos (27U)
#define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
#define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos)
#define DMA_LIFCR_CTEIF0_Pos (3U)
#define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
#define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos)
#define DMA_LIFCR_CTEIF1_Pos (9U)
#define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
#define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos)
#define DMA_LIFCR_CTEIF2_Pos (19U)
#define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
#define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos)
#define DMA_LIFCR_CTEIF3_Pos (25U)
#define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
#define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos)
#define DMA_LISR_DMEIF0_Pos (2U)
#define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
#define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos)
#define DMA_LISR_DMEIF1_Pos (8U)
#define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
#define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos)
#define DMA_LISR_DMEIF2_Pos (18U)
#define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
#define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos)
#define DMA_LISR_DMEIF3_Pos (24U)
#define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
#define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos)
#define DMA_LISR_FEIF0_Pos (0U)
#define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
#define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos)
#define DMA_LISR_FEIF1_Pos (6U)
#define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
#define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos)
#define DMA_LISR_FEIF2_Pos (16U)
#define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
#define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos)
#define DMA_LISR_FEIF3_Pos (22U)
#define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
#define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos)
#define DMA_LISR_HTIF0_Pos (4U)
#define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
#define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos)
#define DMA_LISR_HTIF1_Pos (10U)
#define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
#define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos)
#define DMA_LISR_HTIF2_Pos (20U)
#define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
#define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos)
#define DMA_LISR_HTIF3_Pos (26U)
#define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
#define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos)
#define DMA_LISR_TCIF0_Pos (5U)
#define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
#define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos)
#define DMA_LISR_TCIF1_Pos (11U)
#define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
#define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos)
#define DMA_LISR_TCIF2_Pos (21U)
#define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
#define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos)
#define DMA_LISR_TCIF3_Pos (27U)
#define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
#define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos)
#define DMA_LISR_TEIF0_Pos (3U)
#define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
#define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos)
#define DMA_LISR_TEIF1_Pos (9U)
#define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
#define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos)
#define DMA_LISR_TEIF2_Pos (19U)
#define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
#define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos)
#define DMA_LISR_TEIF3_Pos (25U)
#define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk
#define DMA_SxCR_CHSEL_0 (0x1UL << DMA_SxCR_CHSEL_Pos)
#define DMA_SxCR_CHSEL_1 (0x2UL << DMA_SxCR_CHSEL_Pos)
#define DMA_SxCR_CHSEL_2 (0x4UL << DMA_SxCR_CHSEL_Pos)
#define DMA_SxCR_CHSEL_3 (0x8UL << DMA_SxCR_CHSEL_Pos)
#define DMA_SxCR_CHSEL_Msk (0xFUL << DMA_SxCR_CHSEL_Pos)
#define DMA_SxCR_CHSEL_Pos (25U)
#define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
#define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos)
#define DMA_SxCR_CIRC_Pos (8U)
#define DMA_SxCR_CT DMA_SxCR_CT_Msk
#define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos)
#define DMA_SxCR_CT_Pos (19U)
#define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
#define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos)
#define DMA_SxCR_DBM_Pos (18U)
#define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
#define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos)
#define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos)
#define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos)
#define DMA_SxCR_DIR_Pos (6U)
#define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
#define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos)
#define DMA_SxCR_DMEIE_Pos (1U)
#define DMA_SxCR_EN DMA_SxCR_EN_Msk
#define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos)
#define DMA_SxCR_EN_Pos (0U)
#define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
#define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos)
#define DMA_SxCR_HTIE_Pos (3U)
#define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
#define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos)
#define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos)
#define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos)
#define DMA_SxCR_MBURST_Pos (23U)
#define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
#define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos)
#define DMA_SxCR_MINC_Pos (10U)
#define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
#define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos)
#define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos)
#define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos)
#define DMA_SxCR_MSIZE_Pos (13U)
#define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
#define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos)
#define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos)
#define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos)
#define DMA_SxCR_PBURST_Pos (21U)
#define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
#define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos)
#define DMA_SxCR_PFCTRL_Pos (5U)
#define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
#define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
#define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos)
#define DMA_SxCR_PINCOS_Pos (15U)
#define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos)
#define DMA_SxCR_PINC_Pos (9U)
#define DMA_SxCR_PL DMA_SxCR_PL_Msk
#define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos)
#define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos)
#define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos)
#define DMA_SxCR_PL_Pos (16U)
#define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk
#define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos)
#define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos)
#define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos)
#define DMA_SxCR_PSIZE_Pos (11U)
#define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
#define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos)
#define DMA_SxCR_TCIE_Pos (4U)
#define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
#define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos)
#define DMA_SxCR_TEIE_Pos (2U)
#define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
#define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos)
#define DMA_SxFCR_DMDIS_Pos (2U)
#define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
#define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos)
#define DMA_SxFCR_FEIE_Pos (7U)
#define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
#define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos)
#define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos)
#define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos)
#define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos)
#define DMA_SxFCR_FS_Pos (3U)
#define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
#define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos)
#define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos)
#define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos)
#define DMA_SxFCR_FTH_Pos (0U)
#define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk
#define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)
#define DMA_SxM0AR_M0A_Pos (0U)
#define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk
#define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)
#define DMA_SxM1AR_M1A_Pos (0U)
#define DMA_SxNDT DMA_SxNDT_Msk
#define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos)
#define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos)
#define DMA_SxNDT_Pos (0U)
#define DMA_SxPAR_PA DMA_SxPAR_PA_Msk
#define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)
#define DMA_SxPAR_PA_Pos (0U)
#define DNS_DEBUG LWIP_DBG_OFF
#define DNS_DOES_NAME_CHECK 1
#define DNS_LOCAL_HOSTLIST 0
#define DNS_LOCAL_HOSTLIST_IS_DYNAMIC 0
#define DNS_MAX_NAME_LENGTH 256
#define DNS_MAX_RETRIES 4
#define DNS_MAX_SERVERS 2
#define DNS_TABLE_SIZE 4
#define DOEPCTL_CNAK (1U << 26)
#define DOEPCTL_DPID (1U << 16)
#define DOEPCTL_EONUM (1U << 16)
#define DOEPCTL_EPDIS (1U << 30)
#define DOEPCTL_EPENA (1U << 31)
#define DOEPCTL_EPTYP_BULK (2U << 18)
#define DOEPCTL_EPTYP_CTRL (0U << 18)
#define DOEPCTL_EPTYP_INTR (3U << 18)
#define DOEPCTL_EPTYP_ISO (1U << 18)
#define DOEPCTL_EPTYP_MASK (3U << 18)
#define DOEPCTL_MPSIZ(n) ((n) << 0)
#define DOEPCTL_MPSIZ_MASK (0x3FFU << 0)
#define DOEPCTL_NAKSTS (1U << 17)
#define DOEPCTL_SD0PID (1U << 28)
#define DOEPCTL_SD1PID (1U << 29)
#define DOEPCTL_SEVNFRM (1U << 28)
#define DOEPCTL_SNAK (1U << 27)
#define DOEPCTL_SNPM (1U << 20)
#define DOEPCTL_SODDFRM (1U << 29)
#define DOEPCTL_STALL (1U << 21)
#define DOEPCTL_USBAEP (1U << 15)
#define DOEPINT_B2BSTUP (1U << 6)
#define DOEPINT_EPDISD (1U << 1)
#define DOEPINT_OTEPDIS (1U << 4)
#define DOEPINT_SETUP_RCVD (1U << 15)
#define DOEPINT_STUP (1U << 3)
#define DOEPINT_XFRC (1U << 0)
#define DOEPMSK_EPDM (1U << 1)
#define DOEPMSK_OTEPDM (1U << 4)
#define DOEPMSK_STUPM (1U << 3)
#define DOEPMSK_XFRCM (1U << 0)
#define DOEPTSIZ_PKTCNT(n) ((n) << 19)
#define DOEPTSIZ_PKTCNT_MASK (0x3FFU << 19)
#define DOEPTSIZ_RXDPID(n) ((n) << 29)
#define DOEPTSIZ_RXDPID_MASK (3U << 29)
#define DOEPTSIZ_STUPCNT(n) ((n) << 29)
#define DOEPTSIZ_STUPCNT_MASK (3U << 29)
#define DOEPTSIZ_XFRSIZ(n) ((n) << 0)
#define DOEPTSIZ_XFRSIZ_MASK (0x7FFFFU << 0)
#define DOMAIN_TO_NETCONN_TYPE(domain,netconn_type) (netconn_type)
#define DOWNWARD_RANGEFINDER_MAX_INSTANCES 2
#define DPS280_REG_COEF 0x10
#define DPS280_REG_CREG 0x09
#define DPS280_REG_CSRC 0x28
#define DPS280_REG_FSTS 0x0B
#define DPS280_REG_ISTS 0x0A
#define DPS280_REG_MCONF 0x08
#define DPS280_REG_PCONF 0x06
#define DPS280_REG_PID 0x0D
#define DPS280_REG_PRESS 0x00
#define DPS280_REG_RESET 0x0C
#define DPS280_REG_TCONF 0x07
#define DPS280_REG_TEMP 0x03
#define DPS280_WHOAMI 0x10
#define DRAW_SETTING(n) if (n.enabled) draw_ ## n(n.xpos, n.ypos)
#define DRIFT_SPEEDGAIN 8.0f
#define DRIFT_SPEEDLIMIT 560.0f
#define DRIFT_THR_ASSIST_GAIN 0.0018f
#define DRIFT_THR_ASSIST_MAX 0.3f
#define DRIFT_THR_MAX 0.787f
#define DRIFT_THR_MIN 0.213f
#define DRIVER "TFMiniPlus"
#define DRONECAN_CXX_WRAPPERS 1
#define DRONECAN_LEDS Notify_LED_DroneCAN
#define DRONECAN_NODE_POOL_SIZE 8192
#define DRONECAN_PROTOCOL_CANSTATS_ID 343
#define DRONECAN_PROTOCOL_CANSTATS_MAX_SIZE 25
#define DRONECAN_PROTOCOL_CANSTATS_SIGNATURE (0xCE080CAE3CA33C75ULL)
#define DRONECAN_PROTOCOL_FLEXDEBUG_AM32_RESERVE_START 100
#define DRONECAN_PROTOCOL_FLEXDEBUG_ID 16371
#define DRONECAN_PROTOCOL_FLEXDEBUG_MAX_SIZE 258
#define DRONECAN_PROTOCOL_FLEXDEBUG_RESERVATION_SIZE 10
#define DRONECAN_PROTOCOL_FLEXDEBUG_SIGNATURE (0xECA60382FF038F39ULL)
#define DRONECAN_PROTOCOL_STATS_ID 342
#define DRONECAN_PROTOCOL_STATS_MAX_SIZE 28
#define DRONECAN_PROTOCOL_STATS_SIGNATURE (0x763AE3B8A986F8D1ULL)
#define DRONECAN_REMOTEID_ARMSTATUS_ID 20035
#define DRONECAN_REMOTEID_ARMSTATUS_MAX_SIZE 52
#define DRONECAN_REMOTEID_ARMSTATUS_ODID_ARM_STATUS_FAIL_GENERIC 1
#define DRONECAN_REMOTEID_ARMSTATUS_ODID_ARM_STATUS_GOOD_TO_ARM 0
#define DRONECAN_REMOTEID_ARMSTATUS_SIGNATURE (0xFEDF72CCF06F3BDDULL)
#define DRONECAN_REMOTEID_BASICID_ID 20030
#define DRONECAN_REMOTEID_BASICID_MAX_SIZE 44
#define DRONECAN_REMOTEID_BASICID_ODID_ID_TYPE_CAA_REGISTRATION_ID 2
#define DRONECAN_REMOTEID_BASICID_ODID_ID_TYPE_NONE 0
#define DRONECAN_REMOTEID_BASICID_ODID_ID_TYPE_SERIAL_NUMBER 1
#define DRONECAN_REMOTEID_BASICID_ODID_ID_TYPE_SPECIFIC_SESSION_ID 4
#define DRONECAN_REMOTEID_BASICID_ODID_ID_TYPE_UTM_ASSIGNED_UUID 3
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_AEROPLANE 1
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_AIRSHIP 10
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_CAPTIVE_BALLOON 9
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_FREE_BALLOON 8
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_FREE_FALL_PARACHUTE 11
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_GLIDER 6
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_GROUND_OBSTACLE 14
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_GYROPLANE 3
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_HELICOPTER_OR_MULTIROTOR 2
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_HYBRID_LIFT 4
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_KITE 7
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_NONE 0
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_ORNITHOPTER 5
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_OTHER 15
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_ROCKET 12
#define DRONECAN_REMOTEID_BASICID_ODID_UA_TYPE_TETHERED_POWERED_AIRCRAFT 13
#define DRONECAN_REMOTEID_BASICID_SIGNATURE (0x5B1C624A8E4FC533ULL)
#define DRONECAN_REMOTEID_LOCATION_ID 20031
#define DRONECAN_REMOTEID_LOCATION_MAX_SIZE 58
#define DRONECAN_REMOTEID_LOCATION_ODID_HEIGHT_REF_OVER_GROUND 1
#define DRONECAN_REMOTEID_LOCATION_ODID_HEIGHT_REF_OVER_TAKEOFF 0
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_0_05NM 8
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_0_1NM 7
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_0_3NM 6
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_0_5NM 5
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_10NM 1
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_10_METER 10
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_1NM 4
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_1_METER 12
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_2NM 3
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_30_METER 9
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_3_METER 11
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_4NM 2
#define DRONECAN_REMOTEID_LOCATION_ODID_HOR_ACC_UNKNOWN 0
#define DRONECAN_REMOTEID_LOCATION_ODID_SPEED_ACC_0_3_METERS_PER_SECOND 4
#define DRONECAN_REMOTEID_LOCATION_ODID_SPEED_ACC_10_METERS_PER_SECOND 1
#define DRONECAN_REMOTEID_LOCATION_ODID_SPEED_ACC_1_METERS_PER_SECOND 3
#define DRONECAN_REMOTEID_LOCATION_ODID_SPEED_ACC_3_METERS_PER_SECOND 2
#define DRONECAN_REMOTEID_LOCATION_ODID_SPEED_ACC_UNKNOWN 0
#define DRONECAN_REMOTEID_LOCATION_ODID_STATUS_AIRBORNE 2
#define DRONECAN_REMOTEID_LOCATION_ODID_STATUS_EMERGENCY 3
#define DRONECAN_REMOTEID_LOCATION_ODID_STATUS_GROUND 1
#define DRONECAN_REMOTEID_LOCATION_ODID_STATUS_UNDECLARED 0
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_1_SECOND 1
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_2_SECOND 2
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_3_SECOND 3
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_4_SECOND 4
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_5_SECOND 5
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_6_SECOND 6
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_7_SECOND 7
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_8_SECOND 8
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_0_9_SECOND 9
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_1_0_SECOND 10
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_1_1_SECOND 11
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_1_2_SECOND 12
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_1_3_SECOND 13
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_1_4_SECOND 14
#define DRONECAN_REMOTEID_LOCATION_ODID_TIME_ACC_1_5_SECOND 15
#define DRONECAN_REMOTEID_LOCATION_ODID_VER_ACC_10_METER 4
#define DRONECAN_REMOTEID_LOCATION_ODID_VER_ACC_150_METER 1
#define DRONECAN_REMOTEID_LOCATION_ODID_VER_ACC_1_METER 6
#define DRONECAN_REMOTEID_LOCATION_ODID_VER_ACC_25_METER 3
#define DRONECAN_REMOTEID_LOCATION_ODID_VER_ACC_3_METER 5
#define DRONECAN_REMOTEID_LOCATION_ODID_VER_ACC_45_METER 2
#define DRONECAN_REMOTEID_LOCATION_ODID_VER_ACC_UNKNOWN 0
#define DRONECAN_REMOTEID_LOCATION_SIGNATURE (0xEAA3A2C5BCB14CAAULL)
#define DRONECAN_REMOTEID_OPERATORID_ID 20034
#define DRONECAN_REMOTEID_OPERATORID_MAX_SIZE 43
#define DRONECAN_REMOTEID_OPERATORID_ODID_OPERATOR_ID_TYPE_CAA 0
#define DRONECAN_REMOTEID_OPERATORID_SIGNATURE (0x581E7FC7F03AF935ULL)
#define DRONECAN_REMOTEID_SECURECOMMAND_ID 64
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_ID 64
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_MAX_SIZE 230
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SECURE_COMMAND_GET_PUBLIC_KEYS 3
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SECURE_COMMAND_GET_REMOTEID_CONFIG 5
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SECURE_COMMAND_GET_REMOTEID_SESSION_KEY 1
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SECURE_COMMAND_GET_SESSION_KEY 0
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SECURE_COMMAND_REMOVE_PUBLIC_KEYS 2
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SECURE_COMMAND_SET_PUBLIC_KEYS 4
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SECURE_COMMAND_SET_REMOTEID_CONFIG 6
#define DRONECAN_REMOTEID_SECURECOMMAND_REQUEST_SIGNATURE (0x126A47C9C17A8BD7ULL)
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_ID 64
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_MAX_SIZE 230
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_RESULT_ACCEPTED 0
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_RESULT_DENIED 2
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_RESULT_FAILED 4
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_RESULT_TEMPORARILY_REJECTED 1
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_RESULT_UNSUPPORTED 3
#define DRONECAN_REMOTEID_SECURECOMMAND_RESPONSE_SIGNATURE (0x126A47C9C17A8BD7ULL)
#define DRONECAN_REMOTEID_SECURECOMMAND_SIGNATURE (0x126A47C9C17A8BD7ULL)
#define DRONECAN_REMOTEID_SELFID_ID 20032
#define DRONECAN_REMOTEID_SELFID_MAX_SIZE 46
#define DRONECAN_REMOTEID_SELFID_ODID_DESC_TYPE_TEXT 0
#define DRONECAN_REMOTEID_SELFID_SIGNATURE (0x59BE81DC4C06A185ULL)
#define DRONECAN_REMOTEID_SYSTEM_ID 20033
#define DRONECAN_REMOTEID_SYSTEM_MAX_SIZE 53
#define DRONECAN_REMOTEID_SYSTEM_ODID_CATEGORY_EU_CERTIFIED 3
#define DRONECAN_REMOTEID_SYSTEM_ODID_CATEGORY_EU_OPEN 1
#define DRONECAN_REMOTEID_SYSTEM_ODID_CATEGORY_EU_SPECIFIC 2
#define DRONECAN_REMOTEID_SYSTEM_ODID_CATEGORY_EU_UNDECLARED 0
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASSIFICATION_TYPE_EU 0
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_CLASS_0 1
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_CLASS_1 2
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_CLASS_2 3
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_CLASS_3 4
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_CLASS_4 5
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_CLASS_5 6
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_CLASS_6 7
#define DRONECAN_REMOTEID_SYSTEM_ODID_CLASS_EU_UNDECLARED 0
#define DRONECAN_REMOTEID_SYSTEM_ODID_OPERATOR_LOCATION_TYPE_FIXED 2
#define DRONECAN_REMOTEID_SYSTEM_ODID_OPERATOR_LOCATION_TYPE_LIVE_GNSS 1
#define DRONECAN_REMOTEID_SYSTEM_ODID_OPERATOR_LOCATION_TYPE_TAKEOFF 0
#define DRONECAN_REMOTEID_SYSTEM_SIGNATURE (0x9AC872F49BF32437ULL)
#define DRONECAN_SENSORS_HYGROMETER_HYGROMETER_ID 1032
#define DRONECAN_SENSORS_HYGROMETER_HYGROMETER_MAX_SIZE 5
#define DRONECAN_SENSORS_HYGROMETER_HYGROMETER_SIGNATURE (0xCEB308892BF163E8ULL)
#define DRONECAN_SENSORS_MAGNETOMETER_MAGNETICFIELDSTRENGTHHIRES_ID 1043
#define DRONECAN_SENSORS_MAGNETOMETER_MAGNETICFIELDSTRENGTHHIRES_MAX_SIZE 13
#define DRONECAN_SENSORS_MAGNETOMETER_MAGNETICFIELDSTRENGTHHIRES_SIGNATURE (0x3053EBE3D750286FULL)
#define DRONECAN_SENSORS_RC_RCINPUT_ID 1140
#define DRONECAN_SENSORS_RC_RCINPUT_MAX_SIZE 53
#define DRONECAN_SENSORS_RC_RCINPUT_SIGNATURE (0x771555E596AAB4CFULL)
#define DRONECAN_SENSORS_RC_RCINPUT_STATUS_FAILSAFE 2
#define DRONECAN_SENSORS_RC_RCINPUT_STATUS_QUALITY_VALID 1
#define DRONECAN_SENSORS_RPM_RPM_FLAGS_UNHEALTHY 1
#define DRONECAN_SENSORS_RPM_RPM_ID 1045
#define DRONECAN_SENSORS_RPM_RPM_MAX_SIZE 7
#define DRONECAN_SENSORS_RPM_RPM_SIGNATURE (0x140707C09274F6E7ULL)
#define DRONECAN_SRV_NUMBER NUM_SERVO_CHANNELS
#define DRONECAN_STACK_SIZE 4096
#define DSM_FRAME_CHANNELS 7
#define DSM_FRAME_SIZE 16
#define DSP_MEM_REGION AP_HAL::Util::MEM_FAST
#define DSTS_EERR (1U << 3)
#define DSTS_ENUMSPD_FS_48 (3U << 1)
#define DSTS_ENUMSPD_HS_480 (0U << 1)
#define DSTS_ENUMSPD_MASK (3U << 1)
#define DSTS_FNSOF(n) ((n) << 8)
#define DSTS_FNSOF_MASK (0x3FFU << 8)
#define DSTS_FNSOF_ODD (1U << 8)
#define DSTS_SUSPSTS (1U << 0)
#define DST_AUST 2
#define DST_CAN 6
#define DST_EET 5
#define DST_MET 4
#define DST_NONE 0
#define DST_USA 1
#define DST_WET 3
#define DTXFSTS_INEPTFSAV_MASK (0xFFFFU << 0)
#define DT_DIR 1
#define DT_LNK 10
#define DT_REG 0
#define DVBUSDIS_VBUSDT(n) ((n) << 0)
#define DVBUSDIS_VBUSDT_MASK (0xFFFFU << 0)
#define DVBUSPULSE_DVBUSP(n) ((n) << 0)
#define DVBUSPULSE_DVBUSP_MASK (0xFFFU << 0)
#define DWT ((DWT_Type *) DWT_BASE )
#define DWT_BASE (0xE0001000UL)
#define DWT_CPICNT_CPICNT_Msk (0xFFUL )
#define DWT_CPICNT_CPICNT_Pos 0U
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
#define DWT_CTRL_CPIEVTENA_Pos 17U
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )
#define DWT_CTRL_CYCCNTENA_Pos 0U
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
#define DWT_CTRL_CYCEVTENA_Pos 22U
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)
#define DWT_CTRL_CYCTAP_Pos 9U
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
#define DWT_CTRL_EXCEVTENA_Pos 18U
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
#define DWT_CTRL_EXCTRCENA_Pos 16U
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
#define DWT_CTRL_FOLDEVTENA_Pos 21U
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
#define DWT_CTRL_LSUEVTENA_Pos 20U
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
#define DWT_CTRL_NOCYCCNT_Pos 25U
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
#define DWT_CTRL_NOEXTTRIG_Pos 26U
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
#define DWT_CTRL_NOPRFCNT_Pos 24U
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
#define DWT_CTRL_NOTRCPKT_Pos 27U
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)
#define DWT_CTRL_NUMCOMP_Pos 28U
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
#define DWT_CTRL_PCSAMPLENA_Pos 12U
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)
#define DWT_CTRL_POSTINIT_Pos 5U
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)
#define DWT_CTRL_POSTPRESET_Pos 1U
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
#define DWT_CTRL_SLEEPEVTENA_Pos 19U
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)
#define DWT_CTRL_SYNCTAP_Pos 10U
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )
#define DWT_EXCCNT_EXCCNT_Pos 0U
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )
#define DWT_FOLDCNT_FOLDCNT_Pos 0U
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
#define DWT_FUNCTION_CYCMATCH_Pos 7U
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
#define DWT_FUNCTION_DATAVADDR0_Pos 12U
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
#define DWT_FUNCTION_DATAVADDR1_Pos 16U
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
#define DWT_FUNCTION_DATAVMATCH_Pos 8U
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
#define DWT_FUNCTION_DATAVSIZE_Pos 10U
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
#define DWT_FUNCTION_EMITRANGE_Pos 5U
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )
#define DWT_FUNCTION_FUNCTION_Pos 0U
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
#define DWT_FUNCTION_LNK1ENA_Pos 9U
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)
#define DWT_FUNCTION_MATCHED_Pos 24U
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )
#define DWT_LSUCNT_LSUCNT_Pos 0U
#define DWT_MASK_MASK_Msk (0x1FUL )
#define DWT_MASK_MASK_Pos 0U
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )
#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U
#define DXL_HIBYTE(w) ((uint8_t)((((uint64_t)(w)) >> 8) & 0xff))
#define DXL_HIWORD(l) ((uint16_t)((((uint64_t)(l)) >> 16) & 0xffff))
#define DXL_LOBYTE(w) ((uint8_t)(((uint64_t)(w)) & 0xff))
#define DXL_LOWORD(l) ((uint16_t)(((uint64_t)(l)) & 0xffff))
#define DXL_MAKEDWORD(a,b) ((uint32_t)(((uint16_t)(((uint64_t)(a)) & 0xffff)) | ((uint32_t)((uint16_t)(((uint64_t)(b)) & 0xffff))) << 16))
#define DXL_MAKEWORD(a,b) ((uint16_t)(((uint8_t)(((uint64_t)(a)) & 0xff)) | ((uint16_t)((uint8_t)(((uint64_t)(b)) & 0xff))) << 8))
#define Debug(fmt,args...) 
#define Debug(fmt,args...) do { AP::can().log_text(AP_CANManager::LOG_DEBUG, "CANIface", fmt, ##args); } while (0)
#define Debug(fmt,args...) do { GCS_SEND_TEXT(MAV_SEVERITY_INFO, fmt, ## args); } while (0)
#define Debug(fmt,args...) do { hal.console->printf("%s:%d: " fmt "\n", __FUNCTION__, __LINE__, ## args); hal.scheduler->delay(1); } while(0)
#define Debug(level,fmt,args...) 
#define DumpLiteral(s,D) DumpBlock(s, sizeof(s) - sizeof(char), D)
#define DumpVar(x,D) DumpVector(&x,1,D)
#define DumpVector(v,n,D) DumpBlock(v,(n)*sizeof((v)[0]),D)
#define E2BIG 7
#define EACCES 13
#define EADDRINUSE 112
#define EADDRNOTAVAIL 125
#define EAFNOSUPPORT 106
#define EAGAIN 11
#define EALREADY 120
#define EAP_DEFALLOWREQ 10
#define EAP_DEFREQTIME 6
#define EAP_SUPPORT 0
#define EBADF 9
#define EBADMSG 77
#define EBUSY 16
#define ECANCELED 140
#define ECHILD 10
#define ECHOREP 10
#define ECHOREQ 9
#define ECONNABORTED 113
#define ECONNREFUSED 111
#define ECONNRESET 104
#define ECP_SUPPORT 0
#define EDEADLK 45
#define EDESTADDRREQ 121
#define EDOM 33
#define EDQUOT 132
#define EEXIST 17
#define EFAULT 14
#define EFBIG 27
#define EFTYPE 79
#define EHOSTDOWN 117
#define EHOSTUNREACH 118
#define EIDRM 36
#define EILSEQ 138
#define EINPROGRESS 119
#define EINTR 4
#define EINVAL 22
#define EIO 5
#define EISCONN 127
#define EISDIR 21
#define EK2_POSXY_STATE_LIMIT 50.0e6
#define EK3_FEATURE_ALL APM_BUILD_TYPE(APM_BUILD_AP_DAL_Standalone) || APM_BUILD_TYPE(APM_BUILD_Replay)
#define EK3_FEATURE_BEACON_FUSION AP_BEACON_ENABLED
#define EK3_FEATURE_BODY_ODOM EK3_FEATURE_ALL || APM_BUILD_TYPE(APM_BUILD_Rover) || BOARD_FLASH_SIZE > 1024
#define EK3_FEATURE_DRAG_FUSION EK3_FEATURE_ALL || BOARD_FLASH_SIZE > 1024
#define EK3_FEATURE_EXTERNAL_NAV EK3_FEATURE_ALL || BOARD_FLASH_SIZE > 1024
#define EK3_FEATURE_OPTFLOW_FUSION HAL_NAVEKF3_AVAILABLE && AP_OPTICALFLOW_ENABLED
#define EK3_FEATURE_POSITION_RESET EK3_FEATURE_ALL || AP_AHRS_POSITION_RESET_ENABLED
#define EK3_FEATURE_RANGEFINDER_MEASUREMENTS AP_RANGEFINDER_ENABLED
#define EK3_GPS_MAG_LEARN_LIMIT 0.02f
#define EK3_GPS_MAG_LEARN_RATE 0.005f
#define EK3_POSXY_STATE_LIMIT 50.0e6
#define EK3_PRIMARY_DEFAULT 0
#define EKF2_MAG_FINAL_RESET_ALT 2.5f
#define EKF3_MAG_FINAL_RESET_ALT 2.5f
#define EKF3_MAG_FINAL_RESET_ALT_SUB 0.5f
#define EKF_CHECK_ITERATIONS_MAX 10
#define EKF_CHECK_WARNING_TIME (30*1000)
#define EKF_ORIGIN_MAX_ALT_KM 50
#define EKF_TARGET_DT 0.012f
#define EKF_TARGET_DT 0.01f
#define EKF_TARGET_DT_MS 12
#define EKF_TARGET_RATE_HZ uint32_t(1.0 / EKF_TARGET_DT)
#define ELOOP 92
#define ELRS_BAUDRATE 420000U
#define EMFILE 24
#define EMLINK 31
#define EMR1 EMR
#define EMSGSIZE 122
#define EMULTIHOP 74
#define ENABLE_DEBUG 0
#define ENABLE_DEBUG_MODULE 0
#define ENABLE_EKF_TIMING 0
#define ENABLE_HEAP 1
#define ENABLE_LOOPBACK (LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF)
#define ENABLE_ONVIF 0
#define ENABLE_PARAMETER !(APM_BUILD_TYPE(APM_BUILD_ArduPlane) || defined(HAL_BUILD_AP_PERIPH))
#define ENAMETOOLONG 91
#define ENETDOWN 115
#define ENETRESET 126
#define ENETUNREACH 114
#define ENFILE 23
#define ENGINE_RUNNING 4
#define ENOBUFS 105
#define ENODATA 61
#define ENODEV 19
#define ENOENT 2
#define ENOEXEC 8
#define ENOLCK 46
#define ENOLINK 67
#define ENOMEM 12
#define ENOMSG 35
#define ENOPROTOOPT 109
#define ENOSPC 28
#define ENOSR 63
#define ENOSTR 60
#define ENOSYS 88
#define ENOTCONN 128
#define ENOTDIR 20
#define ENOTEMPTY 90
#define ENOTRECOVERABLE 141
#define ENOTSOCK 108
#define ENOTSUP 134
#define ENOTTY 25
#define ENXIO 6
#define EOF (-1)
#define EOPNOTSUPP 95
#define EOVERFLOW 139
#define EOWNERDEAD 142
#define EOZ (-1)
#define EPD_IP 2
#define EPD_LOCAL 1
#define EPD_MAC 3
#define EPD_MAGIC 4
#define EPD_NULL 0
#define EPD_PHONENUM 5
#define EPERM 1
#define EPFNOSUPPORT 96
#define EPIPE 32
#define EPM_RETURN_TO_NEUTRAL_MS 500
#define EPROTO 71
#define EPROTONOSUPPORT 123
#define EPROTOTYPE 107
#define ERANGE 34
#define ERB_DEBUGGING 0
#define EROFS 30
#define ERRFUNC 2
#define ERRLIB 1
#define ERRORSTACKSIZE (LUAI_MAXSTACK + 200)
#define ESCAPE_P(accm,c) ((accm)[(c) >> 3] & 1 << (c & 0x07))
#define ESC_CALIBRATION_HIGH_THROTTLE 950
#define ESC_RPM_CHECK_TIMEOUT_US 210000UL
#define ESC_RPM_DATA_TIMEOUT_US 1000000UL
#define ESC_TELEM_DATA_TIMEOUT_MS 5000UL
#define ESC_TELEM_MAX_ESCS NUM_SERVO_CHANNELS
#define ESPIPE 29
#define ESRCH 3
#define ESTALE 133
#define ETH ((ETH_TypeDef *) ETH_BASE)
#define ETHARP_DEBUG LWIP_DBG_OFF
#define ETHARP_FLAG_FIND_ONLY 2
#define ETHARP_FLAG_TRY_HARD 1
#define ETHARP_HWADDR_LEN ETH_HWADDR_LEN
#define ETHARP_SET_ADDRHINT(netif,addrhint) (etharp_cached_entry = (addrhint))
#define ETHARP_STATS 0
#define ETHARP_STATS_DISPLAY() 
#define ETHARP_STATS_INC(x) 
#define ETHARP_SUPPORT_STATIC_ENTRIES 0
#define ETHARP_SUPPORT_VLAN 0
#define ETHARP_TABLE_MATCH_NETIF !LWIP_SINGLE_NETIF
#define ETH_ADDR(b0,b1,b2,b3,b4,b5) {{b0, b1, b2, b3, b4, b5}}
#define ETH_BASE (AHB1PERIPH_BASE + 0x8000UL)
#define ETH_DMABMR_AAB ETH_DMABMR_AAB_Msk
#define ETH_DMABMR_AAB_Msk (0x1UL << ETH_DMABMR_AAB_Pos)
#define ETH_DMABMR_AAB_Pos (25U)
#define ETH_DMABMR_DA ETH_DMABMR_DA_Msk
#define ETH_DMABMR_DA_Msk (0x1UL << ETH_DMABMR_DA_Pos)
#define ETH_DMABMR_DA_Pos (1U)
#define ETH_DMABMR_DSL ETH_DMABMR_DSL_Msk
#define ETH_DMABMR_DSL_Msk (0x1FUL << ETH_DMABMR_DSL_Pos)
#define ETH_DMABMR_DSL_Pos (2U)
#define ETH_DMABMR_EDE ETH_DMABMR_EDE_Msk
#define ETH_DMABMR_EDE_Msk (0x1UL << ETH_DMABMR_EDE_Pos)
#define ETH_DMABMR_EDE_Pos (7U)
#define ETH_DMABMR_FB ETH_DMABMR_FB_Msk
#define ETH_DMABMR_FB_Msk (0x1UL << ETH_DMABMR_FB_Pos)
#define ETH_DMABMR_FB_Pos (16U)
#define ETH_DMABMR_FPM ETH_DMABMR_FPM_Msk
#define ETH_DMABMR_FPM_Msk (0x1UL << ETH_DMABMR_FPM_Pos)
#define ETH_DMABMR_FPM_Pos (24U)
#define ETH_DMABMR_PBL ETH_DMABMR_PBL_Msk
#define ETH_DMABMR_PBL_16Beat 0x00001000U
#define ETH_DMABMR_PBL_1Beat 0x00000100U
#define ETH_DMABMR_PBL_2Beat 0x00000200U
#define ETH_DMABMR_PBL_32Beat 0x00002000U
#define ETH_DMABMR_PBL_4Beat 0x00000400U
#define ETH_DMABMR_PBL_4xPBL_128Beat 0x01002000U
#define ETH_DMABMR_PBL_4xPBL_16Beat 0x01000400U
#define ETH_DMABMR_PBL_4xPBL_32Beat 0x01000800U
#define ETH_DMABMR_PBL_4xPBL_4Beat 0x01000100U
#define ETH_DMABMR_PBL_4xPBL_64Beat 0x01001000U
#define ETH_DMABMR_PBL_4xPBL_8Beat 0x01000200U
#define ETH_DMABMR_PBL_8Beat 0x00000800U
#define ETH_DMABMR_PBL_Msk (0x3FUL << ETH_DMABMR_PBL_Pos)
#define ETH_DMABMR_PBL_Pos (8U)
#define ETH_DMABMR_RDP ETH_DMABMR_RDP_Msk
#define ETH_DMABMR_RDP_16Beat 0x00200000U
#define ETH_DMABMR_RDP_1Beat 0x00020000U
#define ETH_DMABMR_RDP_2Beat 0x00040000U
#define ETH_DMABMR_RDP_32Beat 0x00400000U
#define ETH_DMABMR_RDP_4Beat 0x00080000U
#define ETH_DMABMR_RDP_4xPBL_128Beat 0x01400000U
#define ETH_DMABMR_RDP_4xPBL_16Beat 0x01080000U
#define ETH_DMABMR_RDP_4xPBL_32Beat 0x01100000U
#define ETH_DMABMR_RDP_4xPBL_4Beat 0x01020000U
#define ETH_DMABMR_RDP_4xPBL_64Beat 0x01200000U
#define ETH_DMABMR_RDP_4xPBL_8Beat 0x01040000U
#define ETH_DMABMR_RDP_8Beat 0x00100000U
#define ETH_DMABMR_RDP_Msk (0x3FUL << ETH_DMABMR_RDP_Pos)
#define ETH_DMABMR_RDP_Pos (17U)
#define ETH_DMABMR_RTPR ETH_DMABMR_RTPR_Msk
#define ETH_DMABMR_RTPR_1_1 0x00000000U
#define ETH_DMABMR_RTPR_2_1 0x00004000U
#define ETH_DMABMR_RTPR_3_1 0x00008000U
#define ETH_DMABMR_RTPR_4_1 0x0000C000U
#define ETH_DMABMR_RTPR_Msk (0x3UL << ETH_DMABMR_RTPR_Pos)
#define ETH_DMABMR_RTPR_Pos (14U)
#define ETH_DMABMR_SR ETH_DMABMR_SR_Msk
#define ETH_DMABMR_SR_Msk (0x1UL << ETH_DMABMR_SR_Pos)
#define ETH_DMABMR_SR_Pos (0U)
#define ETH_DMABMR_USP ETH_DMABMR_USP_Msk
#define ETH_DMABMR_USP_Msk (0x1UL << ETH_DMABMR_USP_Pos)
#define ETH_DMABMR_USP_Pos (23U)
#define ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk
#define ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)
#define ETH_DMACHRBAR_HRBAP_Pos (0U)
#define ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk
#define ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)
#define ETH_DMACHRDR_HRDAP_Pos (0U)
#define ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk
#define ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)
#define ETH_DMACHTBAR_HTBAP_Pos (0U)
#define ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk
#define ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)
#define ETH_DMACHTDR_HTDAP_Pos (0U)
#define ETH_DMAIER_AISE ETH_DMAIER_AISE_Msk
#define ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos)
#define ETH_DMAIER_AISE_Pos (15U)
#define ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk
#define ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos)
#define ETH_DMAIER_ERIE_Pos (14U)
#define ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk
#define ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos)
#define ETH_DMAIER_ETIE_Pos (10U)
#define ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk
#define ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos)
#define ETH_DMAIER_FBEIE_Pos (13U)
#define ETH_DMAIER_NISE ETH_DMAIER_NISE_Msk
#define ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos)
#define ETH_DMAIER_NISE_Pos (16U)
#define ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk
#define ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos)
#define ETH_DMAIER_RBUIE_Pos (7U)
#define ETH_DMAIER_RIE ETH_DMAIER_RIE_Msk
#define ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos)
#define ETH_DMAIER_RIE_Pos (6U)
#define ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk
#define ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos)
#define ETH_DMAIER_ROIE_Pos (4U)
#define ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk
#define ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos)
#define ETH_DMAIER_RPSIE_Pos (8U)
#define ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk
#define ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos)
#define ETH_DMAIER_RWTIE_Pos (9U)
#define ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk
#define ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos)
#define ETH_DMAIER_TBUIE_Pos (2U)
#define ETH_DMAIER_TIE ETH_DMAIER_TIE_Msk
#define ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos)
#define ETH_DMAIER_TIE_Pos (0U)
#define ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk
#define ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos)
#define ETH_DMAIER_TJTIE_Pos (3U)
#define ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk
#define ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos)
#define ETH_DMAIER_TPSIE_Pos (1U)
#define ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk
#define ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos)
#define ETH_DMAIER_TUIE_Pos (5U)
#define ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk
#define ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)
#define ETH_DMAMFBOCR_MFA_Pos (17U)
#define ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk
#define ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)
#define ETH_DMAMFBOCR_MFC_Pos (0U)
#define ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk
#define ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)
#define ETH_DMAMFBOCR_OFOC_Pos (28U)
#define ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk
#define ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)
#define ETH_DMAMFBOCR_OMFC_Pos (16U)
#define ETH_DMAOMR_DFRF ETH_DMAOMR_DFRF_Msk
#define ETH_DMAOMR_DFRF_Msk (0x1UL << ETH_DMAOMR_DFRF_Pos)
#define ETH_DMAOMR_DFRF_Pos (24U)
#define ETH_DMAOMR_DTCEFD ETH_DMAOMR_DTCEFD_Msk
#define ETH_DMAOMR_DTCEFD_Msk (0x1UL << ETH_DMAOMR_DTCEFD_Pos)
#define ETH_DMAOMR_DTCEFD_Pos (26U)
#define ETH_DMAOMR_FEF ETH_DMAOMR_FEF_Msk
#define ETH_DMAOMR_FEF_Msk (0x1UL << ETH_DMAOMR_FEF_Pos)
#define ETH_DMAOMR_FEF_Pos (7U)
#define ETH_DMAOMR_FTF ETH_DMAOMR_FTF_Msk
#define ETH_DMAOMR_FTF_Msk (0x1UL << ETH_DMAOMR_FTF_Pos)
#define ETH_DMAOMR_FTF_Pos (20U)
#define ETH_DMAOMR_FUGF ETH_DMAOMR_FUGF_Msk
#define ETH_DMAOMR_FUGF_Msk (0x1UL << ETH_DMAOMR_FUGF_Pos)
#define ETH_DMAOMR_FUGF_Pos (6U)
#define ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk
#define ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos)
#define ETH_DMAOMR_OSF_Pos (2U)
#define ETH_DMAOMR_RSF ETH_DMAOMR_RSF_Msk
#define ETH_DMAOMR_RSF_Msk (0x1UL << ETH_DMAOMR_RSF_Pos)
#define ETH_DMAOMR_RSF_Pos (25U)
#define ETH_DMAOMR_RTC ETH_DMAOMR_RTC_Msk
#define ETH_DMAOMR_RTC_128Bytes 0x00000018U
#define ETH_DMAOMR_RTC_32Bytes 0x00000008U
#define ETH_DMAOMR_RTC_64Bytes 0x00000000U
#define ETH_DMAOMR_RTC_96Bytes 0x00000010U
#define ETH_DMAOMR_RTC_Msk (0x3UL << ETH_DMAOMR_RTC_Pos)
#define ETH_DMAOMR_RTC_Pos (3U)
#define ETH_DMAOMR_SR ETH_DMAOMR_SR_Msk
#define ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos)
#define ETH_DMAOMR_SR_Pos (1U)
#define ETH_DMAOMR_ST ETH_DMAOMR_ST_Msk
#define ETH_DMAOMR_ST_Msk (0x1UL << ETH_DMAOMR_ST_Pos)
#define ETH_DMAOMR_ST_Pos (13U)
#define ETH_DMAOMR_TSF ETH_DMAOMR_TSF_Msk
#define ETH_DMAOMR_TSF_Msk (0x1UL << ETH_DMAOMR_TSF_Pos)
#define ETH_DMAOMR_TSF_Pos (21U)
#define ETH_DMAOMR_TTC ETH_DMAOMR_TTC_Msk
#define ETH_DMAOMR_TTC_128Bytes 0x00004000U
#define ETH_DMAOMR_TTC_16Bytes 0x0001C000U
#define ETH_DMAOMR_TTC_192Bytes 0x00008000U
#define ETH_DMAOMR_TTC_24Bytes 0x00018000U
#define ETH_DMAOMR_TTC_256Bytes 0x0000C000U
#define ETH_DMAOMR_TTC_32Bytes 0x00014000U
#define ETH_DMAOMR_TTC_40Bytes 0x00010000U
#define ETH_DMAOMR_TTC_64Bytes 0x00000000U
#define ETH_DMAOMR_TTC_Msk (0x7UL << ETH_DMAOMR_TTC_Pos)
#define ETH_DMAOMR_TTC_Pos (14U)
#define ETH_DMARDLAR_SRL ETH_DMARDLAR_SRL_Msk
#define ETH_DMARDLAR_SRL_Msk (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)
#define ETH_DMARDLAR_SRL_Pos (0U)
#define ETH_DMARPDR_RPD ETH_DMARPDR_RPD_Msk
#define ETH_DMARPDR_RPD_Msk (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)
#define ETH_DMARPDR_RPD_Pos (0U)
#define ETH_DMASR_AIS ETH_DMASR_AIS_Msk
#define ETH_DMASR_AIS_Msk (0x1UL << ETH_DMASR_AIS_Pos)
#define ETH_DMASR_AIS_Pos (15U)
#define ETH_DMASR_EBS ETH_DMASR_EBS_Msk
#define ETH_DMASR_EBS_DataTransfTx ETH_DMASR_EBS_DataTransfTx_Msk
#define ETH_DMASR_EBS_DataTransfTx_Msk (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)
#define ETH_DMASR_EBS_DataTransfTx_Pos (23U)
#define ETH_DMASR_EBS_DescAccess ETH_DMASR_EBS_DescAccess_Msk
#define ETH_DMASR_EBS_DescAccess_Msk (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)
#define ETH_DMASR_EBS_DescAccess_Pos (25U)
#define ETH_DMASR_EBS_Msk (0x7UL << ETH_DMASR_EBS_Pos)
#define ETH_DMASR_EBS_Pos (23U)
#define ETH_DMASR_EBS_ReadTransf ETH_DMASR_EBS_ReadTransf_Msk
#define ETH_DMASR_EBS_ReadTransf_Msk (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)
#define ETH_DMASR_EBS_ReadTransf_Pos (24U)
#define ETH_DMASR_ERS ETH_DMASR_ERS_Msk
#define ETH_DMASR_ERS_Msk (0x1UL << ETH_DMASR_ERS_Pos)
#define ETH_DMASR_ERS_Pos (14U)
#define ETH_DMASR_ETS ETH_DMASR_ETS_Msk
#define ETH_DMASR_ETS_Msk (0x1UL << ETH_DMASR_ETS_Pos)
#define ETH_DMASR_ETS_Pos (10U)
#define ETH_DMASR_FBES ETH_DMASR_FBES_Msk
#define ETH_DMASR_FBES_Msk (0x1UL << ETH_DMASR_FBES_Pos)
#define ETH_DMASR_FBES_Pos (13U)
#define ETH_DMASR_MMCS ETH_DMASR_MMCS_Msk
#define ETH_DMASR_MMCS_Msk (0x1UL << ETH_DMASR_MMCS_Pos)
#define ETH_DMASR_MMCS_Pos (27U)
#define ETH_DMASR_NIS ETH_DMASR_NIS_Msk
#define ETH_DMASR_NIS_Msk (0x1UL << ETH_DMASR_NIS_Pos)
#define ETH_DMASR_NIS_Pos (16U)
#define ETH_DMASR_PMTS ETH_DMASR_PMTS_Msk
#define ETH_DMASR_PMTS_Msk (0x1UL << ETH_DMASR_PMTS_Pos)
#define ETH_DMASR_PMTS_Pos (28U)
#define ETH_DMASR_RBUS ETH_DMASR_RBUS_Msk
#define ETH_DMASR_RBUS_Msk (0x1UL << ETH_DMASR_RBUS_Pos)
#define ETH_DMASR_RBUS_Pos (7U)
#define ETH_DMASR_ROS ETH_DMASR_ROS_Msk
#define ETH_DMASR_ROS_Msk (0x1UL << ETH_DMASR_ROS_Pos)
#define ETH_DMASR_ROS_Pos (4U)
#define ETH_DMASR_RPS ETH_DMASR_RPS_Msk
#define ETH_DMASR_RPSS ETH_DMASR_RPSS_Msk
#define ETH_DMASR_RPSS_Msk (0x1UL << ETH_DMASR_RPSS_Pos)
#define ETH_DMASR_RPSS_Pos (8U)
#define ETH_DMASR_RPS_Closing ETH_DMASR_RPS_Closing_Msk
#define ETH_DMASR_RPS_Closing_Msk (0x5UL << ETH_DMASR_RPS_Closing_Pos)
#define ETH_DMASR_RPS_Closing_Pos (17U)
#define ETH_DMASR_RPS_Fetching ETH_DMASR_RPS_Fetching_Msk
#define ETH_DMASR_RPS_Fetching_Msk (0x1UL << ETH_DMASR_RPS_Fetching_Pos)
#define ETH_DMASR_RPS_Fetching_Pos (17U)
#define ETH_DMASR_RPS_Msk (0x7UL << ETH_DMASR_RPS_Pos)
#define ETH_DMASR_RPS_Pos (17U)
#define ETH_DMASR_RPS_Queuing ETH_DMASR_RPS_Queuing_Msk
#define ETH_DMASR_RPS_Queuing_Msk (0x7UL << ETH_DMASR_RPS_Queuing_Pos)
#define ETH_DMASR_RPS_Queuing_Pos (17U)
#define ETH_DMASR_RPS_Stopped 0x00000000U
#define ETH_DMASR_RPS_Suspended ETH_DMASR_RPS_Suspended_Msk
#define ETH_DMASR_RPS_Suspended_Msk (0x1UL << ETH_DMASR_RPS_Suspended_Pos)
#define ETH_DMASR_RPS_Suspended_Pos (19U)
#define ETH_DMASR_RPS_Waiting ETH_DMASR_RPS_Waiting_Msk
#define ETH_DMASR_RPS_Waiting_Msk (0x3UL << ETH_DMASR_RPS_Waiting_Pos)
#define ETH_DMASR_RPS_Waiting_Pos (17U)
#define ETH_DMASR_RS ETH_DMASR_RS_Msk
#define ETH_DMASR_RS_Msk (0x1UL << ETH_DMASR_RS_Pos)
#define ETH_DMASR_RS_Pos (6U)
#define ETH_DMASR_RWTS ETH_DMASR_RWTS_Msk
#define ETH_DMASR_RWTS_Msk (0x1UL << ETH_DMASR_RWTS_Pos)
#define ETH_DMASR_RWTS_Pos (9U)
#define ETH_DMASR_TBUS ETH_DMASR_TBUS_Msk
#define ETH_DMASR_TBUS_Msk (0x1UL << ETH_DMASR_TBUS_Pos)
#define ETH_DMASR_TBUS_Pos (2U)
#define ETH_DMASR_TJTS ETH_DMASR_TJTS_Msk
#define ETH_DMASR_TJTS_Msk (0x1UL << ETH_DMASR_TJTS_Pos)
#define ETH_DMASR_TJTS_Pos (3U)
#define ETH_DMASR_TPS ETH_DMASR_TPS_Msk
#define ETH_DMASR_TPSS ETH_DMASR_TPSS_Msk
#define ETH_DMASR_TPSS_Msk (0x1UL << ETH_DMASR_TPSS_Pos)
#define ETH_DMASR_TPSS_Pos (1U)
#define ETH_DMASR_TPS_Closing ETH_DMASR_TPS_Closing_Msk
#define ETH_DMASR_TPS_Closing_Msk (0x7UL << ETH_DMASR_TPS_Closing_Pos)
#define ETH_DMASR_TPS_Closing_Pos (20U)
#define ETH_DMASR_TPS_Fetching ETH_DMASR_TPS_Fetching_Msk
#define ETH_DMASR_TPS_Fetching_Msk (0x1UL << ETH_DMASR_TPS_Fetching_Pos)
#define ETH_DMASR_TPS_Fetching_Pos (20U)
#define ETH_DMASR_TPS_Msk (0x7UL << ETH_DMASR_TPS_Pos)
#define ETH_DMASR_TPS_Pos (20U)
#define ETH_DMASR_TPS_Reading ETH_DMASR_TPS_Reading_Msk
#define ETH_DMASR_TPS_Reading_Msk (0x3UL << ETH_DMASR_TPS_Reading_Pos)
#define ETH_DMASR_TPS_Reading_Pos (20U)
#define ETH_DMASR_TPS_Stopped 0x00000000U
#define ETH_DMASR_TPS_Suspended ETH_DMASR_TPS_Suspended_Msk
#define ETH_DMASR_TPS_Suspended_Msk (0x3UL << ETH_DMASR_TPS_Suspended_Pos)
#define ETH_DMASR_TPS_Suspended_Pos (21U)
#define ETH_DMASR_TPS_Waiting ETH_DMASR_TPS_Waiting_Msk
#define ETH_DMASR_TPS_Waiting_Msk (0x1UL << ETH_DMASR_TPS_Waiting_Pos)
#define ETH_DMASR_TPS_Waiting_Pos (21U)
#define ETH_DMASR_TS ETH_DMASR_TS_Msk
#define ETH_DMASR_TSTS ETH_DMASR_TSTS_Msk
#define ETH_DMASR_TSTS_Msk (0x1UL << ETH_DMASR_TSTS_Pos)
#define ETH_DMASR_TSTS_Pos (29U)
#define ETH_DMASR_TS_Msk (0x1UL << ETH_DMASR_TS_Pos)
#define ETH_DMASR_TS_Pos (0U)
#define ETH_DMASR_TUS ETH_DMASR_TUS_Msk
#define ETH_DMASR_TUS_Msk (0x1UL << ETH_DMASR_TUS_Pos)
#define ETH_DMASR_TUS_Pos (5U)
#define ETH_DMATDLAR_STL ETH_DMATDLAR_STL_Msk
#define ETH_DMATDLAR_STL_Msk (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)
#define ETH_DMATDLAR_STL_Pos (0U)
#define ETH_DMATPDR_TPD ETH_DMATPDR_TPD_Msk
#define ETH_DMATPDR_TPD_Msk (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)
#define ETH_DMATPDR_TPD_Pos (0U)
#define ETH_DMA_BASE (ETH_BASE + 0x1000UL)
#define ETH_HWADDR_LEN 6
#define ETH_MACA0HR_MACA0H ETH_MACA0HR_MACA0H_Msk
#define ETH_MACA0HR_MACA0H_Msk (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)
#define ETH_MACA0HR_MACA0H_Pos (0U)
#define ETH_MACA0LR_MACA0L ETH_MACA0LR_MACA0L_Msk
#define ETH_MACA0LR_MACA0L_Msk (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)
#define ETH_MACA0LR_MACA0L_Pos (0U)
#define ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk
#define ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos)
#define ETH_MACA1HR_AE_Pos (31U)
#define ETH_MACA1HR_MACA1H ETH_MACA1HR_MACA1H_Msk
#define ETH_MACA1HR_MACA1H_Msk (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)
#define ETH_MACA1HR_MACA1H_Pos (0U)
#define ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk
#define ETH_MACA1HR_MBC_HBits15_8 0x20000000U
#define ETH_MACA1HR_MBC_HBits7_0 0x10000000U
#define ETH_MACA1HR_MBC_LBits15_8 0x02000000U
#define ETH_MACA1HR_MBC_LBits23_16 0x04000000U
#define ETH_MACA1HR_MBC_LBits31_24 0x08000000U
#define ETH_MACA1HR_MBC_LBits7_0 0x01000000U
#define ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos)
#define ETH_MACA1HR_MBC_Pos (24U)
#define ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk
#define ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos)
#define ETH_MACA1HR_SA_Pos (30U)
#define ETH_MACA1LR_MACA1L ETH_MACA1LR_MACA1L_Msk
#define ETH_MACA1LR_MACA1L_Msk (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)
#define ETH_MACA1LR_MACA1L_Pos (0U)
#define ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk
#define ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos)
#define ETH_MACA2HR_AE_Pos (31U)
#define ETH_MACA2HR_MACA2H ETH_MACA2HR_MACA2H_Msk
#define ETH_MACA2HR_MACA2H_Msk (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)
#define ETH_MACA2HR_MACA2H_Pos (0U)
#define ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk
#define ETH_MACA2HR_MBC_HBits15_8 0x20000000U
#define ETH_MACA2HR_MBC_HBits7_0 0x10000000U
#define ETH_MACA2HR_MBC_LBits15_8 0x02000000U
#define ETH_MACA2HR_MBC_LBits23_16 0x04000000U
#define ETH_MACA2HR_MBC_LBits31_24 0x08000000U
#define ETH_MACA2HR_MBC_LBits7_0 0x01000000U
#define ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos)
#define ETH_MACA2HR_MBC_Pos (24U)
#define ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk
#define ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos)
#define ETH_MACA2HR_SA_Pos (30U)
#define ETH_MACA2LR_MACA2L ETH_MACA2LR_MACA2L_Msk
#define ETH_MACA2LR_MACA2L_Msk (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)
#define ETH_MACA2LR_MACA2L_Pos (0U)
#define ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk
#define ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos)
#define ETH_MACA3HR_AE_Pos (31U)
#define ETH_MACA3HR_MACA3H ETH_MACA3HR_MACA3H_Msk
#define ETH_MACA3HR_MACA3H_Msk (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)
#define ETH_MACA3HR_MACA3H_Pos (0U)
#define ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk
#define ETH_MACA3HR_MBC_HBits15_8 0x20000000U
#define ETH_MACA3HR_MBC_HBits7_0 0x10000000U
#define ETH_MACA3HR_MBC_LBits15_8 0x02000000U
#define ETH_MACA3HR_MBC_LBits23_16 0x04000000U
#define ETH_MACA3HR_MBC_LBits31_24 0x08000000U
#define ETH_MACA3HR_MBC_LBits7_0 0x01000000U
#define ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos)
#define ETH_MACA3HR_MBC_Pos (24U)
#define ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk
#define ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos)
#define ETH_MACA3HR_SA_Pos (30U)
#define ETH_MACA3LR_MACA3L ETH_MACA3LR_MACA3L_Msk
#define ETH_MACA3LR_MACA3L_Msk (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)
#define ETH_MACA3LR_MACA3L_Pos (0U)
#define ETH_MACCR_APCS ETH_MACCR_APCS_Msk
#define ETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos)
#define ETH_MACCR_APCS_Pos (7U)
#define ETH_MACCR_BL ETH_MACCR_BL_Msk
#define ETH_MACCR_BL_1 0x00000060U
#define ETH_MACCR_BL_10 0x00000000U
#define ETH_MACCR_BL_4 0x00000040U
#define ETH_MACCR_BL_8 0x00000020U
#define ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos)
#define ETH_MACCR_BL_Pos (5U)
#define ETH_MACCR_CSD ETH_MACCR_CSD_Msk
#define ETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos)
#define ETH_MACCR_CSD_Pos (16U)
#define ETH_MACCR_DC ETH_MACCR_DC_Msk
#define ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos)
#define ETH_MACCR_DC_Pos (4U)
#define ETH_MACCR_DM ETH_MACCR_DM_Msk
#define ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos)
#define ETH_MACCR_DM_Pos (11U)
#define ETH_MACCR_FES ETH_MACCR_FES_Msk
#define ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos)
#define ETH_MACCR_FES_Pos (14U)
#define ETH_MACCR_IFG ETH_MACCR_IFG_Msk
#define ETH_MACCR_IFG_40Bit 0x000E0000U
#define ETH_MACCR_IFG_48Bit 0x000C0000U
#define ETH_MACCR_IFG_56Bit 0x000A0000U
#define ETH_MACCR_IFG_64Bit 0x00080000U
#define ETH_MACCR_IFG_72Bit 0x00060000U
#define ETH_MACCR_IFG_80Bit 0x00040000U
#define ETH_MACCR_IFG_88Bit 0x00020000U
#define ETH_MACCR_IFG_96Bit 0x00000000U
#define ETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos)
#define ETH_MACCR_IFG_Pos (17U)
#define ETH_MACCR_IPCO ETH_MACCR_IPCO_Msk
#define ETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos)
#define ETH_MACCR_IPCO_Pos (10U)
#define ETH_MACCR_JD ETH_MACCR_JD_Msk
#define ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)
#define ETH_MACCR_JD_Pos (22U)
#define ETH_MACCR_LM ETH_MACCR_LM_Msk
#define ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos)
#define ETH_MACCR_LM_Pos (12U)
#define ETH_MACCR_RD ETH_MACCR_RD_Msk
#define ETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos)
#define ETH_MACCR_RD_Pos (9U)
#define ETH_MACCR_RE ETH_MACCR_RE_Msk
#define ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos)
#define ETH_MACCR_RE_Pos (2U)
#define ETH_MACCR_ROD ETH_MACCR_ROD_Msk
#define ETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos)
#define ETH_MACCR_ROD_Pos (13U)
#define ETH_MACCR_TE ETH_MACCR_TE_Msk
#define ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos)
#define ETH_MACCR_TE_Pos (3U)
#define ETH_MACCR_WD ETH_MACCR_WD_Msk
#define ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos)
#define ETH_MACCR_WD_Pos (23U)
#define ETH_MACDBGR_MMRPEA ETH_MACDBGR_MMRPEA_Msk
#define ETH_MACDBGR_MMRPEA_Msk (0x1UL << ETH_MACDBGR_MMRPEA_Pos)
#define ETH_MACDBGR_MMRPEA_Pos (0U)
#define ETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk
#define ETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos)
#define ETH_MACDBGR_MMTEA_Pos (16U)
#define ETH_MACDBGR_MSFRWCS ETH_MACDBGR_MSFRWCS_Msk
#define ETH_MACDBGR_MSFRWCS_0 (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)
#define ETH_MACDBGR_MSFRWCS_1 (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)
#define ETH_MACDBGR_MSFRWCS_Msk (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)
#define ETH_MACDBGR_MSFRWCS_Pos (1U)
#define ETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk
#define ETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk
#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)
#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U)
#define ETH_MACDBGR_MTFCS_IDLE 0x00000000U
#define ETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos)
#define ETH_MACDBGR_MTFCS_Pos (17U)
#define ETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk
#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)
#define ETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U)
#define ETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk
#define ETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)
#define ETH_MACDBGR_MTFCS_WAITING_Pos (17U)
#define ETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk
#define ETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos)
#define ETH_MACDBGR_MTP_Pos (19U)
#define ETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk
#define ETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk
#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)
#define ETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U)
#define ETH_MACDBGR_RFFL_BELOWFCT ETH_MACDBGR_RFFL_BELOWFCT_Msk
#define ETH_MACDBGR_RFFL_BELOWFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)
#define ETH_MACDBGR_RFFL_BELOWFCT_Pos (8U)
#define ETH_MACDBGR_RFFL_EMPTY 0x00000000U
#define ETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk
#define ETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)
#define ETH_MACDBGR_RFFL_FULL_Pos (8U)
#define ETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos)
#define ETH_MACDBGR_RFFL_Pos (8U)
#define ETH_MACDBGR_RFRCS ETH_MACDBGR_RFRCS_Msk
#define ETH_MACDBGR_RFRCS_DATAREADING ETH_MACDBGR_RFRCS_DATAREADING_Msk
#define ETH_MACDBGR_RFRCS_DATAREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)
#define ETH_MACDBGR_RFRCS_DATAREADING_Pos (5U)
#define ETH_MACDBGR_RFRCS_FLUSHING ETH_MACDBGR_RFRCS_FLUSHING_Msk
#define ETH_MACDBGR_RFRCS_FLUSHING_Msk (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)
#define ETH_MACDBGR_RFRCS_FLUSHING_Pos (5U)
#define ETH_MACDBGR_RFRCS_IDLE 0x00000000U
#define ETH_MACDBGR_RFRCS_Msk (0x3UL << ETH_MACDBGR_RFRCS_Pos)
#define ETH_MACDBGR_RFRCS_Pos (5U)
#define ETH_MACDBGR_RFRCS_STATUSREADING ETH_MACDBGR_RFRCS_STATUSREADING_Msk
#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)
#define ETH_MACDBGR_RFRCS_STATUSREADING_Pos (6U)
#define ETH_MACDBGR_RFWRA ETH_MACDBGR_RFWRA_Msk
#define ETH_MACDBGR_RFWRA_Msk (0x1UL << ETH_MACDBGR_RFWRA_Pos)
#define ETH_MACDBGR_RFWRA_Pos (4U)
#define ETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk
#define ETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos)
#define ETH_MACDBGR_TFF_Pos (25U)
#define ETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk
#define ETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos)
#define ETH_MACDBGR_TFNE_Pos (24U)
#define ETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk
#define ETH_MACDBGR_TFRS_IDLE 0x00000000U
#define ETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos)
#define ETH_MACDBGR_TFRS_Pos (20U)
#define ETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk
#define ETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)
#define ETH_MACDBGR_TFRS_READ_Pos (20U)
#define ETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk
#define ETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)
#define ETH_MACDBGR_TFRS_WAITING_Pos (21U)
#define ETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk
#define ETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)
#define ETH_MACDBGR_TFRS_WRITING_Pos (20U)
#define ETH_MACDBGR_TPWA ETH_MACDBGR_TPWA_Msk
#define ETH_MACDBGR_TPWA_Msk (0x1UL << ETH_MACDBGR_TPWA_Pos)
#define ETH_MACDBGR_TPWA_Pos (22U)
#define ETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk
#define ETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos)
#define ETH_MACFCR_FCBBPA_Pos (0U)
#define ETH_MACFCR_PLT ETH_MACFCR_PLT_Msk
#define ETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk
#define ETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)
#define ETH_MACFCR_PLT_Minus144_Pos (5U)
#define ETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk
#define ETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)
#define ETH_MACFCR_PLT_Minus256_Pos (4U)
#define ETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk
#define ETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)
#define ETH_MACFCR_PLT_Minus28_Pos (4U)
#define ETH_MACFCR_PLT_Minus4 0x00000000U
#define ETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos)
#define ETH_MACFCR_PLT_Pos (4U)
#define ETH_MACFCR_PT ETH_MACFCR_PT_Msk
#define ETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos)
#define ETH_MACFCR_PT_Pos (16U)
#define ETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk
#define ETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos)
#define ETH_MACFCR_RFCE_Pos (2U)
#define ETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk
#define ETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos)
#define ETH_MACFCR_TFCE_Pos (1U)
#define ETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk
#define ETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos)
#define ETH_MACFCR_UPFD_Pos (3U)
#define ETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk
#define ETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos)
#define ETH_MACFCR_ZQPD_Pos (7U)
#define ETH_MACFFR_BFD ETH_MACFFR_BFD_Msk
#define ETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos)
#define ETH_MACFFR_BFD_Pos (5U)
#define ETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk
#define ETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos)
#define ETH_MACFFR_DAIF_Pos (3U)
#define ETH_MACFFR_HM ETH_MACFFR_HM_Msk
#define ETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos)
#define ETH_MACFFR_HM_Pos (2U)
#define ETH_MACFFR_HPF ETH_MACFFR_HPF_Msk
#define ETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos)
#define ETH_MACFFR_HPF_Pos (10U)
#define ETH_MACFFR_HU ETH_MACFFR_HU_Msk
#define ETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos)
#define ETH_MACFFR_HU_Pos (1U)
#define ETH_MACFFR_PAM ETH_MACFFR_PAM_Msk
#define ETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos)
#define ETH_MACFFR_PAM_Pos (4U)
#define ETH_MACFFR_PCF ETH_MACFFR_PCF_Msk
#define ETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk
#define ETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)
#define ETH_MACFFR_PCF_BlockAll_Pos (6U)
#define ETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk
#define ETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)
#define ETH_MACFFR_PCF_ForwardAll_Pos (7U)
#define ETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk
#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)
#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U)
#define ETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos)
#define ETH_MACFFR_PCF_Pos (6U)
#define ETH_MACFFR_PM ETH_MACFFR_PM_Msk
#define ETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos)
#define ETH_MACFFR_PM_Pos (0U)
#define ETH_MACFFR_RA ETH_MACFFR_RA_Msk
#define ETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos)
#define ETH_MACFFR_RA_Pos (31U)
#define ETH_MACFFR_SAF ETH_MACFFR_SAF_Msk
#define ETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos)
#define ETH_MACFFR_SAF_Pos (9U)
#define ETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk
#define ETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos)
#define ETH_MACFFR_SAIF_Pos (8U)
#define ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk
#define ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)
#define ETH_MACHTHR_HTH_Pos (0U)
#define ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk
#define ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)
#define ETH_MACHTLR_HTL_Pos (0U)
#define ETH_MACIMR_PMTIM ETH_MACIMR_PMTIM_Msk
#define ETH_MACIMR_PMTIM_Msk (0x1UL << ETH_MACIMR_PMTIM_Pos)
#define ETH_MACIMR_PMTIM_Pos (3U)
#define ETH_MACIMR_TSTIM ETH_MACIMR_TSTIM_Msk
#define ETH_MACIMR_TSTIM_Msk (0x1UL << ETH_MACIMR_TSTIM_Pos)
#define ETH_MACIMR_TSTIM_Pos (9U)
#define ETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk
#define ETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk
#define ETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)
#define ETH_MACMIIAR_CR_Div102_Pos (4U)
#define ETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk
#define ETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)
#define ETH_MACMIIAR_CR_Div16_Pos (3U)
#define ETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk
#define ETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)
#define ETH_MACMIIAR_CR_Div26_Pos (2U)
#define ETH_MACMIIAR_CR_Div42 0x00000000U
#define ETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk
#define ETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)
#define ETH_MACMIIAR_CR_Div62_Pos (2U)
#define ETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos)
#define ETH_MACMIIAR_CR_Pos (2U)
#define ETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk
#define ETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos)
#define ETH_MACMIIAR_MB_Pos (0U)
#define ETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk
#define ETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos)
#define ETH_MACMIIAR_MR_Pos (6U)
#define ETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk
#define ETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos)
#define ETH_MACMIIAR_MW_Pos (1U)
#define ETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk
#define ETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos)
#define ETH_MACMIIAR_PA_Pos (11U)
#define ETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk
#define ETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos)
#define ETH_MACMIIDR_MD_Pos (0U)
#define ETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk
#define ETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos)
#define ETH_MACPMTCSR_GU_Pos (9U)
#define ETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk
#define ETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos)
#define ETH_MACPMTCSR_MPE_Pos (1U)
#define ETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk
#define ETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos)
#define ETH_MACPMTCSR_MPR_Pos (5U)
#define ETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk
#define ETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos)
#define ETH_MACPMTCSR_PD_Pos (0U)
#define ETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk
#define ETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos)
#define ETH_MACPMTCSR_WFE_Pos (2U)
#define ETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk
#define ETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)
#define ETH_MACPMTCSR_WFFRPR_Pos (31U)
#define ETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk
#define ETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos)
#define ETH_MACPMTCSR_WFR_Pos (6U)
#define ETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk
#define ETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)
#define ETH_MACRWUFFR_D_Pos (0U)
#define ETH_MACSR_MMCS ETH_MACSR_MMCS_Msk
#define ETH_MACSR_MMCS_Msk (0x1UL << ETH_MACSR_MMCS_Pos)
#define ETH_MACSR_MMCS_Pos (4U)
#define ETH_MACSR_MMCTS ETH_MACSR_MMCTS_Msk
#define ETH_MACSR_MMCTS_Msk (0x1UL << ETH_MACSR_MMCTS_Pos)
#define ETH_MACSR_MMCTS_Pos (6U)
#define ETH_MACSR_MMMCRS ETH_MACSR_MMMCRS_Msk
#define ETH_MACSR_MMMCRS_Msk (0x1UL << ETH_MACSR_MMMCRS_Pos)
#define ETH_MACSR_MMMCRS_Pos (5U)
#define ETH_MACSR_PMTS ETH_MACSR_PMTS_Msk
#define ETH_MACSR_PMTS_Msk (0x1UL << ETH_MACSR_PMTS_Pos)
#define ETH_MACSR_PMTS_Pos (3U)
#define ETH_MACSR_TSTS ETH_MACSR_TSTS_Msk
#define ETH_MACSR_TSTS_Msk (0x1UL << ETH_MACSR_TSTS_Pos)
#define ETH_MACSR_TSTS_Pos (9U)
#define ETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk
#define ETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos)
#define ETH_MACVLANTR_VLANTC_Pos (16U)
#define ETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk
#define ETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)
#define ETH_MACVLANTR_VLANTI_Pos (0U)
#define ETH_MAC_BASE (ETH_BASE)
#define ETH_MMCCR_CR ETH_MMCCR_CR_Msk
#define ETH_MMCCR_CR_Msk (0x1UL << ETH_MMCCR_CR_Pos)
#define ETH_MMCCR_CR_Pos (0U)
#define ETH_MMCCR_CSR ETH_MMCCR_CSR_Msk
#define ETH_MMCCR_CSR_Msk (0x1UL << ETH_MMCCR_CSR_Pos)
#define ETH_MMCCR_CSR_Pos (1U)
#define ETH_MMCCR_MCF ETH_MMCCR_MCF_Msk
#define ETH_MMCCR_MCFHP ETH_MMCCR_MCFHP_Msk
#define ETH_MMCCR_MCFHP_Msk (0x1UL << ETH_MMCCR_MCFHP_Pos)
#define ETH_MMCCR_MCFHP_Pos (5U)
#define ETH_MMCCR_MCF_Msk (0x1UL << ETH_MMCCR_MCF_Pos)
#define ETH_MMCCR_MCF_Pos (3U)
#define ETH_MMCCR_MCP ETH_MMCCR_MCP_Msk
#define ETH_MMCCR_MCP_Msk (0x1UL << ETH_MMCCR_MCP_Pos)
#define ETH_MMCCR_MCP_Pos (4U)
#define ETH_MMCCR_ROR ETH_MMCCR_ROR_Msk
#define ETH_MMCCR_ROR_Msk (0x1UL << ETH_MMCCR_ROR_Pos)
#define ETH_MMCCR_ROR_Pos (2U)
#define ETH_MMCRFAECR_RFAEC ETH_MMCRFAECR_RFAEC_Msk
#define ETH_MMCRFAECR_RFAEC_Msk (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)
#define ETH_MMCRFAECR_RFAEC_Pos (0U)
#define ETH_MMCRFCECR_RFCEC ETH_MMCRFCECR_RFCEC_Msk
#define ETH_MMCRFCECR_RFCEC_Msk (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)
#define ETH_MMCRFCECR_RFCEC_Pos (0U)
#define ETH_MMCRGUFCR_RGUFC ETH_MMCRGUFCR_RGUFC_Msk
#define ETH_MMCRGUFCR_RGUFC_Msk (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)
#define ETH_MMCRGUFCR_RGUFC_Pos (0U)
#define ETH_MMCRIMR_RFAEM ETH_MMCRIMR_RFAEM_Msk
#define ETH_MMCRIMR_RFAEM_Msk (0x1UL << ETH_MMCRIMR_RFAEM_Pos)
#define ETH_MMCRIMR_RFAEM_Pos (6U)
#define ETH_MMCRIMR_RFCEM ETH_MMCRIMR_RFCEM_Msk
#define ETH_MMCRIMR_RFCEM_Msk (0x1UL << ETH_MMCRIMR_RFCEM_Pos)
#define ETH_MMCRIMR_RFCEM_Pos (5U)
#define ETH_MMCRIMR_RGUFM ETH_MMCRIMR_RGUFM_Msk
#define ETH_MMCRIMR_RGUFM_Msk (0x1UL << ETH_MMCRIMR_RGUFM_Pos)
#define ETH_MMCRIMR_RGUFM_Pos (17U)
#define ETH_MMCRIR_RFAES ETH_MMCRIR_RFAES_Msk
#define ETH_MMCRIR_RFAES_Msk (0x1UL << ETH_MMCRIR_RFAES_Pos)
#define ETH_MMCRIR_RFAES_Pos (6U)
#define ETH_MMCRIR_RFCES ETH_MMCRIR_RFCES_Msk
#define ETH_MMCRIR_RFCES_Msk (0x1UL << ETH_MMCRIR_RFCES_Pos)
#define ETH_MMCRIR_RFCES_Pos (5U)
#define ETH_MMCRIR_RGUFS ETH_MMCRIR_RGUFS_Msk
#define ETH_MMCRIR_RGUFS_Msk (0x1UL << ETH_MMCRIR_RGUFS_Pos)
#define ETH_MMCRIR_RGUFS_Pos (17U)
#define ETH_MMCTGFCR_TGFC ETH_MMCTGFCR_TGFC_Msk
#define ETH_MMCTGFCR_TGFC_Msk (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)
#define ETH_MMCTGFCR_TGFC_Pos (0U)
#define ETH_MMCTGFMSCCR_TGFMSCC ETH_MMCTGFMSCCR_TGFMSCC_Msk
#define ETH_MMCTGFMSCCR_TGFMSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)
#define ETH_MMCTGFMSCCR_TGFMSCC_Pos (0U)
#define ETH_MMCTGFSCCR_TGFSCC ETH_MMCTGFSCCR_TGFSCC_Msk
#define ETH_MMCTGFSCCR_TGFSCC_Msk (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)
#define ETH_MMCTGFSCCR_TGFSCC_Pos (0U)
#define ETH_MMCTIMR_TGFM ETH_MMCTIMR_TGFM_Msk
#define ETH_MMCTIMR_TGFMSCM ETH_MMCTIMR_TGFMSCM_Msk
#define ETH_MMCTIMR_TGFMSCM_Msk (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)
#define ETH_MMCTIMR_TGFMSCM_Pos (15U)
#define ETH_MMCTIMR_TGFM_Msk (0x1UL << ETH_MMCTIMR_TGFM_Pos)
#define ETH_MMCTIMR_TGFM_Pos (21U)
#define ETH_MMCTIMR_TGFSCM ETH_MMCTIMR_TGFSCM_Msk
#define ETH_MMCTIMR_TGFSCM_Msk (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)
#define ETH_MMCTIMR_TGFSCM_Pos (14U)
#define ETH_MMCTIR_TGFMSCS ETH_MMCTIR_TGFMSCS_Msk
#define ETH_MMCTIR_TGFMSCS_Msk (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)
#define ETH_MMCTIR_TGFMSCS_Pos (15U)
#define ETH_MMCTIR_TGFS ETH_MMCTIR_TGFS_Msk
#define ETH_MMCTIR_TGFSCS ETH_MMCTIR_TGFSCS_Msk
#define ETH_MMCTIR_TGFSCS_Msk (0x1UL << ETH_MMCTIR_TGFSCS_Pos)
#define ETH_MMCTIR_TGFSCS_Pos (14U)
#define ETH_MMCTIR_TGFS_Msk (0x1UL << ETH_MMCTIR_TGFS_Pos)
#define ETH_MMCTIR_TGFS_Pos (21U)
#define ETH_MMC_BASE (ETH_BASE + 0x0100UL)
#define ETH_PAD_SIZE 0
#define ETH_PTPSSIR_STSSI ETH_PTPSSIR_STSSI_Msk
#define ETH_PTPSSIR_STSSI_Msk (0xFFUL << ETH_PTPSSIR_STSSI_Pos)
#define ETH_PTPSSIR_STSSI_Pos (0U)
#define ETH_PTPTSAR_TSA ETH_PTPTSAR_TSA_Msk
#define ETH_PTPTSAR_TSA_Msk (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)
#define ETH_PTPTSAR_TSA_Pos (0U)
#define ETH_PTPTSCR_TSARU ETH_PTPTSCR_TSARU_Msk
#define ETH_PTPTSCR_TSARU_Msk (0x1UL << ETH_PTPTSCR_TSARU_Pos)
#define ETH_PTPTSCR_TSARU_Pos (5U)
#define ETH_PTPTSCR_TSCNT ETH_PTPTSCR_TSCNT_Msk
#define ETH_PTPTSCR_TSCNT_Msk (0x3UL << ETH_PTPTSCR_TSCNT_Pos)
#define ETH_PTPTSCR_TSCNT_Pos (16U)
#define ETH_PTPTSCR_TSE ETH_PTPTSCR_TSE_Msk
#define ETH_PTPTSCR_TSE_Msk (0x1UL << ETH_PTPTSCR_TSE_Pos)
#define ETH_PTPTSCR_TSE_Pos (0U)
#define ETH_PTPTSCR_TSFCU ETH_PTPTSCR_TSFCU_Msk
#define ETH_PTPTSCR_TSFCU_Msk (0x1UL << ETH_PTPTSCR_TSFCU_Pos)
#define ETH_PTPTSCR_TSFCU_Pos (1U)
#define ETH_PTPTSCR_TSITE ETH_PTPTSCR_TSITE_Msk
#define ETH_PTPTSCR_TSITE_Msk (0x1UL << ETH_PTPTSCR_TSITE_Pos)
#define ETH_PTPTSCR_TSITE_Pos (4U)
#define ETH_PTPTSCR_TSSTI ETH_PTPTSCR_TSSTI_Msk
#define ETH_PTPTSCR_TSSTI_Msk (0x1UL << ETH_PTPTSCR_TSSTI_Pos)
#define ETH_PTPTSCR_TSSTI_Pos (2U)
#define ETH_PTPTSCR_TSSTU ETH_PTPTSCR_TSSTU_Msk
#define ETH_PTPTSCR_TSSTU_Msk (0x1UL << ETH_PTPTSCR_TSSTU_Pos)
#define ETH_PTPTSCR_TSSTU_Pos (3U)
#define ETH_PTPTSHR_STS ETH_PTPTSHR_STS_Msk
#define ETH_PTPTSHR_STS_Msk (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)
#define ETH_PTPTSHR_STS_Pos (0U)
#define ETH_PTPTSHUR_TSUS ETH_PTPTSHUR_TSUS_Msk
#define ETH_PTPTSHUR_TSUS_Msk (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)
#define ETH_PTPTSHUR_TSUS_Pos (0U)
#define ETH_PTPTSLR_STPNS ETH_PTPTSLR_STPNS_Msk
#define ETH_PTPTSLR_STPNS_Msk (0x1UL << ETH_PTPTSLR_STPNS_Pos)
#define ETH_PTPTSLR_STPNS_Pos (31U)
#define ETH_PTPTSLR_STSS ETH_PTPTSLR_STSS_Msk
#define ETH_PTPTSLR_STSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)
#define ETH_PTPTSLR_STSS_Pos (0U)
#define ETH_PTPTSLUR_TSUPNS ETH_PTPTSLUR_TSUPNS_Msk
#define ETH_PTPTSLUR_TSUPNS_Msk (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)
#define ETH_PTPTSLUR_TSUPNS_Pos (31U)
#define ETH_PTPTSLUR_TSUSS ETH_PTPTSLUR_TSUSS_Msk
#define ETH_PTPTSLUR_TSUSS_Msk (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)
#define ETH_PTPTSLUR_TSUSS_Pos (0U)
#define ETH_PTPTSSR_TSPTPPSV2E ETH_PTPTSSR_TSPTPPSV2E_Msk
#define ETH_PTPTSSR_TSPTPPSV2E_Msk (0x1UL << ETH_PTPTSSR_TSPTPPSV2E_Pos)
#define ETH_PTPTSSR_TSPTPPSV2E_Pos (10U)
#define ETH_PTPTSSR_TSSARFE ETH_PTPTSSR_TSSARFE_Msk
#define ETH_PTPTSSR_TSSARFE_Msk (0x1UL << ETH_PTPTSSR_TSSARFE_Pos)
#define ETH_PTPTSSR_TSSARFE_Pos (8U)
#define ETH_PTPTSSR_TSSEME ETH_PTPTSSR_TSSEME_Msk
#define ETH_PTPTSSR_TSSEME_Msk (0x1UL << ETH_PTPTSSR_TSSEME_Pos)
#define ETH_PTPTSSR_TSSEME_Pos (14U)
#define ETH_PTPTSSR_TSSIPV4FE ETH_PTPTSSR_TSSIPV4FE_Msk
#define ETH_PTPTSSR_TSSIPV4FE_Msk (0x1UL << ETH_PTPTSSR_TSSIPV4FE_Pos)
#define ETH_PTPTSSR_TSSIPV4FE_Pos (13U)
#define ETH_PTPTSSR_TSSIPV6FE ETH_PTPTSSR_TSSIPV6FE_Msk
#define ETH_PTPTSSR_TSSIPV6FE_Msk (0x1UL << ETH_PTPTSSR_TSSIPV6FE_Pos)
#define ETH_PTPTSSR_TSSIPV6FE_Pos (12U)
#define ETH_PTPTSSR_TSSMRME ETH_PTPTSSR_TSSMRME_Msk
#define ETH_PTPTSSR_TSSMRME_Msk (0x1UL << ETH_PTPTSSR_TSSMRME_Pos)
#define ETH_PTPTSSR_TSSMRME_Pos (15U)
#define ETH_PTPTSSR_TSSO ETH_PTPTSSR_TSSO_Msk
#define ETH_PTPTSSR_TSSO_Msk (0x1UL << ETH_PTPTSSR_TSSO_Pos)
#define ETH_PTPTSSR_TSSO_Pos (4U)
#define ETH_PTPTSSR_TSSPTPOEFE ETH_PTPTSSR_TSSPTPOEFE_Msk
#define ETH_PTPTSSR_TSSPTPOEFE_Msk (0x1UL << ETH_PTPTSSR_TSSPTPOEFE_Pos)
#define ETH_PTPTSSR_TSSPTPOEFE_Pos (11U)
#define ETH_PTPTSSR_TSSSR ETH_PTPTSSR_TSSSR_Msk
#define ETH_PTPTSSR_TSSSR_Msk (0x1UL << ETH_PTPTSSR_TSSSR_Pos)
#define ETH_PTPTSSR_TSSSR_Pos (9U)
#define ETH_PTPTSSR_TSTTR ETH_PTPTSSR_TSTTR_Msk
#define ETH_PTPTSSR_TSTTR_Msk (0x1UL << ETH_PTPTSSR_TSTTR_Pos)
#define ETH_PTPTSSR_TSTTR_Pos (5U)
#define ETH_PTPTTHR_TTSH ETH_PTPTTHR_TTSH_Msk
#define ETH_PTPTTHR_TTSH_Msk (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)
#define ETH_PTPTTHR_TTSH_Pos (0U)
#define ETH_PTPTTLR_TTSL ETH_PTPTTLR_TTSL_Msk
#define ETH_PTPTTLR_TTSL_Msk (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)
#define ETH_PTPTTLR_TTSL_Pos (0U)
#define ETH_PTP_BASE (ETH_BASE + 0x0700UL)
#define ETIME 62
#define ETIMEDOUT 116
#define ETOOMANYREFS 129
#define ETXTBSY 26
#define EVENTSOURCE_DECL(name) event_source_t name = __EVENTSOURCE_DATA(name)
#define EVENT_MASK(eid) ((eventmask_t)1 << (eventmask_t)(eid))
#define EVTIMER_H 
#define EWOULDBLOCK EAGAIN
#define EXC_RETURN_HANDLER (0xFFFFFFF1UL)
#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL)
#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)
#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL)
#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)
#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL)
#define EXDEV 18
#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0
#define EXPAND_AND_QUOTE(str) QUOTE2(str)
#define EXPAND_INCREMENT 512
#define EXPECT_DELAY_MS(ms) DELAY_JOIN( ms, __COUNTER__ )
#define EXPR_NEST_MAX 32
#define EXTENDED_POSITION_MAX 0x0F80
#define EXTENDED_POSITION_MIN 0x0080
#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
#define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)
#define EXTI_EMR_EM0 EXTI_EMR_MR0
#define EXTI_EMR_EM1 EXTI_EMR_MR1
#define EXTI_EMR_EM10 EXTI_EMR_MR10
#define EXTI_EMR_EM11 EXTI_EMR_MR11
#define EXTI_EMR_EM12 EXTI_EMR_MR12
#define EXTI_EMR_EM13 EXTI_EMR_MR13
#define EXTI_EMR_EM14 EXTI_EMR_MR14
#define EXTI_EMR_EM15 EXTI_EMR_MR15
#define EXTI_EMR_EM16 EXTI_EMR_MR16
#define EXTI_EMR_EM17 EXTI_EMR_MR17
#define EXTI_EMR_EM18 EXTI_EMR_MR18
#define EXTI_EMR_EM19 EXTI_EMR_MR19
#define EXTI_EMR_EM2 EXTI_EMR_MR2
#define EXTI_EMR_EM20 EXTI_EMR_MR20
#define EXTI_EMR_EM21 EXTI_EMR_MR21
#define EXTI_EMR_EM22 EXTI_EMR_MR22
#define EXTI_EMR_EM23 EXTI_EMR_MR23
#define EXTI_EMR_EM24 EXTI_EMR_MR24
#define EXTI_EMR_EM3 EXTI_EMR_MR3
#define EXTI_EMR_EM4 EXTI_EMR_MR4
#define EXTI_EMR_EM5 EXTI_EMR_MR5
#define EXTI_EMR_EM6 EXTI_EMR_MR6
#define EXTI_EMR_EM7 EXTI_EMR_MR7
#define EXTI_EMR_EM8 EXTI_EMR_MR8
#define EXTI_EMR_EM9 EXTI_EMR_MR9
#define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk
#define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos)
#define EXTI_EMR_MR0_Pos (0U)
#define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk
#define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk
#define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos)
#define EXTI_EMR_MR10_Pos (10U)
#define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk
#define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos)
#define EXTI_EMR_MR11_Pos (11U)
#define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk
#define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos)
#define EXTI_EMR_MR12_Pos (12U)
#define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk
#define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos)
#define EXTI_EMR_MR13_Pos (13U)
#define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk
#define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos)
#define EXTI_EMR_MR14_Pos (14U)
#define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk
#define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos)
#define EXTI_EMR_MR15_Pos (15U)
#define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk
#define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos)
#define EXTI_EMR_MR16_Pos (16U)
#define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk
#define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos)
#define EXTI_EMR_MR17_Pos (17U)
#define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk
#define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos)
#define EXTI_EMR_MR18_Pos (18U)
#define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk
#define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos)
#define EXTI_EMR_MR19_Pos (19U)
#define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos)
#define EXTI_EMR_MR1_Pos (1U)
#define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk
#define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk
#define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos)
#define EXTI_EMR_MR20_Pos (20U)
#define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk
#define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos)
#define EXTI_EMR_MR21_Pos (21U)
#define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk
#define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos)
#define EXTI_EMR_MR22_Pos (22U)
#define EXTI_EMR_MR23 EXTI_EMR_MR23_Msk
#define EXTI_EMR_MR23_Msk (0x1UL << EXTI_EMR_MR23_Pos)
#define EXTI_EMR_MR23_Pos (23U)
#define EXTI_EMR_MR24 EXTI_EMR_MR24_Msk
#define EXTI_EMR_MR24_Msk (0x1UL << EXTI_EMR_MR24_Pos)
#define EXTI_EMR_MR24_Pos (24U)
#define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos)
#define EXTI_EMR_MR2_Pos (2U)
#define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk
#define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos)
#define EXTI_EMR_MR3_Pos (3U)
#define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk
#define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos)
#define EXTI_EMR_MR4_Pos (4U)
#define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk
#define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos)
#define EXTI_EMR_MR5_Pos (5U)
#define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk
#define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos)
#define EXTI_EMR_MR6_Pos (6U)
#define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk
#define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos)
#define EXTI_EMR_MR7_Pos (7U)
#define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk
#define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos)
#define EXTI_EMR_MR8_Pos (8U)
#define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk
#define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos)
#define EXTI_EMR_MR9_Pos (9U)
#define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk
#define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos)
#define EXTI_FTSR_TR0_Pos (0U)
#define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk
#define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk
#define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos)
#define EXTI_FTSR_TR10_Pos (10U)
#define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk
#define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos)
#define EXTI_FTSR_TR11_Pos (11U)
#define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk
#define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos)
#define EXTI_FTSR_TR12_Pos (12U)
#define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk
#define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos)
#define EXTI_FTSR_TR13_Pos (13U)
#define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk
#define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos)
#define EXTI_FTSR_TR14_Pos (14U)
#define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk
#define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos)
#define EXTI_FTSR_TR15_Pos (15U)
#define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk
#define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos)
#define EXTI_FTSR_TR16_Pos (16U)
#define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk
#define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos)
#define EXTI_FTSR_TR17_Pos (17U)
#define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk
#define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos)
#define EXTI_FTSR_TR18_Pos (18U)
#define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk
#define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos)
#define EXTI_FTSR_TR19_Pos (19U)
#define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos)
#define EXTI_FTSR_TR1_Pos (1U)
#define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk
#define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk
#define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos)
#define EXTI_FTSR_TR20_Pos (20U)
#define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk
#define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos)
#define EXTI_FTSR_TR21_Pos (21U)
#define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk
#define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos)
#define EXTI_FTSR_TR22_Pos (22U)
#define EXTI_FTSR_TR23 EXTI_FTSR_TR23_Msk
#define EXTI_FTSR_TR23_Msk (0x1UL << EXTI_FTSR_TR23_Pos)
#define EXTI_FTSR_TR23_Pos (23U)
#define EXTI_FTSR_TR24 EXTI_FTSR_TR24_Msk
#define EXTI_FTSR_TR24_Msk (0x1UL << EXTI_FTSR_TR24_Pos)
#define EXTI_FTSR_TR24_Pos (24U)
#define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos)
#define EXTI_FTSR_TR2_Pos (2U)
#define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk
#define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos)
#define EXTI_FTSR_TR3_Pos (3U)
#define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk
#define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos)
#define EXTI_FTSR_TR4_Pos (4U)
#define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk
#define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos)
#define EXTI_FTSR_TR5_Pos (5U)
#define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk
#define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos)
#define EXTI_FTSR_TR6_Pos (6U)
#define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk
#define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos)
#define EXTI_FTSR_TR7_Pos (7U)
#define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk
#define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos)
#define EXTI_FTSR_TR8_Pos (8U)
#define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk
#define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos)
#define EXTI_FTSR_TR9_Pos (9U)
#define EXTI_IMR_IM EXTI_IMR_IM_Msk
#define EXTI_IMR_IM0 EXTI_IMR_MR0
#define EXTI_IMR_IM1 EXTI_IMR_MR1
#define EXTI_IMR_IM10 EXTI_IMR_MR10
#define EXTI_IMR_IM11 EXTI_IMR_MR11
#define EXTI_IMR_IM12 EXTI_IMR_MR12
#define EXTI_IMR_IM13 EXTI_IMR_MR13
#define EXTI_IMR_IM14 EXTI_IMR_MR14
#define EXTI_IMR_IM15 EXTI_IMR_MR15
#define EXTI_IMR_IM16 EXTI_IMR_MR16
#define EXTI_IMR_IM17 EXTI_IMR_MR17
#define EXTI_IMR_IM18 EXTI_IMR_MR18
#define EXTI_IMR_IM19 EXTI_IMR_MR19
#define EXTI_IMR_IM2 EXTI_IMR_MR2
#define EXTI_IMR_IM20 EXTI_IMR_MR20
#define EXTI_IMR_IM21 EXTI_IMR_MR21
#define EXTI_IMR_IM22 EXTI_IMR_MR22
#define EXTI_IMR_IM23 EXTI_IMR_MR23
#define EXTI_IMR_IM24 EXTI_IMR_MR24
#define EXTI_IMR_IM3 EXTI_IMR_MR3
#define EXTI_IMR_IM4 EXTI_IMR_MR4
#define EXTI_IMR_IM5 EXTI_IMR_MR5
#define EXTI_IMR_IM6 EXTI_IMR_MR6
#define EXTI_IMR_IM7 EXTI_IMR_MR7
#define EXTI_IMR_IM8 EXTI_IMR_MR8
#define EXTI_IMR_IM9 EXTI_IMR_MR9
#define EXTI_IMR_IM_Msk (0x1FFFFFFUL << EXTI_IMR_IM_Pos)
#define EXTI_IMR_IM_Pos (0U)
#define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk
#define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos)
#define EXTI_IMR_MR0_Pos (0U)
#define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk
#define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk
#define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos)
#define EXTI_IMR_MR10_Pos (10U)
#define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk
#define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos)
#define EXTI_IMR_MR11_Pos (11U)
#define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk
#define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos)
#define EXTI_IMR_MR12_Pos (12U)
#define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk
#define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos)
#define EXTI_IMR_MR13_Pos (13U)
#define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk
#define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos)
#define EXTI_IMR_MR14_Pos (14U)
#define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk
#define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos)
#define EXTI_IMR_MR15_Pos (15U)
#define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk
#define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos)
#define EXTI_IMR_MR16_Pos (16U)
#define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk
#define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos)
#define EXTI_IMR_MR17_Pos (17U)
#define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk
#define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos)
#define EXTI_IMR_MR18_Pos (18U)
#define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk
#define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos)
#define EXTI_IMR_MR19_Pos (19U)
#define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos)
#define EXTI_IMR_MR1_Pos (1U)
#define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk
#define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk
#define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos)
#define EXTI_IMR_MR20_Pos (20U)
#define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk
#define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos)
#define EXTI_IMR_MR21_Pos (21U)
#define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk
#define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos)
#define EXTI_IMR_MR22_Pos (22U)
#define EXTI_IMR_MR23 EXTI_IMR_MR23_Msk
#define EXTI_IMR_MR23_Msk (0x1UL << EXTI_IMR_MR23_Pos)
#define EXTI_IMR_MR23_Pos (23U)
#define EXTI_IMR_MR24 EXTI_IMR_MR24_Msk
#define EXTI_IMR_MR24_Msk (0x1UL << EXTI_IMR_MR24_Pos)
#define EXTI_IMR_MR24_Pos (24U)
#define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos)
#define EXTI_IMR_MR2_Pos (2U)
#define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk
#define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos)
#define EXTI_IMR_MR3_Pos (3U)
#define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk
#define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos)
#define EXTI_IMR_MR4_Pos (4U)
#define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk
#define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos)
#define EXTI_IMR_MR5_Pos (5U)
#define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk
#define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos)
#define EXTI_IMR_MR6_Pos (6U)
#define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk
#define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos)
#define EXTI_IMR_MR7_Pos (7U)
#define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk
#define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos)
#define EXTI_IMR_MR8_Pos (8U)
#define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk
#define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos)
#define EXTI_IMR_MR9_Pos (9U)
#define EXTI_MASK1(line) (uint32_t)(1U << (line))
#define EXTI_MASK2(line) (uint32_t)(1U << ((line) - 32U))
#define EXTI_MODE_ACTION_EVENT 4U
#define EXTI_MODE_ACTION_INTERRUPT 0U
#define EXTI_MODE_ACTION_MASK 4U
#define EXTI_MODE_BOTH_EDGES 3U
#define EXTI_MODE_DISABLED 0U
#define EXTI_MODE_EDGES_MASK 3U
#define EXTI_MODE_FALLING_EDGE 2U
#define EXTI_MODE_MASK 7U
#define EXTI_MODE_RISING_EDGE 1U
#define EXTI_PR_PR0 EXTI_PR_PR0_Msk
#define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos)
#define EXTI_PR_PR0_Pos (0U)
#define EXTI_PR_PR1 EXTI_PR_PR1_Msk
#define EXTI_PR_PR10 EXTI_PR_PR10_Msk
#define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos)
#define EXTI_PR_PR10_Pos (10U)
#define EXTI_PR_PR11 EXTI_PR_PR11_Msk
#define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos)
#define EXTI_PR_PR11_Pos (11U)
#define EXTI_PR_PR12 EXTI_PR_PR12_Msk
#define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos)
#define EXTI_PR_PR12_Pos (12U)
#define EXTI_PR_PR13 EXTI_PR_PR13_Msk
#define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos)
#define EXTI_PR_PR13_Pos (13U)
#define EXTI_PR_PR14 EXTI_PR_PR14_Msk
#define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos)
#define EXTI_PR_PR14_Pos (14U)
#define EXTI_PR_PR15 EXTI_PR_PR15_Msk
#define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos)
#define EXTI_PR_PR15_Pos (15U)
#define EXTI_PR_PR16 EXTI_PR_PR16_Msk
#define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos)
#define EXTI_PR_PR16_Pos (16U)
#define EXTI_PR_PR17 EXTI_PR_PR17_Msk
#define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos)
#define EXTI_PR_PR17_Pos (17U)
#define EXTI_PR_PR18 EXTI_PR_PR18_Msk
#define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos)
#define EXTI_PR_PR18_Pos (18U)
#define EXTI_PR_PR19 EXTI_PR_PR19_Msk
#define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos)
#define EXTI_PR_PR19_Pos (19U)
#define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos)
#define EXTI_PR_PR1_Pos (1U)
#define EXTI_PR_PR2 EXTI_PR_PR2_Msk
#define EXTI_PR_PR20 EXTI_PR_PR20_Msk
#define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos)
#define EXTI_PR_PR20_Pos (20U)
#define EXTI_PR_PR21 EXTI_PR_PR21_Msk
#define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos)
#define EXTI_PR_PR21_Pos (21U)
#define EXTI_PR_PR22 EXTI_PR_PR22_Msk
#define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos)
#define EXTI_PR_PR22_Pos (22U)
#define EXTI_PR_PR23 EXTI_PR_PR23_Msk
#define EXTI_PR_PR23_Msk (0x1UL << EXTI_PR_PR23_Pos)
#define EXTI_PR_PR23_Pos (23U)
#define EXTI_PR_PR24 EXTI_PR_PR24_Msk
#define EXTI_PR_PR24_Msk (0x1UL << EXTI_PR_PR24_Pos)
#define EXTI_PR_PR24_Pos (24U)
#define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos)
#define EXTI_PR_PR2_Pos (2U)
#define EXTI_PR_PR3 EXTI_PR_PR3_Msk
#define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos)
#define EXTI_PR_PR3_Pos (3U)
#define EXTI_PR_PR4 EXTI_PR_PR4_Msk
#define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos)
#define EXTI_PR_PR4_Pos (4U)
#define EXTI_PR_PR5 EXTI_PR_PR5_Msk
#define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos)
#define EXTI_PR_PR5_Pos (5U)
#define EXTI_PR_PR6 EXTI_PR_PR6_Msk
#define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos)
#define EXTI_PR_PR6_Pos (6U)
#define EXTI_PR_PR7 EXTI_PR_PR7_Msk
#define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos)
#define EXTI_PR_PR7_Pos (7U)
#define EXTI_PR_PR8 EXTI_PR_PR8_Msk
#define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos)
#define EXTI_PR_PR8_Pos (8U)
#define EXTI_PR_PR9 EXTI_PR_PR9_Msk
#define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos)
#define EXTI_PR_PR9_Pos (9U)
#define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk
#define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos)
#define EXTI_RTSR_TR0_Pos (0U)
#define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk
#define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk
#define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos)
#define EXTI_RTSR_TR10_Pos (10U)
#define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk
#define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos)
#define EXTI_RTSR_TR11_Pos (11U)
#define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk
#define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos)
#define EXTI_RTSR_TR12_Pos (12U)
#define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk
#define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos)
#define EXTI_RTSR_TR13_Pos (13U)
#define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk
#define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos)
#define EXTI_RTSR_TR14_Pos (14U)
#define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk
#define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos)
#define EXTI_RTSR_TR15_Pos (15U)
#define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk
#define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos)
#define EXTI_RTSR_TR16_Pos (16U)
#define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk
#define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos)
#define EXTI_RTSR_TR17_Pos (17U)
#define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk
#define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos)
#define EXTI_RTSR_TR18_Pos (18U)
#define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk
#define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos)
#define EXTI_RTSR_TR19_Pos (19U)
#define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos)
#define EXTI_RTSR_TR1_Pos (1U)
#define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk
#define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk
#define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos)
#define EXTI_RTSR_TR20_Pos (20U)
#define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk
#define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos)
#define EXTI_RTSR_TR21_Pos (21U)
#define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk
#define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos)
#define EXTI_RTSR_TR22_Pos (22U)
#define EXTI_RTSR_TR23 EXTI_RTSR_TR23_Msk
#define EXTI_RTSR_TR23_Msk (0x1UL << EXTI_RTSR_TR23_Pos)
#define EXTI_RTSR_TR23_Pos (23U)
#define EXTI_RTSR_TR24 EXTI_RTSR_TR24_Msk
#define EXTI_RTSR_TR24_Msk (0x1UL << EXTI_RTSR_TR24_Pos)
#define EXTI_RTSR_TR24_Pos (24U)
#define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos)
#define EXTI_RTSR_TR2_Pos (2U)
#define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk
#define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos)
#define EXTI_RTSR_TR3_Pos (3U)
#define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk
#define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos)
#define EXTI_RTSR_TR4_Pos (4U)
#define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk
#define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos)
#define EXTI_RTSR_TR5_Pos (5U)
#define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk
#define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos)
#define EXTI_RTSR_TR6_Pos (6U)
#define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk
#define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos)
#define EXTI_RTSR_TR7_Pos (7U)
#define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk
#define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos)
#define EXTI_RTSR_TR8_Pos (8U)
#define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk
#define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos)
#define EXTI_RTSR_TR9_Pos (9U)
#define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk
#define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos)
#define EXTI_SWIER_SWIER0_Pos (0U)
#define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk
#define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk
#define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos)
#define EXTI_SWIER_SWIER10_Pos (10U)
#define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk
#define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos)
#define EXTI_SWIER_SWIER11_Pos (11U)
#define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk
#define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos)
#define EXTI_SWIER_SWIER12_Pos (12U)
#define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk
#define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos)
#define EXTI_SWIER_SWIER13_Pos (13U)
#define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk
#define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos)
#define EXTI_SWIER_SWIER14_Pos (14U)
#define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk
#define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos)
#define EXTI_SWIER_SWIER15_Pos (15U)
#define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk
#define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos)
#define EXTI_SWIER_SWIER16_Pos (16U)
#define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk
#define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos)
#define EXTI_SWIER_SWIER17_Pos (17U)
#define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk
#define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos)
#define EXTI_SWIER_SWIER18_Pos (18U)
#define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk
#define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos)
#define EXTI_SWIER_SWIER19_Pos (19U)
#define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos)
#define EXTI_SWIER_SWIER1_Pos (1U)
#define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk
#define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk
#define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos)
#define EXTI_SWIER_SWIER20_Pos (20U)
#define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk
#define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos)
#define EXTI_SWIER_SWIER21_Pos (21U)
#define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk
#define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos)
#define EXTI_SWIER_SWIER22_Pos (22U)
#define EXTI_SWIER_SWIER23 EXTI_SWIER_SWIER23_Msk
#define EXTI_SWIER_SWIER23_Msk (0x1UL << EXTI_SWIER_SWIER23_Pos)
#define EXTI_SWIER_SWIER23_Pos (23U)
#define EXTI_SWIER_SWIER24 EXTI_SWIER_SWIER24_Msk
#define EXTI_SWIER_SWIER24_Msk (0x1UL << EXTI_SWIER_SWIER24_Pos)
#define EXTI_SWIER_SWIER24_Pos (24U)
#define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos)
#define EXTI_SWIER_SWIER2_Pos (2U)
#define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk
#define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos)
#define EXTI_SWIER_SWIER3_Pos (3U)
#define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk
#define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos)
#define EXTI_SWIER_SWIER4_Pos (4U)
#define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk
#define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos)
#define EXTI_SWIER_SWIER5_Pos (5U)
#define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk
#define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos)
#define EXTI_SWIER_SWIER6_Pos (6U)
#define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk
#define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos)
#define EXTI_SWIER_SWIER7_Pos (7U)
#define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk
#define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos)
#define EXTI_SWIER_SWIER8_Pos (8U)
#define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk
#define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos)
#define EXTI_SWIER_SWIER9_Pos (9U)
#define EXTRA_STACK 5
#define EXT_FLASH_RESERVE_END_KB 0
#define EXT_FLASH_RESERVE_START_KB 0
#define EXT_FLASH_SIZE_MB 0
#define ExitBootloader 1
#define FAILSAFE_EVENT_GCS (1<<1)
#define FAILSAFE_EVENT_THROTTLE (1<<0)
#define FAILSAFE_LAND_PRIORITY 1
#define FALLTHROUGH [[fallthrough]]
#define FALSE 0
#define FAPPEND _FAPPEND
#define FAST_MATH_Q15_SHIFT (16 - 10)
#define FAST_MATH_Q31_SHIFT (32 - 10)
#define FAST_MATH_TABLE_SIZE 512
#define FAST_TASK(func) FAST_TASK_CLASS(Copter, &copter, func)
#define FAST_TASK_CLASS(classname,classptr,func) { .function = FUNCTOR_BIND(classptr, &classname::func, void), AP_FAST_NAME_INITIALIZER(classname, func) .rate_hz = 0, .max_time_micros = 0, .priority = AP_Scheduler::FAST_TASK_PRI0 }
#define FASYNC _FASYNC
#define FATAL(fmt,args...) AP_HAL::panic("Bad parameter table");
#define FATFS_HAL_DEVICE SDCD2
#define FATFS_R (S_IRUSR | S_IRGRP | S_IROTH)
#define FATFS_W (S_IWUSR | S_IWGRP | S_IWOTH)
#define FATFS_X (S_IXUSR | S_IXGRP | S_IXOTH)
#define FA_CREATE_ALWAYS 0x08
#define FA_CREATE_NEW 0x04
#define FA_OPEN_ALWAYS 0x10
#define FA_OPEN_APPEND 0x30
#define FA_OPEN_EXISTING 0x00
#define FA_READ 0x01
#define FA_WRITE 0x02
#define FBM320_CMD_READ_P 0xF4
#define FBM320_CMD_READ_T 0x2E
#define FBM320_REG_CMD 0xF4
#define FBM320_REG_DATA 0xF6
#define FBM320_REG_ID 0x6B
#define FBM320_WHOAMI 0x42
#define FCREAT _FCREAT
#define FC_VERSION_MAJOR 4
#define FC_VERSION_MINOR 2
#define FC_VERSION_PATCH_LEVEL 0
#define FDEFER _FDEFER
#define FD_CLOEXEC 1
#define FD_CLR(n,p) ((p)->__fds_bits[(n)/_NFDBITS] &= ~__fdset_mask(n))
#define FD_COPY(f,t) (void)(*(t) = *(f))
#define FD_ISSET(n,p) (((p)->__fds_bits[(n)/_NFDBITS] & __fdset_mask(n)) != 0)
#define FD_SET(n,p) ((p)->__fds_bits[(n)/_NFDBITS] |= __fdset_mask(n))
#define FD_SETSIZE 64
#define FD_ZERO(p) do { fd_set *_p; __size_t _n; _p = (p); _n = _howmany(FD_SETSIZE, _NFDBITS); while (_n > 0) _p->__fds_bits[--_n] = 0; } while (0)
#define FEET_TO_METERS 0.3048
#define FEXCL _FEXCL
#define FEXLOCK _FEXLOCK
#define FE_CARRY i64 c; c = (t0 + ((i64)1<<25)) >> 26; t0 -= c * ((i64)1 << 26); t1 += c; c = (t4 + ((i64)1<<25)) >> 26; t4 -= c * ((i64)1 << 26); t5 += c; c = (t1 + ((i64)1<<24)) >> 25; t1 -= c * ((i64)1 << 25); t2 += c; c = (t5 + ((i64)1<<24)) >> 25; t5 -= c * ((i64)1 << 25); t6 += c; c = (t2 + ((i64)1<<25)) >> 26; t2 -= c * ((i64)1 << 26); t3 += c; c = (t6 + ((i64)1<<25)) >> 26; t6 -= c * ((i64)1 << 26); t7 += c; c = (t3 + ((i64)1<<24)) >> 25; t3 -= c * ((i64)1 << 25); t4 += c; c = (t7 + ((i64)1<<24)) >> 25; t7 -= c * ((i64)1 << 25); t8 += c; c = (t4 + ((i64)1<<25)) >> 26; t4 -= c * ((i64)1 << 26); t5 += c; c = (t8 + ((i64)1<<25)) >> 26; t8 -= c * ((i64)1 << 26); t9 += c; c = (t9 + ((i64)1<<24)) >> 25; t9 -= c * ((i64)1 << 25); t0 += c * 19; c = (t0 + ((i64)1<<25)) >> 26; t0 -= c * ((i64)1 << 26); t1 += c; h[0]=(i32)t0; h[1]=(i32)t1; h[2]=(i32)t2; h[3]=(i32)t3; h[4]=(i32)t4; h[5]=(i32)t5; h[6]=(i32)t6; h[7]=(i32)t7; h[8]=(i32)t8; h[9]=(i32)t9
#define FFCONF_DEF 86631
#define FFT_DEFAULT_WINDOW_OVERLAP 0.5f
#define FFT_DEFAULT_WINDOW_SIZE 32
#define FFT_HARMONIC_FIT_DEFAULT 10
#define FFT_HARMONIC_FIT_FILTER_HZ 15.0f
#define FFT_HARMONIC_FIT_MULT 50.0f
#define FFT_HARMONIC_FIT_TRACK_PITCH 5
#define FFT_HARMONIC_FIT_TRACK_ROLL 4
#define FFT_MAX_MISSED_UPDATES 5
#define FFT_MIN_SAMPLES_PER_FRAME 16
#define FFT_SNR_DEFAULT 25.0f
#define FFT_SNR_PFILT_DEFAULT 10.0f
#define FFT_STACK_SIZE 1024
#define FFT_THR_REF_DEFAULT 0.35f
#define FF_CODE_PAGE 850
#define FF_DEFINED 86631
#define FF_FS_EXFAT 1
#define FF_FS_LOCK 0
#define FF_FS_MINIMIZE 0
#define FF_FS_NOFSINFO 0
#define FF_FS_NORTC 0
#define FF_FS_READONLY 0
#define FF_FS_REENTRANT 0
#define FF_FS_RPATH 1
#define FF_FS_TIMEOUT chTimeMS2I(1000)
#define FF_FS_TINY 0
#define FF_INTDEF 2
#define FF_LBA64 0
#define FF_LFN_BUF 255
#define FF_LFN_UNICODE 0
#define FF_MAX_LFN 255
#define FF_MAX_SS 512
#define FF_MIN_GPT 0x100000000
#define FF_MIN_SS 512
#define FF_MULTI_PARTITION 0
#define FF_NORTC_MDAY 1
#define FF_NORTC_MON 1
#define FF_NORTC_YEAR 2016
#define FF_PRINT_FLOAT 0
#define FF_PRINT_LLI 0
#define FF_SFN_BUF 12
#define FF_STRF_ENCODE 0
#define FF_STR_VOLUME_ID 0
#define FF_SYNC_t semaphore_t*
#define FF_USE_CHMOD 1
#define FF_USE_EXPAND 0
#define FF_USE_FASTSEEK 0
#define FF_USE_FIND 0
#define FF_USE_FORWARD 0
#define FF_USE_LABEL 0
#define FF_USE_LFN 3
#define FF_USE_MKFS 1
#define FF_USE_STRFUNC 0
#define FF_USE_TRIM 0
#define FF_VOLUMES 1
#define FF_VOLUME_STRS "RAM","NAND","CF","SD","SD2","USB","USB2","USB3"
#define FIELD_RADIUS_MAX 950
#define FIELD_RADIUS_MIN 150
#define FIFO_CTRL_REG 0x2E
#define FIFO_CTRL_REG_FM_BYPASS (0x0 << 5)
#define FIFO_CTRL_REG_FM_BYPASS_TO_STREAM (0x4 << 5)
#define FIFO_CTRL_REG_FM_FIFO (0x1 << 5)
#define FIFO_CTRL_REG_FM_STREAM (0x2 << 5)
#define FIFO_CTRL_REG_FM_STREAM_TO_FIFO (0x3 << 5)
#define FIFO_CTRL_REG_FTH_MASK 0x1F
#define FIFO_CTRL_REG_G 0x2E
#define FIFO_CTRL_REG_G_FM_BYPASS (0x0 << 5)
#define FIFO_CTRL_REG_G_FM_BYPASS_TO_STREAM (0x4 << 5)
#define FIFO_CTRL_REG_G_FM_FIFO (0x1 << 5)
#define FIFO_CTRL_REG_G_FM_STREAM (0x2 << 5)
#define FIFO_CTRL_REG_G_FM_STREAM_TO_FIFO (0x3 << 5)
#define FIFO_CTRL_REG_G_WTM_MASK 0x1F
#define FIFO_SRC_REG 0x2F
#define FIFO_SRC_REG_EMPTY (0x1 << 5)
#define FIFO_SRC_REG_FSS_MASK 0x1F
#define FIFO_SRC_REG_G 0x2F
#define FIFO_SRC_REG_G_EMPTY (0x1 << 5)
#define FIFO_SRC_REG_G_FSS_MASK 0x1F
#define FIFO_SRC_REG_G_OVRN (0x1 << 6)
#define FIFO_SRC_REG_G_WTM (0x1 << 7)
#define FIFO_SRC_REG_OVRN (0x1 << 6)
#define FIFO_SRC_REG_WTM (0x1 << 7)
#define FILE APFS_FILE
#define FILE_EOF STM_RESET
#define FILE_ERROR STM_TIMEOUT
#define FILE_OK STM_OK
#define FINALIZEDBIT 3
#define FIONBIO _IOW('f', 126, unsigned long)
#define FIONREAD _IOR('f', 127, unsigned long)
#define FIRMWARE_VERSION 4,7,0,FIRMWARE_VERSION_TYPE_DEV
#define FIRST_RESERVED 257
#define FLAGS "-+ #0"
#define FLAGS_FAILSAFE_BIT 3
#define FLAGS_FRAMELOST_BIT 2
#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
#define FLASHAXI_BASE 0x08000000UL
#define FLASHITCM_BASE 0x00200000UL
#define FLASHSIZE_BASE 0x1FF0F442UL
#define FLASHSTORAGE_DEBUG 0
#define FLASH_ACR_ARTEN FLASH_ACR_ARTEN_Msk
#define FLASH_ACR_ARTEN_Msk (0x1UL << FLASH_ACR_ARTEN_Pos)
#define FLASH_ACR_ARTEN_Pos (9U)
#define FLASH_ACR_ARTRST FLASH_ACR_ARTRST_Msk
#define FLASH_ACR_ARTRST_Msk (0x1UL << FLASH_ACR_ARTRST_Pos)
#define FLASH_ACR_ARTRST_Pos (11U)
#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
#define FLASH_ACR_LATENCY_0WS 0x00000000U
#define FLASH_ACR_LATENCY_10WS 0x0000000AU
#define FLASH_ACR_LATENCY_11WS 0x0000000BU
#define FLASH_ACR_LATENCY_12WS 0x0000000CU
#define FLASH_ACR_LATENCY_13WS 0x0000000DU
#define FLASH_ACR_LATENCY_14WS 0x0000000EU
#define FLASH_ACR_LATENCY_15WS 0x0000000FU
#define FLASH_ACR_LATENCY_1WS 0x00000001U
#define FLASH_ACR_LATENCY_2WS 0x00000002U
#define FLASH_ACR_LATENCY_3WS 0x00000003U
#define FLASH_ACR_LATENCY_4WS 0x00000004U
#define FLASH_ACR_LATENCY_5WS 0x00000005U
#define FLASH_ACR_LATENCY_6WS 0x00000006U
#define FLASH_ACR_LATENCY_7WS 0x00000007U
#define FLASH_ACR_LATENCY_8WS 0x00000008U
#define FLASH_ACR_LATENCY_9WS 0x00000009U
#define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos)
#define FLASH_ACR_LATENCY_Pos (0U)
#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)
#define FLASH_ACR_PRFTEN_Pos (8U)
#define FLASH_ATTR_ECC_CAPABLE 0x00000008U
#define FLASH_ATTR_ECC_ZERO_LINE_CAPABLE 0x00000010U
#define FLASH_ATTR_ERASED_IS_ONE 0x00000001U
#define FLASH_ATTR_MEMORY_MAPPED 0x00000002U
#define FLASH_ATTR_REWRITABLE 0x00000004U
#define FLASH_ATTR_SUSPEND_ERASE_CAPABLE 0x00000020U
#define FLASH_BASE FLASHAXI_BASE
#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)
#define FLASH_CR_EOPIE_Pos (24U)
#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk
#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)
#define FLASH_CR_ERRIE_Pos (25U)
#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)
#define FLASH_CR_LOCK_Pos (31U)
#define FLASH_CR_MER FLASH_CR_MER_Msk
#define FLASH_CR_MER1 FLASH_CR_MER
#define FLASH_CR_MER2 FLASH_CR_MER2_Msk
#define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos)
#define FLASH_CR_MER2_Pos (15U)
#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos)
#define FLASH_CR_MER_Pos (2U)
#define FLASH_CR_PG FLASH_CR_PG_Msk
#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)
#define FLASH_CR_PG_Pos (0U)
#define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
#define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos)
#define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos)
#define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos)
#define FLASH_CR_PSIZE_Pos (8U)
#define FLASH_CR_SER FLASH_CR_SER_Msk
#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos)
#define FLASH_CR_SER_Pos (1U)
#define FLASH_CR_SNB FLASH_CR_SNB_Msk
#define FLASH_CR_SNB_0 0x00000008U
#define FLASH_CR_SNB_1 0x00000010U
#define FLASH_CR_SNB_2 0x00000020U
#define FLASH_CR_SNB_3 0x00000040U
#define FLASH_CR_SNB_4 0x00000080U
#define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos)
#define FLASH_CR_SNB_Pos (3U)
#define FLASH_CR_STRT FLASH_CR_STRT_Msk
#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)
#define FLASH_CR_STRT_Pos (16U)
#define FLASH_END 0x081FFFFFUL
#define FLASH_LOAD_ADDRESS 0x08008000
#define FLASH_OPTCR1_BOOT_ADD0 FLASH_OPTCR1_BOOT_ADD0_Msk
#define FLASH_OPTCR1_BOOT_ADD0_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)
#define FLASH_OPTCR1_BOOT_ADD0_Pos (0U)
#define FLASH_OPTCR1_BOOT_ADD1 FLASH_OPTCR1_BOOT_ADD1_Msk
#define FLASH_OPTCR1_BOOT_ADD1_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)
#define FLASH_OPTCR1_BOOT_ADD1_Pos (16U)
#define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk
#define FLASH_OPTCR_BOR_LEV_0 (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)
#define FLASH_OPTCR_BOR_LEV_1 (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)
#define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)
#define FLASH_OPTCR_BOR_LEV_Pos (2U)
#define FLASH_OPTCR_IWDG_STDBY FLASH_OPTCR_IWDG_STDBY_Msk
#define FLASH_OPTCR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)
#define FLASH_OPTCR_IWDG_STDBY_Pos (30U)
#define FLASH_OPTCR_IWDG_STOP FLASH_OPTCR_IWDG_STOP_Msk
#define FLASH_OPTCR_IWDG_STOP_Msk (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)
#define FLASH_OPTCR_IWDG_STOP_Pos (31U)
#define FLASH_OPTCR_IWDG_SW FLASH_OPTCR_IWDG_SW_Msk
#define FLASH_OPTCR_IWDG_SW_Msk (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)
#define FLASH_OPTCR_IWDG_SW_Pos (5U)
#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)
#define FLASH_OPTCR_OPTLOCK_Pos (0U)
#define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk
#define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)
#define FLASH_OPTCR_OPTSTRT_Pos (1U)
#define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk
#define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos)
#define FLASH_OPTCR_RDP_Pos (8U)
#define FLASH_OPTCR_WWDG_SW FLASH_OPTCR_WWDG_SW_Msk
#define FLASH_OPTCR_WWDG_SW_Msk (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)
#define FLASH_OPTCR_WWDG_SW_Pos (4U)
#define FLASH_OPTCR_nDBANK FLASH_OPTCR_nDBANK_Msk
#define FLASH_OPTCR_nDBANK_Msk (0x1UL << FLASH_OPTCR_nDBANK_Pos)
#define FLASH_OPTCR_nDBANK_Pos (29U)
#define FLASH_OPTCR_nDBOOT FLASH_OPTCR_nDBOOT_Msk
#define FLASH_OPTCR_nDBOOT_Msk (0x1UL << FLASH_OPTCR_nDBOOT_Pos)
#define FLASH_OPTCR_nDBOOT_Pos (28U)
#define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk
#define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)
#define FLASH_OPTCR_nRST_STDBY_Pos (7U)
#define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk
#define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)
#define FLASH_OPTCR_nRST_STOP_Pos (6U)
#define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk
#define FLASH_OPTCR_nWRP_0 0x00010000U
#define FLASH_OPTCR_nWRP_1 0x00020000U
#define FLASH_OPTCR_nWRP_10 0x04000000U
#define FLASH_OPTCR_nWRP_11 0x08000000U
#define FLASH_OPTCR_nWRP_2 0x00040000U
#define FLASH_OPTCR_nWRP_3 0x00080000U
#define FLASH_OPTCR_nWRP_4 0x00100000U
#define FLASH_OPTCR_nWRP_5 0x00200000U
#define FLASH_OPTCR_nWRP_6 0x00400000U
#define FLASH_OPTCR_nWRP_7 0x00800000U
#define FLASH_OPTCR_nWRP_8 0x01000000U
#define FLASH_OPTCR_nWRP_9 0x02000000U
#define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos)
#define FLASH_OPTCR_nWRP_Pos (16U)
#define FLASH_OTP_BASE 0x1FF0F000UL
#define FLASH_OTP_END 0x1FF0F41FUL
#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)
#define FLASH_SECTOR_TOTAL 24
#define FLASH_SR_BSY FLASH_SR_BSY_Msk
#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)
#define FLASH_SR_BSY_Pos (16U)
#define FLASH_SR_EOP FLASH_SR_EOP_Msk
#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)
#define FLASH_SR_EOP_Pos (0U)
#define FLASH_SR_ERSERR FLASH_SR_ERSERR_Msk
#define FLASH_SR_ERSERR_Msk (0x1UL << FLASH_SR_ERSERR_Pos)
#define FLASH_SR_ERSERR_Pos (7U)
#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk
#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)
#define FLASH_SR_OPERR_Pos (1U)
#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)
#define FLASH_SR_PGAERR_Pos (5U)
#define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk
#define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos)
#define FLASH_SR_PGPERR_Pos (6U)
#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)
#define FLASH_SR_WRPERR_Pos (4U)
#define FLIGHT_CONTROLLER_IDENTIFIER_LENGTH 4
#define FLIGHT_CONTROLLER_VERSION_LENGTH 3
#define FLIGHT_CONTROLLER_VERSION_MASK 0xFFF
#define FLIGHT_MODE_1 Mode::Number::STABILIZE
#define FLIGHT_MODE_2 Mode::Number::STABILIZE
#define FLIGHT_MODE_3 Mode::Number::STABILIZE
#define FLIGHT_MODE_4 Mode::Number::STABILIZE
#define FLIGHT_MODE_5 Mode::Number::STABILIZE
#define FLIGHT_MODE_6 Mode::Number::STABILIZE
#define FLIP_PITCH_BACK 1
#define FLIP_PITCH_FORWARD -1
#define FLIP_RECOVERY_ANGLE 500
#define FLIP_ROLL_LEFT -1
#define FLIP_ROLL_RIGHT 1
#define FLIP_ROTATION_RATE 40000
#define FLIP_THR_DEC 0.24f
#define FLIP_THR_INC 0.20f
#define FLIP_TIMEOUT_MS 2500
#define FLOW_I_GATE_DEFAULT 300
#define FLOW_MEAS_DELAY 10
#define FLOW_M_NSE_DEFAULT 0.25f
#define FLOW_USE_DEFAULT 1
#define FLOW_USE_NAV 1
#define FLOW_USE_NONE 0
#define FLOW_USE_TERRAIN 2
#define FLT_DECIMAL_DIG __FLT_DECIMAL_DIG__
#define FLT_DIG __FLT_DIG__
#define FLT_EPSILON __FLT_EPSILON__
#define FLT_EVAL_METHOD __FLT_EVAL_METHOD__
#define FLT_HAS_SUBNORM __FLT_HAS_DENORM__
#define FLT_MANT_DIG __FLT_MANT_DIG__
#define FLT_MAX __FLT_MAX__
#define FLT_MAX_10_EXP __FLT_MAX_10_EXP__
#define FLT_MAX_EXP __FLT_MAX_EXP__
#define FLT_MIN __FLT_MIN__
#define FLT_MIN_10_EXP __FLT_MIN_10_EXP__
#define FLT_MIN_EXP __FLT_MIN_EXP__
#define FLT_RADIX __FLT_RADIX__
#define FLT_ROUNDS 1
#define FLT_TRUE_MIN __FLT_DENORM_MIN__
#define FL_ALT 0x10
#define FL_ALTHEX FL_SPACE
#define FL_ALTUPP FL_PLUS
#define FL_FLTEXP FL_PREC
#define FL_FLTFIX FL_LONG
#define FL_FLTUPP FL_ALT
#define FL_LONG 0x80
#define FL_LONGLONG 0x100
#define FL_LPAD 0x08
#define FL_NEGATIVE FL_LONG
#define FL_PLUS 0x02
#define FL_PREC 0x40
#define FL_SPACE 0x04
#define FL_WIDTH 0x20
#define FL_ZFILL 0x01
#define FMARK _FMARK
#define FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk
#define FMC_BCR1_ASYNCWAIT_Msk (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)
#define FMC_BCR1_ASYNCWAIT_Pos (15U)
#define FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk
#define FMC_BCR1_BURSTEN_Msk (0x1UL << FMC_BCR1_BURSTEN_Pos)
#define FMC_BCR1_BURSTEN_Pos (8U)
#define FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk
#define FMC_BCR1_CBURSTRW_Msk (0x1UL << FMC_BCR1_CBURSTRW_Pos)
#define FMC_BCR1_CBURSTRW_Pos (19U)
#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk
#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)
#define FMC_BCR1_CCLKEN_Pos (20U)
#define FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk
#define FMC_BCR1_CPSIZE_0 (0x1UL << FMC_BCR1_CPSIZE_Pos)
#define FMC_BCR1_CPSIZE_1 (0x2UL << FMC_BCR1_CPSIZE_Pos)
#define FMC_BCR1_CPSIZE_2 (0x4UL << FMC_BCR1_CPSIZE_Pos)
#define FMC_BCR1_CPSIZE_Msk (0x7UL << FMC_BCR1_CPSIZE_Pos)
#define FMC_BCR1_CPSIZE_Pos (16U)
#define FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk
#define FMC_BCR1_EXTMOD_Msk (0x1UL << FMC_BCR1_EXTMOD_Pos)
#define FMC_BCR1_EXTMOD_Pos (14U)
#define FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk
#define FMC_BCR1_FACCEN_Msk (0x1UL << FMC_BCR1_FACCEN_Pos)
#define FMC_BCR1_FACCEN_Pos (6U)
#define FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk
#define FMC_BCR1_MBKEN_Msk (0x1UL << FMC_BCR1_MBKEN_Pos)
#define FMC_BCR1_MBKEN_Pos (0U)
#define FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk
#define FMC_BCR1_MTYP_0 (0x1UL << FMC_BCR1_MTYP_Pos)
#define FMC_BCR1_MTYP_1 (0x2UL << FMC_BCR1_MTYP_Pos)
#define FMC_BCR1_MTYP_Msk (0x3UL << FMC_BCR1_MTYP_Pos)
#define FMC_BCR1_MTYP_Pos (2U)
#define FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk
#define FMC_BCR1_MUXEN_Msk (0x1UL << FMC_BCR1_MUXEN_Pos)
#define FMC_BCR1_MUXEN_Pos (1U)
#define FMC_BCR1_MWID FMC_BCR1_MWID_Msk
#define FMC_BCR1_MWID_0 (0x1UL << FMC_BCR1_MWID_Pos)
#define FMC_BCR1_MWID_1 (0x2UL << FMC_BCR1_MWID_Pos)
#define FMC_BCR1_MWID_Msk (0x3UL << FMC_BCR1_MWID_Pos)
#define FMC_BCR1_MWID_Pos (4U)
#define FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk
#define FMC_BCR1_WAITCFG_Msk (0x1UL << FMC_BCR1_WAITCFG_Pos)
#define FMC_BCR1_WAITCFG_Pos (11U)
#define FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk
#define FMC_BCR1_WAITEN_Msk (0x1UL << FMC_BCR1_WAITEN_Pos)
#define FMC_BCR1_WAITEN_Pos (13U)
#define FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk
#define FMC_BCR1_WAITPOL_Msk (0x1UL << FMC_BCR1_WAITPOL_Pos)
#define FMC_BCR1_WAITPOL_Pos (9U)
#define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk
#define FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos)
#define FMC_BCR1_WFDIS_Pos (21U)
#define FMC_BCR1_WRAPMOD FMC_BCR1_WRAPMOD_Msk
#define FMC_BCR1_WRAPMOD_Msk (0x1UL << FMC_BCR1_WRAPMOD_Pos)
#define FMC_BCR1_WRAPMOD_Pos (10U)
#define FMC_BCR1_WREN FMC_BCR1_WREN_Msk
#define FMC_BCR1_WREN_Msk (0x1UL << FMC_BCR1_WREN_Pos)
#define FMC_BCR1_WREN_Pos (12U)
#define FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk
#define FMC_BCR2_ASYNCWAIT_Msk (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)
#define FMC_BCR2_ASYNCWAIT_Pos (15U)
#define FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk
#define FMC_BCR2_BURSTEN_Msk (0x1UL << FMC_BCR2_BURSTEN_Pos)
#define FMC_BCR2_BURSTEN_Pos (8U)
#define FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk
#define FMC_BCR2_CBURSTRW_Msk (0x1UL << FMC_BCR2_CBURSTRW_Pos)
#define FMC_BCR2_CBURSTRW_Pos (19U)
#define FMC_BCR2_CPSIZE FMC_BCR2_CPSIZE_Msk
#define FMC_BCR2_CPSIZE_0 (0x1UL << FMC_BCR2_CPSIZE_Pos)
#define FMC_BCR2_CPSIZE_1 (0x2UL << FMC_BCR2_CPSIZE_Pos)
#define FMC_BCR2_CPSIZE_2 (0x4UL << FMC_BCR2_CPSIZE_Pos)
#define FMC_BCR2_CPSIZE_Msk (0x7UL << FMC_BCR2_CPSIZE_Pos)
#define FMC_BCR2_CPSIZE_Pos (16U)
#define FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk
#define FMC_BCR2_EXTMOD_Msk (0x1UL << FMC_BCR2_EXTMOD_Pos)
#define FMC_BCR2_EXTMOD_Pos (14U)
#define FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk
#define FMC_BCR2_FACCEN_Msk (0x1UL << FMC_BCR2_FACCEN_Pos)
#define FMC_BCR2_FACCEN_Pos (6U)
#define FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk
#define FMC_BCR2_MBKEN_Msk (0x1UL << FMC_BCR2_MBKEN_Pos)
#define FMC_BCR2_MBKEN_Pos (0U)
#define FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk
#define FMC_BCR2_MTYP_0 (0x1UL << FMC_BCR2_MTYP_Pos)
#define FMC_BCR2_MTYP_1 (0x2UL << FMC_BCR2_MTYP_Pos)
#define FMC_BCR2_MTYP_Msk (0x3UL << FMC_BCR2_MTYP_Pos)
#define FMC_BCR2_MTYP_Pos (2U)
#define FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk
#define FMC_BCR2_MUXEN_Msk (0x1UL << FMC_BCR2_MUXEN_Pos)
#define FMC_BCR2_MUXEN_Pos (1U)
#define FMC_BCR2_MWID FMC_BCR2_MWID_Msk
#define FMC_BCR2_MWID_0 (0x1UL << FMC_BCR2_MWID_Pos)
#define FMC_BCR2_MWID_1 (0x2UL << FMC_BCR2_MWID_Pos)
#define FMC_BCR2_MWID_Msk (0x3UL << FMC_BCR2_MWID_Pos)
#define FMC_BCR2_MWID_Pos (4U)
#define FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk
#define FMC_BCR2_WAITCFG_Msk (0x1UL << FMC_BCR2_WAITCFG_Pos)
#define FMC_BCR2_WAITCFG_Pos (11U)
#define FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk
#define FMC_BCR2_WAITEN_Msk (0x1UL << FMC_BCR2_WAITEN_Pos)
#define FMC_BCR2_WAITEN_Pos (13U)
#define FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk
#define FMC_BCR2_WAITPOL_Msk (0x1UL << FMC_BCR2_WAITPOL_Pos)
#define FMC_BCR2_WAITPOL_Pos (9U)
#define FMC_BCR2_WRAPMOD FMC_BCR2_WRAPMOD_Msk
#define FMC_BCR2_WRAPMOD_Msk (0x1UL << FMC_BCR2_WRAPMOD_Pos)
#define FMC_BCR2_WRAPMOD_Pos (10U)
#define FMC_BCR2_WREN FMC_BCR2_WREN_Msk
#define FMC_BCR2_WREN_Msk (0x1UL << FMC_BCR2_WREN_Pos)
#define FMC_BCR2_WREN_Pos (12U)
#define FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk
#define FMC_BCR3_ASYNCWAIT_Msk (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)
#define FMC_BCR3_ASYNCWAIT_Pos (15U)
#define FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk
#define FMC_BCR3_BURSTEN_Msk (0x1UL << FMC_BCR3_BURSTEN_Pos)
#define FMC_BCR3_BURSTEN_Pos (8U)
#define FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk
#define FMC_BCR3_CBURSTRW_Msk (0x1UL << FMC_BCR3_CBURSTRW_Pos)
#define FMC_BCR3_CBURSTRW_Pos (19U)
#define FMC_BCR3_CPSIZE FMC_BCR3_CPSIZE_Msk
#define FMC_BCR3_CPSIZE_0 (0x1UL << FMC_BCR3_CPSIZE_Pos)
#define FMC_BCR3_CPSIZE_1 (0x2UL << FMC_BCR3_CPSIZE_Pos)
#define FMC_BCR3_CPSIZE_2 (0x4UL << FMC_BCR3_CPSIZE_Pos)
#define FMC_BCR3_CPSIZE_Msk (0x7UL << FMC_BCR3_CPSIZE_Pos)
#define FMC_BCR3_CPSIZE_Pos (16U)
#define FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk
#define FMC_BCR3_EXTMOD_Msk (0x1UL << FMC_BCR3_EXTMOD_Pos)
#define FMC_BCR3_EXTMOD_Pos (14U)
#define FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk
#define FMC_BCR3_FACCEN_Msk (0x1UL << FMC_BCR3_FACCEN_Pos)
#define FMC_BCR3_FACCEN_Pos (6U)
#define FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk
#define FMC_BCR3_MBKEN_Msk (0x1UL << FMC_BCR3_MBKEN_Pos)
#define FMC_BCR3_MBKEN_Pos (0U)
#define FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk
#define FMC_BCR3_MTYP_0 (0x1UL << FMC_BCR3_MTYP_Pos)
#define FMC_BCR3_MTYP_1 (0x2UL << FMC_BCR3_MTYP_Pos)
#define FMC_BCR3_MTYP_Msk (0x3UL << FMC_BCR3_MTYP_Pos)
#define FMC_BCR3_MTYP_Pos (2U)
#define FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk
#define FMC_BCR3_MUXEN_Msk (0x1UL << FMC_BCR3_MUXEN_Pos)
#define FMC_BCR3_MUXEN_Pos (1U)
#define FMC_BCR3_MWID FMC_BCR3_MWID_Msk
#define FMC_BCR3_MWID_0 (0x1UL << FMC_BCR3_MWID_Pos)
#define FMC_BCR3_MWID_1 (0x2UL << FMC_BCR3_MWID_Pos)
#define FMC_BCR3_MWID_Msk (0x3UL << FMC_BCR3_MWID_Pos)
#define FMC_BCR3_MWID_Pos (4U)
#define FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk
#define FMC_BCR3_WAITCFG_Msk (0x1UL << FMC_BCR3_WAITCFG_Pos)
#define FMC_BCR3_WAITCFG_Pos (11U)
#define FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk
#define FMC_BCR3_WAITEN_Msk (0x1UL << FMC_BCR3_WAITEN_Pos)
#define FMC_BCR3_WAITEN_Pos (13U)
#define FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk
#define FMC_BCR3_WAITPOL_Msk (0x1UL << FMC_BCR3_WAITPOL_Pos)
#define FMC_BCR3_WAITPOL_Pos (9U)
#define FMC_BCR3_WRAPMOD FMC_BCR3_WRAPMOD_Msk
#define FMC_BCR3_WRAPMOD_Msk (0x1UL << FMC_BCR3_WRAPMOD_Pos)
#define FMC_BCR3_WRAPMOD_Pos (10U)
#define FMC_BCR3_WREN FMC_BCR3_WREN_Msk
#define FMC_BCR3_WREN_Msk (0x1UL << FMC_BCR3_WREN_Pos)
#define FMC_BCR3_WREN_Pos (12U)
#define FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk
#define FMC_BCR4_ASYNCWAIT_Msk (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)
#define FMC_BCR4_ASYNCWAIT_Pos (15U)
#define FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk
#define FMC_BCR4_BURSTEN_Msk (0x1UL << FMC_BCR4_BURSTEN_Pos)
#define FMC_BCR4_BURSTEN_Pos (8U)
#define FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk
#define FMC_BCR4_CBURSTRW_Msk (0x1UL << FMC_BCR4_CBURSTRW_Pos)
#define FMC_BCR4_CBURSTRW_Pos (19U)
#define FMC_BCR4_CPSIZE FMC_BCR4_CPSIZE_Msk
#define FMC_BCR4_CPSIZE_0 (0x1UL << FMC_BCR4_CPSIZE_Pos)
#define FMC_BCR4_CPSIZE_1 (0x2UL << FMC_BCR4_CPSIZE_Pos)
#define FMC_BCR4_CPSIZE_2 (0x4UL << FMC_BCR4_CPSIZE_Pos)
#define FMC_BCR4_CPSIZE_Msk (0x7UL << FMC_BCR4_CPSIZE_Pos)
#define FMC_BCR4_CPSIZE_Pos (16U)
#define FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk
#define FMC_BCR4_EXTMOD_Msk (0x1UL << FMC_BCR4_EXTMOD_Pos)
#define FMC_BCR4_EXTMOD_Pos (14U)
#define FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk
#define FMC_BCR4_FACCEN_Msk (0x1UL << FMC_BCR4_FACCEN_Pos)
#define FMC_BCR4_FACCEN_Pos (6U)
#define FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk
#define FMC_BCR4_MBKEN_Msk (0x1UL << FMC_BCR4_MBKEN_Pos)
#define FMC_BCR4_MBKEN_Pos (0U)
#define FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk
#define FMC_BCR4_MTYP_0 (0x1UL << FMC_BCR4_MTYP_Pos)
#define FMC_BCR4_MTYP_1 (0x2UL << FMC_BCR4_MTYP_Pos)
#define FMC_BCR4_MTYP_Msk (0x3UL << FMC_BCR4_MTYP_Pos)
#define FMC_BCR4_MTYP_Pos (2U)
#define FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk
#define FMC_BCR4_MUXEN_Msk (0x1UL << FMC_BCR4_MUXEN_Pos)
#define FMC_BCR4_MUXEN_Pos (1U)
#define FMC_BCR4_MWID FMC_BCR4_MWID_Msk
#define FMC_BCR4_MWID_0 (0x1UL << FMC_BCR4_MWID_Pos)
#define FMC_BCR4_MWID_1 (0x2UL << FMC_BCR4_MWID_Pos)
#define FMC_BCR4_MWID_Msk (0x3UL << FMC_BCR4_MWID_Pos)
#define FMC_BCR4_MWID_Pos (4U)
#define FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk
#define FMC_BCR4_WAITCFG_Msk (0x1UL << FMC_BCR4_WAITCFG_Pos)
#define FMC_BCR4_WAITCFG_Pos (11U)
#define FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk
#define FMC_BCR4_WAITEN_Msk (0x1UL << FMC_BCR4_WAITEN_Pos)
#define FMC_BCR4_WAITEN_Pos (13U)
#define FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk
#define FMC_BCR4_WAITPOL_Msk (0x1UL << FMC_BCR4_WAITPOL_Pos)
#define FMC_BCR4_WAITPOL_Pos (9U)
#define FMC_BCR4_WRAPMOD FMC_BCR4_WRAPMOD_Msk
#define FMC_BCR4_WRAPMOD_Msk (0x1UL << FMC_BCR4_WRAPMOD_Pos)
#define FMC_BCR4_WRAPMOD_Pos (10U)
#define FMC_BCR4_WREN FMC_BCR4_WREN_Msk
#define FMC_BCR4_WREN_Msk (0x1UL << FMC_BCR4_WREN_Pos)
#define FMC_BCR4_WREN_Pos (12U)
#define FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk
#define FMC_BTR1_ACCMOD_0 (0x1UL << FMC_BTR1_ACCMOD_Pos)
#define FMC_BTR1_ACCMOD_1 (0x2UL << FMC_BTR1_ACCMOD_Pos)
#define FMC_BTR1_ACCMOD_Msk (0x3UL << FMC_BTR1_ACCMOD_Pos)
#define FMC_BTR1_ACCMOD_Pos (28U)
#define FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk
#define FMC_BTR1_ADDHLD_0 (0x1UL << FMC_BTR1_ADDHLD_Pos)
#define FMC_BTR1_ADDHLD_1 (0x2UL << FMC_BTR1_ADDHLD_Pos)
#define FMC_BTR1_ADDHLD_2 (0x4UL << FMC_BTR1_ADDHLD_Pos)
#define FMC_BTR1_ADDHLD_3 (0x8UL << FMC_BTR1_ADDHLD_Pos)
#define FMC_BTR1_ADDHLD_Msk (0xFUL << FMC_BTR1_ADDHLD_Pos)
#define FMC_BTR1_ADDHLD_Pos (4U)
#define FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk
#define FMC_BTR1_ADDSET_0 (0x1UL << FMC_BTR1_ADDSET_Pos)
#define FMC_BTR1_ADDSET_1 (0x2UL << FMC_BTR1_ADDSET_Pos)
#define FMC_BTR1_ADDSET_2 (0x4UL << FMC_BTR1_ADDSET_Pos)
#define FMC_BTR1_ADDSET_3 (0x8UL << FMC_BTR1_ADDSET_Pos)
#define FMC_BTR1_ADDSET_Msk (0xFUL << FMC_BTR1_ADDSET_Pos)
#define FMC_BTR1_ADDSET_Pos (0U)
#define FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk
#define FMC_BTR1_BUSTURN_0 (0x1UL << FMC_BTR1_BUSTURN_Pos)
#define FMC_BTR1_BUSTURN_1 (0x2UL << FMC_BTR1_BUSTURN_Pos)
#define FMC_BTR1_BUSTURN_2 (0x4UL << FMC_BTR1_BUSTURN_Pos)
#define FMC_BTR1_BUSTURN_3 (0x8UL << FMC_BTR1_BUSTURN_Pos)
#define FMC_BTR1_BUSTURN_Msk (0xFUL << FMC_BTR1_BUSTURN_Pos)
#define FMC_BTR1_BUSTURN_Pos (16U)
#define FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk
#define FMC_BTR1_CLKDIV_0 (0x1UL << FMC_BTR1_CLKDIV_Pos)
#define FMC_BTR1_CLKDIV_1 (0x2UL << FMC_BTR1_CLKDIV_Pos)
#define FMC_BTR1_CLKDIV_2 (0x4UL << FMC_BTR1_CLKDIV_Pos)
#define FMC_BTR1_CLKDIV_3 (0x8UL << FMC_BTR1_CLKDIV_Pos)
#define FMC_BTR1_CLKDIV_Msk (0xFUL << FMC_BTR1_CLKDIV_Pos)
#define FMC_BTR1_CLKDIV_Pos (20U)
#define FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk
#define FMC_BTR1_DATAST_0 (0x01UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_1 (0x02UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_2 (0x04UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_3 (0x08UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_4 (0x10UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_5 (0x20UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_6 (0x40UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_7 (0x80UL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_Msk (0xFFUL << FMC_BTR1_DATAST_Pos)
#define FMC_BTR1_DATAST_Pos (8U)
#define FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk
#define FMC_BTR1_DATLAT_0 (0x1UL << FMC_BTR1_DATLAT_Pos)
#define FMC_BTR1_DATLAT_1 (0x2UL << FMC_BTR1_DATLAT_Pos)
#define FMC_BTR1_DATLAT_2 (0x4UL << FMC_BTR1_DATLAT_Pos)
#define FMC_BTR1_DATLAT_3 (0x8UL << FMC_BTR1_DATLAT_Pos)
#define FMC_BTR1_DATLAT_Msk (0xFUL << FMC_BTR1_DATLAT_Pos)
#define FMC_BTR1_DATLAT_Pos (24U)
#define FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk
#define FMC_BTR2_ACCMOD_0 (0x1UL << FMC_BTR2_ACCMOD_Pos)
#define FMC_BTR2_ACCMOD_1 (0x2UL << FMC_BTR2_ACCMOD_Pos)
#define FMC_BTR2_ACCMOD_Msk (0x3UL << FMC_BTR2_ACCMOD_Pos)
#define FMC_BTR2_ACCMOD_Pos (28U)
#define FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk
#define FMC_BTR2_ADDHLD_0 (0x1UL << FMC_BTR2_ADDHLD_Pos)
#define FMC_BTR2_ADDHLD_1 (0x2UL << FMC_BTR2_ADDHLD_Pos)
#define FMC_BTR2_ADDHLD_2 (0x4UL << FMC_BTR2_ADDHLD_Pos)
#define FMC_BTR2_ADDHLD_3 (0x8UL << FMC_BTR2_ADDHLD_Pos)
#define FMC_BTR2_ADDHLD_Msk (0xFUL << FMC_BTR2_ADDHLD_Pos)
#define FMC_BTR2_ADDHLD_Pos (4U)
#define FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk
#define FMC_BTR2_ADDSET_0 (0x1UL << FMC_BTR2_ADDSET_Pos)
#define FMC_BTR2_ADDSET_1 (0x2UL << FMC_BTR2_ADDSET_Pos)
#define FMC_BTR2_ADDSET_2 (0x4UL << FMC_BTR2_ADDSET_Pos)
#define FMC_BTR2_ADDSET_3 (0x8UL << FMC_BTR2_ADDSET_Pos)
#define FMC_BTR2_ADDSET_Msk (0xFUL << FMC_BTR2_ADDSET_Pos)
#define FMC_BTR2_ADDSET_Pos (0U)
#define FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk
#define FMC_BTR2_BUSTURN_0 (0x1UL << FMC_BTR2_BUSTURN_Pos)
#define FMC_BTR2_BUSTURN_1 (0x2UL << FMC_BTR2_BUSTURN_Pos)
#define FMC_BTR2_BUSTURN_2 (0x4UL << FMC_BTR2_BUSTURN_Pos)
#define FMC_BTR2_BUSTURN_3 (0x8UL << FMC_BTR2_BUSTURN_Pos)
#define FMC_BTR2_BUSTURN_Msk (0xFUL << FMC_BTR2_BUSTURN_Pos)
#define FMC_BTR2_BUSTURN_Pos (16U)
#define FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk
#define FMC_BTR2_CLKDIV_0 (0x1UL << FMC_BTR2_CLKDIV_Pos)
#define FMC_BTR2_CLKDIV_1 (0x2UL << FMC_BTR2_CLKDIV_Pos)
#define FMC_BTR2_CLKDIV_2 (0x4UL << FMC_BTR2_CLKDIV_Pos)
#define FMC_BTR2_CLKDIV_3 (0x8UL << FMC_BTR2_CLKDIV_Pos)
#define FMC_BTR2_CLKDIV_Msk (0xFUL << FMC_BTR2_CLKDIV_Pos)
#define FMC_BTR2_CLKDIV_Pos (20U)
#define FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk
#define FMC_BTR2_DATAST_0 (0x01UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_1 (0x02UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_2 (0x04UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_3 (0x08UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_4 (0x10UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_5 (0x20UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_6 (0x40UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_7 (0x80UL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_Msk (0xFFUL << FMC_BTR2_DATAST_Pos)
#define FMC_BTR2_DATAST_Pos (8U)
#define FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk
#define FMC_BTR2_DATLAT_0 (0x1UL << FMC_BTR2_DATLAT_Pos)
#define FMC_BTR2_DATLAT_1 (0x2UL << FMC_BTR2_DATLAT_Pos)
#define FMC_BTR2_DATLAT_2 (0x4UL << FMC_BTR2_DATLAT_Pos)
#define FMC_BTR2_DATLAT_3 (0x8UL << FMC_BTR2_DATLAT_Pos)
#define FMC_BTR2_DATLAT_Msk (0xFUL << FMC_BTR2_DATLAT_Pos)
#define FMC_BTR2_DATLAT_Pos (24U)
#define FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk
#define FMC_BTR3_ACCMOD_0 (0x1UL << FMC_BTR3_ACCMOD_Pos)
#define FMC_BTR3_ACCMOD_1 (0x2UL << FMC_BTR3_ACCMOD_Pos)
#define FMC_BTR3_ACCMOD_Msk (0x3UL << FMC_BTR3_ACCMOD_Pos)
#define FMC_BTR3_ACCMOD_Pos (28U)
#define FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk
#define FMC_BTR3_ADDHLD_0 (0x1UL << FMC_BTR3_ADDHLD_Pos)
#define FMC_BTR3_ADDHLD_1 (0x2UL << FMC_BTR3_ADDHLD_Pos)
#define FMC_BTR3_ADDHLD_2 (0x4UL << FMC_BTR3_ADDHLD_Pos)
#define FMC_BTR3_ADDHLD_3 (0x8UL << FMC_BTR3_ADDHLD_Pos)
#define FMC_BTR3_ADDHLD_Msk (0xFUL << FMC_BTR3_ADDHLD_Pos)
#define FMC_BTR3_ADDHLD_Pos (4U)
#define FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk
#define FMC_BTR3_ADDSET_0 (0x1UL << FMC_BTR3_ADDSET_Pos)
#define FMC_BTR3_ADDSET_1 (0x2UL << FMC_BTR3_ADDSET_Pos)
#define FMC_BTR3_ADDSET_2 (0x4UL << FMC_BTR3_ADDSET_Pos)
#define FMC_BTR3_ADDSET_3 (0x8UL << FMC_BTR3_ADDSET_Pos)
#define FMC_BTR3_ADDSET_Msk (0xFUL << FMC_BTR3_ADDSET_Pos)
#define FMC_BTR3_ADDSET_Pos (0U)
#define FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk
#define FMC_BTR3_BUSTURN_0 (0x1UL << FMC_BTR3_BUSTURN_Pos)
#define FMC_BTR3_BUSTURN_1 (0x2UL << FMC_BTR3_BUSTURN_Pos)
#define FMC_BTR3_BUSTURN_2 (0x4UL << FMC_BTR3_BUSTURN_Pos)
#define FMC_BTR3_BUSTURN_3 (0x8UL << FMC_BTR3_BUSTURN_Pos)
#define FMC_BTR3_BUSTURN_Msk (0xFUL << FMC_BTR3_BUSTURN_Pos)
#define FMC_BTR3_BUSTURN_Pos (16U)
#define FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk
#define FMC_BTR3_CLKDIV_0 (0x1UL << FMC_BTR3_CLKDIV_Pos)
#define FMC_BTR3_CLKDIV_1 (0x2UL << FMC_BTR3_CLKDIV_Pos)
#define FMC_BTR3_CLKDIV_2 (0x4UL << FMC_BTR3_CLKDIV_Pos)
#define FMC_BTR3_CLKDIV_3 (0x8UL << FMC_BTR3_CLKDIV_Pos)
#define FMC_BTR3_CLKDIV_Msk (0xFUL << FMC_BTR3_CLKDIV_Pos)
#define FMC_BTR3_CLKDIV_Pos (20U)
#define FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk
#define FMC_BTR3_DATAST_0 (0x01UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_1 (0x02UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_2 (0x04UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_3 (0x08UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_4 (0x10UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_5 (0x20UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_6 (0x40UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_7 (0x80UL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_Msk (0xFFUL << FMC_BTR3_DATAST_Pos)
#define FMC_BTR3_DATAST_Pos (8U)
#define FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk
#define FMC_BTR3_DATLAT_0 (0x1UL << FMC_BTR3_DATLAT_Pos)
#define FMC_BTR3_DATLAT_1 (0x2UL << FMC_BTR3_DATLAT_Pos)
#define FMC_BTR3_DATLAT_2 (0x4UL << FMC_BTR3_DATLAT_Pos)
#define FMC_BTR3_DATLAT_3 (0x8UL << FMC_BTR3_DATLAT_Pos)
#define FMC_BTR3_DATLAT_Msk (0xFUL << FMC_BTR3_DATLAT_Pos)
#define FMC_BTR3_DATLAT_Pos (24U)
#define FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk
#define FMC_BTR4_ACCMOD_0 (0x1UL << FMC_BTR4_ACCMOD_Pos)
#define FMC_BTR4_ACCMOD_1 (0x2UL << FMC_BTR4_ACCMOD_Pos)
#define FMC_BTR4_ACCMOD_Msk (0x3UL << FMC_BTR4_ACCMOD_Pos)
#define FMC_BTR4_ACCMOD_Pos (28U)
#define FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk
#define FMC_BTR4_ADDHLD_0 (0x1UL << FMC_BTR4_ADDHLD_Pos)
#define FMC_BTR4_ADDHLD_1 (0x2UL << FMC_BTR4_ADDHLD_Pos)
#define FMC_BTR4_ADDHLD_2 (0x4UL << FMC_BTR4_ADDHLD_Pos)
#define FMC_BTR4_ADDHLD_3 (0x8UL << FMC_BTR4_ADDHLD_Pos)
#define FMC_BTR4_ADDHLD_Msk (0xFUL << FMC_BTR4_ADDHLD_Pos)
#define FMC_BTR4_ADDHLD_Pos (4U)
#define FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk
#define FMC_BTR4_ADDSET_0 (0x1UL << FMC_BTR4_ADDSET_Pos)
#define FMC_BTR4_ADDSET_1 (0x2UL << FMC_BTR4_ADDSET_Pos)
#define FMC_BTR4_ADDSET_2 (0x4UL << FMC_BTR4_ADDSET_Pos)
#define FMC_BTR4_ADDSET_3 (0x8UL << FMC_BTR4_ADDSET_Pos)
#define FMC_BTR4_ADDSET_Msk (0xFUL << FMC_BTR4_ADDSET_Pos)
#define FMC_BTR4_ADDSET_Pos (0U)
#define FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk
#define FMC_BTR4_BUSTURN_0 (0x1UL << FMC_BTR4_BUSTURN_Pos)
#define FMC_BTR4_BUSTURN_1 (0x2UL << FMC_BTR4_BUSTURN_Pos)
#define FMC_BTR4_BUSTURN_2 (0x4UL << FMC_BTR4_BUSTURN_Pos)
#define FMC_BTR4_BUSTURN_3 (0x8UL << FMC_BTR4_BUSTURN_Pos)
#define FMC_BTR4_BUSTURN_Msk (0xFUL << FMC_BTR4_BUSTURN_Pos)
#define FMC_BTR4_BUSTURN_Pos (16U)
#define FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk
#define FMC_BTR4_CLKDIV_0 (0x1UL << FMC_BTR4_CLKDIV_Pos)
#define FMC_BTR4_CLKDIV_1 (0x2UL << FMC_BTR4_CLKDIV_Pos)
#define FMC_BTR4_CLKDIV_2 (0x4UL << FMC_BTR4_CLKDIV_Pos)
#define FMC_BTR4_CLKDIV_3 (0x8UL << FMC_BTR4_CLKDIV_Pos)
#define FMC_BTR4_CLKDIV_Msk (0xFUL << FMC_BTR4_CLKDIV_Pos)
#define FMC_BTR4_CLKDIV_Pos (20U)
#define FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk
#define FMC_BTR4_DATAST_0 (0x01UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_1 (0x02UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_2 (0x04UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_3 (0x08UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_4 (0x10UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_5 (0x20UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_6 (0x40UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_7 (0x80UL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_Msk (0xFFUL << FMC_BTR4_DATAST_Pos)
#define FMC_BTR4_DATAST_Pos (8U)
#define FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk
#define FMC_BTR4_DATLAT_0 (0x1UL << FMC_BTR4_DATLAT_Pos)
#define FMC_BTR4_DATLAT_1 (0x2UL << FMC_BTR4_DATLAT_Pos)
#define FMC_BTR4_DATLAT_2 (0x4UL << FMC_BTR4_DATLAT_Pos)
#define FMC_BTR4_DATLAT_3 (0x8UL << FMC_BTR4_DATLAT_Pos)
#define FMC_BTR4_DATLAT_Msk (0xFUL << FMC_BTR4_DATLAT_Pos)
#define FMC_BTR4_DATLAT_Pos (24U)
#define FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk
#define FMC_BWTR1_ACCMOD_0 (0x1UL << FMC_BWTR1_ACCMOD_Pos)
#define FMC_BWTR1_ACCMOD_1 (0x2UL << FMC_BWTR1_ACCMOD_Pos)
#define FMC_BWTR1_ACCMOD_Msk (0x3UL << FMC_BWTR1_ACCMOD_Pos)
#define FMC_BWTR1_ACCMOD_Pos (28U)
#define FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk
#define FMC_BWTR1_ADDHLD_0 (0x1UL << FMC_BWTR1_ADDHLD_Pos)
#define FMC_BWTR1_ADDHLD_1 (0x2UL << FMC_BWTR1_ADDHLD_Pos)
#define FMC_BWTR1_ADDHLD_2 (0x4UL << FMC_BWTR1_ADDHLD_Pos)
#define FMC_BWTR1_ADDHLD_3 (0x8UL << FMC_BWTR1_ADDHLD_Pos)
#define FMC_BWTR1_ADDHLD_Msk (0xFUL << FMC_BWTR1_ADDHLD_Pos)
#define FMC_BWTR1_ADDHLD_Pos (4U)
#define FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk
#define FMC_BWTR1_ADDSET_0 (0x1UL << FMC_BWTR1_ADDSET_Pos)
#define FMC_BWTR1_ADDSET_1 (0x2UL << FMC_BWTR1_ADDSET_Pos)
#define FMC_BWTR1_ADDSET_2 (0x4UL << FMC_BWTR1_ADDSET_Pos)
#define FMC_BWTR1_ADDSET_3 (0x8UL << FMC_BWTR1_ADDSET_Pos)
#define FMC_BWTR1_ADDSET_Msk (0xFUL << FMC_BWTR1_ADDSET_Pos)
#define FMC_BWTR1_ADDSET_Pos (0U)
#define FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk
#define FMC_BWTR1_BUSTURN_0 (0x1UL << FMC_BWTR1_BUSTURN_Pos)
#define FMC_BWTR1_BUSTURN_1 (0x2UL << FMC_BWTR1_BUSTURN_Pos)
#define FMC_BWTR1_BUSTURN_2 (0x4UL << FMC_BWTR1_BUSTURN_Pos)
#define FMC_BWTR1_BUSTURN_3 (0x8UL << FMC_BWTR1_BUSTURN_Pos)
#define FMC_BWTR1_BUSTURN_Msk (0xFUL << FMC_BWTR1_BUSTURN_Pos)
#define FMC_BWTR1_BUSTURN_Pos (16U)
#define FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk
#define FMC_BWTR1_DATAST_0 (0x01UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_1 (0x02UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_2 (0x04UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_3 (0x08UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_4 (0x10UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_5 (0x20UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_6 (0x40UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_7 (0x80UL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_Msk (0xFFUL << FMC_BWTR1_DATAST_Pos)
#define FMC_BWTR1_DATAST_Pos (8U)
#define FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk
#define FMC_BWTR2_ACCMOD_0 (0x1UL << FMC_BWTR2_ACCMOD_Pos)
#define FMC_BWTR2_ACCMOD_1 (0x2UL << FMC_BWTR2_ACCMOD_Pos)
#define FMC_BWTR2_ACCMOD_Msk (0x3UL << FMC_BWTR2_ACCMOD_Pos)
#define FMC_BWTR2_ACCMOD_Pos (28U)
#define FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk
#define FMC_BWTR2_ADDHLD_0 (0x1UL << FMC_BWTR2_ADDHLD_Pos)
#define FMC_BWTR2_ADDHLD_1 (0x2UL << FMC_BWTR2_ADDHLD_Pos)
#define FMC_BWTR2_ADDHLD_2 (0x4UL << FMC_BWTR2_ADDHLD_Pos)
#define FMC_BWTR2_ADDHLD_3 (0x8UL << FMC_BWTR2_ADDHLD_Pos)
#define FMC_BWTR2_ADDHLD_Msk (0xFUL << FMC_BWTR2_ADDHLD_Pos)
#define FMC_BWTR2_ADDHLD_Pos (4U)
#define FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk
#define FMC_BWTR2_ADDSET_0 (0x1UL << FMC_BWTR2_ADDSET_Pos)
#define FMC_BWTR2_ADDSET_1 (0x2UL << FMC_BWTR2_ADDSET_Pos)
#define FMC_BWTR2_ADDSET_2 (0x4UL << FMC_BWTR2_ADDSET_Pos)
#define FMC_BWTR2_ADDSET_3 (0x8UL << FMC_BWTR2_ADDSET_Pos)
#define FMC_BWTR2_ADDSET_Msk (0xFUL << FMC_BWTR2_ADDSET_Pos)
#define FMC_BWTR2_ADDSET_Pos (0U)
#define FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk
#define FMC_BWTR2_BUSTURN_0 (0x1UL << FMC_BWTR2_BUSTURN_Pos)
#define FMC_BWTR2_BUSTURN_1 (0x2UL << FMC_BWTR2_BUSTURN_Pos)
#define FMC_BWTR2_BUSTURN_2 (0x4UL << FMC_BWTR2_BUSTURN_Pos)
#define FMC_BWTR2_BUSTURN_3 (0x8UL << FMC_BWTR2_BUSTURN_Pos)
#define FMC_BWTR2_BUSTURN_Msk (0xFUL << FMC_BWTR2_BUSTURN_Pos)
#define FMC_BWTR2_BUSTURN_Pos (16U)
#define FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk
#define FMC_BWTR2_DATAST_0 (0x01UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_1 (0x02UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_2 (0x04UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_3 (0x08UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_4 (0x10UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_5 (0x20UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_6 (0x40UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_7 (0x80UL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_Msk (0xFFUL << FMC_BWTR2_DATAST_Pos)
#define FMC_BWTR2_DATAST_Pos (8U)
#define FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk
#define FMC_BWTR3_ACCMOD_0 (0x1UL << FMC_BWTR3_ACCMOD_Pos)
#define FMC_BWTR3_ACCMOD_1 (0x2UL << FMC_BWTR3_ACCMOD_Pos)
#define FMC_BWTR3_ACCMOD_Msk (0x3UL << FMC_BWTR3_ACCMOD_Pos)
#define FMC_BWTR3_ACCMOD_Pos (28U)
#define FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk
#define FMC_BWTR3_ADDHLD_0 (0x1UL << FMC_BWTR3_ADDHLD_Pos)
#define FMC_BWTR3_ADDHLD_1 (0x2UL << FMC_BWTR3_ADDHLD_Pos)
#define FMC_BWTR3_ADDHLD_2 (0x4UL << FMC_BWTR3_ADDHLD_Pos)
#define FMC_BWTR3_ADDHLD_3 (0x8UL << FMC_BWTR3_ADDHLD_Pos)
#define FMC_BWTR3_ADDHLD_Msk (0xFUL << FMC_BWTR3_ADDHLD_Pos)
#define FMC_BWTR3_ADDHLD_Pos (4U)
#define FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk
#define FMC_BWTR3_ADDSET_0 (0x1UL << FMC_BWTR3_ADDSET_Pos)
#define FMC_BWTR3_ADDSET_1 (0x2UL << FMC_BWTR3_ADDSET_Pos)
#define FMC_BWTR3_ADDSET_2 (0x4UL << FMC_BWTR3_ADDSET_Pos)
#define FMC_BWTR3_ADDSET_3 (0x8UL << FMC_BWTR3_ADDSET_Pos)
#define FMC_BWTR3_ADDSET_Msk (0xFUL << FMC_BWTR3_ADDSET_Pos)
#define FMC_BWTR3_ADDSET_Pos (0U)
#define FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk
#define FMC_BWTR3_BUSTURN_0 (0x1UL << FMC_BWTR3_BUSTURN_Pos)
#define FMC_BWTR3_BUSTURN_1 (0x2UL << FMC_BWTR3_BUSTURN_Pos)
#define FMC_BWTR3_BUSTURN_2 (0x4UL << FMC_BWTR3_BUSTURN_Pos)
#define FMC_BWTR3_BUSTURN_3 (0x8UL << FMC_BWTR3_BUSTURN_Pos)
#define FMC_BWTR3_BUSTURN_Msk (0xFUL << FMC_BWTR3_BUSTURN_Pos)
#define FMC_BWTR3_BUSTURN_Pos (16U)
#define FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk
#define FMC_BWTR3_DATAST_0 (0x01UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_1 (0x02UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_2 (0x04UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_3 (0x08UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_4 (0x10UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_5 (0x20UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_6 (0x40UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_7 (0x80UL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_Msk (0xFFUL << FMC_BWTR3_DATAST_Pos)
#define FMC_BWTR3_DATAST_Pos (8U)
#define FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk
#define FMC_BWTR4_ACCMOD_0 (0x1UL << FMC_BWTR4_ACCMOD_Pos)
#define FMC_BWTR4_ACCMOD_1 (0x2UL << FMC_BWTR4_ACCMOD_Pos)
#define FMC_BWTR4_ACCMOD_Msk (0x3UL << FMC_BWTR4_ACCMOD_Pos)
#define FMC_BWTR4_ACCMOD_Pos (28U)
#define FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk
#define FMC_BWTR4_ADDHLD_0 (0x1UL << FMC_BWTR4_ADDHLD_Pos)
#define FMC_BWTR4_ADDHLD_1 (0x2UL << FMC_BWTR4_ADDHLD_Pos)
#define FMC_BWTR4_ADDHLD_2 (0x4UL << FMC_BWTR4_ADDHLD_Pos)
#define FMC_BWTR4_ADDHLD_3 (0x8UL << FMC_BWTR4_ADDHLD_Pos)
#define FMC_BWTR4_ADDHLD_Msk (0xFUL << FMC_BWTR4_ADDHLD_Pos)
#define FMC_BWTR4_ADDHLD_Pos (4U)
#define FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk
#define FMC_BWTR4_ADDSET_0 (0x1UL << FMC_BWTR4_ADDSET_Pos)
#define FMC_BWTR4_ADDSET_1 (0x2UL << FMC_BWTR4_ADDSET_Pos)
#define FMC_BWTR4_ADDSET_2 (0x4UL << FMC_BWTR4_ADDSET_Pos)
#define FMC_BWTR4_ADDSET_3 (0x8UL << FMC_BWTR4_ADDSET_Pos)
#define FMC_BWTR4_ADDSET_Msk (0xFUL << FMC_BWTR4_ADDSET_Pos)
#define FMC_BWTR4_ADDSET_Pos (0U)
#define FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk
#define FMC_BWTR4_BUSTURN_0 (0x1UL << FMC_BWTR4_BUSTURN_Pos)
#define FMC_BWTR4_BUSTURN_1 (0x2UL << FMC_BWTR4_BUSTURN_Pos)
#define FMC_BWTR4_BUSTURN_2 (0x4UL << FMC_BWTR4_BUSTURN_Pos)
#define FMC_BWTR4_BUSTURN_3 (0x8UL << FMC_BWTR4_BUSTURN_Pos)
#define FMC_BWTR4_BUSTURN_Msk (0xFUL << FMC_BWTR4_BUSTURN_Pos)
#define FMC_BWTR4_BUSTURN_Pos (16U)
#define FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk
#define FMC_BWTR4_DATAST_0 (0x01UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_1 (0x02UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_2 (0x04UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_3 (0x08UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_4 (0x10UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_5 (0x20UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_6 (0x40UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_7 (0x80UL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_Msk (0xFFUL << FMC_BWTR4_DATAST_Pos)
#define FMC_BWTR4_DATAST_Pos (8U)
#define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
#define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)
#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)
#define FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)
#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL)
#define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL)
#define FMC_ECCR_ECC3 FMC_ECCR_ECC3_Msk
#define FMC_ECCR_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)
#define FMC_ECCR_ECC3_Pos (0U)
#define FMC_PATT_ATTHIZ3 FMC_PATT_ATTHIZ3_Msk
#define FMC_PATT_ATTHIZ3_0 (0x01UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_1 (0x02UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_2 (0x04UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_3 (0x08UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_4 (0x10UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_5 (0x20UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_6 (0x40UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_7 (0x80UL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_Msk (0xFFUL << FMC_PATT_ATTHIZ3_Pos)
#define FMC_PATT_ATTHIZ3_Pos (24U)
#define FMC_PATT_ATTHOLD3 FMC_PATT_ATTHOLD3_Msk
#define FMC_PATT_ATTHOLD3_0 (0x01UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_1 (0x02UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_2 (0x04UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_3 (0x08UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_4 (0x10UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_5 (0x20UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_6 (0x40UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_7 (0x80UL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_Msk (0xFFUL << FMC_PATT_ATTHOLD3_Pos)
#define FMC_PATT_ATTHOLD3_Pos (16U)
#define FMC_PATT_ATTSET3 FMC_PATT_ATTSET3_Msk
#define FMC_PATT_ATTSET3_0 (0x01UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_1 (0x02UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_2 (0x04UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_3 (0x08UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_4 (0x10UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_5 (0x20UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_6 (0x40UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_7 (0x80UL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_Msk (0xFFUL << FMC_PATT_ATTSET3_Pos)
#define FMC_PATT_ATTSET3_Pos (0U)
#define FMC_PATT_ATTWAIT3 FMC_PATT_ATTWAIT3_Msk
#define FMC_PATT_ATTWAIT3_0 (0x01UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_1 (0x02UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_2 (0x04UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_3 (0x08UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_4 (0x10UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_5 (0x20UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_6 (0x40UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_7 (0x80UL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_Msk (0xFFUL << FMC_PATT_ATTWAIT3_Pos)
#define FMC_PATT_ATTWAIT3_Pos (8U)
#define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk
#define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)
#define FMC_PCR_ECCEN_Pos (6U)
#define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk
#define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)
#define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)
#define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)
#define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)
#define FMC_PCR_ECCPS_Pos (17U)
#define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk
#define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)
#define FMC_PCR_PBKEN_Pos (2U)
#define FMC_PCR_PTYP FMC_PCR_PTYP_Msk
#define FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos)
#define FMC_PCR_PTYP_Pos (3U)
#define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk
#define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)
#define FMC_PCR_PWAITEN_Pos (1U)
#define FMC_PCR_PWID FMC_PCR_PWID_Msk
#define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)
#define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)
#define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)
#define FMC_PCR_PWID_Pos (4U)
#define FMC_PCR_TAR FMC_PCR_TAR_Msk
#define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)
#define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)
#define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)
#define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)
#define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)
#define FMC_PCR_TAR_Pos (13U)
#define FMC_PCR_TCLR FMC_PCR_TCLR_Msk
#define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)
#define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)
#define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)
#define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)
#define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)
#define FMC_PCR_TCLR_Pos (9U)
#define FMC_PMEM_MEMHIZ3 FMC_PMEM_MEMHIZ3_Msk
#define FMC_PMEM_MEMHIZ3_0 (0x01UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_1 (0x02UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_2 (0x04UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_3 (0x08UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_4 (0x10UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_5 (0x20UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_6 (0x40UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_7 (0x80UL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_Msk (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)
#define FMC_PMEM_MEMHIZ3_Pos (24U)
#define FMC_PMEM_MEMHOLD3 FMC_PMEM_MEMHOLD3_Msk
#define FMC_PMEM_MEMHOLD3_0 (0x01UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_1 (0x02UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_2 (0x04UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_3 (0x08UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_4 (0x10UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_5 (0x20UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_6 (0x40UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_7 (0x80UL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_Msk (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)
#define FMC_PMEM_MEMHOLD3_Pos (16U)
#define FMC_PMEM_MEMSET3 FMC_PMEM_MEMSET3_Msk
#define FMC_PMEM_MEMSET3_0 (0x01UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_1 (0x02UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_2 (0x04UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_3 (0x08UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_4 (0x10UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_5 (0x20UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_6 (0x40UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_7 (0x80UL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_Msk (0xFFUL << FMC_PMEM_MEMSET3_Pos)
#define FMC_PMEM_MEMSET3_Pos (0U)
#define FMC_PMEM_MEMWAIT3 FMC_PMEM_MEMWAIT3_Msk
#define FMC_PMEM_MEMWAIT3_0 (0x01UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_1 (0x02UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_2 (0x04UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_3 (0x08UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_4 (0x10UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_5 (0x20UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_6 (0x40UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_7 (0x80UL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_Msk (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)
#define FMC_PMEM_MEMWAIT3_Pos (8U)
#define FMC_R_BASE 0xA0000000UL
#define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk
#define FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos)
#define FMC_SDCMR_CTB1_Pos (4U)
#define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk
#define FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos)
#define FMC_SDCMR_CTB2_Pos (3U)
#define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk
#define FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos)
#define FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos)
#define FMC_SDCMR_MODE_2 (0x4UL << FMC_SDCMR_MODE_Pos)
#define FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos)
#define FMC_SDCMR_MODE_Pos (0U)
#define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk
#define FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos)
#define FMC_SDCMR_MRD_Pos (9U)
#define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk
#define FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos)
#define FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos)
#define FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos)
#define FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos)
#define FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos)
#define FMC_SDCMR_NRFS_Pos (5U)
#define FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk
#define FMC_SDCR1_CAS_0 (0x1UL << FMC_SDCR1_CAS_Pos)
#define FMC_SDCR1_CAS_1 (0x2UL << FMC_SDCR1_CAS_Pos)
#define FMC_SDCR1_CAS_Msk (0x3UL << FMC_SDCR1_CAS_Pos)
#define FMC_SDCR1_CAS_Pos (7U)
#define FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk
#define FMC_SDCR1_MWID_0 (0x1UL << FMC_SDCR1_MWID_Pos)
#define FMC_SDCR1_MWID_1 (0x2UL << FMC_SDCR1_MWID_Pos)
#define FMC_SDCR1_MWID_Msk (0x3UL << FMC_SDCR1_MWID_Pos)
#define FMC_SDCR1_MWID_Pos (4U)
#define FMC_SDCR1_NB FMC_SDCR1_NB_Msk
#define FMC_SDCR1_NB_Msk (0x1UL << FMC_SDCR1_NB_Pos)
#define FMC_SDCR1_NB_Pos (6U)
#define FMC_SDCR1_NC FMC_SDCR1_NC_Msk
#define FMC_SDCR1_NC_0 (0x1UL << FMC_SDCR1_NC_Pos)
#define FMC_SDCR1_NC_1 (0x2UL << FMC_SDCR1_NC_Pos)
#define FMC_SDCR1_NC_Msk (0x3UL << FMC_SDCR1_NC_Pos)
#define FMC_SDCR1_NC_Pos (0U)
#define FMC_SDCR1_NR FMC_SDCR1_NR_Msk
#define FMC_SDCR1_NR_0 (0x1UL << FMC_SDCR1_NR_Pos)
#define FMC_SDCR1_NR_1 (0x2UL << FMC_SDCR1_NR_Pos)
#define FMC_SDCR1_NR_Msk (0x3UL << FMC_SDCR1_NR_Pos)
#define FMC_SDCR1_NR_Pos (2U)
#define FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk
#define FMC_SDCR1_RBURST_Msk (0x1UL << FMC_SDCR1_RBURST_Pos)
#define FMC_SDCR1_RBURST_Pos (12U)
#define FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk
#define FMC_SDCR1_RPIPE_0 (0x1UL << FMC_SDCR1_RPIPE_Pos)
#define FMC_SDCR1_RPIPE_1 (0x2UL << FMC_SDCR1_RPIPE_Pos)
#define FMC_SDCR1_RPIPE_Msk (0x3UL << FMC_SDCR1_RPIPE_Pos)
#define FMC_SDCR1_RPIPE_Pos (13U)
#define FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk
#define FMC_SDCR1_SDCLK_0 (0x1UL << FMC_SDCR1_SDCLK_Pos)
#define FMC_SDCR1_SDCLK_1 (0x2UL << FMC_SDCR1_SDCLK_Pos)
#define FMC_SDCR1_SDCLK_Msk (0x3UL << FMC_SDCR1_SDCLK_Pos)
#define FMC_SDCR1_SDCLK_Pos (10U)
#define FMC_SDCR1_WP FMC_SDCR1_WP_Msk
#define FMC_SDCR1_WP_Msk (0x1UL << FMC_SDCR1_WP_Pos)
#define FMC_SDCR1_WP_Pos (9U)
#define FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk
#define FMC_SDCR2_CAS_0 (0x1UL << FMC_SDCR2_CAS_Pos)
#define FMC_SDCR2_CAS_1 (0x2UL << FMC_SDCR2_CAS_Pos)
#define FMC_SDCR2_CAS_Msk (0x3UL << FMC_SDCR2_CAS_Pos)
#define FMC_SDCR2_CAS_Pos (7U)
#define FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk
#define FMC_SDCR2_MWID_0 (0x1UL << FMC_SDCR2_MWID_Pos)
#define FMC_SDCR2_MWID_1 (0x2UL << FMC_SDCR2_MWID_Pos)
#define FMC_SDCR2_MWID_Msk (0x3UL << FMC_SDCR2_MWID_Pos)
#define FMC_SDCR2_MWID_Pos (4U)
#define FMC_SDCR2_NB FMC_SDCR2_NB_Msk
#define FMC_SDCR2_NB_Msk (0x1UL << FMC_SDCR2_NB_Pos)
#define FMC_SDCR2_NB_Pos (6U)
#define FMC_SDCR2_NC FMC_SDCR2_NC_Msk
#define FMC_SDCR2_NC_0 (0x1UL << FMC_SDCR2_NC_Pos)
#define FMC_SDCR2_NC_1 (0x2UL << FMC_SDCR2_NC_Pos)
#define FMC_SDCR2_NC_Msk (0x3UL << FMC_SDCR2_NC_Pos)
#define FMC_SDCR2_NC_Pos (0U)
#define FMC_SDCR2_NR FMC_SDCR2_NR_Msk
#define FMC_SDCR2_NR_0 (0x1UL << FMC_SDCR2_NR_Pos)
#define FMC_SDCR2_NR_1 (0x2UL << FMC_SDCR2_NR_Pos)
#define FMC_SDCR2_NR_Msk (0x3UL << FMC_SDCR2_NR_Pos)
#define FMC_SDCR2_NR_Pos (2U)
#define FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk
#define FMC_SDCR2_RBURST_Msk (0x1UL << FMC_SDCR2_RBURST_Pos)
#define FMC_SDCR2_RBURST_Pos (12U)
#define FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk
#define FMC_SDCR2_RPIPE_0 (0x1UL << FMC_SDCR2_RPIPE_Pos)
#define FMC_SDCR2_RPIPE_1 (0x2UL << FMC_SDCR2_RPIPE_Pos)
#define FMC_SDCR2_RPIPE_Msk (0x3UL << FMC_SDCR2_RPIPE_Pos)
#define FMC_SDCR2_RPIPE_Pos (13U)
#define FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk
#define FMC_SDCR2_SDCLK_0 (0x1UL << FMC_SDCR2_SDCLK_Pos)
#define FMC_SDCR2_SDCLK_1 (0x2UL << FMC_SDCR2_SDCLK_Pos)
#define FMC_SDCR2_SDCLK_Msk (0x3UL << FMC_SDCR2_SDCLK_Pos)
#define FMC_SDCR2_SDCLK_Pos (10U)
#define FMC_SDCR2_WP FMC_SDCR2_WP_Msk
#define FMC_SDCR2_WP_Msk (0x1UL << FMC_SDCR2_WP_Pos)
#define FMC_SDCR2_WP_Pos (9U)
#define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk
#define FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos)
#define FMC_SDRTR_COUNT_Pos (1U)
#define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk
#define FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos)
#define FMC_SDRTR_CRE_Pos (0U)
#define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk
#define FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos)
#define FMC_SDRTR_REIE_Pos (14U)
#define FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk
#define FMC_SDSR_BUSY_Msk (0x1UL << FMC_SDSR_BUSY_Pos)
#define FMC_SDSR_BUSY_Pos (5U)
#define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk
#define FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos)
#define FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos)
#define FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos)
#define FMC_SDSR_MODES1_Pos (1U)
#define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk
#define FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos)
#define FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos)
#define FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos)
#define FMC_SDSR_MODES2_Pos (3U)
#define FMC_SDSR_RE FMC_SDSR_RE_Msk
#define FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos)
#define FMC_SDSR_RE_Pos (0U)
#define FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk
#define FMC_SDTR1_TMRD_0 (0x1UL << FMC_SDTR1_TMRD_Pos)
#define FMC_SDTR1_TMRD_1 (0x2UL << FMC_SDTR1_TMRD_Pos)
#define FMC_SDTR1_TMRD_2 (0x4UL << FMC_SDTR1_TMRD_Pos)
#define FMC_SDTR1_TMRD_3 (0x8UL << FMC_SDTR1_TMRD_Pos)
#define FMC_SDTR1_TMRD_Msk (0xFUL << FMC_SDTR1_TMRD_Pos)
#define FMC_SDTR1_TMRD_Pos (0U)
#define FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk
#define FMC_SDTR1_TRAS_0 (0x1UL << FMC_SDTR1_TRAS_Pos)
#define FMC_SDTR1_TRAS_1 (0x2UL << FMC_SDTR1_TRAS_Pos)
#define FMC_SDTR1_TRAS_2 (0x4UL << FMC_SDTR1_TRAS_Pos)
#define FMC_SDTR1_TRAS_3 (0x8UL << FMC_SDTR1_TRAS_Pos)
#define FMC_SDTR1_TRAS_Msk (0xFUL << FMC_SDTR1_TRAS_Pos)
#define FMC_SDTR1_TRAS_Pos (8U)
#define FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk
#define FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk
#define FMC_SDTR1_TRCD_0 (0x1UL << FMC_SDTR1_TRCD_Pos)
#define FMC_SDTR1_TRCD_1 (0x2UL << FMC_SDTR1_TRCD_Pos)
#define FMC_SDTR1_TRCD_2 (0x4UL << FMC_SDTR1_TRCD_Pos)
#define FMC_SDTR1_TRCD_Msk (0xFUL << FMC_SDTR1_TRCD_Pos)
#define FMC_SDTR1_TRCD_Pos (24U)
#define FMC_SDTR1_TRC_0 (0x1UL << FMC_SDTR1_TRC_Pos)
#define FMC_SDTR1_TRC_1 (0x2UL << FMC_SDTR1_TRC_Pos)
#define FMC_SDTR1_TRC_2 (0x4UL << FMC_SDTR1_TRC_Pos)
#define FMC_SDTR1_TRC_Msk (0xFUL << FMC_SDTR1_TRC_Pos)
#define FMC_SDTR1_TRC_Pos (12U)
#define FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk
#define FMC_SDTR1_TRP_0 (0x1UL << FMC_SDTR1_TRP_Pos)
#define FMC_SDTR1_TRP_1 (0x2UL << FMC_SDTR1_TRP_Pos)
#define FMC_SDTR1_TRP_2 (0x4UL << FMC_SDTR1_TRP_Pos)
#define FMC_SDTR1_TRP_Msk (0xFUL << FMC_SDTR1_TRP_Pos)
#define FMC_SDTR1_TRP_Pos (20U)
#define FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk
#define FMC_SDTR1_TWR_0 (0x1UL << FMC_SDTR1_TWR_Pos)
#define FMC_SDTR1_TWR_1 (0x2UL << FMC_SDTR1_TWR_Pos)
#define FMC_SDTR1_TWR_2 (0x4UL << FMC_SDTR1_TWR_Pos)
#define FMC_SDTR1_TWR_Msk (0xFUL << FMC_SDTR1_TWR_Pos)
#define FMC_SDTR1_TWR_Pos (16U)
#define FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk
#define FMC_SDTR1_TXSR_0 (0x1UL << FMC_SDTR1_TXSR_Pos)
#define FMC_SDTR1_TXSR_1 (0x2UL << FMC_SDTR1_TXSR_Pos)
#define FMC_SDTR1_TXSR_2 (0x4UL << FMC_SDTR1_TXSR_Pos)
#define FMC_SDTR1_TXSR_3 (0x8UL << FMC_SDTR1_TXSR_Pos)
#define FMC_SDTR1_TXSR_Msk (0xFUL << FMC_SDTR1_TXSR_Pos)
#define FMC_SDTR1_TXSR_Pos (4U)
#define FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk
#define FMC_SDTR2_TMRD_0 (0x1UL << FMC_SDTR2_TMRD_Pos)
#define FMC_SDTR2_TMRD_1 (0x2UL << FMC_SDTR2_TMRD_Pos)
#define FMC_SDTR2_TMRD_2 (0x4UL << FMC_SDTR2_TMRD_Pos)
#define FMC_SDTR2_TMRD_3 (0x8UL << FMC_SDTR2_TMRD_Pos)
#define FMC_SDTR2_TMRD_Msk (0xFUL << FMC_SDTR2_TMRD_Pos)
#define FMC_SDTR2_TMRD_Pos (0U)
#define FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk
#define FMC_SDTR2_TRAS_0 (0x1UL << FMC_SDTR2_TRAS_Pos)
#define FMC_SDTR2_TRAS_1 (0x2UL << FMC_SDTR2_TRAS_Pos)
#define FMC_SDTR2_TRAS_2 (0x4UL << FMC_SDTR2_TRAS_Pos)
#define FMC_SDTR2_TRAS_3 (0x8UL << FMC_SDTR2_TRAS_Pos)
#define FMC_SDTR2_TRAS_Msk (0xFUL << FMC_SDTR2_TRAS_Pos)
#define FMC_SDTR2_TRAS_Pos (8U)
#define FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk
#define FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk
#define FMC_SDTR2_TRCD_0 (0x1UL << FMC_SDTR2_TRCD_Pos)
#define FMC_SDTR2_TRCD_1 (0x2UL << FMC_SDTR2_TRCD_Pos)
#define FMC_SDTR2_TRCD_2 (0x4UL << FMC_SDTR2_TRCD_Pos)
#define FMC_SDTR2_TRCD_Msk (0xFUL << FMC_SDTR2_TRCD_Pos)
#define FMC_SDTR2_TRCD_Pos (24U)
#define FMC_SDTR2_TRC_0 (0x1UL << FMC_SDTR2_TRC_Pos)
#define FMC_SDTR2_TRC_1 (0x2UL << FMC_SDTR2_TRC_Pos)
#define FMC_SDTR2_TRC_2 (0x4UL << FMC_SDTR2_TRC_Pos)
#define FMC_SDTR2_TRC_Msk (0xFUL << FMC_SDTR2_TRC_Pos)
#define FMC_SDTR2_TRC_Pos (12U)
#define FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk
#define FMC_SDTR2_TRP_0 (0x1UL << FMC_SDTR2_TRP_Pos)
#define FMC_SDTR2_TRP_1 (0x2UL << FMC_SDTR2_TRP_Pos)
#define FMC_SDTR2_TRP_2 (0x4UL << FMC_SDTR2_TRP_Pos)
#define FMC_SDTR2_TRP_Msk (0xFUL << FMC_SDTR2_TRP_Pos)
#define FMC_SDTR2_TRP_Pos (20U)
#define FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk
#define FMC_SDTR2_TWR_0 (0x1UL << FMC_SDTR2_TWR_Pos)
#define FMC_SDTR2_TWR_1 (0x2UL << FMC_SDTR2_TWR_Pos)
#define FMC_SDTR2_TWR_2 (0x4UL << FMC_SDTR2_TWR_Pos)
#define FMC_SDTR2_TWR_Msk (0xFUL << FMC_SDTR2_TWR_Pos)
#define FMC_SDTR2_TWR_Pos (16U)
#define FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk
#define FMC_SDTR2_TXSR_0 (0x1UL << FMC_SDTR2_TXSR_Pos)
#define FMC_SDTR2_TXSR_1 (0x2UL << FMC_SDTR2_TXSR_Pos)
#define FMC_SDTR2_TXSR_2 (0x4UL << FMC_SDTR2_TXSR_Pos)
#define FMC_SDTR2_TXSR_3 (0x8UL << FMC_SDTR2_TXSR_Pos)
#define FMC_SDTR2_TXSR_Msk (0xFUL << FMC_SDTR2_TXSR_Pos)
#define FMC_SDTR2_TXSR_Pos (4U)
#define FMC_SR_FEMPT FMC_SR_FEMPT_Msk
#define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)
#define FMC_SR_FEMPT_Pos (6U)
#define FMC_SR_IFEN FMC_SR_IFEN_Msk
#define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)
#define FMC_SR_IFEN_Pos (5U)
#define FMC_SR_IFS FMC_SR_IFS_Msk
#define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)
#define FMC_SR_IFS_Pos (2U)
#define FMC_SR_ILEN FMC_SR_ILEN_Msk
#define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)
#define FMC_SR_ILEN_Pos (4U)
#define FMC_SR_ILS FMC_SR_ILS_Msk
#define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)
#define FMC_SR_ILS_Pos (1U)
#define FMC_SR_IREN FMC_SR_IREN_Msk
#define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)
#define FMC_SR_IREN_Pos (3U)
#define FMC_SR_IRS FMC_SR_IRS_Msk
#define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)
#define FMC_SR_IRS_Pos (0U)
#define FMT_PRINTF(a,b) __attribute__((format(printf, a, b)))
#define FMT_SCANF(a,b) __attribute__((format(scanf, a, b)))
#define FM_ANY 0x07
#define FM_EXFAT 0x04
#define FM_FAT 0x01
#define FM_FAT32 0x02
#define FM_SFD 0x08
#define FNBIO _FNBIO
#define FNDELAY _FNDELAY
#define FNOCTTY _FNOCTTY
#define FNONBIO _FNONBLOCK
#define FNONBLOCK _FNONBLOCK
#define FNV_1_OFFSET_BASIS_64 14695981039346656037UL
#define FNV_1_PRIME_64 1099511628211UL
#define FOLD_U32T(u) ((u32_t)(((u) >> 16) + ((u) & 0x0000ffffUL)))
#define FOPEN _FOPEN
#define FOR(i1,start,end) FOR_T(size_t, i1, start, end)
#define FORCE_APJ_DEFAULT_PARAMETERS 0
#define FORCE_SAFETY_MAGIC 22027
#define FOREACH_I2C(i) FOREACH_I2C_MASK(i,hal.i2c_mgr->get_bus_mask())
#define FOREACH_I2C_EXTERNAL(i) FOREACH_I2C_MASK(i,hal.i2c_mgr->get_bus_mask_external())
#define FOREACH_I2C_INTERNAL(i) FOREACH_I2C_MASK(i,hal.i2c_mgr->get_bus_mask_internal())
#define FOREACH_I2C_MASK(i,mask) for (uint32_t _bmask=mask, i=0; i<32; i++) if ((1U<<i)&_bmask)
#define FOR_T(type,i0,start,end) for (type i0 = (start); i0 < (end); i0++)
#define FPORT2_CONTROL_FRAME_SIZE 38
#define FPORT2_PRIM_NULL 0x00
#define FPORT2_PRIM_READ 0x30
#define FPORT2_PRIM_WRITE 0x31
#define FPORT_CONTROL_FRAME_SIZE 29
#define FPORT_PRIM_DATA 0x10
#define FPORT_PRIM_NULL 0x00
#define FPORT_PRIM_READ 0x30
#define FPORT_PRIM_WRITE 0x31
#define FPORT_TYPE_CONTROL 0
#define FPORT_TYPE_DOWNLINK 1
#define FPU ((FPU_Type *) FPU_BASE )
#define FPU_BASE (SCS_BASE + 0x0F30UL)
#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)
#define FPU_FPCAR_ADDRESS_Pos 3U
#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)
#define FPU_FPCCR_ASPEN_Pos 31U
#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)
#define FPU_FPCCR_BFRDY_Pos 6U
#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)
#define FPU_FPCCR_HFRDY_Pos 4U
#define FPU_FPCCR_LSPACT_Msk (1UL )
#define FPU_FPCCR_LSPACT_Pos 0U
#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)
#define FPU_FPCCR_LSPEN_Pos 30U
#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)
#define FPU_FPCCR_MMRDY_Pos 5U
#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)
#define FPU_FPCCR_MONRDY_Pos 8U
#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)
#define FPU_FPCCR_THREAD_Pos 3U
#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)
#define FPU_FPCCR_USER_Pos 1U
#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)
#define FPU_FPDSCR_AHP_Pos 26U
#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)
#define FPU_FPDSCR_DN_Pos 25U
#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)
#define FPU_FPDSCR_FZ_Pos 24U
#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)
#define FPU_FPDSCR_RMode_Pos 22U
#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )
#define FPU_MVFR0_A_SIMD_registers_Pos 0U
#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)
#define FPU_MVFR0_Divide_Pos 16U
#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)
#define FPU_MVFR0_Double_precision_Pos 8U
#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)
#define FPU_MVFR0_FP_excep_trapping_Pos 12U
#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)
#define FPU_MVFR0_FP_rounding_modes_Pos 28U
#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)
#define FPU_MVFR0_Short_vectors_Pos 24U
#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)
#define FPU_MVFR0_Single_precision_Pos 4U
#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)
#define FPU_MVFR0_Square_root_Pos 20U
#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)
#define FPU_MVFR1_D_NaN_mode_Pos 4U
#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)
#define FPU_MVFR1_FP_HPFP_Pos 24U
#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)
#define FPU_MVFR1_FP_fused_MAC_Pos 28U
#define FPU_MVFR1_FtZ_mode_Msk (0xFUL )
#define FPU_MVFR1_FtZ_mode_Pos 0U
#define FP_ILOGB0 (-__INT_MAX__)
#define FP_ILOGBNAN __INT_MAX__
#define FP_INFINITE 1
#define FP_NAN 0
#define FP_NORMAL 4
#define FP_SUBNORMAL 3
#define FP_ZERO 2
#define FRAME_CONFIG MULTICOPTER_FRAME
#define FRAME_DLE 0x7D
#define FRAME_HEAD 0x7E
#define FRAME_HEADER 0x54
#define FRAME_HEADER_1 'R'
#define FRAME_HEADER_2_A 'A'
#define FRAME_HEADER_2_B 'B'
#define FRAME_HEADER_2_C 'C'
#define FRAME_LENGTH 5
#define FRAME_LEN_16 0x18
#define FRAME_LEN_24 0x23
#define FRAME_LEN_8 0x0D
#define FRAME_LEN_CONTROL 0x19
#define FRAME_LEN_DOWNLINK 0x08
#define FRAME_TYPE_CHANNEL 0xFF
#define FRAME_TYPE_FC 0x1B
#define FRAME_XOR 0x20
#define FREAD _FREAD
#define FSHLOCK _FSHLOCK
#define FSMDEBUG(a) 
#define FSM_DEFMAXCONFREQS 10
#define FSM_DEFMAXNAKLOOPS 5
#define FSM_DEFMAXTERMREQS 2
#define FSM_DEFTIMEOUT 6
#define FSM_H 
#define FSYNC _FSYNC
#define FSYNC_CONFIG_EXT_SYNC_AX 0x05
#define FSYNC_CONFIG_EXT_SYNC_AY 0x06
#define FSYNC_CONFIG_EXT_SYNC_AZ 0x07
#define FSYNC_CONFIG_EXT_SYNC_GX 0x02
#define FSYNC_CONFIG_EXT_SYNC_GY 0x03
#define FSYNC_CONFIG_EXT_SYNC_GZ 0x04
#define FSYNC_CONFIG_EXT_SYNC_TEMP 0x01
#define FS_CHECK_ALLOWED(retfail) do { if (!file_op_allowed()) { return retfail; } } while(0)
#define FS_COUNTER 3
#define FS_EKF_ACTION_ALTHOLD 2
#define FS_EKF_ACTION_DEFAULT FS_EKF_ACTION_LAND
#define FS_EKF_ACTION_LAND 1
#define FS_EKF_ACTION_LAND_EVEN_STABILIZE 3
#define FS_EKF_FILT_DEFAULT 5.0f
#define FS_EKF_THRESHOLD_DEFAULT 0.8f
#define FS_EXFAT 4
#define FS_FAT12 1
#define FS_FAT16 2
#define FS_FAT32 3
#define FS_GCS_DISABLED 0
#define FS_GCS_ENABLED_ALWAYS_LAND 5
#define FS_GCS_ENABLED_ALWAYS_RTL 1
#define FS_GCS_ENABLED_ALWAYS_SMARTRTL_OR_LAND 4
#define FS_GCS_ENABLED_ALWAYS_SMARTRTL_OR_RTL 3
#define FS_GCS_ENABLED_AUTO_RTL_OR_RTL 6
#define FS_GCS_ENABLED_BRAKE_OR_LAND 7
#define FS_GCS_ENABLED_CONTINUE_MISSION 2
#define FS_TERRAIN_TIMEOUT_MS 5000
#define FS_THR_DISABLED 0
#define FS_THR_ENABLED_ALWAYS_LAND 3
#define FS_THR_ENABLED_ALWAYS_RTL 1
#define FS_THR_ENABLED_ALWAYS_SMARTRTL_OR_LAND 5
#define FS_THR_ENABLED_ALWAYS_SMARTRTL_OR_RTL 4
#define FS_THR_ENABLED_AUTO_RTL_OR_RTL 6
#define FS_THR_ENABLED_BRAKE_OR_LAND 7
#define FS_THR_ENABLED_CONTINUE_MISSION 2
#define FS_THR_VALUE_DEFAULT 975
#define FTOA_CARRY 16
#define FTOA_INF 4
#define FTOA_MINUS 1
#define FTOA_NAN 8
#define FTOA_ZERO 2
#define FTP_SESSION_TIMEOUT 3000
#define FTRUNC _FTRUNC
#define FTSR1 FTSR
#define FTW_DEBUGGING 0
#define FUELFLOW_MIN_PULSE_DELTA_US 10
#define FUNCTION "(function()end)();"
#define FUNCTOR_BIND(obj,func,rettype,...) Functor<rettype, ## __VA_ARGS__>::bind<std::remove_reference<decltype(*obj)>::type, func>(obj)
#define FUNCTOR_BIND_MEMBER(func,rettype,...) Functor<rettype, ## __VA_ARGS__>::bind<std::remove_reference<decltype(*this)>::type, func>(this)
#define FUNCTOR_DECLARE(name,rettype,...) Functor<rettype, ## __VA_ARGS__> name
#define FUNCTOR_TYPEDEF(name,rettype,...) typedef Functor<rettype, ## __VA_ARGS__> name
#define FWD_PGM_MAX_DATA_SIZE (64)
#define FWRITE _FWRITE
#define FW_MAJOR 3
#define FW_MAJOR 4
#define FW_MINOR 1
#define FW_MINOR 7
#define FW_PATCH 0
#define FW_PATCH 4
#define FW_TYPE FIRMWARE_VERSION_TYPE_DEV
#define F_CNVT 12
#define F_DUPFD 0
#define F_DUPFD_CLOEXEC 14
#define F_GETFD 1
#define F_GETFL 3
#define F_GETLK 7
#define F_GETOWN 5
#define F_LOCK 1
#define F_OK 0
#define F_RDLCK 1
#define F_RGETLK 10
#define F_RSETLK 11
#define F_RSETLKW 13
#define F_SETFD 2
#define F_SETFL 4
#define F_SETLK 8
#define F_SETLKW 9
#define F_SETOWN 6
#define F_TEST 3
#define F_TLOCK 2
#define F_TO_C(temp) ((temp - 32) * 5/9)
#define F_TO_KELVIN(temp) C_TO_KELVIN(F_TO_C(temp))
#define F_ULOCK 0
#define F_UNLCK 3
#define F_UNLKSYS 4
#define F_WRLCK 2
#define G(L) (L->l_G)
#define GAHBCFG_DMAEN (1U << 5)
#define GAHBCFG_GINTMSK (1U << 0)
#define GAHBCFG_HBSTLEN(n) ((n) << 1)
#define GAHBCFG_HBSTLEN_MASK (15U << 1)
#define GAHBCFG_PTXFELVL (1U << 8)
#define GAHBCFG_TXFELVL (1U << 7)
#define GAIN_CC100 38.0f
#define GAIN_CC200 75.0f
#define GAIN_CC50 20.0f
#define GARRAY(v,index,name,def) { name, &AP_PARAM_VEHICLE_NAME.g.v[index], {def_value : def}, 0, Parameters::k_param_ ## v ## index, AP_PARAM_VEHICLE_NAME.g.v[index].vtype }
#define GBIAS_P_NSE_DEFAULT 1.0E-03f
#define GBIAS_P_NSE_DEFAULT 1.0E-04f
#define GBOX_FMODE_FM0 (0x00)
#define GBOX_FMODE_FM1 (0x10)
#define GBOX_FMODE_FM2 (0x20)
#define GBOX_FMODE_FM3 (0x30)
#define GBOX_FMODE_FM4 (0x40)
#define GBOX_FMODE_MASK (0xF0)
#define GBOX_FMODE_PANIC (0x50)
#define GBOX_STATE_BOOT (0x00)
#define GBOX_STATE_INIT (0x01)
#define GBOX_STATE_MASK (0x0F)
#define GBOX_STATE_POWERFAULT (0x04)
#define GBOX_STATE_READY (0x02)
#define GBOX_STATE_SENSORFAULT (0x03)
#define GCCFG_NOVBUSSENS (1U << 21)
#define GCCFG_PWRDWN (1U << 16)
#define GCCFG_SOFOUTEN (1U << 20)
#define GCCFG_VBDEN (1U << 21)
#define GCCFG_VBUSASEN (1U << 18)
#define GCCFG_VBUSBSEN (1U << 19)
#define GCFINALIZECOST GCSWEEPCOST
#define GCSTEPSIZE (cast_int(100 * sizeof(TString)))
#define GCSWEEPCOST ((sizeof(TString) + 4) / 4)
#define GCSWEEPMAX (cast_int((GCSTEPSIZE / GCSWEEPCOST) / 4))
#define GCS_DEBUG_SEND_MESSAGE_TIMINGS 0
#define GCS_MAVLINK_CHAN_METHOD_DEFINITIONS(subclass_name) subclass_name *chan(const uint8_t ofs) override { if (ofs >= _num_gcs) { return nullptr; } return (subclass_name *)_chan[ofs]; } const subclass_name *chan(const uint8_t ofs) const override { if (ofs >= _num_gcs) { return nullptr; } return (subclass_name *)_chan[ofs]; }
#define GCS_MAVLINK_NUM_STREAM_RATES 10
#define GCS_SEND_MESSAGE(msg) gcs().send_message(msg)
#define GCS_SEND_PARAM(name,type,v) gcs().send_parameter_value(name, type, v)
#define GCS_SEND_TEXT(severity,format,args...) gcs().send_text(severity, format, ##args)
#define GCSatomic 1
#define GCScallfin 6
#define GCSinsideatomic (GCSpause + 1)
#define GCSpause 7
#define GCSpropagate 0
#define GCSswpallgc 2
#define GCSswpend 5
#define GCSswpfinobj 3
#define GCSswptobefnz 4
#define GDL90_CONTROL_ESCAPE_BYTE (0x7D)
#define GDL90_FLAG_BYTE (0x7E)
#define GDL90_GPS_DATA_VERSION (2)
#define GDL90_IDENT_PROTOCOL_VERSION (3)
#define GDL90_OVERHEAD_LENGTH (3)
#define GDL90_QUEUE_LENGTH (2)
#define GDL90_RX_MAX_PACKET_LENGTH (GDL90_RX_MAX_PAYLOAD_LENGTH + GDL90_OVERHEAD_LENGTH)
#define GDL90_RX_MAX_PAYLOAD_LENGTH (128)
#define GDL90_STATUS_MAX_ALTITUDE_FT (101338)
#define GDL90_STATUS_MIN_ALTITUDE_FT (-1000)
#define GDL90_STUFF_BYTE (0x20)
#define GDL90_TRANSPONDER_CONTROL_VERSION (2)
#define GDL90_TX_MAX_FRAME_LENGTH (2 + ((15 * GDL90_TX_MAX_PACKET_LENGTH) / 10))
#define GDL90_TX_MAX_PACKET_LENGTH (GDL90_TX_MAX_PAYLOAD_LENGTH + GDL90_OVERHEAD_LENGTH)
#define GDL90_TX_MAX_PAYLOAD_LENGTH (552)
#define GETARG_A(i) getarg(i, POS_A, SIZE_A)
#define GETARG_Ax(i) getarg(i, POS_Ax, SIZE_Ax)
#define GETARG_B(i) getarg(i, POS_B, SIZE_B)
#define GETARG_Bx(i) getarg(i, POS_Bx, SIZE_Bx)
#define GETARG_C(i) getarg(i, POS_C, SIZE_C)
#define GETARG_sBx(i) (GETARG_Bx(i)-MAXARG_sBx)
#define GETCHAR(c,cp) { (c) = *(cp)++; }
#define GETLONG(l,cp) { (l) = *(cp)++ << 8; (l) |= *(cp)++; (l) <<= 8; (l) |= *(cp)++; (l) <<= 8; (l) |= *(cp)++; }
#define GETOPT_ERROR(...) ::printf(__VA_ARGS__)
#define GETSHORT(s,cp) { (s) = *(cp)++ << 8; (s) |= *(cp)++; }
#define GET_BANK(r) ((r) >> 8)
#define GET_I2C_DEVICE(bus,address) _have_i2c_driver(bus, address)?nullptr:hal.i2c_mgr->get_device(bus, address)
#define GET_I2C_DEVICE(bus,address) hal.i2c_mgr->get_device(bus, address)
#define GET_OPCODE(i) (cast(OpCode, ((i)>>POS_OP) & MASK1(SIZE_OP,0)))
#define GET_REG(r) ((r) & 0xFFU)
#define GGROUP(v,name,class) { name, &AP_PARAM_VEHICLE_NAME.g.v, {group_info : class::var_info}, 0, Parameters::k_param_ ## v, AP_PARAM_GROUP }
#define GHST_BAUDRATE 420000U
#define GHST_FRAMELEN_MAX 14U
#define GHST_FRAME_PAYLOAD_MAX (GHST_FRAMELEN_MAX - GHST_HEADER_LEN)
#define GHST_FRAME_TIMEOUT_US 10000U
#define GHST_HEADER_LEN 2U
#define GHST_HEADER_TYPE_LEN (GHST_HEADER_LEN + 1)
#define GHST_INTER_FRAME_TIME_US 2000U
#define GHST_MAX_CHANNELS 16U
#define GHST_MAX_FRAME_TIME_US 500U
#define GHST_RX_TIMEOUT 150000U
#define GHST_TX_TIMEOUT 500000U
#define GINTMSK_CIDSCHGM (1U << 28)
#define GINTMSK_DISCM (1U << 29)
#define GINTMSK_ENUMDNEM (1U << 13)
#define GINTMSK_EOPFM (1U << 15)
#define GINTMSK_ESUSPM (1U << 10)
#define GINTMSK_GINAKEFFM (1U << 6)
#define GINTMSK_GONAKEFFM (1U << 7)
#define GINTMSK_HCM (1U << 25)
#define GINTMSK_HPRTM (1U << 24)
#define GINTMSK_IEPM (1U << 18)
#define GINTMSK_IISOIXFRM (1U << 20)
#define GINTMSK_IISOOXFRM (1U << 21)
#define GINTMSK_IPXFRM (1U << 21)
#define GINTMSK_ISOODRPM (1U << 14)
#define GINTMSK_MMISM (1U << 1)
#define GINTMSK_NPTXFEM (1U << 5)
#define GINTMSK_OEPM (1U << 19)
#define GINTMSK_OTGM (1U << 2)
#define GINTMSK_PTXFEM (1U << 26)
#define GINTMSK_RXFLVLM (1U << 4)
#define GINTMSK_SOFM (1U << 3)
#define GINTMSK_SRQM (1U << 30)
#define GINTMSK_USBRSTM (1U << 12)
#define GINTMSK_USBSUSPM (1U << 11)
#define GINTMSK_WKUM (1U << 31)
#define GINTSTS_CIDSCHG (1U << 28)
#define GINTSTS_CMOD (1U << 0)
#define GINTSTS_DISCINT (1U << 29)
#define GINTSTS_ENUMDNE (1U << 13)
#define GINTSTS_EOPF (1U << 15)
#define GINTSTS_ESUSP (1U << 10)
#define GINTSTS_GINAKEFF (1U << 6)
#define GINTSTS_GONAKEFF (1U << 7)
#define GINTSTS_HCINT (1U << 25)
#define GINTSTS_HPRTINT (1U << 24)
#define GINTSTS_IEPINT (1U << 18)
#define GINTSTS_IISOIXFR (1U << 20)
#define GINTSTS_IISOOXFR (1U << 21)
#define GINTSTS_IPXFR (1U << 21)
#define GINTSTS_ISOODRP (1U << 14)
#define GINTSTS_MMIS (1U << 1)
#define GINTSTS_NPTXFE (1U << 5)
#define GINTSTS_OEPINT (1U << 19)
#define GINTSTS_OTGINT (1U << 2)
#define GINTSTS_PTXFE (1U << 26)
#define GINTSTS_RXFLVL (1U << 4)
#define GINTSTS_SOF (1U << 3)
#define GINTSTS_SRQINT (1U << 30)
#define GINTSTS_USBRST (1U << 12)
#define GINTSTS_USBSUSP (1U << 11)
#define GINTSTS_WKUPINT (1U << 31)
#define GIT_SHORT_REVISION_LENGTH 8
#define GIT_VERSION "d13a5253"
#define GIT_VERSION_INT 3510260307
#define GLITCH_RADIUS_DEFAULT 25
#define GLOB_CMD_SW_RESET 0x80
#define GOBJECT(v,name,class) { name, (const void *)&AP_PARAM_VEHICLE_NAME.v, {group_info : class::var_info}, 0, Parameters::k_param_ ## v, AP_PARAM_GROUP }
#define GOBJECTN(v,pname,name,class) { name, (const void *)&AP_PARAM_VEHICLE_NAME.v, {group_info : class::var_info}, 0, Parameters::k_param_ ## pname, AP_PARAM_GROUP }
#define GOBJECTPTR(v,name,class) { name, (const void *)&AP_PARAM_VEHICLE_NAME.v, {group_info : class::var_info}, AP_PARAM_FLAG_POINTER, Parameters::k_param_ ## v, AP_PARAM_GROUP }
#define GOBJECTVARPTR(v,name,var_info_ptr) { name, (const void *)&AP_PARAM_VEHICLE_NAME.v, {group_info_ptr : var_info_ptr}, AP_PARAM_FLAG_POINTER | AP_PARAM_FLAG_INFO_POINTER, Parameters::k_param_ ## v, AP_PARAM_GROUP }
#define GOTGCTL_ASVLD (1U << 18)
#define GOTGCTL_AVALOEN (1U << 4)
#define GOTGCTL_AVALOVAL (1U << 5)
#define GOTGCTL_BSVLD (1U << 19)
#define GOTGCTL_BVALOEN (1U << 6)
#define GOTGCTL_BVALOVAL (1U << 7)
#define GOTGCTL_CIDSTS (1U << 16)
#define GOTGCTL_DBCT (1U << 17)
#define GOTGCTL_DHNPEN (1U << 11)
#define GOTGCTL_EHEN (1U << 12)
#define GOTGCTL_HNGSCS (1U << 8)
#define GOTGCTL_HNPRQ (1U << 9)
#define GOTGCTL_HSHNPEN (1U << 10)
#define GOTGCTL_SRQ (1U << 1)
#define GOTGCTL_SRQSCS (1U << 0)
#define GOTGCTL_VBVALOEN (1U << 2)
#define GOTGCTL_VBVALOVAL (1U << 3)
#define GOTGINT_ADTOCHG (1U << 18)
#define GOTGINT_DBCDNE (1U << 19)
#define GOTGINT_HNGDET (1U << 17)
#define GOTGINT_HNSSCHG (1U << 9)
#define GOTGINT_SEDET (1U << 2)
#define GOTGINT_SRSSCHG (1U << 8)
#define GOT_MSG(mtype) msg_types.get(unsigned(MessageType::mtype))
#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
#define GPIOA ((stm32_gpio_t *)GPIOA_BASE)
#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
#define GPIOB ((stm32_gpio_t *)GPIOB_BASE)
#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)
#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
#define GPIOC ((stm32_gpio_t *)GPIOC_BASE)
#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)
#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
#define GPIOD ((stm32_gpio_t *)GPIOD_BASE)
#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)
#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
#define GPIOE ((stm32_gpio_t *)GPIOE_BASE)
#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)
#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
#define GPIOF ((stm32_gpio_t *)GPIOF_BASE)
#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)
#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
#define GPIOG ((stm32_gpio_t *)GPIOG_BASE)
#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)
#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
#define GPIOH ((stm32_gpio_t *)GPIOH_BASE)
#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)
#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
#define GPIOI ((stm32_gpio_t *)GPIOI_BASE)
#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)
#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)
#define GPIOJ ((stm32_gpio_t *)GPIOJ_BASE)
#define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400UL)
#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)
#define GPIOK ((stm32_gpio_t *)GPIOK_BASE)
#define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800UL)
#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFRH0_Msk
#define GPIO_AFRH_AFRH0_0 (0x1UL << GPIO_AFRH_AFRH0_Pos)
#define GPIO_AFRH_AFRH0_1 (0x2UL << GPIO_AFRH_AFRH0_Pos)
#define GPIO_AFRH_AFRH0_2 (0x4UL << GPIO_AFRH_AFRH0_Pos)
#define GPIO_AFRH_AFRH0_3 (0x8UL << GPIO_AFRH_AFRH0_Pos)
#define GPIO_AFRH_AFRH0_Msk (0xFUL << GPIO_AFRH_AFRH0_Pos)
#define GPIO_AFRH_AFRH0_Pos (0U)
#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFRH1_Msk
#define GPIO_AFRH_AFRH1_0 (0x1UL << GPIO_AFRH_AFRH1_Pos)
#define GPIO_AFRH_AFRH1_1 (0x2UL << GPIO_AFRH_AFRH1_Pos)
#define GPIO_AFRH_AFRH1_2 (0x4UL << GPIO_AFRH_AFRH1_Pos)
#define GPIO_AFRH_AFRH1_3 (0x8UL << GPIO_AFRH_AFRH1_Pos)
#define GPIO_AFRH_AFRH1_Msk (0xFUL << GPIO_AFRH_AFRH1_Pos)
#define GPIO_AFRH_AFRH1_Pos (4U)
#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFRH2_Msk
#define GPIO_AFRH_AFRH2_0 (0x1UL << GPIO_AFRH_AFRH2_Pos)
#define GPIO_AFRH_AFRH2_1 (0x2UL << GPIO_AFRH_AFRH2_Pos)
#define GPIO_AFRH_AFRH2_2 (0x4UL << GPIO_AFRH_AFRH2_Pos)
#define GPIO_AFRH_AFRH2_3 (0x8UL << GPIO_AFRH_AFRH2_Pos)
#define GPIO_AFRH_AFRH2_Msk (0xFUL << GPIO_AFRH_AFRH2_Pos)
#define GPIO_AFRH_AFRH2_Pos (8U)
#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFRH3_Msk
#define GPIO_AFRH_AFRH3_0 (0x1UL << GPIO_AFRH_AFRH3_Pos)
#define GPIO_AFRH_AFRH3_1 (0x2UL << GPIO_AFRH_AFRH3_Pos)
#define GPIO_AFRH_AFRH3_2 (0x4UL << GPIO_AFRH_AFRH3_Pos)
#define GPIO_AFRH_AFRH3_3 (0x8UL << GPIO_AFRH_AFRH3_Pos)
#define GPIO_AFRH_AFRH3_Msk (0xFUL << GPIO_AFRH_AFRH3_Pos)
#define GPIO_AFRH_AFRH3_Pos (12U)
#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFRH4_Msk
#define GPIO_AFRH_AFRH4_0 (0x1UL << GPIO_AFRH_AFRH4_Pos)
#define GPIO_AFRH_AFRH4_1 (0x2UL << GPIO_AFRH_AFRH4_Pos)
#define GPIO_AFRH_AFRH4_2 (0x4UL << GPIO_AFRH_AFRH4_Pos)
#define GPIO_AFRH_AFRH4_3 (0x8UL << GPIO_AFRH_AFRH4_Pos)
#define GPIO_AFRH_AFRH4_Msk (0xFUL << GPIO_AFRH_AFRH4_Pos)
#define GPIO_AFRH_AFRH4_Pos (16U)
#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFRH5_Msk
#define GPIO_AFRH_AFRH5_0 (0x1UL << GPIO_AFRH_AFRH5_Pos)
#define GPIO_AFRH_AFRH5_1 (0x2UL << GPIO_AFRH_AFRH5_Pos)
#define GPIO_AFRH_AFRH5_2 (0x4UL << GPIO_AFRH_AFRH5_Pos)
#define GPIO_AFRH_AFRH5_3 (0x8UL << GPIO_AFRH_AFRH5_Pos)
#define GPIO_AFRH_AFRH5_Msk (0xFUL << GPIO_AFRH_AFRH5_Pos)
#define GPIO_AFRH_AFRH5_Pos (20U)
#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFRH6_Msk
#define GPIO_AFRH_AFRH6_0 (0x1UL << GPIO_AFRH_AFRH6_Pos)
#define GPIO_AFRH_AFRH6_1 (0x2UL << GPIO_AFRH_AFRH6_Pos)
#define GPIO_AFRH_AFRH6_2 (0x4UL << GPIO_AFRH_AFRH6_Pos)
#define GPIO_AFRH_AFRH6_3 (0x8UL << GPIO_AFRH_AFRH6_Pos)
#define GPIO_AFRH_AFRH6_Msk (0xFUL << GPIO_AFRH_AFRH6_Pos)
#define GPIO_AFRH_AFRH6_Pos (24U)
#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFRH7_Msk
#define GPIO_AFRH_AFRH7_0 (0x1UL << GPIO_AFRH_AFRH7_Pos)
#define GPIO_AFRH_AFRH7_1 (0x2UL << GPIO_AFRH_AFRH7_Pos)
#define GPIO_AFRH_AFRH7_2 (0x4UL << GPIO_AFRH_AFRH7_Pos)
#define GPIO_AFRH_AFRH7_3 (0x8UL << GPIO_AFRH_AFRH7_Pos)
#define GPIO_AFRH_AFRH7_Msk (0xFUL << GPIO_AFRH_AFRH7_Pos)
#define GPIO_AFRH_AFRH7_Pos (28U)
#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFRL0_Msk
#define GPIO_AFRL_AFRL0_0 (0x1UL << GPIO_AFRL_AFRL0_Pos)
#define GPIO_AFRL_AFRL0_1 (0x2UL << GPIO_AFRL_AFRL0_Pos)
#define GPIO_AFRL_AFRL0_2 (0x4UL << GPIO_AFRL_AFRL0_Pos)
#define GPIO_AFRL_AFRL0_3 (0x8UL << GPIO_AFRL_AFRL0_Pos)
#define GPIO_AFRL_AFRL0_Msk (0xFUL << GPIO_AFRL_AFRL0_Pos)
#define GPIO_AFRL_AFRL0_Pos (0U)
#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFRL1_Msk
#define GPIO_AFRL_AFRL1_0 (0x1UL << GPIO_AFRL_AFRL1_Pos)
#define GPIO_AFRL_AFRL1_1 (0x2UL << GPIO_AFRL_AFRL1_Pos)
#define GPIO_AFRL_AFRL1_2 (0x4UL << GPIO_AFRL_AFRL1_Pos)
#define GPIO_AFRL_AFRL1_3 (0x8UL << GPIO_AFRL_AFRL1_Pos)
#define GPIO_AFRL_AFRL1_Msk (0xFUL << GPIO_AFRL_AFRL1_Pos)
#define GPIO_AFRL_AFRL1_Pos (4U)
#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFRL2_Msk
#define GPIO_AFRL_AFRL2_0 (0x1UL << GPIO_AFRL_AFRL2_Pos)
#define GPIO_AFRL_AFRL2_1 (0x2UL << GPIO_AFRL_AFRL2_Pos)
#define GPIO_AFRL_AFRL2_2 (0x4UL << GPIO_AFRL_AFRL2_Pos)
#define GPIO_AFRL_AFRL2_3 (0x8UL << GPIO_AFRL_AFRL2_Pos)
#define GPIO_AFRL_AFRL2_Msk (0xFUL << GPIO_AFRL_AFRL2_Pos)
#define GPIO_AFRL_AFRL2_Pos (8U)
#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFRL3_Msk
#define GPIO_AFRL_AFRL3_0 (0x1UL << GPIO_AFRL_AFRL3_Pos)
#define GPIO_AFRL_AFRL3_1 (0x2UL << GPIO_AFRL_AFRL3_Pos)
#define GPIO_AFRL_AFRL3_2 (0x4UL << GPIO_AFRL_AFRL3_Pos)
#define GPIO_AFRL_AFRL3_3 (0x8UL << GPIO_AFRL_AFRL3_Pos)
#define GPIO_AFRL_AFRL3_Msk (0xFUL << GPIO_AFRL_AFRL3_Pos)
#define GPIO_AFRL_AFRL3_Pos (12U)
#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFRL4_Msk
#define GPIO_AFRL_AFRL4_0 (0x1UL << GPIO_AFRL_AFRL4_Pos)
#define GPIO_AFRL_AFRL4_1 (0x2UL << GPIO_AFRL_AFRL4_Pos)
#define GPIO_AFRL_AFRL4_2 (0x4UL << GPIO_AFRL_AFRL4_Pos)
#define GPIO_AFRL_AFRL4_3 (0x8UL << GPIO_AFRL_AFRL4_Pos)
#define GPIO_AFRL_AFRL4_Msk (0xFUL << GPIO_AFRL_AFRL4_Pos)
#define GPIO_AFRL_AFRL4_Pos (16U)
#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFRL5_Msk
#define GPIO_AFRL_AFRL5_0 (0x1UL << GPIO_AFRL_AFRL5_Pos)
#define GPIO_AFRL_AFRL5_1 (0x2UL << GPIO_AFRL_AFRL5_Pos)
#define GPIO_AFRL_AFRL5_2 (0x4UL << GPIO_AFRL_AFRL5_Pos)
#define GPIO_AFRL_AFRL5_3 (0x8UL << GPIO_AFRL_AFRL5_Pos)
#define GPIO_AFRL_AFRL5_Msk (0xFUL << GPIO_AFRL_AFRL5_Pos)
#define GPIO_AFRL_AFRL5_Pos (20U)
#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFRL6_Msk
#define GPIO_AFRL_AFRL6_0 (0x1UL << GPIO_AFRL_AFRL6_Pos)
#define GPIO_AFRL_AFRL6_1 (0x2UL << GPIO_AFRL_AFRL6_Pos)
#define GPIO_AFRL_AFRL6_2 (0x4UL << GPIO_AFRL_AFRL6_Pos)
#define GPIO_AFRL_AFRL6_3 (0x8UL << GPIO_AFRL_AFRL6_Pos)
#define GPIO_AFRL_AFRL6_Msk (0xFUL << GPIO_AFRL_AFRL6_Pos)
#define GPIO_AFRL_AFRL6_Pos (24U)
#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFRL7_Msk
#define GPIO_AFRL_AFRL7_0 (0x1UL << GPIO_AFRL_AFRL7_Pos)
#define GPIO_AFRL_AFRL7_1 (0x2UL << GPIO_AFRL_AFRL7_Pos)
#define GPIO_AFRL_AFRL7_2 (0x4UL << GPIO_AFRL_AFRL7_Pos)
#define GPIO_AFRL_AFRL7_3 (0x8UL << GPIO_AFRL_AFRL7_Pos)
#define GPIO_AFRL_AFRL7_Msk (0xFUL << GPIO_AFRL_AFRL7_Pos)
#define GPIO_AFRL_AFRL7_Pos (28U)
#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)
#define GPIO_BSRR_BR0_Pos (16U)
#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)
#define GPIO_BSRR_BR10_Pos (26U)
#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)
#define GPIO_BSRR_BR11_Pos (27U)
#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)
#define GPIO_BSRR_BR12_Pos (28U)
#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)
#define GPIO_BSRR_BR13_Pos (29U)
#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)
#define GPIO_BSRR_BR14_Pos (30U)
#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)
#define GPIO_BSRR_BR15_Pos (31U)
#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)
#define GPIO_BSRR_BR1_Pos (17U)
#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)
#define GPIO_BSRR_BR2_Pos (18U)
#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)
#define GPIO_BSRR_BR3_Pos (19U)
#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)
#define GPIO_BSRR_BR4_Pos (20U)
#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)
#define GPIO_BSRR_BR5_Pos (21U)
#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)
#define GPIO_BSRR_BR6_Pos (22U)
#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)
#define GPIO_BSRR_BR7_Pos (23U)
#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)
#define GPIO_BSRR_BR8_Pos (24U)
#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)
#define GPIO_BSRR_BR9_Pos (25U)
#define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
#define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
#define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
#define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
#define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
#define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
#define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
#define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
#define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
#define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
#define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
#define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
#define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
#define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
#define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
#define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)
#define GPIO_BSRR_BS0_Pos (0U)
#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)
#define GPIO_BSRR_BS10_Pos (10U)
#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)
#define GPIO_BSRR_BS11_Pos (11U)
#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)
#define GPIO_BSRR_BS12_Pos (12U)
#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)
#define GPIO_BSRR_BS13_Pos (13U)
#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)
#define GPIO_BSRR_BS14_Pos (14U)
#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)
#define GPIO_BSRR_BS15_Pos (15U)
#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)
#define GPIO_BSRR_BS1_Pos (1U)
#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)
#define GPIO_BSRR_BS2_Pos (2U)
#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)
#define GPIO_BSRR_BS3_Pos (3U)
#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)
#define GPIO_BSRR_BS4_Pos (4U)
#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)
#define GPIO_BSRR_BS5_Pos (5U)
#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)
#define GPIO_BSRR_BS6_Pos (6U)
#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)
#define GPIO_BSRR_BS7_Pos (7U)
#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)
#define GPIO_BSRR_BS8_Pos (8U)
#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)
#define GPIO_BSRR_BS9_Pos (9U)
#define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
#define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
#define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
#define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
#define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
#define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
#define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
#define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
#define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
#define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
#define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
#define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
#define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
#define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
#define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
#define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)
#define GPIO_IDR_ID0_Pos (0U)
#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)
#define GPIO_IDR_ID10_Pos (10U)
#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)
#define GPIO_IDR_ID11_Pos (11U)
#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)
#define GPIO_IDR_ID12_Pos (12U)
#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)
#define GPIO_IDR_ID13_Pos (13U)
#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)
#define GPIO_IDR_ID14_Pos (14U)
#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)
#define GPIO_IDR_ID15_Pos (15U)
#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)
#define GPIO_IDR_ID1_Pos (1U)
#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)
#define GPIO_IDR_ID2_Pos (2U)
#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)
#define GPIO_IDR_ID3_Pos (3U)
#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)
#define GPIO_IDR_ID4_Pos (4U)
#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)
#define GPIO_IDR_ID5_Pos (5U)
#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)
#define GPIO_IDR_ID6_Pos (6U)
#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)
#define GPIO_IDR_ID7_Pos (7U)
#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)
#define GPIO_IDR_ID8_Pos (8U)
#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)
#define GPIO_IDR_ID9_Pos (9U)
#define GPIO_IDR_IDR_0 GPIO_IDR_ID0
#define GPIO_IDR_IDR_1 GPIO_IDR_ID1
#define GPIO_IDR_IDR_10 GPIO_IDR_ID10
#define GPIO_IDR_IDR_11 GPIO_IDR_ID11
#define GPIO_IDR_IDR_12 GPIO_IDR_ID12
#define GPIO_IDR_IDR_13 GPIO_IDR_ID13
#define GPIO_IDR_IDR_14 GPIO_IDR_ID14
#define GPIO_IDR_IDR_15 GPIO_IDR_ID15
#define GPIO_IDR_IDR_2 GPIO_IDR_ID2
#define GPIO_IDR_IDR_3 GPIO_IDR_ID3
#define GPIO_IDR_IDR_4 GPIO_IDR_ID4
#define GPIO_IDR_IDR_5 GPIO_IDR_ID5
#define GPIO_IDR_IDR_6 GPIO_IDR_ID6
#define GPIO_IDR_IDR_7 GPIO_IDR_ID7
#define GPIO_IDR_IDR_8 GPIO_IDR_ID8
#define GPIO_IDR_IDR_9 GPIO_IDR_ID9
#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)
#define GPIO_LCKR_LCK0_Pos (0U)
#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)
#define GPIO_LCKR_LCK10_Pos (10U)
#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)
#define GPIO_LCKR_LCK11_Pos (11U)
#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)
#define GPIO_LCKR_LCK12_Pos (12U)
#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)
#define GPIO_LCKR_LCK13_Pos (13U)
#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)
#define GPIO_LCKR_LCK14_Pos (14U)
#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)
#define GPIO_LCKR_LCK15_Pos (15U)
#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)
#define GPIO_LCKR_LCK1_Pos (1U)
#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)
#define GPIO_LCKR_LCK2_Pos (2U)
#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)
#define GPIO_LCKR_LCK3_Pos (3U)
#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)
#define GPIO_LCKR_LCK4_Pos (4U)
#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)
#define GPIO_LCKR_LCK5_Pos (5U)
#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
#define GPIO_LCKR_LCK6_Pos (6U)
#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)
#define GPIO_LCKR_LCK7_Pos (7U)
#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)
#define GPIO_LCKR_LCK8_Pos (8U)
#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)
#define GPIO_LCKR_LCK9_Pos (9U)
#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)
#define GPIO_LCKR_LCKK_Pos (16U)
#define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk
#define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos)
#define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos)
#define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos)
#define GPIO_MODER_MODER0_Pos (0U)
#define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk
#define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk
#define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos)
#define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos)
#define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos)
#define GPIO_MODER_MODER10_Pos (20U)
#define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk
#define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos)
#define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos)
#define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos)
#define GPIO_MODER_MODER11_Pos (22U)
#define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk
#define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos)
#define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos)
#define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos)
#define GPIO_MODER_MODER12_Pos (24U)
#define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk
#define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos)
#define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos)
#define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos)
#define GPIO_MODER_MODER13_Pos (26U)
#define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk
#define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos)
#define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos)
#define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos)
#define GPIO_MODER_MODER14_Pos (28U)
#define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk
#define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos)
#define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos)
#define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos)
#define GPIO_MODER_MODER15_Pos (30U)
#define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos)
#define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos)
#define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos)
#define GPIO_MODER_MODER1_Pos (2U)
#define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk
#define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos)
#define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos)
#define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos)
#define GPIO_MODER_MODER2_Pos (4U)
#define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk
#define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos)
#define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos)
#define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos)
#define GPIO_MODER_MODER3_Pos (6U)
#define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk
#define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos)
#define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos)
#define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos)
#define GPIO_MODER_MODER4_Pos (8U)
#define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk
#define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos)
#define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos)
#define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos)
#define GPIO_MODER_MODER5_Pos (10U)
#define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk
#define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos)
#define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos)
#define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos)
#define GPIO_MODER_MODER6_Pos (12U)
#define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk
#define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos)
#define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos)
#define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos)
#define GPIO_MODER_MODER7_Pos (14U)
#define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk
#define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos)
#define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos)
#define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos)
#define GPIO_MODER_MODER8_Pos (16U)
#define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk
#define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos)
#define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos)
#define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos)
#define GPIO_MODER_MODER9_Pos (18U)
#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)
#define GPIO_ODR_OD0_Pos (0U)
#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)
#define GPIO_ODR_OD10_Pos (10U)
#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)
#define GPIO_ODR_OD11_Pos (11U)
#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)
#define GPIO_ODR_OD12_Pos (12U)
#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)
#define GPIO_ODR_OD13_Pos (13U)
#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)
#define GPIO_ODR_OD14_Pos (14U)
#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)
#define GPIO_ODR_OD15_Pos (15U)
#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)
#define GPIO_ODR_OD1_Pos (1U)
#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)
#define GPIO_ODR_OD2_Pos (2U)
#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)
#define GPIO_ODR_OD3_Pos (3U)
#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)
#define GPIO_ODR_OD4_Pos (4U)
#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)
#define GPIO_ODR_OD5_Pos (5U)
#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)
#define GPIO_ODR_OD6_Pos (6U)
#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)
#define GPIO_ODR_OD7_Pos (7U)
#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)
#define GPIO_ODR_OD8_Pos (8U)
#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)
#define GPIO_ODR_OD9_Pos (9U)
#define GPIO_ODR_ODR_0 GPIO_ODR_OD0
#define GPIO_ODR_ODR_1 GPIO_ODR_OD1
#define GPIO_ODR_ODR_10 GPIO_ODR_OD10
#define GPIO_ODR_ODR_11 GPIO_ODR_OD11
#define GPIO_ODR_ODR_12 GPIO_ODR_OD12
#define GPIO_ODR_ODR_13 GPIO_ODR_OD13
#define GPIO_ODR_ODR_14 GPIO_ODR_OD14
#define GPIO_ODR_ODR_15 GPIO_ODR_OD15
#define GPIO_ODR_ODR_2 GPIO_ODR_OD2
#define GPIO_ODR_ODR_3 GPIO_ODR_OD3
#define GPIO_ODR_ODR_4 GPIO_ODR_OD4
#define GPIO_ODR_ODR_5 GPIO_ODR_OD5
#define GPIO_ODR_ODR_6 GPIO_ODR_OD6
#define GPIO_ODR_ODR_7 GPIO_ODR_OD7
#define GPIO_ODR_ODR_8 GPIO_ODR_OD8
#define GPIO_ODR_ODR_9 GPIO_ODR_OD9
#define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0
#define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEEDR0_0
#define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEEDR0_1
#define GPIO_OSPEEDER_OSPEEDR0_Msk GPIO_OSPEEDR_OSPEEDR0_Msk
#define GPIO_OSPEEDER_OSPEEDR0_Pos GPIO_OSPEEDR_OSPEEDR0_Pos
#define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1
#define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10
#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEEDR10_0
#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEEDR10_1
#define GPIO_OSPEEDER_OSPEEDR10_Msk GPIO_OSPEEDR_OSPEEDR10_Msk
#define GPIO_OSPEEDER_OSPEEDR10_Pos GPIO_OSPEEDR_OSPEEDR10_Pos
#define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11
#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEEDR11_0
#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEEDR11_1
#define GPIO_OSPEEDER_OSPEEDR11_Msk GPIO_OSPEEDR_OSPEEDR11_Msk
#define GPIO_OSPEEDER_OSPEEDR11_Pos GPIO_OSPEEDR_OSPEEDR11_Pos
#define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12
#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEEDR12_0
#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEEDR12_1
#define GPIO_OSPEEDER_OSPEEDR12_Msk GPIO_OSPEEDR_OSPEEDR12_Msk
#define GPIO_OSPEEDER_OSPEEDR12_Pos GPIO_OSPEEDR_OSPEEDR12_Pos
#define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13
#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEEDR13_0
#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEEDR13_1
#define GPIO_OSPEEDER_OSPEEDR13_Msk GPIO_OSPEEDR_OSPEEDR13_Msk
#define GPIO_OSPEEDER_OSPEEDR13_Pos GPIO_OSPEEDR_OSPEEDR13_Pos
#define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14
#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEEDR14_0
#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEEDR14_1
#define GPIO_OSPEEDER_OSPEEDR14_Msk GPIO_OSPEEDR_OSPEEDR14_Msk
#define GPIO_OSPEEDER_OSPEEDR14_Pos GPIO_OSPEEDR_OSPEEDR14_Pos
#define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15
#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEEDR15_0
#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEEDR15_1
#define GPIO_OSPEEDER_OSPEEDR15_Msk GPIO_OSPEEDR_OSPEEDR15_Msk
#define GPIO_OSPEEDER_OSPEEDR15_Pos GPIO_OSPEEDR_OSPEEDR15_Pos
#define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEEDR1_0
#define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEEDR1_1
#define GPIO_OSPEEDER_OSPEEDR1_Msk GPIO_OSPEEDR_OSPEEDR1_Msk
#define GPIO_OSPEEDER_OSPEEDR1_Pos GPIO_OSPEEDR_OSPEEDR1_Pos
#define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2
#define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEEDR2_0
#define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEEDR2_1
#define GPIO_OSPEEDER_OSPEEDR2_Msk GPIO_OSPEEDR_OSPEEDR2_Msk
#define GPIO_OSPEEDER_OSPEEDR2_Pos GPIO_OSPEEDR_OSPEEDR2_Pos
#define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3
#define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEEDR3_0
#define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEEDR3_1
#define GPIO_OSPEEDER_OSPEEDR3_Msk GPIO_OSPEEDR_OSPEEDR3_Msk
#define GPIO_OSPEEDER_OSPEEDR3_Pos GPIO_OSPEEDR_OSPEEDR3_Pos
#define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4
#define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEEDR4_0
#define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEEDR4_1
#define GPIO_OSPEEDER_OSPEEDR4_Msk GPIO_OSPEEDR_OSPEEDR4_Msk
#define GPIO_OSPEEDER_OSPEEDR4_Pos GPIO_OSPEEDR_OSPEEDR4_Pos
#define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5
#define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEEDR5_0
#define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEEDR5_1
#define GPIO_OSPEEDER_OSPEEDR5_Msk GPIO_OSPEEDR_OSPEEDR5_Msk
#define GPIO_OSPEEDER_OSPEEDR5_Pos GPIO_OSPEEDR_OSPEEDR5_Pos
#define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6
#define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEEDR6_0
#define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEEDR6_1
#define GPIO_OSPEEDER_OSPEEDR6_Msk GPIO_OSPEEDR_OSPEEDR6_Msk
#define GPIO_OSPEEDER_OSPEEDR6_Pos GPIO_OSPEEDR_OSPEEDR6_Pos
#define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7
#define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEEDR7_0
#define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEEDR7_1
#define GPIO_OSPEEDER_OSPEEDR7_Msk GPIO_OSPEEDR_OSPEEDR7_Msk
#define GPIO_OSPEEDER_OSPEEDR7_Pos GPIO_OSPEEDR_OSPEEDR7_Pos
#define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8
#define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEEDR8_0
#define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEEDR8_1
#define GPIO_OSPEEDER_OSPEEDR8_Msk GPIO_OSPEEDR_OSPEEDR8_Msk
#define GPIO_OSPEEDER_OSPEEDR8_Pos GPIO_OSPEEDR_OSPEEDR8_Pos
#define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9
#define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEEDR9_0
#define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEEDR9_1
#define GPIO_OSPEEDER_OSPEEDR9_Msk GPIO_OSPEEDR_OSPEEDR9_Msk
#define GPIO_OSPEEDER_OSPEEDR9_Pos GPIO_OSPEEDR_OSPEEDR9_Pos
#define GPIO_OSPEEDR_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0_Msk
#define GPIO_OSPEEDR_OSPEEDR0_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
#define GPIO_OSPEEDR_OSPEEDR0_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
#define GPIO_OSPEEDR_OSPEEDR0_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
#define GPIO_OSPEEDR_OSPEEDR0_Pos (0U)
#define GPIO_OSPEEDR_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1_Msk
#define GPIO_OSPEEDR_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10_Msk
#define GPIO_OSPEEDR_OSPEEDR10_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
#define GPIO_OSPEEDR_OSPEEDR10_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
#define GPIO_OSPEEDR_OSPEEDR10_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
#define GPIO_OSPEEDR_OSPEEDR10_Pos (20U)
#define GPIO_OSPEEDR_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11_Msk
#define GPIO_OSPEEDR_OSPEEDR11_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
#define GPIO_OSPEEDR_OSPEEDR11_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
#define GPIO_OSPEEDR_OSPEEDR11_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
#define GPIO_OSPEEDR_OSPEEDR11_Pos (22U)
#define GPIO_OSPEEDR_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12_Msk
#define GPIO_OSPEEDR_OSPEEDR12_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
#define GPIO_OSPEEDR_OSPEEDR12_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
#define GPIO_OSPEEDR_OSPEEDR12_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
#define GPIO_OSPEEDR_OSPEEDR12_Pos (24U)
#define GPIO_OSPEEDR_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13_Msk
#define GPIO_OSPEEDR_OSPEEDR13_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
#define GPIO_OSPEEDR_OSPEEDR13_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
#define GPIO_OSPEEDR_OSPEEDR13_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
#define GPIO_OSPEEDR_OSPEEDR13_Pos (26U)
#define GPIO_OSPEEDR_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14_Msk
#define GPIO_OSPEEDR_OSPEEDR14_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
#define GPIO_OSPEEDR_OSPEEDR14_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
#define GPIO_OSPEEDR_OSPEEDR14_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
#define GPIO_OSPEEDR_OSPEEDR14_Pos (28U)
#define GPIO_OSPEEDR_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15_Msk
#define GPIO_OSPEEDR_OSPEEDR15_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
#define GPIO_OSPEEDR_OSPEEDR15_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
#define GPIO_OSPEEDR_OSPEEDR15_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
#define GPIO_OSPEEDR_OSPEEDR15_Pos (30U)
#define GPIO_OSPEEDR_OSPEEDR1_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
#define GPIO_OSPEEDR_OSPEEDR1_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
#define GPIO_OSPEEDR_OSPEEDR1_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
#define GPIO_OSPEEDR_OSPEEDR1_Pos (2U)
#define GPIO_OSPEEDR_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2_Msk
#define GPIO_OSPEEDR_OSPEEDR2_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
#define GPIO_OSPEEDR_OSPEEDR2_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
#define GPIO_OSPEEDR_OSPEEDR2_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
#define GPIO_OSPEEDR_OSPEEDR2_Pos (4U)
#define GPIO_OSPEEDR_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3_Msk
#define GPIO_OSPEEDR_OSPEEDR3_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
#define GPIO_OSPEEDR_OSPEEDR3_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
#define GPIO_OSPEEDR_OSPEEDR3_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
#define GPIO_OSPEEDR_OSPEEDR3_Pos (6U)
#define GPIO_OSPEEDR_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4_Msk
#define GPIO_OSPEEDR_OSPEEDR4_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
#define GPIO_OSPEEDR_OSPEEDR4_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
#define GPIO_OSPEEDR_OSPEEDR4_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
#define GPIO_OSPEEDR_OSPEEDR4_Pos (8U)
#define GPIO_OSPEEDR_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5_Msk
#define GPIO_OSPEEDR_OSPEEDR5_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
#define GPIO_OSPEEDR_OSPEEDR5_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
#define GPIO_OSPEEDR_OSPEEDR5_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
#define GPIO_OSPEEDR_OSPEEDR5_Pos (10U)
#define GPIO_OSPEEDR_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6_Msk
#define GPIO_OSPEEDR_OSPEEDR6_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
#define GPIO_OSPEEDR_OSPEEDR6_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
#define GPIO_OSPEEDR_OSPEEDR6_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
#define GPIO_OSPEEDR_OSPEEDR6_Pos (12U)
#define GPIO_OSPEEDR_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7_Msk
#define GPIO_OSPEEDR_OSPEEDR7_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
#define GPIO_OSPEEDR_OSPEEDR7_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
#define GPIO_OSPEEDR_OSPEEDR7_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
#define GPIO_OSPEEDR_OSPEEDR7_Pos (14U)
#define GPIO_OSPEEDR_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8_Msk
#define GPIO_OSPEEDR_OSPEEDR8_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
#define GPIO_OSPEEDR_OSPEEDR8_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
#define GPIO_OSPEEDR_OSPEEDR8_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
#define GPIO_OSPEEDR_OSPEEDR8_Pos (16U)
#define GPIO_OSPEEDR_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9_Msk
#define GPIO_OSPEEDR_OSPEEDR9_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
#define GPIO_OSPEEDR_OSPEEDR9_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
#define GPIO_OSPEEDR_OSPEEDR9_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
#define GPIO_OSPEEDR_OSPEEDR9_Pos (18U)
#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)
#define GPIO_OTYPER_OT0_Pos (0U)
#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)
#define GPIO_OTYPER_OT10_Pos (10U)
#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)
#define GPIO_OTYPER_OT11_Pos (11U)
#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)
#define GPIO_OTYPER_OT12_Pos (12U)
#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)
#define GPIO_OTYPER_OT13_Pos (13U)
#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)
#define GPIO_OTYPER_OT14_Pos (14U)
#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)
#define GPIO_OTYPER_OT15_Pos (15U)
#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)
#define GPIO_OTYPER_OT1_Pos (1U)
#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)
#define GPIO_OTYPER_OT2_Pos (2U)
#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)
#define GPIO_OTYPER_OT3_Pos (3U)
#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)
#define GPIO_OTYPER_OT4_Pos (4U)
#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)
#define GPIO_OTYPER_OT5_Pos (5U)
#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)
#define GPIO_OTYPER_OT6_Pos (6U)
#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)
#define GPIO_OTYPER_OT7_Pos (7U)
#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)
#define GPIO_OTYPER_OT8_Pos (8U)
#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)
#define GPIO_OTYPER_OT9_Pos (9U)
#define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
#define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
#define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
#define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
#define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
#define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
#define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
#define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
#define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
#define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
#define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
#define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
#define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
#define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
#define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
#define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
#define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPDR0_Msk
#define GPIO_PUPDR_PUPDR0_0 (0x1UL << GPIO_PUPDR_PUPDR0_Pos)
#define GPIO_PUPDR_PUPDR0_1 (0x2UL << GPIO_PUPDR_PUPDR0_Pos)
#define GPIO_PUPDR_PUPDR0_Msk (0x3UL << GPIO_PUPDR_PUPDR0_Pos)
#define GPIO_PUPDR_PUPDR0_Pos (0U)
#define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPDR1_Msk
#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPDR10_Msk
#define GPIO_PUPDR_PUPDR10_0 (0x1UL << GPIO_PUPDR_PUPDR10_Pos)
#define GPIO_PUPDR_PUPDR10_1 (0x2UL << GPIO_PUPDR_PUPDR10_Pos)
#define GPIO_PUPDR_PUPDR10_Msk (0x3UL << GPIO_PUPDR_PUPDR10_Pos)
#define GPIO_PUPDR_PUPDR10_Pos (20U)
#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPDR11_Msk
#define GPIO_PUPDR_PUPDR11_0 (0x1UL << GPIO_PUPDR_PUPDR11_Pos)
#define GPIO_PUPDR_PUPDR11_1 (0x2UL << GPIO_PUPDR_PUPDR11_Pos)
#define GPIO_PUPDR_PUPDR11_Msk (0x3UL << GPIO_PUPDR_PUPDR11_Pos)
#define GPIO_PUPDR_PUPDR11_Pos (22U)
#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPDR12_Msk
#define GPIO_PUPDR_PUPDR12_0 (0x1UL << GPIO_PUPDR_PUPDR12_Pos)
#define GPIO_PUPDR_PUPDR12_1 (0x2UL << GPIO_PUPDR_PUPDR12_Pos)
#define GPIO_PUPDR_PUPDR12_Msk (0x3UL << GPIO_PUPDR_PUPDR12_Pos)
#define GPIO_PUPDR_PUPDR12_Pos (24U)
#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPDR13_Msk
#define GPIO_PUPDR_PUPDR13_0 (0x1UL << GPIO_PUPDR_PUPDR13_Pos)
#define GPIO_PUPDR_PUPDR13_1 (0x2UL << GPIO_PUPDR_PUPDR13_Pos)
#define GPIO_PUPDR_PUPDR13_Msk (0x3UL << GPIO_PUPDR_PUPDR13_Pos)
#define GPIO_PUPDR_PUPDR13_Pos (26U)
#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPDR14_Msk
#define GPIO_PUPDR_PUPDR14_0 (0x1UL << GPIO_PUPDR_PUPDR14_Pos)
#define GPIO_PUPDR_PUPDR14_1 (0x2UL << GPIO_PUPDR_PUPDR14_Pos)
#define GPIO_PUPDR_PUPDR14_Msk (0x3UL << GPIO_PUPDR_PUPDR14_Pos)
#define GPIO_PUPDR_PUPDR14_Pos (28U)
#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPDR15_Msk
#define GPIO_PUPDR_PUPDR15_0 (0x1UL << GPIO_PUPDR_PUPDR15_Pos)
#define GPIO_PUPDR_PUPDR15_1 (0x2UL << GPIO_PUPDR_PUPDR15_Pos)
#define GPIO_PUPDR_PUPDR15_Msk (0x3UL << GPIO_PUPDR_PUPDR15_Pos)
#define GPIO_PUPDR_PUPDR15_Pos (30U)
#define GPIO_PUPDR_PUPDR1_0 (0x1UL << GPIO_PUPDR_PUPDR1_Pos)
#define GPIO_PUPDR_PUPDR1_1 (0x2UL << GPIO_PUPDR_PUPDR1_Pos)
#define GPIO_PUPDR_PUPDR1_Msk (0x3UL << GPIO_PUPDR_PUPDR1_Pos)
#define GPIO_PUPDR_PUPDR1_Pos (2U)
#define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPDR2_Msk
#define GPIO_PUPDR_PUPDR2_0 (0x1UL << GPIO_PUPDR_PUPDR2_Pos)
#define GPIO_PUPDR_PUPDR2_1 (0x2UL << GPIO_PUPDR_PUPDR2_Pos)
#define GPIO_PUPDR_PUPDR2_Msk (0x3UL << GPIO_PUPDR_PUPDR2_Pos)
#define GPIO_PUPDR_PUPDR2_Pos (4U)
#define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPDR3_Msk
#define GPIO_PUPDR_PUPDR3_0 (0x1UL << GPIO_PUPDR_PUPDR3_Pos)
#define GPIO_PUPDR_PUPDR3_1 (0x2UL << GPIO_PUPDR_PUPDR3_Pos)
#define GPIO_PUPDR_PUPDR3_Msk (0x3UL << GPIO_PUPDR_PUPDR3_Pos)
#define GPIO_PUPDR_PUPDR3_Pos (6U)
#define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPDR4_Msk
#define GPIO_PUPDR_PUPDR4_0 (0x1UL << GPIO_PUPDR_PUPDR4_Pos)
#define GPIO_PUPDR_PUPDR4_1 (0x2UL << GPIO_PUPDR_PUPDR4_Pos)
#define GPIO_PUPDR_PUPDR4_Msk (0x3UL << GPIO_PUPDR_PUPDR4_Pos)
#define GPIO_PUPDR_PUPDR4_Pos (8U)
#define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPDR5_Msk
#define GPIO_PUPDR_PUPDR5_0 (0x1UL << GPIO_PUPDR_PUPDR5_Pos)
#define GPIO_PUPDR_PUPDR5_1 (0x2UL << GPIO_PUPDR_PUPDR5_Pos)
#define GPIO_PUPDR_PUPDR5_Msk (0x3UL << GPIO_PUPDR_PUPDR5_Pos)
#define GPIO_PUPDR_PUPDR5_Pos (10U)
#define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPDR6_Msk
#define GPIO_PUPDR_PUPDR6_0 (0x1UL << GPIO_PUPDR_PUPDR6_Pos)
#define GPIO_PUPDR_PUPDR6_1 (0x2UL << GPIO_PUPDR_PUPDR6_Pos)
#define GPIO_PUPDR_PUPDR6_Msk (0x3UL << GPIO_PUPDR_PUPDR6_Pos)
#define GPIO_PUPDR_PUPDR6_Pos (12U)
#define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPDR7_Msk
#define GPIO_PUPDR_PUPDR7_0 (0x1UL << GPIO_PUPDR_PUPDR7_Pos)
#define GPIO_PUPDR_PUPDR7_1 (0x2UL << GPIO_PUPDR_PUPDR7_Pos)
#define GPIO_PUPDR_PUPDR7_Msk (0x3UL << GPIO_PUPDR_PUPDR7_Pos)
#define GPIO_PUPDR_PUPDR7_Pos (14U)
#define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPDR8_Msk
#define GPIO_PUPDR_PUPDR8_0 (0x1UL << GPIO_PUPDR_PUPDR8_Pos)
#define GPIO_PUPDR_PUPDR8_1 (0x2UL << GPIO_PUPDR_PUPDR8_Pos)
#define GPIO_PUPDR_PUPDR8_Msk (0x3UL << GPIO_PUPDR_PUPDR8_Pos)
#define GPIO_PUPDR_PUPDR8_Pos (16U)
#define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPDR9_Msk
#define GPIO_PUPDR_PUPDR9_0 (0x1UL << GPIO_PUPDR_PUPDR9_Pos)
#define GPIO_PUPDR_PUPDR9_1 (0x2UL << GPIO_PUPDR_PUPDR9_Pos)
#define GPIO_PUPDR_PUPDR9_Msk (0x3UL << GPIO_PUPDR_PUPDR9_Pos)
#define GPIO_PUPDR_PUPDR9_Pos (18U)
#define GPS_ADVSTATUS_OFFSET 14
#define GPS_ALTMSL_OFFSET 22
#define GPS_BACKEND_DEBUGGING 0
#define GPS_BAUD_TIME_MS 1200
#define GPS_BLENDED_INSTANCE GPS_MAX_RECEIVERS
#define GPS_HDOP_GOOD_DEFAULT 140
#define GPS_HDOP_OFFSET 6
#define GPS_INFO_FLAGS_3D_FIX (1 << GPS_INFO_FLAGS_3D_FIX_BIT)
#define GPS_INFO_FLAGS_3D_FIX_BIT (5)
#define GPS_INFO_FLAGS_GPS_DATA_RECEIVED (1 << GPS_INFO_FLAGS_GPS_DATA_RECEIVED_BIT)
#define GPS_INFO_FLAGS_GPS_DATA_RECEIVED_BIT (4)
#define GPS_INFO_FLAGS_GPS_FIX_VALID (1 << GPS_INFO_FLAGS_GPS_FIX_VALID_BIT)
#define GPS_INFO_FLAGS_GPS_FIX_VALID_BIT (3)
#define GPS_INFO_FLAGS_IS_EAST (1 << GPS_INFO_FLAGS_IS_EAST_BIT)
#define GPS_INFO_FLAGS_IS_EAST_BIT (1)
#define GPS_INFO_FLAGS_IS_NORTH (1 << GPS_INFO_FLAGS_IS_NORTH_BIT)
#define GPS_INFO_FLAGS_IS_NORTH_BIT (0)
#define GPS_INFO_FLAGS_LONGITUDE_GREATER_99 (1 << GPS_INFO_FLAGS_LONGITUDE_GREATER_99_BIT)
#define GPS_INFO_FLAGS_LONGITUDE_GREATER_99_BIT (2)
#define GPS_INFO_FLAGS_NEGATIVE_ALT (1 << GPS_INFO_FLAGS_NEGATIVE_ALT_BIT)
#define GPS_INFO_FLAGS_NEGATIVE_ALT_BIT (7)
#define GPS_LEAPSECONDS_MILLIS 18000ULL
#define GPS_MAX_INSTANCES (GPS_MAX_RECEIVERS + 1)
#define GPS_MAX_RATE_MS 200
#define GPS_MAX_RECEIVERS 2
#define GPS_MOVING_BASELINE GPS_MAX_RECEIVERS>1
#define GPS_PPS_EMULATION 0
#define GPS_RTK_INJECT_TO_ALL 127
#define GPS_SATS_LIMIT 0xF
#define GPS_SBF_STREAM_NUMBER 1
#define GPS_SPEED_MIN 3
#define GPS_STATUS_LIMIT 0x3
#define GPS_STATUS_OFFSET 4
#define GPS_TIMEOUT_MS 4000u
#define GPS_UAVCAN_DEBUGGING 0
#define GPS_UNKNOWN_DOP UINT16_MAX
#define GPS_VEL_YAW_ALIGN_COUNT_THRESHOLD 5
#define GPS_VEL_YAW_ALIGN_MAX_ANG_ERR 15.0F
#define GPS_VEL_YAW_ALIGN_MIN_SPD 1.0F
#define GRAVITY_MSS 9.80665f
#define GREEN 2
#define GRIPPER_AUTOCLOSE_DEFAULT 0.0
#define GRIPPER_GRAB_PWM_DEFAULT 1900
#define GRIPPER_NEUTRAL_PWM_DEFAULT 1500
#define GRIPPER_REGRAB_DEFAULT 0
#define GRIPPER_RELEASE_PWM_DEFAULT 1100
#define GRSTCTL_AHBIDL (1U << 31)
#define GRSTCTL_CSRST (1U << 0)
#define GRSTCTL_FCRST (1U << 2)
#define GRSTCTL_HSRST (1U << 1)
#define GRSTCTL_RXFFLSH (1U << 4)
#define GRSTCTL_TXFFLSH (1U << 5)
#define GRSTCTL_TXFNUM(n) ((n) << 6)
#define GRSTCTL_TXFNUM_MASK (31U << 6)
#define GRXFSIZ_RXFD(n) ((n) << 0)
#define GRXFSIZ_RXFD_MASK (0xFFFFU << 0)
#define GRXSTSP_BCNT(n) ((n) << 4)
#define GRXSTSP_BCNT_MASK (0x7FFU << 4)
#define GRXSTSP_BCNT_OFF 4
#define GRXSTSP_CHNUM(n) ((n) << 0)
#define GRXSTSP_CHNUM_MASK (15U << 0)
#define GRXSTSP_DPID(n) ((n) << 15)
#define GRXSTSP_DPID_MASK (3U << 15)
#define GRXSTSP_EPNUM(n) ((n) << 0)
#define GRXSTSP_EPNUM_MASK (15U << 0)
#define GRXSTSP_EPNUM_OFF 0
#define GRXSTSP_OUT_COMP GRXSTSP_PKTSTS(3)
#define GRXSTSP_OUT_DATA GRXSTSP_PKTSTS(2)
#define GRXSTSP_OUT_GLOBAL_NAK GRXSTSP_PKTSTS(1)
#define GRXSTSP_PKTSTS(n) ((n) << 17)
#define GRXSTSP_PKTSTS_MASK (15U << 17)
#define GRXSTSP_SETUP_COMP GRXSTSP_PKTSTS(4)
#define GRXSTSP_SETUP_DATA GRXSTSP_PKTSTS(6)
#define GRXSTSR_BCNT(n) ((n) << 4)
#define GRXSTSR_BCNT_MASK (0x7FFU << 4)
#define GRXSTSR_CHNUM(n) ((n) << 0)
#define GRXSTSR_CHNUM_MASK (15U << 0)
#define GRXSTSR_DPID(n) ((n) << 15)
#define GRXSTSR_DPID_MASK (3U << 15)
#define GRXSTSR_EPNUM(n) ((n) << 0)
#define GRXSTSR_EPNUM_MASK (15U << 0)
#define GRXSTSR_OUT_COMP GRXSTSR_PKTSTS(3)
#define GRXSTSR_OUT_DATA GRXSTSR_PKTSTS(2)
#define GRXSTSR_OUT_GLOBAL_NAK GRXSTSR_PKTSTS(1)
#define GRXSTSR_PKTSTS(n) ((n) << 17)
#define GRXSTSR_PKTSTS_MASK (15U << 17)
#define GRXSTSR_SETUP_COMP GRXSTSR_PKTSTS(4)
#define GRXSTSR_SETUP_DATA GRXSTSR_PKTSTS(6)
#define GSCALAR(v,name,def) { name, &AP_PARAM_VEHICLE_NAME.g.v, {def_value : def}, 0, Parameters::k_param_ ## v, AP_PARAM_VEHICLE_NAME.g.v.vtype }
#define GSCALE_P_NSE_DEFAULT 5.0E-04f
#define GSF_YAW_ACCURACY_THRESHOLD_DEG 15.0f
#define GSF_YAW_VALID_HISTORY_THRESHOLD 5
#define GUSBCFG_CTXPKT (1U << 31)
#define GUSBCFG_FDMOD (1U << 30)
#define GUSBCFG_FHMOD (1U << 29)
#define GUSBCFG_HNPCAP (1U << 9)
#define GUSBCFG_PHYSEL (1U << 6)
#define GUSBCFG_SRPCAP (1U << 8)
#define GUSBCFG_TOCAL(n) ((n) << 0)
#define GUSBCFG_TOCAL_MASK (7U << 0)
#define GUSBCFG_TRDT(n) ((n) << 10)
#define GUSBCFG_TRDT_MASK (15U << 10)
#define GYRO_BACKEND_SAMPLE_RATE 2000
#define GYRO_BIAS_LIMIT 0.5f
#define GYRO_DLPF_CFG_154HZ 0x02
#define GYRO_DLPF_CFG_17HZ 0x05
#define GYRO_DLPF_CFG_188HZ 0x01
#define GYRO_DLPF_CFG_229HZ 0x00
#define GYRO_DLPF_CFG_35HZ 0x04
#define GYRO_DLPF_CFG_376HZ 0x07
#define GYRO_DLPF_CFG_73HZ 0x03
#define GYRO_DLPF_CFG_9HZ 0x06
#define GYRO_DLPF_CFG_SHIFT 0x03
#define GYRO_INIT_MAX_DIFF_DPS 0.1f
#define GYRO_P_NSE_DEFAULT 1.5E-02f
#define GYRO_P_NSE_DEFAULT 3.0E-02f
#define G_FILT 0x2424
#define HAINTMSK_HAINTM(n) ((n) << 0)
#define HAINTMSK_HAINTM_MASK (0xFFFFU << 0)
#define HAINT_HAINT(n) ((n) << 0)
#define HAINT_HAINT_MASK (0xFFFFU << 0)
#define HALF_SQRT_2 0.70710678118654752440084436210485
#define HALF_SQRT_2_MINUS_SQTR_2 0.38268343236508972626808144923416
#define HALF_SQRT_2_PlUS_SQRT_2 0.92387953251128673848313610506011
#define HALF_SQRT_HALF_TIMES_TWO_MINUS_SQRT_TWO 0.27059805007309845059637609665515
#define HALF_SQRT_HALF_TIMES_TWO_PLUS_SQRT_TWO 0.65328148243818828788676000840496
#define HAL_ADC_H 
#define HAL_ADC_LLD_H 
#define HAL_ADSB_BACKEND_DEFAULT_ENABLED HAL_ADSB_ENABLED
#define HAL_ADSB_ENABLED BOARD_FLASH_SIZE > 1024
#define HAL_ADSB_SAGETECH_ENABLED HAL_ADSB_BACKEND_DEFAULT_ENABLED
#define HAL_ADSB_SAGETECH_MXS_ENABLED HAL_ADSB_BACKEND_DEFAULT_ENABLED && CONFIG_HAL_BOARD == HAL_BOARD_SITL
#define HAL_ADSB_UAVIONIX_MAVLINK_ENABLED HAL_ADSB_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define HAL_ADSB_UCP_ENABLED HAL_ADSB_BACKEND_DEFAULT_ENABLED
#define HAL_AHRS_EKF_TYPE_DEFAULT 3
#define HAL_AIRSPEED_BUS_DEFAULT 1
#define HAL_ANALOG_PINS { 0, 0, 2*3.30/4096 }, { 8, 8, 3.30/4096 }, { 9, 9, 3*3.30/4096 }, { 10, 10, 3.30/4096 }, { 13, 13, 3.30/4096 },
#define HAL_AP_FETTEC_CONFIGURE_ESCS 1
#define HAL_AP_FETTEC_ESC_BEEP 0
#define HAL_AP_FETTEC_ESC_LIGHT 0
#define HAL_AP_FETTEC_HALF_DUPLEX 0
#define HAL_AP_FETTEC_ONEWIRE_GET_STATIC_INFO 0
#define HAL_ARM_GPIO_POL_INVERT 0
#define HAL_BARO_20789_I2C_I2C 14
#define HAL_BARO_20789_I2C_SPI 15
#define HAL_BARO_BMP085_I2C_ADDR (0x77)
#define HAL_BARO_BMP280_I2C_ADDR (0x76)
#define HAL_BARO_BMP280_I2C_ADDR2 (0x77)
#define HAL_BARO_BMP280_NAME "bmp280"
#define HAL_BARO_BMP388_I2C_ADDR (0x76)
#define HAL_BARO_BMP388_I2C_ADDR2 (0x77)
#define HAL_BARO_BMP581_I2C_ADDR (0x46)
#define HAL_BARO_BMP581_I2C_ADDR2 (0x47)
#define HAL_BARO_DEFAULT HAL_BARO_NONE
#define HAL_BARO_DPS280_I2C_ADDR 0x76
#define HAL_BARO_DPS280_I2C_ADDR2 0x77
#define HAL_BARO_EXTERNAL_BUS_DEFAULT -1
#define HAL_BARO_FBM320_I2C_ADDR 0x6C
#define HAL_BARO_FBM320_I2C_ADDR2 0x6D
#define HAL_BARO_FILTER_DEFAULT 0
#define HAL_BARO_HIL_UNUSED 6
#define HAL_BARO_ICM20789_I2C_ADDR 0x63
#define HAL_BARO_KELLERLD_I2C_ADDR 0x40
#define HAL_BARO_LPS22H_NAME "lps22h"
#define HAL_BARO_LPS25H_I2C_ADDR 0x5D
#define HAL_BARO_LPS25H_I2C_BUS 0
#define HAL_BARO_LPS25H_IMU_I2C 17
#define HAL_BARO_MS5607_I2C_ADDR 0x77
#define HAL_BARO_MS5611_I2C_ADDR 0x77
#define HAL_BARO_MS5611_I2C_ADDR2 0x76
#define HAL_BARO_MS5611_NAME "ms5611"
#define HAL_BARO_MS5611_SPI_EXT_NAME "ms5611_ext"
#define HAL_BARO_MS5611_SPI_INT_NAME "ms5611_int"
#define HAL_BARO_MS5637_I2C_ADDR 0x76
#define HAL_BARO_MS5837_I2C_ADDR 0x76
#define HAL_BARO_NONE 0
#define HAL_BARO_PROBE1 ADD_BACKEND(AP_Baro_MS56XX::probe(*this,GET_I2C_DEVICE(0,0x77)))
#define HAL_BARO_PROBE2 ADD_BACKEND(AP_Baro_BMP388::probe(*this,GET_I2C_DEVICE(1,0x76)))
#define HAL_BARO_PROBE_EXT_DEFAULT 0
#define HAL_BARO_PROBE_LIST HAL_BARO_PROBE1;HAL_BARO_PROBE2
#define HAL_BARO_SPL06_I2C_ADDR (0x76)
#define HAL_BARO_SPL06_I2C_ADDR2 (0x77)
#define HAL_BARO_WIND_COMP_ENABLED 1
#define HAL_BATTMON_INA2XX_ADDR 0
#define HAL_BATTMON_INA2XX_BUS 0
#define HAL_BATT_CURR_PIN 1
#define HAL_BATT_CURR_SCALE 24.0
#define HAL_BATT_VOLT_PIN 0
#define HAL_BATT_VOLT_SCALE 18.0
#define HAL_BOARD_CHIBIOS 10
#define HAL_BOARD_EMPTY 99
#define HAL_BOARD_ESP32 12
#define HAL_BOARD_INIT_HOOK_CALL 
#define HAL_BOARD_INIT_HOOK_DEFINE 
#define HAL_BOARD_LINUX 7
#define HAL_BOARD_LOG_DIRECTORY "/APM/LOGS"
#define HAL_BOARD_NAME "ChibiOS"
#define HAL_BOARD_QURT 13
#define HAL_BOARD_SITL 3
#define HAL_BOARD_STORAGE_DIRECTORY "/APM"
#define HAL_BOARD_SUBTYPE_CHIBIOS_FMUV3 5001
#define HAL_BOARD_SUBTYPE_CHIBIOS_FMUV5 5013
#define HAL_BOARD_SUBTYPE_CHIBIOS_GENERIC 5009
#define HAL_BOARD_SUBTYPE_CHIBIOS_SKYVIPER_F412 5000
#define HAL_BOARD_SUBTYPE_ESP32_BUZZ 6003
#define HAL_BOARD_SUBTYPE_ESP32_DIY 6001
#define HAL_BOARD_SUBTYPE_ESP32_EMPTY 6004
#define HAL_BOARD_SUBTYPE_ESP32_ICARUS 6002
#define HAL_BOARD_SUBTYPE_ESP32_NICK 6006
#define HAL_BOARD_SUBTYPE_ESP32_S3DEVKIT 6007
#define HAL_BOARD_SUBTYPE_ESP32_S3EMPTY 6008
#define HAL_BOARD_SUBTYPE_ESP32_TOMTE76 6005
#define HAL_BOARD_SUBTYPE_LINUX_AERO 1015
#define HAL_BOARD_SUBTYPE_LINUX_BBBMINI 1005
#define HAL_BOARD_SUBTYPE_LINUX_BEBOP 1006
#define HAL_BOARD_SUBTYPE_LINUX_BH 1010
#define HAL_BOARD_SUBTYPE_LINUX_BLUE 1018
#define HAL_BOARD_SUBTYPE_LINUX_CANZERO 1026
#define HAL_BOARD_SUBTYPE_LINUX_DARK 1016
#define HAL_BOARD_SUBTYPE_LINUX_DISCO 1014
#define HAL_BOARD_SUBTYPE_LINUX_EDGE 1020
#define HAL_BOARD_SUBTYPE_LINUX_ERLEBOARD 1001
#define HAL_BOARD_SUBTYPE_LINUX_ERLEBRAIN2 1009
#define HAL_BOARD_SUBTYPE_LINUX_NAVIGATOR 1023
#define HAL_BOARD_SUBTYPE_LINUX_NAVIO 1003
#define HAL_BOARD_SUBTYPE_LINUX_NAVIO2 1013
#define HAL_BOARD_SUBTYPE_LINUX_NONE 1000
#define HAL_BOARD_SUBTYPE_LINUX_OBAL_V1 1025
#define HAL_BOARD_SUBTYPE_LINUX_OCPOC_ZYNQ 1019
#define HAL_BOARD_SUBTYPE_LINUX_POCKET 1022
#define HAL_BOARD_SUBTYPE_LINUX_PXF 1002
#define HAL_BOARD_SUBTYPE_LINUX_PXFMINI 1012
#define HAL_BOARD_SUBTYPE_LINUX_RST_ZYNQ 1021
#define HAL_BOARD_SUBTYPE_LINUX_VNAV 1024
#define HAL_BOARD_SUBTYPE_LINUX_ZYNQ 1004
#define HAL_BOARD_SUBTYPE_NONE -1
#define HAL_BOARD_TERRAIN_DIRECTORY "/APM/TERRAIN"
#define HAL_BRD_OPTIONS_DEFAULT BOARD_OPTION_WATCHDOG
#define HAL_BUFFERED_SERIAL_H 
#define HAL_BUFFERS_H 
#define HAL_BUTTON_ENABLED 1
#define HAL_BUZZER_PIN -1
#define HAL_BinarySemaphore ChibiOS::BinarySemaphore
#define HAL_CAL_ALWAYS_REBOOT 0
#define HAL_CANFD_SUPPORTED 0
#define HAL_CANMANAGER_ENABLED (HAL_MAX_CAN_PROTOCOL_DRIVERS > 0)
#define HAL_CAN_BASE_LIST reinterpret_cast<bxcan::CanType*>(uintptr_t(CAN1_BASE)),reinterpret_cast<bxcan::CanType*>(uintptr_t(CAN2_BASE))
#define HAL_CAN_DRIVER_DEFAULT 0
#define HAL_CAN_H 
#define HAL_CAN_IFACE1_ENABLE 
#define HAL_CAN_IFACE2_ENABLE 
#define HAL_CAN_IFACES 2
#define HAL_CAN_INTERFACE_LIST 0,1
#define HAL_CAN_INTERFACE_REV_LIST 0,1,-1
#define HAL_CAN_RX_QUEUE_SIZE 128
#define HAL_CC_MEMORY_REGIONS {0x20020000, 0x20080000, CRASH_CATCHER_BYTE }, {0x20000000, 0x20010000, CRASH_CATCHER_BYTE }, {0x20010000, 0x20020000, CRASH_CATCHER_BYTE }
#define HAL_CHANNELS_H 
#define HAL_COMPASS_AK09916_I2C_ADDR 0x0C
#define HAL_COMPASS_AUTO_ROT_DEFAULT 2
#define HAL_COMPASS_FILTER_DEFAULT 0
#define HAL_COMPASS_HMC5843_I2C_ADDR 0x1E
#define HAL_COMPASS_HMC5843_NAME "hmc5843"
#define HAL_COMPASS_ICM20948_I2C_ADDR 0x69
#define HAL_COMPASS_ICM20948_I2C_ADDR2 0x68
#define HAL_COMPASS_IST8308_I2C_ADDR 0x0C
#define HAL_COMPASS_IST8310_I2C_ADDR 0x0E
#define HAL_COMPASS_LIS3MDL_I2C_ADDR 0x1c
#define HAL_COMPASS_LIS3MDL_I2C_ADDR2 0x1e
#define HAL_COMPASS_LIS3MDL_NAME "lis3mdl"
#define HAL_COMPASS_MAX_SENSORS 3
#define HAL_COMPASS_MMC3416_I2C_ADDR 0x30
#define HAL_COMPASS_MMC5xx3_I2C_ADDR 0x30
#define HAL_COMPASS_QMC5883L_I2C_ADDR 0x0D
#define HAL_COMPASS_QMC5883L_ORIENTATION_EXTERNAL ROTATION_ROLL_180
#define HAL_COMPASS_QMC5883L_ORIENTATION_INTERNAL ROTATION_ROLL_180_YAW_270
#define HAL_COMPASS_QMC5883P_I2C_ADDR 0x2C
#define HAL_COMPASS_QMC5883P_ORIENTATION_EXTERNAL ROTATION_ROLL_180
#define HAL_COMPASS_QMC5883P_ORIENTATION_INTERNAL ROTATION_ROLL_180_YAW_270
#define HAL_COMPASS_RM3100_I2C_ADDR1 0x20
#define HAL_COMPASS_RM3100_I2C_ADDR2 0x21
#define HAL_COMPASS_RM3100_I2C_ADDR3 0x22
#define HAL_COMPASS_RM3100_I2C_ADDR4 0x23
#define HAL_CPU_CLASS_1000 4
#define HAL_CPU_CLASS_150 3
#define HAL_CRASH_SERIAL_PORT UART5
#define HAL_CRASH_SERIAL_PORT_CLOCK STM32_UART5CLK
#define HAL_CRSF_TELEM_ENABLED AP_RCPROTOCOL_CRSF_ENABLED && AP_FRSKY_SPORT_PASSTHROUGH_ENABLED
#define HAL_CRSF_TELEM_TEXT_SELECTION_ENABLED OSD_ENABLED && OSD_PARAM_ENABLED && HAL_CRSF_TELEM_ENABLED && BOARD_FLASH_SIZE > 1024
#define HAL_CRYPTO_H 
#define HAL_CRY_ENFORCE_FALLBACK FALSE
#define HAL_CRY_USE_FALLBACK FALSE
#define HAL_DAC_H 
#define HAL_DEFAULT_BOOT_DELAY 0
#define HAL_DEFAULT_INS_FAST_SAMPLE 7
#define HAL_DEVICE_THREAD_STACK 1024
#define HAL_DISPLAY_ENABLED 1
#define HAL_DSHOT_ALARM_ENABLED (HAL_PWM_COUNT>0)
#define HAL_DSHOT_ENABLED 1
#define HAL_EFI_ENABLED BOARD_FLASH_SIZE > 1024
#define HAL_EFL_H 
#define HAL_EICU_H_ 
#define HAL_EKF_IMU_MASK_DEFAULT 3
#define HAL_ENABLE_DFU_BOOT FALSE
#define HAL_ENABLE_DRONECAN_DRIVERS HAL_CANMANAGER_ENABLED
#define HAL_ENABLE_SAVE_PERSISTENT_PARAMS (defined(STM32F7) || defined(STM32H7))
#define HAL_ENABLE_SENDING_STATS BOARD_FLASH_SIZE >= 256
#define HAL_ENABLE_THREAD_STATISTICS 1
#define HAL_EXPECTED_SYSCLOCK 216000000
#define HAL_EXTERNAL_AHRS_DEFAULT 0
#define HAL_EXTERNAL_AHRS_ENABLED BOARD_FLASH_SIZE > 1024
#define HAL_FAILED true
#define HAL_FILES_H 
#define HAL_FLASH_H 
#define HAL_FLASH_PROTECTION 0
#define HAL_FORWARD_OTG2_SERIAL 0
#define HAL_FORWARD_OTG2_SERIAL_LOCK_KEY 0x23565283UL
#define HAL_FRAME_TYPE_DEFAULT AP_Motors::MOTOR_FRAME_TYPE_X
#define HAL_GCS_ENABLED 1
#define HAL_GENERATOR_ENABLED 1
#define HAL_GPIO_ALT 2
#define HAL_GPIO_A_LED_PIN 90
#define HAL_GPIO_B_LED_PIN 92
#define HAL_GPIO_INPUT 0
#define HAL_GPIO_INTERRUPT_PORT EXT_MODE_GPIOD
#define HAL_GPIO_LED_OFF (!HAL_GPIO_LED_ON)
#define HAL_GPIO_LED_ON 0
#define HAL_GPIO_LINE_GPIO50 PAL_LINE(GPIOE,14U)
#define HAL_GPIO_LINE_GPIO51 PAL_LINE(GPIOA,10U)
#define HAL_GPIO_LINE_GPIO52 PAL_LINE(GPIOE,11U)
#define HAL_GPIO_LINE_GPIO53 PAL_LINE(GPIOA,8U)
#define HAL_GPIO_LINE_GPIO54 PAL_LINE(GPIOD,13U)
#define HAL_GPIO_LINE_GPIO55 PAL_LINE(GPIOD,14U)
#define HAL_GPIO_LINE_GPIO56 PAL_LINE(GPIOH,6U)
#define HAL_GPIO_LINE_GPIO57 PAL_LINE(GPIOH,9U)
#define HAL_GPIO_LINE_GPIO77 PAL_LINE(GPIOF,9U)
#define HAL_GPIO_LINE_GPIO80 PAL_LINE(GPIOB,10U)
#define HAL_GPIO_LINE_GPIO90 PAL_LINE(GPIOE,5U)
#define HAL_GPIO_LINE_GPIO91 PAL_LINE(GPIOE,4U)
#define HAL_GPIO_LINE_GPIO92 PAL_LINE(GPIOE,3U)
#define HAL_GPIO_OUTPUT 1
#define HAL_GPIO_PINS { { 50, true, 1, PAL_LINE(GPIOE,14U)}, { 51, true, 2, PAL_LINE(GPIOA,10U)}, { 52, true, 3, PAL_LINE(GPIOE,11U)}, { 53, true, 4, PAL_LINE(GPIOA,8U)}, { 54, true, 5, PAL_LINE(GPIOD,13U)}, { 55, true, 6, PAL_LINE(GPIOD,14U)}, { 56, true, 7, PAL_LINE(GPIOH,6U)}, { 57, true, 8, PAL_LINE(GPIOH,9U)}, { 77, true, 0, PAL_LINE(GPIOF,9U)}, { 80, true, 0, PAL_LINE(GPIOB,10U)}, { 90, true, 0, PAL_LINE(GPIOE,5U)}, { 91, true, 0, PAL_LINE(GPIOE,4U)}, { 92, true, 0, PAL_LINE(GPIOE,3U)}, }
#define HAL_GPIO_PIN_BATT_CURRENT_SENS PAL_LINE(GPIOC,0U)
#define HAL_GPIO_PIN_BATT_VOLTAGE_SENS PAL_LINE(GPIOC,3U)
#define HAL_GPIO_PIN_CAN1_RX PAL_LINE(GPIOD,0U)
#define HAL_GPIO_PIN_CAN1_TX PAL_LINE(GPIOD,1U)
#define HAL_GPIO_PIN_CAN2_RX PAL_LINE(GPIOB,12U)
#define HAL_GPIO_PIN_CAN2_TX PAL_LINE(GPIOB,6U)
#define HAL_GPIO_PIN_DRDY4_ICM20602 PAL_LINE(GPIOF,2U)
#define HAL_GPIO_PIN_FRAM_CS PAL_LINE(GPIOG,7U)
#define HAL_GPIO_PIN_HEATER_EN PAL_LINE(GPIOB,10U)
#define HAL_GPIO_PIN_I2C1_SCL PAL_LINE(GPIOB,8U)
#define HAL_GPIO_PIN_I2C1_SDA PAL_LINE(GPIOB,7U)
#define HAL_GPIO_PIN_I2C2_SCL PAL_LINE(GPIOF,1U)
#define HAL_GPIO_PIN_I2C2_SDA PAL_LINE(GPIOF,0U)
#define HAL_GPIO_PIN_I2C3_SCL PAL_LINE(GPIOH,7U)
#define HAL_GPIO_PIN_I2C3_SDA PAL_LINE(GPIOH,8U)
#define HAL_GPIO_PIN_I2C4_SCL PAL_LINE(GPIOF,14U)
#define HAL_GPIO_PIN_I2C4_SDA PAL_LINE(GPIOF,15U)
#define HAL_GPIO_PIN_ICM20602_CS PAL_LINE(GPIOI,9U)
#define HAL_GPIO_PIN_JTCK_SWCLK PAL_LINE(GPIOA,14U)
#define HAL_GPIO_PIN_JTMS_SWDIO PAL_LINE(GPIOA,13U)
#define HAL_GPIO_PIN_LED_BLUE PAL_LINE(GPIOE,3U)
#define HAL_GPIO_PIN_LED_GREEN PAL_LINE(GPIOE,4U)
#define HAL_GPIO_PIN_LED_RED PAL_LINE(GPIOE,5U)
#define HAL_GPIO_PIN_MPU_BOARD_CS PAL_LINE(GPIOI,8U)
#define HAL_GPIO_PIN_MPU_BOARD_DRDY PAL_LINE(GPIOI,6U)
#define HAL_GPIO_PIN_MPU_FPC_CS PAL_LINE(GPIOH,5U)
#define HAL_GPIO_PIN_MPU_FPC_DRDY PAL_LINE(GPIOH,12U)
#define HAL_GPIO_PIN_OTG_FS_DM PAL_LINE(GPIOA,11U)
#define HAL_GPIO_PIN_OTG_FS_DP PAL_LINE(GPIOA,12U)
#define HAL_GPIO_PIN_RSSI_IN PAL_LINE(GPIOB,0U)
#define HAL_GPIO_PIN_SCALED_V3V3 PAL_LINE(GPIOA,0U)
#define HAL_GPIO_PIN_SDMMC2_CK PAL_LINE(GPIOD,6U)
#define HAL_GPIO_PIN_SDMMC2_CMD PAL_LINE(GPIOD,7U)
#define HAL_GPIO_PIN_SDMMC2_D0 PAL_LINE(GPIOG,9U)
#define HAL_GPIO_PIN_SDMMC2_D1 PAL_LINE(GPIOG,10U)
#define HAL_GPIO_PIN_SDMMC2_D2 PAL_LINE(GPIOG,11U)
#define HAL_GPIO_PIN_SDMMC2_D3 PAL_LINE(GPIOG,12U)
#define HAL_GPIO_PIN_SPI1_MISO PAL_LINE(GPIOB,4U)
#define HAL_GPIO_PIN_SPI1_MOSI PAL_LINE(GPIOB,5U)
#define HAL_GPIO_PIN_SPI1_SCK PAL_LINE(GPIOA,5U)
#define HAL_GPIO_PIN_SPI2_MISO PAL_LINE(GPIOI,2U)
#define HAL_GPIO_PIN_SPI2_MOSI PAL_LINE(GPIOI,3U)
#define HAL_GPIO_PIN_SPI2_SCK PAL_LINE(GPIOI,1U)
#define HAL_GPIO_PIN_SPI3_MISO PAL_LINE(GPIOC,11U)
#define HAL_GPIO_PIN_SPI3_MOSI PAL_LINE(GPIOB,2U)
#define HAL_GPIO_PIN_SPI3_SCK PAL_LINE(GPIOC,10U)
#define HAL_GPIO_PIN_SPI5_MISO PAL_LINE(GPIOF,8U)
#define HAL_GPIO_PIN_SPI5_MOSI PAL_LINE(GPIOF,11U)
#define HAL_GPIO_PIN_SPI5_SCK PAL_LINE(GPIOF,7U)
#define HAL_GPIO_PIN_TIM12_CH1 PAL_LINE(GPIOH,6U)
#define HAL_GPIO_PIN_TIM12_CH2 PAL_LINE(GPIOH,9U)
#define HAL_GPIO_PIN_TIM14_CH1 PAL_LINE(GPIOF,9U)
#define HAL_GPIO_PIN_TIM1_CH1 PAL_LINE(GPIOA,8U)
#define HAL_GPIO_PIN_TIM1_CH2 PAL_LINE(GPIOE,11U)
#define HAL_GPIO_PIN_TIM1_CH3 PAL_LINE(GPIOA,10U)
#define HAL_GPIO_PIN_TIM1_CH4 PAL_LINE(GPIOE,14U)
#define HAL_GPIO_PIN_TIM4_CH2 PAL_LINE(GPIOD,13U)
#define HAL_GPIO_PIN_TIM4_CH3 PAL_LINE(GPIOD,14U)
#define HAL_GPIO_PIN_UART4_RX PAL_LINE(GPIOH,14U)
#define HAL_GPIO_PIN_UART4_TX PAL_LINE(GPIOH,13U)
#define HAL_GPIO_PIN_UART5_RX PAL_LINE(GPIOD,2U)
#define HAL_GPIO_PIN_UART5_TX PAL_LINE(GPIOB,9U)
#define HAL_GPIO_PIN_UART7_RX PAL_LINE(GPIOF,6U)
#define HAL_GPIO_PIN_UART7_TX PAL_LINE(GPIOE,8U)
#define HAL_GPIO_PIN_UART8_RX PAL_LINE(GPIOE,0U)
#define HAL_GPIO_PIN_UART8_TX PAL_LINE(GPIOE,1U)
#define HAL_GPIO_PIN_USART1_RX PAL_LINE(GPIOB,15U)
#define HAL_GPIO_PIN_USART1_TX PAL_LINE(GPIOB,14U)
#define HAL_GPIO_PIN_USART2_CTS PAL_LINE(GPIOD,3U)
#define HAL_GPIO_PIN_USART2_RTS PAL_LINE(GPIOD,4U)
#define HAL_GPIO_PIN_USART2_RX PAL_LINE(GPIOA,3U)
#define HAL_GPIO_PIN_USART2_TX PAL_LINE(GPIOD,5U)
#define HAL_GPIO_PIN_USART3_RX PAL_LINE(GPIOD,9U)
#define HAL_GPIO_PIN_USART3_TX PAL_LINE(GPIOD,8U)
#define HAL_GPIO_PIN_USART6_RX PAL_LINE(GPIOC,7U)
#define HAL_GPIO_PIN_USART6_TX PAL_LINE(GPIOC,6U)
#define HAL_GPIO_PIN_VDD_3V3_SENSORS2_EN PAL_LINE(GPIOD,15U)
#define HAL_GPIO_PIN_VDD_3V3_SENSORS3_EN PAL_LINE(GPIOE,7U)
#define HAL_GPIO_PIN_VDD_3V3_SENSORS4_EN PAL_LINE(GPIOG,8U)
#define HAL_GPIO_PIN_VDD_3V3_SENSORS_EN PAL_LINE(GPIOI,11U)
#define HAL_GPIO_PIN_VDD_3V5_LTE_EN PAL_LINE(GPIOG,4U)
#define HAL_GPIO_PIN_VDD_5V_HIPOWER_EN PAL_LINE(GPIOF,12U)
#define HAL_GPIO_PIN_VDD_5V_SENS PAL_LINE(GPIOB,1U)
#define HAL_GPS1_TYPE_DEFAULT 1
#define HAL_GPS_COM_PORT_DEFAULT 1
#define HAL_GPT_H 
#define HAL_GYROFFT_ENABLED (BOARD_FLASH_SIZE > 1024)
#define HAL_H 
#define HAL_HAVE_AP_ROMFS_EMBEDDED_H 1
#define HAL_HAVE_BOARD_VOLTAGE 1
#define HAL_HAVE_DUAL_USB_CDC 1
#define HAL_HAVE_HARDWARE_DOUBLE 1
#define HAL_HAVE_IMU_HEATER 1
#define HAL_HAVE_LOW_NOISE_UART 0
#define HAL_HAVE_RTSCTS_SERIAL6 
#define HAL_HAVE_SAFETY_SWITCH 0
#define HAL_HAVE_SERIAL0 1
#define HAL_HAVE_SERIAL1 1
#define HAL_HAVE_SERIAL2 1
#define HAL_HAVE_SERIAL3 1
#define HAL_HAVE_SERIAL4 1
#define HAL_HAVE_SERIAL5 1
#define HAL_HAVE_SERIAL6 1
#define HAL_HAVE_SERIAL7 1
#define HAL_HAVE_SERIAL8 HAL_NUM_SERIAL_PORTS > 8
#define HAL_HAVE_SERIAL9 HAL_NUM_SERIAL_PORTS > 9
#define HAL_HAVE_SERVO_VOLTAGE 1
#define HAL_HEATER_GPIO_ON 0
#define HAL_HEATER_GPIO_PIN 80
#define HAL_HIGH_LATENCY2_ENABLED 1
#define HAL_HNF_MAX_FILTERS 27
#define HAL_HOTT_TELEM_ENABLED BOARD_FLASH_SIZE > 2048
#define HAL_I2C1_CONFIG { &I2CD1, 1, SHARED_DMA_NONE, SHARED_DMA_NONE, PAL_LINE(GPIOB,8U), PAL_LINE(GPIOB,7U) }
#define HAL_I2C2_CONFIG { &I2CD2, 2, SHARED_DMA_NONE, SHARED_DMA_NONE, PAL_LINE(GPIOF,1U), PAL_LINE(GPIOF,0U) }
#define HAL_I2C3_CONFIG { &I2CD3, 3, SHARED_DMA_NONE, SHARED_DMA_NONE, PAL_LINE(GPIOH,7U), PAL_LINE(GPIOH,8U) }
#define HAL_I2C4_CONFIG { &I2CD4, 4, SHARED_DMA_NONE, SHARED_DMA_NONE, PAL_LINE(GPIOF,14U), PAL_LINE(GPIOF,15U) }
#define HAL_I2C_BUS_BASE 0
#define HAL_I2C_CLEAR_ON_TIMEOUT 1
#define HAL_I2C_DEVICE_LIST HAL_I2C3_CONFIG,HAL_I2C4_CONFIG,HAL_I2C1_CONFIG,HAL_I2C2_CONFIG
#define HAL_I2C_F7_100_TIMINGR 0x30812E3E
#define HAL_I2C_F7_400_TIMINGR 0x6000030D
#define HAL_I2C_G4_100_TIMINGR 0x60505F8C
#define HAL_I2C_G4_400_TIMINGR 0x20501E65
#define HAL_I2C_H 
#define HAL_I2C_H7_100_TIMINGR 0x00707CBB
#define HAL_I2C_H7_400_TIMINGR 0x00300F38
#define HAL_I2C_INTERNAL_MASK 3
#define HAL_I2C_L4PLUS_100_TIMINGR 0x307075B1
#define HAL_I2C_L4PLUS_400_TIMINGR 0x00501BFF
#define HAL_I2C_L4_100_TIMINGR 0x10909CEC
#define HAL_I2C_L4_400_TIMINGR 0x00702991
#define HAL_I2C_LLD_H 
#define HAL_I2C_MAX_CLOCK 100000
#define HAL_I2S_H 
#define HAL_ICU_H 
#define HAL_IMUHEAT_I_DEFAULT 0.07
#define HAL_IMUHEAT_P_DEFAULT 50
#define HAL_IMU_TEMP_DEFAULT 45
#define HAL_IMU_TEMP_MARGIN_LOW_DEFAULT 0
#define HAL_INS_ACCELCAL_ENABLED AP_INERTIALSENSOR_ENABLED
#define HAL_INS_CONVERGANCE_MS 30000
#define HAL_INS_DEFAULT HAL_INS_NONE
#define HAL_INS_HIGHRES_SAMPLE 0
#define HAL_INS_HIL_UNUSED 4
#define HAL_INS_ICM20608_AM_NAME "icm20608-am"
#define HAL_INS_ICM20608_EXT_NAME "icm20608_ext"
#define HAL_INS_ICM20608_NAME "icm20608"
#define HAL_INS_INV2_I2C 24
#define HAL_INS_INV2_SPI 25
#define HAL_INS_LSM9DS0_A_NAME "lsm9ds0_am"
#define HAL_INS_LSM9DS0_EXT_A_NAME "lsm9ds0_ext_am"
#define HAL_INS_LSM9DS0_EXT_G_NAME "lsm9ds0_ext_g"
#define HAL_INS_LSM9DS0_G_NAME "lsm9ds0_g"
#define HAL_INS_MPU60XX_I2C 3
#define HAL_INS_MPU60XX_SPI 2
#define HAL_INS_MPU60x0_EXT_NAME "mpu6000_ext"
#define HAL_INS_MPU60x0_NAME "mpu6000"
#define HAL_INS_MPU6500 19
#define HAL_INS_MPU6500_NAME "mpu6500"
#define HAL_INS_MPU9250_EXT_NAME "mpu9250_ext"
#define HAL_INS_MPU9250_I2C 13
#define HAL_INS_MPU9250_NAME "mpu9250"
#define HAL_INS_MPU9250_SPI 9
#define HAL_INS_NONE 0
#define HAL_INS_NUM_HARMONIC_NOTCH_FILTERS 2
#define HAL_INS_PROBE1 ADD_BACKEND(AP_InertialSensor_Invensense::probe(*this,hal.spi->get_device("icm20602"),ROTATION_YAW_270))
#define HAL_INS_PROBE2 ADD_BACKEND(AP_InertialSensor_Invensense::probe(*this,hal.spi->get_device("mpu9250_fpc"),ROTATION_YAW_180))
#define HAL_INS_PROBE3 ADD_BACKEND(AP_InertialSensor_Invensense::probe(*this,hal.spi->get_device("mpu9250_board"),ROTATION_YAW_90))
#define HAL_INS_PROBE_LIST HAL_INS_PROBE1;HAL_INS_PROBE2;HAL_INS_PROBE3
#define HAL_INS_RATE_LOOP 1
#define HAL_INS_TEMPERATURE_CAL_ENABLE BOARD_FLASH_SIZE > 1024
#define HAL_INS_TRIM_LIMIT_DEG 10
#define HAL_INS_VRBRAIN 8
#define HAL_IOBLOCK_H 
#define HAL_IOMCU_VRSSI_SCALAR 1
#define HAL_IOMCU_VSERVO_SCALAR 3
#define HAL_LANDING_DEEPSTALL_ENABLED (BOARD_FLASH_SIZE > 1024)
#define HAL_LINUX_HEAT_PWM 1
#define HAL_LLD_H 
#define HAL_LOGGER_ARM_PERSIST 15
#define HAL_LOGGER_FENCE_ENABLED HAL_LOGGING_ENABLED && AP_FENCE_ENABLED
#define HAL_LOGGER_FILE_CONTENTS_ENABLED HAL_LOGGING_FILESYSTEM_ENABLED && !AP_FILESYSTEM_LITTLEFS_ENABLED
#define HAL_LOGGER_MIN_MB_FREE 500
#define HAL_LOGGER_RALLY_ENABLED HAL_LOGGING_ENABLED && HAL_RALLY_ENABLED
#define HAL_LOGGER_WRITE_CHUNK_SIZE 4096
#define HAL_LOGGING_BACKENDS_DEFAULT Backend_Type::FILESYSTEM
#define HAL_LOGGING_BACKEND_DEFAULT_ENABLED HAL_LOGGING_ENABLED
#define HAL_LOGGING_BLOCK_ENABLED 0
#define HAL_LOGGING_DATAFLASH_DRIVER AP_Logger_Flash_JEDEC
#define HAL_LOGGING_DATAFLASH_ENABLED HAL_LOGGING_BACKEND_DEFAULT_ENABLED && (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define HAL_LOGGING_ENABLED 1
#define HAL_LOGGING_FILESYSTEM_ENABLED HAL_LOGGING_BACKEND_DEFAULT_ENABLED && AP_FILESYSTEM_FILE_WRITING_ENABLED
#define HAL_LOGGING_FILE_BUFSIZE 80
#define HAL_LOGGING_FILE_TIMEOUT 5
#define HAL_LOGGING_FLASH_JEDEC_ENABLED HAL_LOGGING_BLOCK_ENABLED
#define HAL_LOGGING_FLASH_W25NXX_ENABLED HAL_LOGGING_BLOCK_ENABLED
#define HAL_LOGGING_MAVLINK_ENABLED HAL_LOGGING_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define HAL_LOGGING_MAV_BUFSIZE 8
#define HAL_LOGGING_STACK_SIZE 1580
#define HAL_MAC_H 
#define HAL_MAG3110_I2C_ADDR 0x0E
#define HAL_MAG_PROBE1 ADD_BACKEND(DRIVER_AK8963, AP_Compass_AK8963::probe_mpu9250(0,ROTATION_NONE))
#define HAL_MAG_PROBE2 ADD_BACKEND(DRIVER_AK8963, AP_Compass_AK8963::probe_mpu9250(1,ROTATION_YAW_270))
#define HAL_MAG_PROBE_LIST HAL_MAG_PROBE1;HAL_MAG_PROBE2
#define HAL_MAVLINK_BINDINGS_ENABLED HAL_GCS_ENABLED
#define HAL_MAVLINK_INTERVALS_FROM_FILES_ENABLED ((AP_FILESYSTEM_FATFS_ENABLED || AP_FILESYSTEM_LITTLEFS_ENABLED || AP_FILESYSTEM_POSIX_ENABLED) && BOARD_FLASH_SIZE > 1024)
#define HAL_MAX_ANALOG_IN_CHANNELS 20
#define HAL_MAX_CAN_PROTOCOL_DRIVERS HAL_NUM_CAN_IFACES
#define HAL_MEMORY_REGIONS {(void*)0x20020000, 0x00060000, 0x00 }, {(void*)0x20000000, 0x00010000, 0x01 }, {(void*)0x20010000, 0x00010000, 0x02 }
#define HAL_MEMORY_TOTAL_KB 512
#define HAL_MEM_CLASS HAL_MEM_CLASS_500
#define HAL_MEM_CLASS_1000 6
#define HAL_MEM_CLASS_192 3
#define HAL_MEM_CLASS_20 1
#define HAL_MEM_CLASS_300 4
#define HAL_MEM_CLASS_500 5
#define HAL_MEM_CLASS_64 2
#define HAL_MMCSD_H 
#define HAL_MMC_SPI_H 
#define HAL_MONITOR_THREAD_ENABLED 1
#define HAL_MOUNT_ALEXMOS_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED
#define HAL_MOUNT_CADDX_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define HAL_MOUNT_ENABLED 1
#define HAL_MOUNT_GREMSY_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED && BOARD_FLASH_SIZE > 1024
#define HAL_MOUNT_SCRIPTING_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED && AP_SCRIPTING_ENABLED
#define HAL_MOUNT_SERVO_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED
#define HAL_MOUNT_SET_CAMERA_SOURCE_ENABLED HAL_MOUNT_SIYI_ENABLED || HAL_MOUNT_XACTI_ENABLED || HAL_MOUNT_VIEWPRO_ENABLED
#define HAL_MOUNT_SIYI_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED
#define HAL_MOUNT_STORM32MAVLINK_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED && HAL_GCS_ENABLED
#define HAL_MOUNT_STORM32SERIAL_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED
#define HAL_MOUNT_TOPOTEK_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED
#define HAL_MOUNT_VIEWPRO_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED && BOARD_FLASH_SIZE > 1024
#define HAL_MOUNT_XACTI_ENABLED AP_MOUNT_BACKEND_DEFAULT_ENABLED && HAL_ENABLE_DRONECAN_DRIVERS && BOARD_FLASH_SIZE > 1024
#define HAL_MSP_ENABLED 1
#define HAL_MSP_GPS_ENABLED AP_GPS_BACKEND_DEFAULT_ENABLED && HAL_MSP_SENSORS_ENABLED
#define HAL_MSP_OPTICALFLOW_ENABLED (AP_OPTICALFLOW_BACKEND_DEFAULT_ENABLED && HAL_MSP_ENABLED)
#define HAL_MSP_RANGEFINDER_ENABLED AP_RANGEFINDER_BACKEND_DEFAULT_ENABLED && HAL_MSP_ENABLED
#define HAL_MSP_SENSORS_ENABLED HAL_MSP_ENABLED
#define HAL_NAVEKF2_AVAILABLE 0
#define HAL_NAVEKF3_AVAILABLE AP_AHRS_BACKEND_DEFAULT_ENABLED && AP_INERTIALSENSOR_ENABLED
#define HAL_NMEA_OUTPUT_ENABLED BOARD_FLASH_SIZE>1024 && HAL_GCS_ENABLED
#define HAL_NO_LED_THREAD 0
#define HAL_NUM_ANALOG_INPUTS 1
#define HAL_NUM_CAN_IFACES 2
#define HAL_NUM_SERIAL_PORTS 8
#define HAL_OBJECTS_H 
#define HAL_OSD_SIDEBAR_ENABLE 1
#define HAL_OS_FATFS_IO 1
#define HAL_OS_LITTLEFS_IO 0
#define HAL_OS_POSIX_IO TRUE
#define HAL_OS_SOCKETS 0
#define HAL_OTG1_CONFIG {(BaseSequentialStream*) &SDU1, 1, true, false, 0, 0, false, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, UINT8_MAX,}
#define HAL_OTG1_PROTOCOL SerialProtocol_MAVLink2
#define HAL_OTG2_CONFIG {(BaseSequentialStream*) &SDU2, 2, true, false, 0, 0, false, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, UINT8_MAX,}
#define HAL_OTG2_PROTOCOL SerialProtocol_MAVLink2
#define HAL_OTG2_UART_INDEX 7
#define HAL_PAL_H 
#define HAL_PAL_LLD_H 
#define HAL_PARACHUTE_ENABLED 1
#define HAL_PARAM_DEFAULTS_PATH nullptr
#define HAL_PERSISTENT_H 
#define HAL_PICCOLO_CAN_ENABLE HAL_NUM_CAN_IFACES
#define HAL_PLUSCODE_ENABLE BOARD_FLASH_SIZE > 1024
#define HAL_PROBE_EXTERNAL_I2C_COMPASSES 
#define HAL_PROCESS_STACK_SIZE 0x1C00
#define HAL_PROXIMITY_ENABLED BOARD_FLASH_SIZE > 1024
#define HAL_PWM12_DMA_CONFIG false, 0, 0
#define HAL_PWM1_DMA_CONFIG true, STM32_TIM_TIM1_UP_DMA_STREAM, STM32_TIM_TIM1_UP_DMA_CHAN
#define HAL_PWM4_DMA_CONFIG true, STM32_TIM_TIM4_UP_DMA_STREAM, STM32_TIM_TIM4_UP_DMA_CHAN
#define HAL_PWM_ALARM { 0, { 1000000, 1000, NULL, { {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_DISABLED, NULL}, {PWM_OUTPUT_DISABLED, NULL}, {PWM_OUTPUT_DISABLED, NULL} }, 0, 0 }, &PWMD14 }
#define HAL_PWM_COUNT 8
#define HAL_PWM_GROUP1 { false, {255, 4, 5, 255}, { 1000000, 20000, NULL, { {PWM_OUTPUT_DISABLED, NULL}, {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_DISABLED, NULL} }, 0, 0}, &PWMD4, 4, HAL_PWM4_DMA_CONFIG, { 0, 2, 2, 0 }, { 0, PAL_LINE(GPIOD,13U), PAL_LINE(GPIOD,14U), 0 }}
#define HAL_PWM_GROUP2 { true, {3, 2, 1, 0}, { 1000000, 20000, NULL, { {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_ACTIVE_HIGH, NULL} }, 0, 0}, &PWMD1, 1, HAL_PWM1_DMA_CONFIG, { 1, 1, 1, 1 }, { PAL_LINE(GPIOA,8U), PAL_LINE(GPIOE,11U), PAL_LINE(GPIOA,10U), PAL_LINE(GPIOE,14U) }}
#define HAL_PWM_GROUP3 { false, {6, 7, 255, 255}, { 1000000, 20000, NULL, { {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_ACTIVE_HIGH, NULL}, {PWM_OUTPUT_DISABLED, NULL}, {PWM_OUTPUT_DISABLED, NULL} }, 0, 0}, &PWMD12, 12, HAL_PWM12_DMA_CONFIG, { 9, 9, 0, 0 }, { PAL_LINE(GPIOH,6U), PAL_LINE(GPIOH,9U), 0, 0 }}
#define HAL_PWM_GROUPS HAL_PWM_GROUP1,HAL_PWM_GROUP2,HAL_PWM_GROUP3
#define HAL_PWM_H 
#define HAL_PWM_LLD_H 
#define HAL_QUEUES_H 
#define HAL_RALLY_ENABLED 1
#define HAL_RAM0_START 0x20020000
#define HAL_RAMTRON_ALLOW_FALLBACK 0
#define HAL_RCIN_THREAD_ENABLED 1
#define HAL_REQUIRES_BDSHOT_SUPPORT (defined(HAL_WITH_BIDIR_DSHOT) || HAL_WITH_IO_MCU_BIDIR_DSHOT)
#define HAL_RET_CONFIG_ERROR (msg_t)-16
#define HAL_RET_HW_BUSY (msg_t)-18
#define HAL_RET_HW_FAILURE (msg_t)-19
#define HAL_RET_NO_RESOURCE (msg_t)-17
#define HAL_RET_SUCCESS MSG_OK
#define HAL_RET_UNKNOWN_CTL (msg_t)-20
#define HAL_RTC_H 
#define HAL_RUNCAM_ENABLED 1
#define HAL_SBUS_FRAME_GAP 2000U
#define HAL_SCHEDULER_ENABLED 1
#define HAL_SCHEDULER_LOOP_DELAY_ENABLED 1
#define HAL_SDC_H 
#define HAL_SDC_LLD_H 
#define HAL_SEMAPHORE_BLOCK_FOREVER 0
#define HAL_SERIAL0_DRIVER ChibiOS::UARTDriver serial0Driver(0)
#define HAL_SERIAL1_DRIVER ChibiOS::UARTDriver serial1Driver(1)
#define HAL_SERIAL2_DRIVER ChibiOS::UARTDriver serial2Driver(2)
#define HAL_SERIAL3_DRIVER ChibiOS::UARTDriver serial3Driver(3)
#define HAL_SERIAL4_DRIVER ChibiOS::UARTDriver serial4Driver(4)
#define HAL_SERIAL5_DRIVER ChibiOS::UARTDriver serial5Driver(5)
#define HAL_SERIAL6_DRIVER ChibiOS::UARTDriver serial6Driver(6)
#define HAL_SERIAL7_DRIVER ChibiOS::UARTDriver serial7Driver(7)
#define HAL_SERIAL8_DRIVER Empty::UARTDriver serial8Driver
#define HAL_SERIAL9_DRIVER Empty::UARTDriver serial9Driver
#define HAL_SERIALLED_ENABLED HAL_DSHOT_ENABLED
#define HAL_SERIAL_DEVICE_LIST HAL_OTG1_CONFIG,HAL_UART7_CONFIG,HAL_UART5_CONFIG,HAL_USART1_CONFIG,HAL_UART8_CONFIG,HAL_USART3_CONFIG,HAL_USART2_CONFIG,HAL_OTG2_CONFIG,HAL_USART6_CONFIG
#define HAL_SERIAL_ESC_COMM_ENABLED 1
#define HAL_SERIAL_H 
#define HAL_SERIAL_LLD_H 
#define HAL_SERIAL_USB_H 
#define HAL_SIM_ADSB_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define HAL_SIM_GPS_ENABLED AP_SIM_ENABLED
#define HAL_SIM_PS_RPLIDARA1_ENABLED HAL_SIM_SERIALPROXIMITYSENSOR_ENABLED
#define HAL_SIM_PS_RPLIDARA2_ENABLED HAL_SIM_SERIALPROXIMITYSENSOR_ENABLED
#define HAL_SIM_SERIALPROXIMITYSENSOR_ENABLED (CONFIG_HAL_BOARD == HAL_BOARD_SITL)
#define HAL_SIO_H 
#define HAL_SOLO_GIMBAL_ENABLED 0
#define HAL_SPEKTRUM_TELEM_ENABLED 1
#define HAL_SPI1_CONFIG { &SPID1, 1, STM32_SPI_SPI1_DMA_STREAMS, PAL_LINE(GPIOA,5U) }
#define HAL_SPI2_CONFIG { &SPID2, 2, STM32_SPI_SPI2_DMA_STREAMS, PAL_LINE(GPIOI,1U) }
#define HAL_SPI3_CONFIG { &SPID3, 3, STM32_SPI_SPI3_DMA_STREAMS, PAL_LINE(GPIOC,10U) }
#define HAL_SPI5_CONFIG { &SPID5, 5, STM32_SPI_SPI5_DMA_STREAMS, PAL_LINE(GPIOF,7U) }
#define HAL_SPI_BUS_LIST HAL_SPI1_CONFIG,HAL_SPI2_CONFIG,HAL_SPI3_CONFIG,HAL_SPI5_CONFIG
#define HAL_SPI_DEVICE0 SPIDesc("icm20602" , 0, 1, PAL_LINE(GPIOI,9U) , SPIDEV_MODE3, 2*MHZ, 8*MHZ)
#define HAL_SPI_DEVICE1 SPIDesc("mpu9250_fpc" , 1, 1, PAL_LINE(GPIOH,5U) , SPIDEV_MODE3, 4*MHZ, 8*MHZ)
#define HAL_SPI_DEVICE2 SPIDesc("mpu9250_board" , 2, 1, PAL_LINE(GPIOI,8U) , SPIDEV_MODE3, 4*MHZ, 8*MHZ)
#define HAL_SPI_DEVICE3 SPIDesc("ramtron" , 3, 1, PAL_LINE(GPIOG,7U) , SPIDEV_MODE3, 8*MHZ, 8*MHZ)
#define HAL_SPI_DEVICE_LIST HAL_SPI_DEVICE0,HAL_SPI_DEVICE1,HAL_SPI_DEVICE2,HAL_SPI_DEVICE3
#define HAL_SPI_H 
#define HAL_SPI_LLD_H 
#define HAL_SPI_SCK_SAVE_RESTORE !defined(STM32F1)
#define HAL_SPI_V1_H 
#define HAL_SPRAYER_ENABLED 1
#define HAL_STORAGE_BACKUP_COUNT 100
#define HAL_STORAGE_BACKUP_FOLDER "/APM/STRG_BAK"
#define HAL_STORAGE_FILE "/APM/" AP_BUILD_TARGET_NAME ".stg"
#define HAL_STORAGE_SIZE 32768
#define HAL_STORAGE_SIZE_AVAILABLE HAL_STORAGE_SIZE
#define HAL_STREAMS_H 
#define HAL_ST_H 
#define HAL_ST_LLD_H 
#define HAL_SUCCESS false
#define HAL_SUPPORT_RCOUT_SERIAL 1
#define HAL_Semaphore ChibiOS::Semaphore
#define HAL_TIM12_UP_SHARED false
#define HAL_TIM1_UP_SHARED false
#define HAL_TIM4_UP_SHARED false
#define HAL_TORQEEDO_ENABLED BOARD_FLASH_SIZE > 1024
#define HAL_TRNG_H 
#define HAL_UART5_CONFIG { (BaseSequentialStream*) &SD5, 5, false, STM32_UART5_RX_DMA_CONFIG, STM32_UART5_TX_DMA_CONFIG, PAL_LINE(GPIOB,9U), PAL_LINE(GPIOD,2U), 0, 0, -1, 0, -1, 0, 0, UINT8_MAX}
#define HAL_UART7_CONFIG { (BaseSequentialStream*) &SD7, 7, false, STM32_UART7_RX_DMA_CONFIG, STM32_UART7_TX_DMA_CONFIG, PAL_LINE(GPIOE,8U), PAL_LINE(GPIOF,6U), 0, 0, -1, 0, -1, 0, 0, UINT8_MAX}
#define HAL_UART8_CONFIG { (BaseSequentialStream*) &SD8, 8, false, STM32_UART8_RX_DMA_CONFIG, STM32_UART8_TX_DMA_CONFIG, PAL_LINE(GPIOE,1U), PAL_LINE(GPIOE,0U), 0, 0, -1, 0, -1, 0, 0, UINT8_MAX}
#define HAL_UART_H 
#define HAL_UART_IOMCU_IDX 8
#define HAL_UART_IO_DRIVER ChibiOS::UARTDriver uart_io(HAL_UART_IOMCU_IDX)
#define HAL_UART_MIN_RX_SIZE 512
#define HAL_UART_MIN_TX_SIZE 512
#define HAL_UART_NUM_SERIAL_PORTS 8
#define HAL_UART_RX_STACK_SIZE 768
#define HAL_UART_STACK_SIZE 320
#define HAL_UART_STATS_ENABLED AP_HAL_UARTDRIVER_ENABLED
#define HAL_USART1_CONFIG { (BaseSequentialStream*) &SD1, 1, false, STM32_USART1_RX_DMA_CONFIG, STM32_USART1_TX_DMA_CONFIG, PAL_LINE(GPIOB,14U), PAL_LINE(GPIOB,15U), 0, 0, -1, 0, -1, 0, 0, UINT8_MAX}
#define HAL_USART2_CONFIG { (BaseSequentialStream*) &SD2, 2, false, STM32_USART2_RX_DMA_CONFIG, STM32_USART2_TX_DMA_CONFIG, PAL_LINE(GPIOD,5U), PAL_LINE(GPIOA,3U), PAL_LINE(GPIOD,4U), PAL_LINE(GPIOD,3U), -1, 0, -1, 0, 0, 7}
#define HAL_USART3_CONFIG { (BaseSequentialStream*) &SD3, 3, false, STM32_USART3_RX_DMA_CONFIG, STM32_USART3_TX_DMA_CONFIG, PAL_LINE(GPIOD,8U), PAL_LINE(GPIOD,9U), 0, 0, -1, 0, -1, 0, 0, UINT8_MAX}
#define HAL_USART6_CONFIG { (BaseSequentialStream*) &SD6, 6, false, STM32_USART6_RX_DMA_CONFIG, STM32_USART6_TX_DMA_CONFIG, PAL_LINE(GPIOC,6U), PAL_LINE(GPIOC,7U), 0, 0, -1, 0, -1, 0, 0, UINT8_MAX}
#define HAL_USB_H 
#define HAL_USB_LLD_H 
#define HAL_USB_MSD_H 
#define HAL_USB_PRODUCT_ID 0x5740
#define HAL_USB_STRING_MANUFACTURER "ArduPilot"
#define HAL_USB_STRING_PRODUCT "%BOARD%"
#define HAL_USB_STRING_SERIAL "%SERIAL%"
#define HAL_USB_VENDOR_ID 0x1209
#define HAL_USE_ADC TRUE
#define HAL_USE_CAN FALSE
#define HAL_USE_CRY FALSE
#define HAL_USE_DAC FALSE
#define HAL_USE_EFL FALSE
#define HAL_USE_EICU FALSE
#define HAL_USE_FATFS TRUE
#define HAL_USE_GPT FALSE
#define HAL_USE_HW_RNG FALSE
#define HAL_USE_I2C TRUE
#define HAL_USE_I2S FALSE
#define HAL_USE_ICU FALSE
#define HAL_USE_MAC 0
#define HAL_USE_MAC FALSE
#define HAL_USE_MMC_SPI FALSE
#define HAL_USE_OCTOSPI (HAL_USE_OCTOSPI1 || HAL_USE_OCTOSPI2)
#define HAL_USE_OCTOSPI1 FALSE
#define HAL_USE_OCTOSPI2 FALSE
#define HAL_USE_PAL TRUE
#define HAL_USE_PWM TRUE
#define HAL_USE_QUADSPI (HAL_USE_QUADSPI1 || HAL_USE_QUADSPI2)
#define HAL_USE_QUADSPI1 FALSE
#define HAL_USE_QUADSPI2 FALSE
#define HAL_USE_RTC FALSE
#define HAL_USE_SDC TRUE
#define HAL_USE_SDMMC 1
#define HAL_USE_SERIAL TRUE
#define HAL_USE_SERIAL_USB TRUE
#define HAL_USE_SIO FALSE
#define HAL_USE_SPI TRUE
#define HAL_USE_TRNG FALSE
#define HAL_USE_UART FALSE
#define HAL_USE_USB TRUE
#define HAL_USE_USB_MSD FALSE
#define HAL_USE_WDG FALSE
#define HAL_USE_WSPI FALSE
#define HAL_USE_WSPI_DEFAULT_CFG 1
#define HAL_VISUALODOM_ENABLED BOARD_FLASH_SIZE > 1024
#define HAL_WATCHDOG_ENABLED_DEFAULT false
#define HAL_WDG_H 
#define HAL_WITH_DSP HAL_GYROFFT_ENABLED
#define HAL_WITH_EKF_DOUBLE HAL_HAVE_HARDWARE_DOUBLE
#define HAL_WITH_ESC_TELEM ((NUM_SERVO_CHANNELS > 0) && ((HAL_SUPPORT_RCOUT_SERIAL || HAL_MAX_CAN_PROTOCOL_DRIVERS)))
#define HAL_WITH_FRSKY_TELEM_BIDIRECTIONAL AP_FRSKY_SPORT_PASSTHROUGH_ENABLED
#define HAL_WITH_IO_MCU 1
#define HAL_WITH_IO_MCU_BIDIR_DSHOT 0
#define HAL_WITH_IO_MCU_DSHOT HAL_WITH_IO_MCU_BIDIR_DSHOT
#define HAL_WITH_MCU_MONITORING 0
#define HAL_WITH_MSP_DISPLAYPORT HAL_MSP_ENABLED
#define HAL_WITH_OSD_BITMAP OSD_ENABLED && (defined(HAL_WITH_SPI_OSD) || defined(WITH_SITL_OSD))
#define HAL_WITH_POSTYPE_DOUBLE BOARD_FLASH_SIZE > 1024
#define HAL_WITH_RAMTRON 1
#define HAL_WITH_SPI_ICM20602 1
#define HAL_WITH_SPI_MPU9250_BOARD 1
#define HAL_WITH_SPI_MPU9250_FPC 1
#define HAL_WITH_SPI_RAMTRON 1
#define HAL_WSPI_H 
#define HAL_XIP_ENABLED FALSE
#define HANDLER(x) x
#define HANDLER_BUS_FAULT 1
#define HANDLER_DEBUG_MONITOR 8
#define HANDLER_MEM_MANAGE 0
#define HANDLER_PENDSV 10
#define HANDLER_RESERVED_3 3
#define HANDLER_RESERVED_4 4
#define HANDLER_RESERVED_5 5
#define HANDLER_RESERVED_6 6
#define HANDLER_RESERVED_9 9
#define HANDLER_SVCALL 7
#define HANDLER_SYSTICK 11
#define HANDLER_USAGE_FAULT 2
#define HARMONIC_NYQUIST_CUTOFF 0.48f
#define HASH_RNG_IRQHandler RNG_IRQHandler
#define HASH_RNG_IRQn RNG_IRQn
#define HAVE_AP_BLHELI_SUPPORT HAL_SUPPORT_RCOUT_SERIAL
#define HAVE_CMATH_ISFINITE 1
#define HAVE_CMATH_ISINF 1
#define HAVE_CMATH_ISNAN 1
#define HAVE_ENUM_ACCELCAL_VEHICLE_POS 
#define HAVE_ENUM_ADSB_ALTITUDE_TYPE 
#define HAVE_ENUM_ADSB_EMITTER_TYPE 
#define HAVE_ENUM_ADSB_FLAGS 
#define HAVE_ENUM_AIRLINK_AUTH_RESPONSE_TYPE 
#define HAVE_ENUM_AIRSPEED_SENSOR_FLAGS 
#define HAVE_ENUM_AIS_FLAGS 
#define HAVE_ENUM_AIS_NAV_STATUS 
#define HAVE_ENUM_AIS_TYPE 
#define HAVE_ENUM_ATTITUDE_TARGET_TYPEMASK 
#define HAVE_ENUM_AUTOTUNE_AXIS 
#define HAVE_ENUM_AVSS_HORSEFLY_OPERATION_MODE 
#define HAVE_ENUM_AVSS_M300_OPERATION_MODE 
#define HAVE_ENUM_CAMERA_CAP_FLAGS 
#define HAVE_ENUM_CAMERA_FEEDBACK_FLAGS 
#define HAVE_ENUM_CAMERA_MODE 
#define HAVE_ENUM_CAMERA_SOURCE 
#define HAVE_ENUM_CAMERA_STATUS_TYPES 
#define HAVE_ENUM_CAMERA_TRACKING_MODE 
#define HAVE_ENUM_CAMERA_TRACKING_STATUS_FLAGS 
#define HAVE_ENUM_CAMERA_TRACKING_TARGET_DATA 
#define HAVE_ENUM_CAMERA_ZOOM_TYPE 
#define HAVE_ENUM_CAN_FILTER_OP 
#define HAVE_ENUM_COPTER_MODE 
#define HAVE_ENUM_DEEPSTALL_STAGE 
#define HAVE_ENUM_DEVICE_OP_BUSTYPE 
#define HAVE_ENUM_EKF_STATUS_FLAGS 
#define HAVE_ENUM_ENGINE_CONTROL_OPTIONS 
#define HAVE_ENUM_ESTIMATOR_STATUS_FLAGS 
#define HAVE_ENUM_FENCE_ACTION 
#define HAVE_ENUM_FENCE_BREACH 
#define HAVE_ENUM_FENCE_MITIGATE 
#define HAVE_ENUM_FENCE_TYPE 
#define HAVE_ENUM_FIRMWARE_VERSION_TYPE 
#define HAVE_ENUM_GIMBAL_AXIS 
#define HAVE_ENUM_GIMBAL_AXIS_CALIBRATION_REQUIRED 
#define HAVE_ENUM_GIMBAL_AXIS_CALIBRATION_STATUS 
#define HAVE_ENUM_GIMBAL_DEVICE_CAP_FLAGS 
#define HAVE_ENUM_GIMBAL_DEVICE_ERROR_FLAGS 
#define HAVE_ENUM_GIMBAL_DEVICE_FLAGS 
#define HAVE_ENUM_GIMBAL_MANAGER_CAP_FLAGS 
#define HAVE_ENUM_GIMBAL_MANAGER_FLAGS 
#define HAVE_ENUM_GOPRO_BURST_RATE 
#define HAVE_ENUM_GOPRO_CAPTURE_MODE 
#define HAVE_ENUM_GOPRO_CHARGING 
#define HAVE_ENUM_GOPRO_COMMAND 
#define HAVE_ENUM_GOPRO_FIELD_OF_VIEW 
#define HAVE_ENUM_GOPRO_FRAME_RATE 
#define HAVE_ENUM_GOPRO_HEARTBEAT_FLAGS 
#define HAVE_ENUM_GOPRO_HEARTBEAT_STATUS 
#define HAVE_ENUM_GOPRO_MODEL 
#define HAVE_ENUM_GOPRO_PHOTO_RESOLUTION 
#define HAVE_ENUM_GOPRO_PROTUNE_COLOUR 
#define HAVE_ENUM_GOPRO_PROTUNE_EXPOSURE 
#define HAVE_ENUM_GOPRO_PROTUNE_GAIN 
#define HAVE_ENUM_GOPRO_PROTUNE_SHARPNESS 
#define HAVE_ENUM_GOPRO_PROTUNE_WHITE_BALANCE 
#define HAVE_ENUM_GOPRO_REQUEST_STATUS 
#define HAVE_ENUM_GOPRO_RESOLUTION 
#define HAVE_ENUM_GOPRO_VIDEO_SETTINGS_FLAGS 
#define HAVE_ENUM_GPS_AUTHENTICATION_STATE 
#define HAVE_ENUM_GPS_FIX_TYPE 
#define HAVE_ENUM_GPS_INPUT_IGNORE_FLAGS 
#define HAVE_ENUM_GPS_JAMMING_STATE 
#define HAVE_ENUM_GPS_RAIM_STATE 
#define HAVE_ENUM_GPS_SPOOFING_STATE 
#define HAVE_ENUM_GPS_SYSTEM_ERROR_FLAGS 
#define HAVE_ENUM_GRIPPER_ACTIONS 
#define HAVE_ENUM_GSM_LINK_TYPE 
#define HAVE_ENUM_GSM_MODEM_TYPE 
#define HAVE_ENUM_HEADING_TYPE 
#define HAVE_ENUM_HL_FAILURE_FLAG 
#define HAVE_ENUM_ICAROUS_FMS_STATE 
#define HAVE_ENUM_ICAROUS_TRACK_BAND_TYPES 
#define HAVE_ENUM_LANDING_TARGET_TYPE 
#define HAVE_ENUM_LED_CONTROL_PATTERN 
#define HAVE_ENUM_LIMITS_STATE 
#define HAVE_ENUM_LIMIT_MODULE 
#define HAVE_ENUM_MAG_CAL_STATUS 
#define HAVE_ENUM_MAVLINK_DATA_STREAM_TYPE 
#define HAVE_ENUM_MAV_ARM_AUTH_DENIED_REASON 
#define HAVE_ENUM_MAV_AUTOPILOT 
#define HAVE_ENUM_MAV_AVSS_COMMAND_FAILURE_REASON 
#define HAVE_ENUM_MAV_BATTERY_CHARGE_STATE 
#define HAVE_ENUM_MAV_BATTERY_FAULT 
#define HAVE_ENUM_MAV_BATTERY_FUNCTION 
#define HAVE_ENUM_MAV_BATTERY_MODE 
#define HAVE_ENUM_MAV_BATTERY_TYPE 
#define HAVE_ENUM_MAV_CMD 
#define HAVE_ENUM_MAV_CMD_DO_AUX_FUNCTION_SWITCH_LEVEL 
#define HAVE_ENUM_MAV_COLLISION_ACTION 
#define HAVE_ENUM_MAV_COLLISION_SRC 
#define HAVE_ENUM_MAV_COLLISION_THREAT_LEVEL 
#define HAVE_ENUM_MAV_COMPONENT 
#define HAVE_ENUM_MAV_DATA_STREAM 
#define HAVE_ENUM_MAV_DISTANCE_SENSOR 
#define HAVE_ENUM_MAV_DO_REPOSITION_FLAGS 
#define HAVE_ENUM_MAV_ESTIMATOR_TYPE 
#define HAVE_ENUM_MAV_FRAME 
#define HAVE_ENUM_MAV_GENERATOR_STATUS_FLAG 
#define HAVE_ENUM_MAV_GOTO 
#define HAVE_ENUM_MAV_LANDED_STATE 
#define HAVE_ENUM_MAV_MISSION_RESULT 
#define HAVE_ENUM_MAV_MISSION_TYPE 
#define HAVE_ENUM_MAV_MODE 
#define HAVE_ENUM_MAV_MODE_FLAG 
#define HAVE_ENUM_MAV_MODE_FLAG_DECODE_POSITION 
#define HAVE_ENUM_MAV_MODE_GIMBAL 
#define HAVE_ENUM_MAV_MODE_PROPERTY 
#define HAVE_ENUM_MAV_MOUNT_MODE 
#define HAVE_ENUM_MAV_ODID_ARM_STATUS 
#define HAVE_ENUM_MAV_ODID_AUTH_TYPE 
#define HAVE_ENUM_MAV_ODID_CATEGORY_EU 
#define HAVE_ENUM_MAV_ODID_CLASSIFICATION_TYPE 
#define HAVE_ENUM_MAV_ODID_CLASS_EU 
#define HAVE_ENUM_MAV_ODID_DESC_TYPE 
#define HAVE_ENUM_MAV_ODID_HEIGHT_REF 
#define HAVE_ENUM_MAV_ODID_HOR_ACC 
#define HAVE_ENUM_MAV_ODID_ID_TYPE 
#define HAVE_ENUM_MAV_ODID_OPERATOR_ID_TYPE 
#define HAVE_ENUM_MAV_ODID_OPERATOR_LOCATION_TYPE 
#define HAVE_ENUM_MAV_ODID_SPEED_ACC 
#define HAVE_ENUM_MAV_ODID_STATUS 
#define HAVE_ENUM_MAV_ODID_TIME_ACC 
#define HAVE_ENUM_MAV_ODID_UA_TYPE 
#define HAVE_ENUM_MAV_ODID_VER_ACC 
#define HAVE_ENUM_MAV_PARAM_EXT_TYPE 
#define HAVE_ENUM_MAV_PARAM_TYPE 
#define HAVE_ENUM_MAV_POWER_STATUS 
#define HAVE_ENUM_MAV_PROTOCOL_CAPABILITY 
#define HAVE_ENUM_MAV_QSHOT_MODE 
#define HAVE_ENUM_MAV_REMOTE_LOG_DATA_BLOCK_COMMANDS 
#define HAVE_ENUM_MAV_REMOTE_LOG_DATA_BLOCK_STATUSES 
#define HAVE_ENUM_MAV_RESULT 
#define HAVE_ENUM_MAV_ROI 
#define HAVE_ENUM_MAV_SENSOR_ORIENTATION 
#define HAVE_ENUM_MAV_SEVERITY 
#define HAVE_ENUM_MAV_STANDARD_MODE 
#define HAVE_ENUM_MAV_STATE 
#define HAVE_ENUM_MAV_STORM32_CAMERA_PREARM_FLAGS 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_ACTION 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_DEVICE_CAP_FLAGS 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_DEVICE_ERROR_FLAGS 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_DEVICE_FLAGS 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_MANAGER_CAP_FLAGS 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_MANAGER_CLIENT 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_MANAGER_FLAGS 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_MANAGER_PROFILE 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_MANAGER_SETUP_FLAGS 
#define HAVE_ENUM_MAV_STORM32_GIMBAL_PREARM_FLAGS 
#define HAVE_ENUM_MAV_STORM32_TUNNEL_PAYLOAD_TYPE 
#define HAVE_ENUM_MAV_SYS_STATUS_SENSOR 
#define HAVE_ENUM_MAV_TUNNEL_PAYLOAD_TYPE 
#define HAVE_ENUM_MAV_TYPE 
#define HAVE_ENUM_MAV_VTOL_STATE 
#define HAVE_ENUM_MAV_WINCH_STATUS_FLAG 
#define HAVE_ENUM_MISSION_STATE 
#define HAVE_ENUM_MOTOR_TEST_ORDER 
#define HAVE_ENUM_MOTOR_TEST_THROTTLE_TYPE 
#define HAVE_ENUM_NAV_VTOL_LAND_OPTIONS 
#define HAVE_ENUM_OSD_PARAM_CONFIG_ERROR 
#define HAVE_ENUM_OSD_PARAM_CONFIG_TYPE 
#define HAVE_ENUM_PARACHUTE_ACTION 
#define HAVE_ENUM_PARAM_ACK 
#define HAVE_ENUM_PID_TUNING_AXIS 
#define HAVE_ENUM_PLANE_MODE 
#define HAVE_ENUM_POSITION_TARGET_TYPEMASK 
#define HAVE_ENUM_PRECISION_LAND_MODE 
#define HAVE_ENUM_RADIO_RC_CHANNELS_FLAGS 
#define HAVE_ENUM_RALLY_FLAGS 
#define HAVE_ENUM_RC_TYPE 
#define HAVE_ENUM_ROVER_MODE 
#define HAVE_ENUM_RTK_BASELINE_COORDINATE_SYSTEM 
#define HAVE_ENUM_SAFETY_SWITCH_STATE 
#define HAVE_ENUM_SCRIPTING_CMD 
#define HAVE_ENUM_SECURE_COMMAND_OP 
#define HAVE_ENUM_SERIAL_CONTROL_DEV 
#define HAVE_ENUM_SERIAL_CONTROL_FLAG 
#define HAVE_ENUM_SET_FOCUS_TYPE 
#define HAVE_ENUM_SPEED_TYPE 
#define HAVE_ENUM_STORAGE_STATUS 
#define HAVE_ENUM_STORAGE_TYPE 
#define HAVE_ENUM_STORAGE_USAGE_FLAG 
#define HAVE_ENUM_SUB_MODE 
#define HAVE_ENUM_TRACKER_MODE 
#define HAVE_ENUM_UALBERTA_AUTOPILOT_MODE 
#define HAVE_ENUM_UALBERTA_NAV_MODE 
#define HAVE_ENUM_UALBERTA_PILOT_MODE 
#define HAVE_ENUM_UAVCAN_NODE_HEALTH 
#define HAVE_ENUM_UAVCAN_NODE_MODE 
#define HAVE_ENUM_UAVIONIX_ADSB_EMERGENCY_STATUS 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_CFG_AIRCRAFT_SIZE 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_CFG_GPS_OFFSET_LAT 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_CFG_GPS_OFFSET_LON 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_CONTROL_STATE 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_DYNAMIC_GPS_FIX 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_DYNAMIC_STATE 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_RF_SELECT 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_STATUS_FAULT 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_STATUS_NIC_NACP 
#define HAVE_ENUM_UAVIONIX_ADSB_OUT_STATUS_STATE 
#define HAVE_ENUM_UAVIONIX_ADSB_RF_HEALTH 
#define HAVE_ENUM_UAVIONIX_ADSB_XBIT 
#define HAVE_ENUM_UTM_DATA_AVAIL_FLAGS 
#define HAVE_ENUM_UTM_FLIGHT_STATE 
#define HAVE_ENUM_VIDEO_STREAM_ENCODING 
#define HAVE_ENUM_VIDEO_STREAM_STATUS_FLAGS 
#define HAVE_ENUM_VIDEO_STREAM_TYPE 
#define HAVE_ENUM_VTOL_TRANSITION_HEADING 
#define HAVE_ENUM_WINCH_ACTIONS 
#define HAVE_GPIO_PINS 1
#define HAVE_INITFINI_ARRAY 1
#define HAVE_PAYLOAD_SPACE(_chan,id) (comm_get_txspace(_chan) >= PAYLOAD_SIZE(_chan, id) ? true : (gcs_out_of_space_to_send(_chan), false))
#define HAVE_STD_NULLPTR_T 0
#define HAVE_USB_SERIAL 
#define HCCHAR_CHDIS (1U << 30)
#define HCCHAR_CHENA (1U << 31)
#define HCCHAR_DAD(n) ((n) << 22)
#define HCCHAR_DAD_MASK (0x7FU << 22)
#define HCCHAR_EPDIR (1U << 15)
#define HCCHAR_EPNUM(n) ((n) << 11)
#define HCCHAR_EPNUM_MASK (15U << 11)
#define HCCHAR_EPTYP(n) ((n) << 18)
#define HCCHAR_EPTYP_BULK (2U << 18)
#define HCCHAR_EPTYP_CTL (0U << 18)
#define HCCHAR_EPTYP_INTR (3U << 18)
#define HCCHAR_EPTYP_ISO (1U << 18)
#define HCCHAR_EPTYP_MASK (3U << 18)
#define HCCHAR_LSDEV (1U << 17)
#define HCCHAR_MCNT(n) ((n) << 20)
#define HCCHAR_MCNT_MASK (3U << 20)
#define HCCHAR_MPS(n) ((n) << 0)
#define HCCHAR_MPS_MASK (0x7FFU << 0)
#define HCCHAR_ODDFRM (1U << 29)
#define HCFG_FSLSPCS_48 (1U << 0)
#define HCFG_FSLSPCS_6 (2U << 0)
#define HCFG_FSLSPCS_MASK (3U << 0)
#define HCFG_FSLSS (1U << 2)
#define HCINTMSK_ACKM (1U << 5)
#define HCINTMSK_AHBERRM (1U << 2)
#define HCINTMSK_BBERRM (1U << 8)
#define HCINTMSK_CHHM (1U << 1)
#define HCINTMSK_DTERRM (1U << 10)
#define HCINTMSK_FRMORM (1U << 9)
#define HCINTMSK_NAKM (1U << 4)
#define HCINTMSK_NYET (1U << 6)
#define HCINTMSK_STALLM (1U << 3)
#define HCINTMSK_TRERRM (1U << 7)
#define HCINTMSK_XFRCM (1U << 0)
#define HCINT_ACK (1U << 5)
#define HCINT_AHBERR (1U << 2)
#define HCINT_BBERR (1U << 8)
#define HCINT_CHH (1U << 1)
#define HCINT_DTERR (1U << 10)
#define HCINT_FRMOR (1U << 9)
#define HCINT_NAK (1U << 4)
#define HCINT_STALL (1U << 3)
#define HCINT_TRERR (1U << 7)
#define HCINT_XFRC (1U << 0)
#define HCTSIZ_DPID_DATA0 (0U << 29)
#define HCTSIZ_DPID_DATA1 (2U << 29)
#define HCTSIZ_DPID_DATA2 (1U << 29)
#define HCTSIZ_DPID_MASK (3U << 29)
#define HCTSIZ_DPID_MDATA (3U << 29)
#define HCTSIZ_DPID_SETUP (3U << 29)
#define HCTSIZ_PKTCNT(n) ((n) << 19)
#define HCTSIZ_PKTCNT_MASK (0x3FFU << 19)
#define HCTSIZ_XFRSIZ(n) ((n) << 0)
#define HCTSIZ_XFRSIZ_MASK (0x7FFFFU << 0)
#define HEADERLEN 4
#define HEAD_BYTE1 0xA3
#define HEAD_BYTE2 0x95
#define HEAD_SPEED_TARGET_RATIO 1.0
#define HEALTHY_LAST_RECEIVED_MS 3000
#define HELI_FRAME 2
#define HFIR_FRIVL(n) ((n) << 0)
#define HFIR_FRIVL_MASK (0xFFFFU << 0)
#define HFNUM_FRNUM(n) ((n) << 0)
#define HFNUM_FRNUM_MASK (0xFFFFU << 0)
#define HFNUM_FTREM(n) ((n) << 16)
#define HFNUM_FTREM_MASK (0xFFFFU << 16)
#define HGT_I_GATE_DEFAULT 500
#define HGT_SOURCE_BARO 0
#define HGT_SOURCE_BCN 3
#define HGT_SOURCE_EXTNAV 4
#define HGT_SOURCE_GPS 2
#define HGT_SOURCE_RNG 1
#define HIGHBYTE(i) ((uint8_t)(((uint16_t)(i))>>8))
#define HIGHPRIO (tprio_t)255
#define HIRTH_MAX_PKT_SIZE 100
#define HIRTH_MAX_RAW_PKT_SIZE 103
#define HMC5843_CONF_TEMP_ENABLE (0x80)
#define HMC5843_GAIN_0_70_GA (0x00 << 5)
#define HMC5843_GAIN_1_00_GA (0x01 << 5)
#define HMC5843_GAIN_1_50_GA (0x02 << 5)
#define HMC5843_GAIN_2_00_GA (0x03 << 5)
#define HMC5843_GAIN_3_20_GA (0x04 << 5)
#define HMC5843_GAIN_3_80_GA (0x05 << 5)
#define HMC5843_GAIN_4_50_GA (0x06 << 5)
#define HMC5843_GAIN_6_50_GA (0x07 << 5)
#define HMC5843_MODE_CONTINUOUS 0x00
#define HMC5843_MODE_SINGLE 0x01
#define HMC5843_OPMODE_MASK 0x03
#define HMC5843_OPMODE_NEGATIVE_BIAS 0x02
#define HMC5843_OPMODE_NORMAL 0x00
#define HMC5843_OPMODE_POSITIVE_BIAS 0x01
#define HMC5843_OSR_0_75HZ (0x00 << 2)
#define HMC5843_OSR_15HZ (0x04 << 2)
#define HMC5843_OSR_1_5HZ (0x01 << 2)
#define HMC5843_OSR_30HZ (0x05 << 2)
#define HMC5843_OSR_3HZ (0x02 << 2)
#define HMC5843_OSR_75HZ (0x06 << 2)
#define HMC5843_OSR_7_5HZ (0x03 << 2)
#define HMC5843_REG_CONFIG_A 0x00
#define HMC5843_REG_CONFIG_B 0x01
#define HMC5843_REG_DATA_OUTPUT_X_MSB 0x03
#define HMC5843_REG_ID_A 0x0A
#define HMC5843_REG_MODE 0x02
#define HMC5843_SAMPLE_AVERAGING_1 (0x00 << 5)
#define HMC5843_SAMPLE_AVERAGING_2 (0x01 << 5)
#define HMC5843_SAMPLE_AVERAGING_4 (0x02 << 5)
#define HMC5843_SAMPLE_AVERAGING_8 (0x03 << 5)
#define HMC5883L_GAIN_0_88_GA (0x00 << 5)
#define HMC5883L_GAIN_1_30_GA (0x01 << 5)
#define HMC5883L_GAIN_1_90_GA (0x02 << 5)
#define HMC5883L_GAIN_2_50_GA (0x03 << 5)
#define HMC5883L_GAIN_4_00_GA (0x04 << 5)
#define HMC5883L_GAIN_4_70_GA (0x05 << 5)
#define HMC5883L_GAIN_5_60_GA (0x06 << 5)
#define HMC5883L_GAIN_8_10_GA (0x07 << 5)
#define HNF_MAX_FILTERS HAL_HNF_MAX_FILTERS
#define HNF_MAX_HARMONICS 16
#define HOBBYWING_MAX_ESC 8
#define HOME_ALT_OFFSET 12
#define HOME_BEARING_LIMIT 0x7F
#define HOME_BEARING_OFFSET 25
#define HPA_TO_KPA 0.1
#define HPRT_PCDET (1U << 1)
#define HPRT_PCSTS (1U << 0)
#define HPRT_PENA (1U << 2)
#define HPRT_PENCHNG (1U << 3)
#define HPRT_PLSTS_DM (1U << 11)
#define HPRT_PLSTS_DP (1U << 10)
#define HPRT_PLSTS_MASK (3U << 11)
#define HPRT_POCA (1U << 4)
#define HPRT_POCCHNG (1U << 5)
#define HPRT_PPWR (1U << 12)
#define HPRT_PRES (1U << 6)
#define HPRT_PRST (1U << 8)
#define HPRT_PSPD_FS (1U << 17)
#define HPRT_PSPD_LS (2U << 17)
#define HPRT_PSPD_MASK (3U << 17)
#define HPRT_PSUSP (1U << 7)
#define HPRT_PTCTL(n) ((n) << 13)
#define HPRT_PTCTL_MASK (15U << 13)
#define HPTXFSIZ_PTXFD(n) ((n) << 16)
#define HPTXFSIZ_PTXFD_MASK (0xFFFFU << 16)
#define HPTXFSIZ_PTXSA(n) ((n) << 0)
#define HPTXFSIZ_PTXSA_MASK (0xFFFFU << 0)
#define HPTXSTS_PTXFSAVL(n) ((n) << 0)
#define HPTXSTS_PTXFSAVL_MASK (0xFFFF<< 0)
#define HPTXSTS_PTXQSAV(n) ((n) << 16)
#define HPTXSTS_PTXQSAV_MASK (0xFF<< 16)
#define HPTXSTS_PTXQTOP(n) ((n) << 24)
#define HPTXSTS_PTXQTOP_MASK (0xFFU << 24)
#define HUGE_VAL (__builtin_huge_val())
#define HUGE_VALF (__builtin_huge_valf())
#define HUGE_VALL (__builtin_huge_vall())
#define HW_RES 0x0001
#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)
#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
#define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)
#define I2C3 ((I2C_TypeDef *) I2C3_BASE)
#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)
#define I2C4 ((I2C_TypeDef *) I2C4_BASE)
#define I2C4_BASE (APB1PERIPH_BASE + 0x6000UL)
#define I2C_ACK_FAILURE 0x04
#define I2C_ARBITRATION_LOST 0x02
#define I2C_BUS_ERROR 0x01
#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk
#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)
#define I2C_CR1_ADDRIE_Pos (3U)
#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk
#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)
#define I2C_CR1_ALERTEN_Pos (22U)
#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk
#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)
#define I2C_CR1_ANFOFF_Pos (12U)
#define I2C_CR1_DNF I2C_CR1_DNF_Msk
#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)
#define I2C_CR1_DNF_Pos (8U)
#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk
#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)
#define I2C_CR1_ERRIE_Pos (7U)
#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk
#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)
#define I2C_CR1_GCEN_Pos (19U)
#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk
#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)
#define I2C_CR1_NACKIE_Pos (4U)
#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk
#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)
#define I2C_CR1_NOSTRETCH_Pos (17U)
#define I2C_CR1_PE I2C_CR1_PE_Msk
#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk
#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)
#define I2C_CR1_PECEN_Pos (23U)
#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)
#define I2C_CR1_PE_Pos (0U)
#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk
#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)
#define I2C_CR1_RXDMAEN_Pos (15U)
#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk
#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)
#define I2C_CR1_RXIE_Pos (2U)
#define I2C_CR1_SBC I2C_CR1_SBC_Msk
#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)
#define I2C_CR1_SBC_Pos (16U)
#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk
#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)
#define I2C_CR1_SMBDEN_Pos (21U)
#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk
#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)
#define I2C_CR1_SMBHEN_Pos (20U)
#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk
#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)
#define I2C_CR1_STOPIE_Pos (5U)
#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk
#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)
#define I2C_CR1_TCIE_Pos (6U)
#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk
#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)
#define I2C_CR1_TXDMAEN_Pos (14U)
#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk
#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)
#define I2C_CR1_TXIE_Pos (1U)
#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk
#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)
#define I2C_CR2_ADD10_Pos (11U)
#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk
#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)
#define I2C_CR2_AUTOEND_Pos (25U)
#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk
#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)
#define I2C_CR2_HEAD10R_Pos (12U)
#define I2C_CR2_NACK I2C_CR2_NACK_Msk
#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)
#define I2C_CR2_NACK_Pos (15U)
#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk
#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)
#define I2C_CR2_NBYTES_Pos (16U)
#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk
#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)
#define I2C_CR2_PECBYTE_Pos (26U)
#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk
#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)
#define I2C_CR2_RD_WRN_Pos (10U)
#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk
#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)
#define I2C_CR2_RELOAD_Pos (24U)
#define I2C_CR2_SADD I2C_CR2_SADD_Msk
#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)
#define I2C_CR2_SADD_Pos (0U)
#define I2C_CR2_START I2C_CR2_START_Msk
#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)
#define I2C_CR2_START_Pos (13U)
#define I2C_CR2_STOP I2C_CR2_STOP_Msk
#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)
#define I2C_CR2_STOP_Pos (14U)
#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk
#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)
#define I2C_ICR_ADDRCF_Pos (3U)
#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk
#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)
#define I2C_ICR_ALERTCF_Pos (13U)
#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk
#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)
#define I2C_ICR_ARLOCF_Pos (9U)
#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk
#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)
#define I2C_ICR_BERRCF_Pos (8U)
#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk
#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)
#define I2C_ICR_NACKCF_Pos (4U)
#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk
#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)
#define I2C_ICR_OVRCF_Pos (10U)
#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk
#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)
#define I2C_ICR_PECCF_Pos (11U)
#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk
#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)
#define I2C_ICR_STOPCF_Pos (5U)
#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk
#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)
#define I2C_ICR_TIMOUTCF_Pos (12U)
#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk
#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)
#define I2C_ISR_ADDCODE_Pos (17U)
#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk
#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)
#define I2C_ISR_ADDR_Pos (3U)
#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk
#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)
#define I2C_ISR_ALERT_Pos (13U)
#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk
#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)
#define I2C_ISR_ARLO_Pos (9U)
#define I2C_ISR_BERR I2C_ISR_BERR_Msk
#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)
#define I2C_ISR_BERR_Pos (8U)
#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk
#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)
#define I2C_ISR_BUSY_Pos (15U)
#define I2C_ISR_DIR I2C_ISR_DIR_Msk
#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)
#define I2C_ISR_DIR_Pos (16U)
#define I2C_ISR_LIMIT 0x80
#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk
#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)
#define I2C_ISR_NACKF_Pos (4U)
#define I2C_ISR_OVR I2C_ISR_OVR_Msk
#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)
#define I2C_ISR_OVR_Pos (10U)
#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk
#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)
#define I2C_ISR_PECERR_Pos (11U)
#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk
#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)
#define I2C_ISR_RXNE_Pos (2U)
#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk
#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)
#define I2C_ISR_STOPF_Pos (5U)
#define I2C_ISR_TC I2C_ISR_TC_Msk
#define I2C_ISR_TCR I2C_ISR_TCR_Msk
#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)
#define I2C_ISR_TCR_Pos (7U)
#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)
#define I2C_ISR_TC_Pos (6U)
#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk
#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)
#define I2C_ISR_TIMEOUT_Pos (12U)
#define I2C_ISR_TXE I2C_ISR_TXE_Msk
#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)
#define I2C_ISR_TXE_Pos (0U)
#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk
#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)
#define I2C_ISR_TXIS_Pos (1U)
#define I2C_LEDS (ALL_TOSHIBALED_I2C | ALL_NCP5623_I2C | ALL_LP5562_I2C | ALL_IS31FL3195_I2C)
#define I2C_NO_ERROR 0x00
#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk
#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk
#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)
#define I2C_OAR1_OA1EN_Pos (15U)
#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk
#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)
#define I2C_OAR1_OA1MODE_Pos (10U)
#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)
#define I2C_OAR1_OA1_Pos (0U)
#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk
#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk
#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)
#define I2C_OAR2_OA2EN_Pos (15U)
#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk
#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)
#define I2C_OAR2_OA2MASK01_Pos (8U)
#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk
#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)
#define I2C_OAR2_OA2MASK02_Pos (9U)
#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk
#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)
#define I2C_OAR2_OA2MASK03_Pos (8U)
#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk
#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)
#define I2C_OAR2_OA2MASK04_Pos (10U)
#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk
#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)
#define I2C_OAR2_OA2MASK05_Pos (8U)
#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk
#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)
#define I2C_OAR2_OA2MASK06_Pos (9U)
#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk
#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)
#define I2C_OAR2_OA2MASK07_Pos (8U)
#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk
#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)
#define I2C_OAR2_OA2MSK_Pos (8U)
#define I2C_OAR2_OA2NOMASK 0x00000000U
#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)
#define I2C_OAR2_OA2_Pos (1U)
#define I2C_OVERRUN 0x08
#define I2C_PECR_PEC I2C_PECR_PEC_Msk
#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)
#define I2C_PECR_PEC_Pos (0U)
#define I2C_PEC_ERROR 0x10
#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk
#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)
#define I2C_RXDR_RXDATA_Pos (0U)
#define I2C_SMB_ALERT 0x40
#define I2C_TIMEOUT 0x20
#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk
#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)
#define I2C_TIMEOUTR_TEXTEN_Pos (31U)
#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk
#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)
#define I2C_TIMEOUTR_TIDLE_Pos (12U)
#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk
#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)
#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)
#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk
#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)
#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)
#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk
#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)
#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)
#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk
#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)
#define I2C_TIMINGR_PRESC_Pos (28U)
#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk
#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)
#define I2C_TIMINGR_SCLDEL_Pos (20U)
#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk
#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)
#define I2C_TIMINGR_SCLH_Pos (8U)
#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk
#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)
#define I2C_TIMINGR_SCLL_Pos (0U)
#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk
#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)
#define I2C_TIMINGR_SDADEL_Pos (16U)
#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk
#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)
#define I2C_TXDR_TXDATA_Pos (0U)
#define I2C_USE_MUTUAL_EXCLUSION TRUE
#define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
#define IAR_ONLY_LOW_OPTIMIZATION_EXIT 
#define IBUS_FRAME_SIZE 32
#define IBUS_INPUT_CHANNELS 14
#define ICMP6_HLEN 8
#define ICMP6_STATS 0
#define ICMP6_STATS_DISPLAY() 
#define ICMP6_STATS_INC(x) 
#define ICMPH_CODE(hdr) ((hdr)->code)
#define ICMPH_CODE_SET(hdr,c) ((hdr)->code = (c))
#define ICMPH_TYPE(hdr) ((hdr)->type)
#define ICMPH_TYPE_SET(hdr,t) ((hdr)->type = (t))
#define ICMP_AM 17
#define ICMP_AMR 18
#define ICMP_DEBUG LWIP_DBG_OFF
#define ICMP_DEST_UNREACH_DATASIZE 8
#define ICMP_DUR 3
#define ICMP_ECHO 8
#define ICMP_ER 0
#define ICMP_IR 16
#define ICMP_IRQ 15
#define ICMP_PP 12
#define ICMP_RD 5
#define ICMP_SQ 4
#define ICMP_STATS 0
#define ICMP_STATS_DISPLAY() 
#define ICMP_STATS_INC(x) 
#define ICMP_TE 11
#define ICMP_TS 13
#define ICMP_TSR 14
#define ICMP_TTL 255
#define ICMREG_ACCEL_CONFIG2 0x1D
#define ICM_ACC_DLPF_CFG_1046HZ_NOLPF 0x00
#define ICM_ACC_DLPF_CFG_10HZ 0x05
#define ICM_ACC_DLPF_CFG_218HZ 0x01
#define ICM_ACC_DLPF_CFG_21HZ 0x04
#define ICM_ACC_DLPF_CFG_420HZ 0x07
#define ICM_ACC_DLPF_CFG_44HZ 0x03
#define ICM_ACC_DLPF_CFG_5HZ 0x06
#define ICM_ACC_DLPF_CFG_99HZ 0x02
#define ICM_ACC_FCHOICE_B 0x08
#define ICM_WHOAMI_VAL 0xEA
#define ICP101XX_ID 0x08
#define ICP201XX_ID 0x63
#define IDENTIF 12
#define IDLEPRIO (tprio_t)1
#define IDLE_TIMEOUT_MS 30000
#define ID_LEN 8
#define ID_WHO_AM_I 0x3d
#define IFACE_SWITCH_DELAY_USEC 1000000U
#define IFNAMSIZ NETIF_NAMESIZE
#define IF_NAMESIZE NETIF_NAMESIZE
#define IF__NETIF_CHECKSUM_ENABLED(netif,chksumflag) 
#define IGMP_ADD_MAC_FILTER NETIF_ADD_MAC_FILTER
#define IGMP_DEBUG LWIP_DBG_OFF
#define IGMP_DEL_MAC_FILTER NETIF_DEL_MAC_FILTER
#define IGMP_GROUP_DELAYING_MEMBER 1
#define IGMP_GROUP_IDLE_MEMBER 2
#define IGMP_GROUP_NON_MEMBER 0
#define IGMP_JOIN_DELAYING_MEMBER_TMR (500 /IGMP_TMR_INTERVAL)
#define IGMP_LEAVE_GROUP 0x17
#define IGMP_MEMB_QUERY 0x11
#define IGMP_MINLEN 8
#define IGMP_STATS 0
#define IGMP_STATS_DISPLAY() 
#define IGMP_STATS_INC(x) 
#define IGMP_TMR_INTERVAL 100
#define IGMP_TTL 1
#define IGMP_V1_DELAYING_MEMBER_TMR (1000/IGMP_TMR_INTERVAL)
#define IGMP_V1_MEMB_REPORT 0x12
#define IGMP_V2_MEMB_REPORT 0x16
#define IGNORE_RETURN(x) do {if (x) {}} while(0)
#define IHIGH_RESOLUTION_FACTOR ((FP32)(0.196791))
#define ILABS_AIRDATA_AIRSPEED_FAIL 0x0200
#define ILABS_AIRDATA_BELOW_THRESHOLD 0x0400
#define ILABS_AIRDATA_DIFF_PRESS_FAIL 0x0008
#define ILABS_AIRDATA_DIFF_PRESS_INIT_FAIL 0x0002
#define ILABS_AIRDATA_DIFF_PRESS_RANGE_ERR 0x0020
#define ILABS_AIRDATA_INIT_FAIL 0x0001
#define ILABS_AIRDATA_PRESS_ALT_FAIL 0x0100
#define ILABS_AIRDATA_STATIC_PRESS_FAIL 0x0004
#define ILABS_AIRDATA_STATIC_PRESS_RANGE_ERR 0x0010
#define ILABS_UNIT_STATUS2_ACCEL_X_HIGH 0x0001
#define ILABS_UNIT_STATUS2_ACCEL_Y_HIGH 0x0002
#define ILABS_UNIT_STATUS2_ACCEL_Z_HIGH 0x0004
#define ILABS_UNIT_STATUS2_BARO_FAIL 0x0008
#define ILABS_UNIT_STATUS2_DIFF_PRESS_FAIL 0x0010
#define ILABS_UNIT_STATUS2_DIFF_PRESS_FUSION_OFF 0x0100
#define ILABS_UNIT_STATUS2_GNSS_FUSION_OFF 0x0080
#define ILABS_UNIT_STATUS2_GNSS_POS_VALID 0x0400
#define ILABS_UNIT_STATUS2_MAGCAL_2D_ACT 0x0020
#define ILABS_UNIT_STATUS2_MAGCAL_3D_ACT 0x0040
#define ILABS_UNIT_STATUS2_MAG_FUSION_OFF 0x0200
#define ILABS_UNIT_STATUS_ACCEL_FAIL 0x0008
#define ILABS_UNIT_STATUS_ALIGNMENT_FAIL 0x0001
#define ILABS_UNIT_STATUS_ELECTRONICS_FAIL 0x0020
#define ILABS_UNIT_STATUS_GNSS_FAIL 0x0040
#define ILABS_UNIT_STATUS_GYRO_FAIL 0x0004
#define ILABS_UNIT_STATUS_MAG_FAIL 0x0010
#define ILABS_UNIT_STATUS_MAG_FIELD_HIGH 0x2000
#define ILABS_UNIT_STATUS_OPERATION_FAIL 0x0002
#define ILABS_UNIT_STATUS_RUNTIME_CAL 0x0080
#define ILABS_UNIT_STATUS_RUNTIME_CAL2 0x8000
#define ILABS_UNIT_STATUS_TEMP_RANGE_ERR 0x4000
#define ILABS_UNIT_STATUS_VOLTAGE_HIGH 0x0200
#define ILABS_UNIT_STATUS_VOLTAGE_LOW 0x0100
#define ILABS_UNIT_STATUS_X_RATE_HIGH 0x0400
#define ILABS_UNIT_STATUS_Y_RATE_HIGH 0x0800
#define ILABS_UNIT_STATUS_Z_RATE_HIGH 0x1000
#define IMR1 IMR
#define IMU_DT_MIN_SEC 0.001f
#define IN6ADDR_ANY_INIT {{{0,0,0,0}}}
#define IN6ADDR_LOOPBACK_INIT {{{0,0,0,PP_HTONL(1)}}}
#define IN6_IS_ADDR_LINKLOCAL(a) ip6_addr_islinklocal((ip6_addr_t*)(a))
#define IN6_IS_ADDR_LOOPBACK(a) ip6_addr_isloopback((ip6_addr_t*)(a))
#define IN6_IS_ADDR_MC_GLOBAL(a) ip6_addr_ismulticast_global((ip6_addr_t*)(a))
#define IN6_IS_ADDR_MC_LINKLOCAL(a) ip6_addr_ismulticast_linklocal((ip6_addr_t*)(a))
#define IN6_IS_ADDR_MC_NODELOCAL(a) ip6_addr_ismulticast_iflocal((ip6_addr_t*)(a))
#define IN6_IS_ADDR_MC_ORGLOCAL(a) ip6_addr_ismulticast_orglocal((ip6_addr_t*)(a))
#define IN6_IS_ADDR_MC_SITELOCAL(a) ip6_addr_ismulticast_sitelocal((ip6_addr_t*)(a))
#define IN6_IS_ADDR_MULTICAST(a) ip6_addr_ismulticast((ip6_addr_t*)(a))
#define IN6_IS_ADDR_SITELOCAL(a) ip6_addr_issitelocal((ip6_addr_t*)(a))
#define IN6_IS_ADDR_UNSPECIFIED(a) ip6_addr_isany((ip6_addr_t*)(a))
#define IN6_IS_ADDR_V4COMPAT(a) ip6_addr_isipv4compat((ip6_addr_t*)(a))
#define IN6_IS_ADDR_V4MAPPED(a) ip6_addr_isipv4mappedipv6((ip6_addr_t*)(a))
#define INADDR_ANY IPADDR_ANY
#define INADDR_BROADCAST IPADDR_BROADCAST
#define INADDR_LOOPBACK IPADDR_LOOPBACK
#define INADDR_NONE IPADDR_NONE
#define INAV_IDENTIFIER "INAV"
#define INA_228_TEMP_C_LSB 7.8125e-3
#define INA_238_TEMP_C_LSB 7.8125e-3
#define INCH_OF_H2O_TO_PASCAL 248.84f
#define INCPTR(n,cp) ((cp) += (n))
#define INDEXK(r) ((int)(r) & ~BITRK)
#define INDEX_MASK 0x0000003F
#define INET_ADDRSTRLEN IP4ADDR_STRLEN_MAX
#define INET_DEBUG LWIP_DBG_OFF
#define INFINITY (__builtin_inff())
#define INITIAL_MSS 536
#define INIT_ACCEL_BIAS_UNCERTAINTY 0.5f
#define INJECTION_TIME_RESOLUTION 0.8
#define INPUT_SPACING 0xB60B61
#define INST_ACTION 5
#define INST_BULK_READ 146
#define INST_BULK_WRITE 147
#define INST_CLEAR 16
#define INST_FACTORY_RESET 6
#define INST_PING 1
#define INST_READ 2
#define INST_REBOOT 8
#define INST_REG_WRITE 4
#define INST_STATUS 85
#define INST_SYNC_READ 130
#define INST_SYNC_WRITE 131
#define INST_WRITE 3
#define INS_AUX_INSTANCES 0
#define INS_INVENSENSE_20789_I2C_ADDR 0x68
#define INS_MAX_BACKENDS 2*INS_MAX_INSTANCES
#define INS_MAX_GYRO_WINDOW_SAMPLES 8
#define INS_MAX_INSTANCES (3+INS_AUX_INSTANCES)
#define INS_MAX_NOTCHES 12
#define INS_PARAM_WRAPPER(var) inline decltype(var ##_old_param[0])& var(uint8_t i) { return var ##_old_param[i]; } inline decltype(var ##_old_param[0])& var(uint8_t i) const { return const_cast<AP_InertialSensor*>(this)->var(i); }
#define INS_VIBRATION_CHECK_INSTANCES INS_MAX_INSTANCES
#define INT14_DEGREES (360.0f / float(0x3FFF))
#define INT16_C(x) __INT16_C(x)
#define INT16_MAX (__INT16_MAX__)
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT1_CFG_G 0x30
#define INT1_CFG_G_AND_OR (0x1 << 7)
#define INT1_CFG_G_LIR (0x1 << 6)
#define INT1_CFG_G_XHIE (0x1 << 1)
#define INT1_CFG_G_XLIE (0x1 << 0)
#define INT1_CFG_G_YHIE (0x1 << 3)
#define INT1_CFG_G_YLIE (0x1 << 2)
#define INT1_CFG_G_ZHIE (0x1 << 5)
#define INT1_CFG_G_ZLIE (0x1 << 4)
#define INT1_DURATION_G 0x38
#define INT1_DURATION_G_D_MASK 0x7F
#define INT1_DURATION_G_WAIT (0x1 << 7)
#define INT1_SRC_G 0x31
#define INT1_SRC_G_IA (0x1 << 6)
#define INT1_SRC_G_XH (0x1 << 1)
#define INT1_SRC_G_XL (0x1 << 0)
#define INT1_SRC_G_YH (0x1 << 3)
#define INT1_SRC_G_YL (0x1 << 2)
#define INT1_SRC_G_ZH (0x1 << 5)
#define INT1_SRC_G_ZL (0x1 << 4)
#define INT1_THS_XH_G 0x32
#define INT1_THS_XL_G 0x33
#define INT1_THS_YH_G 0x34
#define INT1_THS_YL_G 0x35
#define INT1_THS_ZH_G 0x36
#define INT1_THS_ZL_G 0x37
#define INT32_C(x) __INT32_C(x)
#define INT32_MAX (__INT32_MAX__)
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT64_C(x) __INT64_C(x)
#define INT64_MAX (__INT64_MAX__)
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT8_C(x) __INT8_C(x)
#define INT8_MAX (__INT8_MAX__)
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INTERNAL_ERROR(error_number) AP::internalerror().error(error_number, __AP_LINE__);
#define INTERNAL_TEMPERATURE_CLAMP 35.0f
#define INTMAX_C(x) __INTMAX_C(x)
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INT_CTRL_M 0x12
#define INT_CTRL_REG_M 0x12
#define INT_CTRL_REG_M_4D (0x1 << 1)
#define INT_CTRL_REG_M_IEA (0x1 << 3)
#define INT_CTRL_REG_M_IEL (0x1 << 2)
#define INT_CTRL_REG_M_MIEN (0x1 << 0)
#define INT_CTRL_REG_M_PP_OD (0x1 << 4)
#define INT_CTRL_REG_M_XMIEN (0x1 << 7)
#define INT_CTRL_REG_M_YMIEN (0x1 << 6)
#define INT_CTRL_REG_M_ZMIEN (0x1 << 5)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_GEN_1_DURATION 0x33
#define INT_GEN_1_REG 0x30
#define INT_GEN_1_REG_6D (0x1 << 6)
#define INT_GEN_1_REG_AOI (0x1 << 7)
#define INT_GEN_1_REG_XHIE_XUPE (0x1 << 1)
#define INT_GEN_1_REG_XLIE_XDOWNE (0x1 << 0)
#define INT_GEN_1_REG_YHIE_YUPE (0x1 << 3)
#define INT_GEN_1_REG_YLIE_YDOWNE (0x1 << 2)
#define INT_GEN_1_REG_ZHIE_ZUPE (0x1 << 5)
#define INT_GEN_1_REG_ZLIE_ZDOWNE (0x1 << 4)
#define INT_GEN_1_SRC 0x31
#define INT_GEN_1_SRC_IA (0x1 << 6)
#define INT_GEN_1_SRC_XH (0x1 << 1)
#define INT_GEN_1_SRC_XL (0x1 << 0)
#define INT_GEN_1_SRC_YH (0x1 << 3)
#define INT_GEN_1_SRC_YL (0x1 << 2)
#define INT_GEN_1_SRC_ZH (0x1 << 5)
#define INT_GEN_1_SRC_ZL (0x1 << 4)
#define INT_GEN_1_THS 0x32
#define INT_GEN_2_DURATION 0x37
#define INT_GEN_2_REG 0x34
#define INT_GEN_2_REG_6D (0x1 << 6)
#define INT_GEN_2_REG_AOI (0x1 << 7)
#define INT_GEN_2_REG_XHIE_XUPE (0x1 << 1)
#define INT_GEN_2_REG_XLIE_XDOWNE (0x1 << 0)
#define INT_GEN_2_REG_YHIE_YUPE (0x1 << 3)
#define INT_GEN_2_REG_YLIE_YDOWNE (0x1 << 2)
#define INT_GEN_2_REG_ZHIE_ZUPE (0x1 << 5)
#define INT_GEN_2_REG_ZLIE_ZDOWNE (0x1 << 4)
#define INT_GEN_2_SRC 0x35
#define INT_GEN_2_SRC_IA (0x1 << 6)
#define INT_GEN_2_SRC_XH (0x1 << 1)
#define INT_GEN_2_SRC_XL (0x1 << 0)
#define INT_GEN_2_SRC_YH (0x1 << 3)
#define INT_GEN_2_SRC_YL (0x1 << 2)
#define INT_GEN_2_SRC_ZH (0x1 << 5)
#define INT_GEN_2_SRC_ZL (0x1 << 4)
#define INT_GEN_2_THS 0x36
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_MAX __INT_MAX__
#define INT_MIN (-INT_MAX - 1)
#define INT_SRC_M 0x13
#define INT_SRC_REG_M 0x13
#define INT_SRC_REG_M_MINT (0x1 << 0)
#define INT_SRC_REG_M_MROI (0x1 << 1)
#define INT_SRC_REG_M_M_NTH_X (0x1 << 4)
#define INT_SRC_REG_M_M_NTH_Y (0x1 << 3)
#define INT_SRC_REG_M_M_NTH_Z (0x1 << 2)
#define INT_SRC_REG_M_M_PTH_X (0x1 << 7)
#define INT_SRC_REG_M_M_PTH_Y (0x1 << 6)
#define INT_SRC_REG_M_M_PTH_Z (0x1 << 5)
#define INT_THS_H_M 0x15
#define INT_THS_L_M 0x14
#define INV2REG(b,r) ((((uint16_t)b) << 8)|(r))
#define INV2REG_ACCEL_CONFIG INV2REG(REG_BANK2,0x14U)
#define INV2REG_ACCEL_INTEL_CTRL INV2REG(REG_BANK2,0x12U)
#define INV2REG_ACCEL_SMPLRT_DIV_1 INV2REG(REG_BANK2,0x10U)
#define INV2REG_ACCEL_SMPLRT_DIV_2 INV2REG(REG_BANK2,0x11U)
#define INV2REG_ACCEL_WOM_THR INV2REG(REG_BANK2,0x13U)
#define INV2REG_ACCEL_XOUT_H INV2REG(REG_BANK0,0x2DU)
#define INV2REG_ACCEL_XOUT_L INV2REG(REG_BANK0,0x2EU)
#define INV2REG_ACCEL_YOUT_H INV2REG(REG_BANK0,0x2FU)
#define INV2REG_ACCEL_YOUT_L INV2REG(REG_BANK0,0x30U)
#define INV2REG_ACCEL_ZOUT_H INV2REG(REG_BANK0,0x31U)
#define INV2REG_ACCEL_ZOUT_L INV2REG(REG_BANK0,0x32U)
#define INV2REG_BANK_SEL 0x7F
#define INV2REG_DATA_RDY_STATUS INV2REG(REG_BANK0,0x74U)
#define INV2REG_DELAY_TIMEH INV2REG(REG_BANK0,0x28U)
#define INV2REG_DELAY_TIMEL INV2REG(REG_BANK0,0x29U)
#define INV2REG_EXT_SLV_SENS_DATA_00 INV2REG(REG_BANK0,0x3BU)
#define INV2REG_EXT_SLV_SENS_DATA_01 INV2REG(REG_BANK0,0x3CU)
#define INV2REG_EXT_SLV_SENS_DATA_02 INV2REG(REG_BANK0,0x3DU)
#define INV2REG_EXT_SLV_SENS_DATA_03 INV2REG(REG_BANK0,0x3EU)
#define INV2REG_EXT_SLV_SENS_DATA_04 INV2REG(REG_BANK0,0x3FU)
#define INV2REG_EXT_SLV_SENS_DATA_05 INV2REG(REG_BANK0,0x40U)
#define INV2REG_EXT_SLV_SENS_DATA_06 INV2REG(REG_BANK0,0x41U)
#define INV2REG_EXT_SLV_SENS_DATA_07 INV2REG(REG_BANK0,0x42U)
#define INV2REG_EXT_SLV_SENS_DATA_08 INV2REG(REG_BANK0,0x43U)
#define INV2REG_EXT_SLV_SENS_DATA_09 INV2REG(REG_BANK0,0x44U)
#define INV2REG_EXT_SLV_SENS_DATA_10 INV2REG(REG_BANK0,0x45U)
#define INV2REG_EXT_SLV_SENS_DATA_11 INV2REG(REG_BANK0,0x46U)
#define INV2REG_EXT_SLV_SENS_DATA_12 INV2REG(REG_BANK0,0x47U)
#define INV2REG_EXT_SLV_SENS_DATA_13 INV2REG(REG_BANK0,0x48U)
#define INV2REG_EXT_SLV_SENS_DATA_14 INV2REG(REG_BANK0,0x49U)
#define INV2REG_EXT_SLV_SENS_DATA_15 INV2REG(REG_BANK0,0x4AU)
#define INV2REG_EXT_SLV_SENS_DATA_16 INV2REG(REG_BANK0,0x4BU)
#define INV2REG_EXT_SLV_SENS_DATA_17 INV2REG(REG_BANK0,0x4CU)
#define INV2REG_EXT_SLV_SENS_DATA_18 INV2REG(REG_BANK0,0x4DU)
#define INV2REG_EXT_SLV_SENS_DATA_19 INV2REG(REG_BANK0,0x4EU)
#define INV2REG_EXT_SLV_SENS_DATA_20 INV2REG(REG_BANK0,0x4FU)
#define INV2REG_EXT_SLV_SENS_DATA_21 INV2REG(REG_BANK0,0x50U)
#define INV2REG_EXT_SLV_SENS_DATA_22 INV2REG(REG_BANK0,0x51U)
#define INV2REG_EXT_SLV_SENS_DATA_23 INV2REG(REG_BANK0,0x52U)
#define INV2REG_FIFO_CFG INV2REG(REG_BANK0,0x76U)
#define INV2REG_FIFO_COUNTH INV2REG(REG_BANK0,0x70U)
#define INV2REG_FIFO_COUNTL INV2REG(REG_BANK0,0x71U)
#define INV2REG_FIFO_EN_1 INV2REG(REG_BANK0,0x66U)
#define INV2REG_FIFO_EN_2 INV2REG(REG_BANK0,0x67U)
#define INV2REG_FIFO_MODE INV2REG(REG_BANK0,0x69U)
#define INV2REG_FIFO_RST INV2REG(REG_BANK0,0x68U)
#define INV2REG_FIFO_R_W INV2REG(REG_BANK0,0x72U)
#define INV2REG_FSYNC_CONFIG INV2REG(REG_BANK2,0x52U)
#define INV2REG_GYRO_CONFIG_1 INV2REG(REG_BANK2,0x01U)
#define INV2REG_GYRO_CONFIG_2 INV2REG(REG_BANK2,0x02U)
#define INV2REG_GYRO_SMPLRT_DIV INV2REG(REG_BANK2,0x00U)
#define INV2REG_GYRO_XOUT_H INV2REG(REG_BANK0,0x33U)
#define INV2REG_GYRO_XOUT_L INV2REG(REG_BANK0,0x34U)
#define INV2REG_GYRO_YOUT_H INV2REG(REG_BANK0,0x35U)
#define INV2REG_GYRO_YOUT_L INV2REG(REG_BANK0,0x36U)
#define INV2REG_GYRO_ZOUT_H INV2REG(REG_BANK0,0x37U)
#define INV2REG_GYRO_ZOUT_L INV2REG(REG_BANK0,0x38U)
#define INV2REG_I2C_MST_CTRL INV2REG(REG_BANK3,0x01U)
#define INV2REG_I2C_MST_DELAY_CTRL INV2REG(REG_BANK3,0x02U)
#define INV2REG_I2C_MST_ODR_CONFIG INV2REG(REG_BANK3,0x00U)
#define INV2REG_I2C_MST_STATUS INV2REG(REG_BANK0,0x17U)
#define INV2REG_I2C_SLV0_ADDR INV2REG(REG_BANK3,0x03U)
#define INV2REG_I2C_SLV0_CTRL INV2REG(REG_BANK3,0x05U)
#define INV2REG_I2C_SLV0_DO INV2REG(REG_BANK3,0x06U)
#define INV2REG_I2C_SLV0_REG INV2REG(REG_BANK3,0x04U)
#define INV2REG_I2C_SLV1_ADDR INV2REG(REG_BANK3,0x07U)
#define INV2REG_I2C_SLV1_CTRL INV2REG(REG_BANK3,0x09U)
#define INV2REG_I2C_SLV1_DO INV2REG(REG_BANK3,0x0AU)
#define INV2REG_I2C_SLV1_REG INV2REG(REG_BANK3,0x08U)
#define INV2REG_I2C_SLV2_ADDR INV2REG(REG_BANK3,0x0BU)
#define INV2REG_I2C_SLV2_CTRL INV2REG(REG_BANK3,0x0DU)
#define INV2REG_I2C_SLV2_DO INV2REG(REG_BANK3,0x0EU)
#define INV2REG_I2C_SLV2_REG INV2REG(REG_BANK3,0x0CU)
#define INV2REG_I2C_SLV3_ADDR INV2REG(REG_BANK3,0x0FU)
#define INV2REG_I2C_SLV3_CTRL INV2REG(REG_BANK3,0x11U)
#define INV2REG_I2C_SLV3_DO INV2REG(REG_BANK3,0x12U)
#define INV2REG_I2C_SLV3_REG INV2REG(REG_BANK3,0x10U)
#define INV2REG_I2C_SLV4_ADDR INV2REG(REG_BANK3,0x13U)
#define INV2REG_I2C_SLV4_CTRL INV2REG(REG_BANK3,0x15U)
#define INV2REG_I2C_SLV4_DI INV2REG(REG_BANK3,0x17U)
#define INV2REG_I2C_SLV4_DO INV2REG(REG_BANK3,0x16U)
#define INV2REG_I2C_SLV4_REG INV2REG(REG_BANK3,0x14U)
#define INV2REG_INT_ENABLE INV2REG(REG_BANK0,0x10U)
#define INV2REG_INT_ENABLE_1 INV2REG(REG_BANK0,0x11U)
#define INV2REG_INT_ENABLE_2 INV2REG(REG_BANK0,0x12U)
#define INV2REG_INT_ENABLE_3 INV2REG(REG_BANK0,0x13U)
#define INV2REG_INT_PIN_CFG INV2REG(REG_BANK0,0x0FU)
#define INV2REG_INT_STATUS INV2REG(REG_BANK0,0x19U)
#define INV2REG_INT_STATUS_1 INV2REG(REG_BANK0,0x1AU)
#define INV2REG_INT_STATUS_2 INV2REG(REG_BANK0,0x1BU)
#define INV2REG_INT_STATUS_3 INV2REG(REG_BANK0,0x1CU)
#define INV2REG_LP_CONFIG INV2REG(REG_BANK0,0x05U)
#define INV2REG_MOD_CTRL_USR INV2REG(REG_BANK2,0x54U)
#define INV2REG_ODR_ALIGN_EN INV2REG(REG_BANK2,0x09U)
#define INV2REG_PWR_MGMT_1 INV2REG(REG_BANK0,0x06U)
#define INV2REG_PWR_MGMT_2 INV2REG(REG_BANK0,0x07U)
#define INV2REG_SELF_TEST_X_ACCEL INV2REG(REG_BANK1,0x0EU)
#define INV2REG_SELF_TEST_X_GYRO INV2REG(REG_BANK1,0x02U)
#define INV2REG_SELF_TEST_Y_ACCEL INV2REG(REG_BANK1,0x0FU)
#define INV2REG_SELF_TEST_Y_GYRO INV2REG(REG_BANK1,0x03U)
#define INV2REG_SELF_TEST_Z_ACCEL INV2REG(REG_BANK1,0x10U)
#define INV2REG_SELF_TEST_Z_GYRO INV2REG(REG_BANK1,0x04U)
#define INV2REG_TEMP_CONFIG INV2REG(REG_BANK2,0x53U)
#define INV2REG_TEMP_OUT_H INV2REG(REG_BANK0,0x39U)
#define INV2REG_TEMP_OUT_L INV2REG(REG_BANK0,0x3AU)
#define INV2REG_TIMEBASE_CORRECTIO INV2REG(REG_BANK1,0x28U)
#define INV2REG_USER_CTRL INV2REG(REG_BANK0,0x03U)
#define INV2REG_WHO_AM_I INV2REG(REG_BANK0,0x00U)
#define INV2REG_XA_OFFS_H INV2REG(REG_BANK1,0x14U)
#define INV2REG_XA_OFFS_L INV2REG(REG_BANK1,0x15U)
#define INV2REG_XG_OFFS_USRH INV2REG(REG_BANK2,0x03U)
#define INV2REG_XG_OFFS_USRL INV2REG(REG_BANK2,0x04U)
#define INV2REG_YA_OFFS_H INV2REG(REG_BANK1,0x17U)
#define INV2REG_YA_OFFS_L INV2REG(REG_BANK1,0x18U)
#define INV2REG_YG_OFFS_USRH INV2REG(REG_BANK2,0x05U)
#define INV2REG_YG_OFFS_USRL INV2REG(REG_BANK2,0x06U)
#define INV2REG_ZA_OFFS_H INV2REG(REG_BANK1,0x1AU)
#define INV2REG_ZA_OFFS_L INV2REG(REG_BANK1,0x1BU)
#define INV2REG_ZG_OFFS_USRH INV2REG(REG_BANK2,0x07U)
#define INV2REG_ZG_OFFS_USRL INV2REG(REG_BANK2,0x08U)
#define INV2_FIFO_BUFFER_LEN 8
#define INV2_SAMPLE_SIZE 14
#define INV2_WHOAMI_ICM20648 0xe0
#define INV2_WHOAMI_ICM20649 0xe1
#define INV2_WHOAMI_ICM20948 0xea
#define INV3BANK_456_IMEM_SRAM_ADDR 0x0000
#define INV3BANK_456_IPREG_BAR_ADDR 0xA000
#define INV3BANK_456_IPREG_SYS1_ADDR 0xA400
#define INV3BANK_456_IPREG_SYS2_ADDR 0xA500
#define INV3BANK_456_IPREG_TOP1_ADDR 0xA200
#define INV3REG_42XXX_INTF_CONFIG1 0x4d
#define INV3REG_456_ACCEL_CONFIG0 0x1B
#define INV3REG_456_FIFO_CONFIG0 0x1D
#define INV3REG_456_FIFO_CONFIG2 0x20
#define INV3REG_456_FIFO_CONFIG3 0x21
#define INV3REG_456_FIFO_CONFIG4 0x22
#define INV3REG_456_FIFO_COUNTH 0x12
#define INV3REG_456_FIFO_COUNTL 0x13
#define INV3REG_456_FIFO_DATA 0x14
#define INV3REG_456_GYRO_CONFIG0 0x1C
#define INV3REG_456_INT1_STATUS0 0x19
#define INV3REG_456_INTF_CONFIG0 0x2C
#define INV3REG_456_IOC_PAD_SCENARIO 0x2F
#define INV3REG_456_IOC_PAD_SCENARIO_AUX_OVRD 0x30
#define INV3REG_456_IOC_PAD_SCENARIO_OVRD 0x31
#define INV3REG_456_IREG_ADDRH 0x7C
#define INV3REG_456_IREG_ADDRL 0x7D
#define INV3REG_456_IREG_DATA 0x7E
#define INV3REG_456_PWR_MGMT0 0x10
#define INV3REG_456_PWR_MGMT_AUX1 0x54
#define INV3REG_456_REG_MISC2 0x7F
#define INV3REG_456_RTC_CONFIG 0x26
#define INV3REG_456_SREG_CTRL 0x63
#define INV3REG_456_WHOAMI 0x72
#define INV3REG_70_ACCEL_CONFIG0 0x21
#define INV3REG_70_ACCEL_CONFIG1 0x24
#define INV3REG_70_FIFO_CONFIG1 0x28
#define INV3REG_70_FIFO_COUNTH 0x3D
#define INV3REG_70_FIFO_DATA 0x3F
#define INV3REG_70_GYRO_CONFIG0 0x20
#define INV3REG_70_GYRO_CONFIG1 0x23
#define INV3REG_70_INTF_CONFIG0 0x35
#define INV3REG_70_MCLK_RDY 0x00
#define INV3REG_70_PWR_MGMT0 0x1F
#define INV3REG_70_SIGNAL_PATH_RESET 0x02
#define INV3REG_ACCEL_CONFIG0 0x50
#define INV3REG_ACCEL_CONFIG1 0x53
#define INV3REG_ACCEL_CONFIG_STATIC2 0x03
#define INV3REG_ACCEL_CONFIG_STATIC3 0x04
#define INV3REG_ACCEL_CONFIG_STATIC4 0x05
#define INV3REG_BANK_MREG1 0x00
#define INV3REG_BANK_MREG2 0x28
#define INV3REG_BANK_MREG3 0x50
#define INV3REG_BANK_SEL 0x76
#define INV3REG_BLK_SEL_R 0x7C
#define INV3REG_BLK_SEL_W 0x79
#define INV3REG_DEVICE_CONFIG 0x11
#define INV3REG_FIFO_CONFIG 0x16
#define INV3REG_FIFO_CONFIG1 0x5f
#define INV3REG_FIFO_CONFIG2 0x60
#define INV3REG_FIFO_CONFIG3 0x61
#define INV3REG_FIFO_COUNTH 0x2e
#define INV3REG_FIFO_DATA 0x30
#define INV3REG_GYRO_ACCEL_CONFIG0 0x52
#define INV3REG_GYRO_CONFIG0 0x4f
#define INV3REG_GYRO_CONFIG1 0x51
#define INV3REG_GYRO_CONFIG_STATIC2 0x0B
#define INV3REG_GYRO_CONFIG_STATIC3 0x0C
#define INV3REG_GYRO_CONFIG_STATIC4 0x0D
#define INV3REG_GYRO_CONFIG_STATIC5 0x0E
#define INV3REG_INTF_CONFIG0 0x4c
#define INV3REG_INT_STATUS 0x2D
#define INV3REG_MADDR_R 0x7D
#define INV3REG_MADDR_W 0x7A
#define INV3REG_MREG1_FIFO_CONFIG5 0x1
#define INV3REG_MREG1_SENSOR_CONFIG3 0x06
#define INV3REG_M_R 0x7E
#define INV3REG_M_W 0x7B
#define INV3REG_PWR_MGMT0 0x4e
#define INV3REG_SIGNAL_PATH_RESET 0x4b
#define INV3REG_WHOAMI 0x75
#define INV3_ENABLE_FIFO_LOGGING 0
#define INV3_FIFO_BUFFER_LEN 24
#define INV3_HIGHRES_SAMPLE_SIZE sizeof(FIFODataHighRes)
#define INV3_ID_ICM40605 0x33
#define INV3_ID_ICM40609 0x3b
#define INV3_ID_ICM42605 0x42
#define INV3_ID_ICM42670 0x67
#define INV3_ID_ICM42688 0x47
#define INV3_ID_ICM45686 0xE9
#define INV3_ID_IIM42652 0x6f
#define INV3_ID_IIM42653 0x56
#define INV3_SAMPLE_SIZE sizeof(FIFOData)
#define INVENSENSE_DEBUG_REG_CHANGE 0
#define INVENSENSE_EXT_SYNC_ENABLE 0
#define INV_SCALE_FACTOR 1.0e-6
#define IN_BADCLASS(a) IP_BADCLASS(a)
#define IN_CLASSA(a) IP_CLASSA(a)
#define IN_CLASSA_HOST IP_CLASSA_HOST
#define IN_CLASSA_MAX IP_CLASSA_MAX
#define IN_CLASSA_NET IP_CLASSA_NET
#define IN_CLASSA_NSHIFT IP_CLASSA_NSHIFT
#define IN_CLASSB(b) IP_CLASSB(b)
#define IN_CLASSB_HOST IP_CLASSB_HOST
#define IN_CLASSB_MAX IP_CLASSB_MAX
#define IN_CLASSB_NET IP_CLASSB_NET
#define IN_CLASSB_NSHIFT IP_CLASSB_NSHIFT
#define IN_CLASSC(c) IP_CLASSC(c)
#define IN_CLASSC_HOST IP_CLASSC_HOST
#define IN_CLASSC_MAX IP_CLASSC_MAX
#define IN_CLASSC_NET IP_CLASSC_NET
#define IN_CLASSC_NSHIFT IP_CLASSC_NSHIFT
#define IN_CLASSD(d) IP_CLASSD(d)
#define IN_CLASSD_HOST IP_CLASSD_HOST
#define IN_CLASSD_MAX IP_CLASSD_MAX
#define IN_CLASSD_NET IP_CLASSD_NET
#define IN_CLASSD_NSHIFT IP_CLASSD_NSHIFT
#define IN_EXPERIMENTAL(a) IP_EXPERIMENTAL(a)
#define IN_LOOPBACKNET IP_LOOPBACKNET
#define IN_MULTICAST(a) IP_MULTICAST(a)
#define IN_NONBLOCKING_CONNECT(conn) netconn_is_flag_set(conn, NETCONN_FLAG_IN_NONBLOCKING_CONNECT)
#define IOBUS_DECL(name,port,width,offset) IOBus name = _IOBUS_DATA(name, port, width, offset)
#define IOCPARM_MASK 0x7fUL
#define IOC_IN 0x80000000UL
#define IOC_INOUT (IOC_IN|IOC_OUT)
#define IOC_OUT 0x40000000UL
#define IOC_VOID 0x20000000UL
#define IOMCU_DEBUG_ENABLE 0
#define IOMCU_MAX_CHANNELS 8
#define IOMCU_MAX_RC_CHANNELS 16
#define IOMCU_MAX_REPEATED_FAILURES 20
#define IOMCU_MAX_TELEM_CHANNELS 4
#define IOMCU_PROTOCOL_VERSION 4
#define IOMCU_PROTOCOL_VERSION2 10
#define IOPORT1 GPIOA
#define IOPORT10 GPIOJ
#define IOPORT11 GPIOK
#define IOPORT2 GPIOB
#define IOPORT3 GPIOC
#define IOPORT4 GPIOD
#define IOPORT5 GPIOE
#define IOPORT6 GPIOF
#define IOPORT7 GPIOG
#define IOPORT8 GPIOH
#define IOPORT9 GPIOI
#define IOPREF_LEN (sizeof(IO_PREFIX)/sizeof(char) - 1)
#define IOV_MAX 1024
#define IO_INPUT (IO_PREFIX "input")
#define IO_OUTPUT (IO_PREFIX "output")
#define IO_PREFIX "_IO_"
#define IO_THD_WA_SIZE 2048
#define IP46_ADDR_ANY(type) (IP4_ADDR_ANY)
#define IP4ADDR_PORT_TO_SOCKADDR(sin,ipaddr,port) do { IP4ADDR_SOCKADDR_SET_LEN(sin); (sin)->sin_family = AF_INET; (sin)->sin_port = lwip_htons((port)); inet_addr_from_ip4addr(&(sin)->sin_addr, ipaddr); memset((sin)->sin_zero, 0, SIN_ZERO_LEN); }while(0)
#define IP4ADDR_SOCKADDR_SET_LEN(sin) (sin)->sin_len = sizeof(struct sockaddr_in)
#define IP4ADDR_STRLEN_MAX 16
#define IP4_ADDR(ipaddr,a,b,c,d) (ipaddr)->addr = PP_HTONL(LWIP_MAKEU32(a,b,c,d))
#define IP4_ADDR_ANY (&ip_addr_any)
#define IP4_ADDR_ANY4 (ip_2_ip4(&ip_addr_any))
#define IP4_ADDR_BROADCAST (ip_2_ip4(&ip_addr_broadcast))
#define IP6_DEBUG LWIP_DBG_OFF
#define IP6_FRAG_STATS 0
#define IP6_FRAG_STATS_DISPLAY() 
#define IP6_FRAG_STATS_INC(x) 
#define IP6_STATS 0
#define IP6_STATS_DISPLAY() 
#define IP6_STATS_INC(x) 
#define IPADDR4_INIT(u32val) { u32val }
#define IPADDR4_INIT_BYTES(a,b,c,d) IPADDR4_INIT(PP_HTONL(LWIP_MAKEU32(a,b,c,d)))
#define IPADDR_ANY ((u32_t)0x00000000UL)
#define IPADDR_BROADCAST ((u32_t)0xffffffffUL)
#define IPADDR_LOOPBACK ((u32_t)0x7f000001UL)
#define IPADDR_NONE ((u32_t)0xffffffffUL)
#define IPADDR_PORT_TO_SOCKADDR(sockaddr,ipaddr,port) IP4ADDR_PORT_TO_SOCKADDR((struct sockaddr_in*)(void*)(sockaddr), ip_2_ip4(ipaddr), port)
#define IPADDR_SOCKADDR_GET_LEN(addr) (addr)->sa.sa_len
#define IPADDR_STRLEN_MAX IP4ADDR_STRLEN_MAX
#define IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))
#define IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))
#define IPCPDEBUG(a) 
#define IPCP_H 
#define IPFRAG_STATS 0
#define IPFRAG_STATS_DISPLAY() 
#define IPFRAG_STATS_INC(x) 
#define IPH_CHKSUM(hdr) ((hdr)->_chksum)
#define IPH_CHKSUM_SET(hdr,chksum) (hdr)->_chksum = (chksum)
#define IPH_HL(hdr) ((hdr)->_v_hl & 0x0f)
#define IPH_HL_BYTES(hdr) ((u8_t)(IPH_HL(hdr) * 4))
#define IPH_ID(hdr) ((hdr)->_id)
#define IPH_ID_SET(hdr,id) (hdr)->_id = (id)
#define IPH_LEN(hdr) ((hdr)->_len)
#define IPH_LEN_SET(hdr,len) (hdr)->_len = (len)
#define IPH_OFFSET(hdr) ((hdr)->_offset)
#define IPH_OFFSET_BYTES(hdr) ((u16_t)((lwip_ntohs(IPH_OFFSET(hdr)) & IP_OFFMASK) * 8U))
#define IPH_OFFSET_SET(hdr,off) (hdr)->_offset = (off)
#define IPH_PROTO(hdr) ((hdr)->_proto)
#define IPH_PROTO_SET(hdr,proto) (hdr)->_proto = (u8_t)(proto)
#define IPH_TOS(hdr) ((hdr)->_tos)
#define IPH_TOS_SET(hdr,tos) (hdr)->_tos = (tos)
#define IPH_TTL(hdr) ((hdr)->_ttl)
#define IPH_TTL_SET(hdr,ttl) (hdr)->_ttl = (u8_t)(ttl)
#define IPH_V(hdr) ((hdr)->_v_hl >> 4)
#define IPH_VHL_SET(hdr,v,hl) (hdr)->_v_hl = (u8_t)((((v) << 4) | (hl)))
#define IPPROTO_ICMP 1
#define IPPROTO_IP 0
#define IPPROTO_RAW 255
#define IPPROTO_TCP 6
#define IPPROTO_UDP 17
#define IPPROTO_UDPLITE 136
#define IPSR_ISR_Msk (0x1FFUL )
#define IPSR_ISR_Pos 0U
#define IPTOS_LOWCOST 0x02
#define IPTOS_LOWDELAY 0x10
#define IPTOS_MINCOST IPTOS_LOWCOST
#define IPTOS_PREC(tos) ((tos) & IPTOS_PREC_MASK)
#define IPTOS_PREC_CRITIC_ECP 0xa0
#define IPTOS_PREC_FLASH 0x60
#define IPTOS_PREC_FLASHOVERRIDE 0x80
#define IPTOS_PREC_IMMEDIATE 0x40
#define IPTOS_PREC_INTERNETCONTROL 0xc0
#define IPTOS_PREC_MASK 0xe0
#define IPTOS_PREC_NETCONTROL 0xe0
#define IPTOS_PREC_PRIORITY 0x20
#define IPTOS_PREC_ROUTINE 0x00
#define IPTOS_RELIABILITY 0x04
#define IPTOS_THROUGHPUT 0x08
#define IPTOS_TOS(tos) ((tos) & IPTOS_TOS_MASK)
#define IPTOS_TOS_MASK 0x1E
#define IPV6CPDEBUG(a) 
#define IPV6_FRAG_COPYHEADER 1
#define IPV6_REASS_MAXAGE 60
#define IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(port) ((port) == PP_NTOHS(LWIP_IANA_PORT_DHCP_CLIENT))
#define IP_ACCEPT_LINK_LAYER_ADDRESSING 1
#define IP_ADDR4(ipaddr,a,b,c,d) IP4_ADDR(ipaddr,a,b,c,d)
#define IP_ADDRESSES_AND_ID_MATCH(iphdrA,iphdrB) (ip4_addr_eq(&(iphdrA)->src, &(iphdrB)->src) && ip4_addr_eq(&(iphdrA)->dest, &(iphdrB)->dest) && IPH_ID(iphdrA) == IPH_ID(iphdrB)) ? 1 : 0
#define IP_ADDR_ANY IP4_ADDR_ANY
#define IP_ADDR_BROADCAST (&ip_addr_broadcast)
#define IP_ADDR_PCB_VERSION_MATCH(addr,pcb) 1
#define IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb,ipaddr) 1
#define IP_ADDR_RAW_SIZE(ipaddr) sizeof(ip4_addr_t)
#define IP_ADD_MEMBERSHIP 3
#define IP_ANY_TYPE IP_ADDR_ANY
#define IP_BADCLASS(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)
#define IP_CLASSA(a) ((((u32_t)(a)) & 0x80000000UL) == 0)
#define IP_CLASSA_HOST (0xffffffff & ~IP_CLASSA_NET)
#define IP_CLASSA_MAX 128
#define IP_CLASSA_NET 0xff000000
#define IP_CLASSA_NSHIFT 24
#define IP_CLASSB(a) ((((u32_t)(a)) & 0xc0000000UL) == 0x80000000UL)
#define IP_CLASSB_HOST (0xffffffff & ~IP_CLASSB_NET)
#define IP_CLASSB_MAX 65536
#define IP_CLASSB_NET 0xffff0000
#define IP_CLASSB_NSHIFT 16
#define IP_CLASSC(a) ((((u32_t)(a)) & 0xe0000000UL) == 0xc0000000UL)
#define IP_CLASSC_HOST (0xffffffff & ~IP_CLASSC_NET)
#define IP_CLASSC_NET 0xffffff00
#define IP_CLASSC_NSHIFT 8
#define IP_CLASSD(a) (((u32_t)(a) & 0xf0000000UL) == 0xe0000000UL)
#define IP_CLASSD_HOST 0x0fffffff
#define IP_CLASSD_NET 0xf0000000
#define IP_CLASSD_NSHIFT 28
#define IP_DEBUG LWIP_DBG_OFF
#define IP_DEFAULT_TTL 255
#define IP_DF 0x4000U
#define IP_DROP_MEMBERSHIP 4
#define IP_EXPERIMENTAL(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)
#define IP_FORWARD 1
#define IP_FORWARD_ALLOW_TX_ON_RX_NETIF 0
#define IP_FRAG 1
#define IP_GET_TYPE(ipaddr) IPADDR_TYPE_V4
#define IP_HDR_GET_VERSION(ptr) ((*(u8_t*)(ptr)) >> 4)
#define IP_HLEN 20
#define IP_HLEN_MAX 60
#define IP_IS_ANY_TYPE_VAL(ipaddr) 0
#define IP_IS_V4(ipaddr) 1
#define IP_IS_V4_VAL(ipaddr) 1
#define IP_IS_V6(ipaddr) 0
#define IP_IS_V6_VAL(ipaddr) 0
#define IP_LOOPBACKNET 127
#define IP_MF 0x2000U
#define IP_MULTICAST(a) IP_CLASSD(a)
#define IP_MULTICAST_IF 6
#define IP_MULTICAST_LOOP 7
#define IP_MULTICAST_TTL 5
#define IP_OFFMASK 0x1fffU
#define IP_OPTIONS_ALLOWED 1
#define IP_OPTIONS_SEND (LWIP_IPV4 && LWIP_IGMP)
#define IP_PCB ip_addr_t local_ip; ip_addr_t remote_ip; u8_t netif_idx; u8_t so_options; u8_t tos; u8_t ttl IP_PCB_NETIFHINT
#define IP_PCB_NETIFHINT 
#define IP_PKTINFO 8
#define IP_PROTO_ICMP 1
#define IP_PROTO_IGMP 2
#define IP_PROTO_TCP 6
#define IP_PROTO_UDP 17
#define IP_PROTO_UDPLITE 136
#define IP_REASSEMBLY 1
#define IP_REASS_CHECK_OVERLAP 1
#define IP_REASS_DEBUG LWIP_DBG_OFF
#define IP_REASS_FLAG_LASTFRAG 0x01
#define IP_REASS_FREE_OLDEST 1
#define IP_REASS_MAXAGE 15
#define IP_REASS_MAX_PBUFS (10 * ((1500 + PBUF_POOL_BUFSIZE - 1) / PBUF_POOL_BUFSIZE))
#define IP_REASS_VALIDATE_PBUF_DROPPED -1
#define IP_REASS_VALIDATE_PBUF_QUEUED 0
#define IP_REASS_VALIDATE_TELEGRAM_FINISHED 1
#define IP_RF 0x8000U
#define IP_SET_TYPE(ipaddr,iptype) 
#define IP_SET_TYPE_VAL(ipaddr,iptype) 
#define IP_SOF_BROADCAST 0
#define IP_SOF_BROADCAST_RECV 0
#define IP_STATS 0
#define IP_STATS_DISPLAY() 
#define IP_STATS_INC(x) 
#define IP_TMR_INTERVAL 1000
#define IP_TOS 1
#define IP_TTL 2
#define IRLOCK_I2C_ADDRESS 0x54
#define IRLOCK_SYNC 0xAA55AA55
#define IRQ_DISABLE_HAL_CRASH_SERIAL_PORT() nvicDisableVector(STM32_UART5_NUMBER)
#define IS(s) (strcmp(argv[i],s)==0)
#define IS31FL3195_LED_BRIGHT 255
#define IS31FL3195_LED_DIM 85
#define IS31FL3195_LED_MEDIUM 170
#define IS31FL3195_LED_OFF 0
#define ISA_GAS_CONSTANT 287.26f
#define ISA_LAPSE_RATE 0.0065f
#define ISK(x) ((x) & BITRK)
#define IST8310_RESOLUTION 0.3
#define IS_ADC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == ADC1) || ((__INSTANCE__) == ADC2) || ((__INSTANCE__) == ADC3))
#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
#define IS_CAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == CAN1) || ((__INSTANCE__) == CAN2) || ((__INSTANCE__) == CAN3))
#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)
#define IS_CRC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CRC)
#define IS_DAC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DAC1)
#define IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI)
#define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || ((INSTANCE) == DFSDM1_Channel1) || ((INSTANCE) == DFSDM1_Channel2) || ((INSTANCE) == DFSDM1_Channel3) || ((INSTANCE) == DFSDM1_Channel4) || ((INSTANCE) == DFSDM1_Channel5) || ((INSTANCE) == DFSDM1_Channel6) || ((INSTANCE) == DFSDM1_Channel7))
#define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || ((INSTANCE) == DFSDM1_Filter1) || ((INSTANCE) == DFSDM1_Filter2) || ((INSTANCE) == DFSDM1_Filter3))
#define IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D)
#define IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == DMA1_Stream0) || ((__INSTANCE__) == DMA1_Stream1) || ((__INSTANCE__) == DMA1_Stream2) || ((__INSTANCE__) == DMA1_Stream3) || ((__INSTANCE__) == DMA1_Stream4) || ((__INSTANCE__) == DMA1_Stream5) || ((__INSTANCE__) == DMA1_Stream6) || ((__INSTANCE__) == DMA1_Stream7) || ((__INSTANCE__) == DMA2_Stream0) || ((__INSTANCE__) == DMA2_Stream1) || ((__INSTANCE__) == DMA2_Stream2) || ((__INSTANCE__) == DMA2_Stream3) || ((__INSTANCE__) == DMA2_Stream4) || ((__INSTANCE__) == DMA2_Stream5) || ((__INSTANCE__) == DMA2_Stream6) || ((__INSTANCE__) == DMA2_Stream7))
#define IS_END_OF_TRANSFER(x) ((bool)(((uint32_t)(x) >> 6U) & 0x1U))
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
#define IS_GPIO_AF_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))
#define IS_GPIO_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))
#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))
#define IS_I2C_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))
#define IS_I2S_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3))
#define IS_IRDA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))
#define IS_IWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == IWDG)
#define IS_JPEG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == JPEG)
#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)
#define IS_LTDC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LTDC)
#define IS_MDIOS_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == MDIOS)
#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))
#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
#define IS_RNG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RNG)
#define IS_RTC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RTC)
#define IS_SAI_ALL_INSTANCE(__PERIPH__) (((__PERIPH__) == SAI1_Block_A) || ((__PERIPH__) == SAI1_Block_B) || ((__PERIPH__) == SAI2_Block_A) || ((__PERIPH__) == SAI2_Block_B))
#define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE
#define IS_SDMMC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SDMMC1) || ((__INSTANCE__) == SDMMC2))
#define IS_SMARTCARD_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))
#define IS_SMBUS_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))
#define IS_SOCK_ADDR_ALIGNED(name) ((((mem_ptr_t)(name)) % LWIP_MIN(4, MEM_ALIGNMENT)) == 0)
#define IS_SOCK_ADDR_LEN_VALID(namelen) ((namelen) == sizeof(struct sockaddr_in))
#define IS_SOCK_ADDR_TYPE_VALID(name) ((name)->sa_family == AF_INET)
#define IS_SOCK_ADDR_TYPE_VALID_OR_UNSPEC(name) (((name)->sa_family == AF_UNSPEC) || IS_SOCK_ADDR_TYPE_VALID(name))
#define IS_SPDIFRX_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == SPDIFRX)
#define IS_SPI_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3) || ((__INSTANCE__) == SPI4) || ((__INSTANCE__) == SPI5) || ((__INSTANCE__) == SPI6))
#define IS_START_OF_TRANSFER(x) ((bool)(((uint32_t)(x) >> 7U) & 0x1U))
#define IS_TIM_32B_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5))
#define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))
#define IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))
#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))
#define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))
#define IS_TIM_CC1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))
#define IS_TIM_CC2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))
#define IS_TIM_CC3_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CC4_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CC5_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CC6_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CCDMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CCXN_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))))
#define IS_TIM_CCX_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM2) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM3) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM4) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM5) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM9) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM10) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM11) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM12) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM13) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM14) && (((__CHANNEL__) == TIM_CHANNEL_1))))
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_CLOCK_DIVISION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_DMABURST_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_DMA_CC_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_DMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7))
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_ETR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_TIM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))
#define IS_TIM_MASTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8))
#define IS_TIM_OCXREF_CLEAR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5))
#define IS_TIM_REMAP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM11))
#define IS_TIM_REPETITION_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))
#define IS_TIM_SLAVE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))
#define IS_TIM_TRGO2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) )
#define IS_TIM_XOR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))
#define IS_UART_DRIVER_ENABLE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))
#define IS_UART_HALFDUPLEX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))
#define IS_UART_HWFLOW_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))
#define IS_UART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))
#define IS_UART_LIN_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))
#define IS_USART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))
#define IS_WWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == WWDG)
#define ITIMER_PROF 2
#define ITIMER_REAL 0
#define ITIMER_VIRTUAL 1
#define ITM ((ITM_Type *) ITM_BASE )
#define ITM_BASE (0xE0000000UL)
#define ITM_IMCR_INTEGRATION_Msk (1UL )
#define ITM_IMCR_INTEGRATION_Pos 0U
#define ITM_IRR_ATREADYM_Msk (1UL )
#define ITM_IRR_ATREADYM_Pos 0U
#define ITM_IWR_ATVALIDM_Msk (1UL )
#define ITM_IWR_ATVALIDM_Pos 0U
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)
#define ITM_LSR_Access_Pos 1U
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)
#define ITM_LSR_ByteAcc_Pos 2U
#define ITM_LSR_Present_Msk (1UL )
#define ITM_LSR_Present_Pos 0U
#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)
#define ITM_TCR_BUSY_Pos 23U
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)
#define ITM_TCR_DWTENA_Pos 3U
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)
#define ITM_TCR_GTSFREQ_Pos 10U
#define ITM_TCR_ITMENA_Msk (1UL )
#define ITM_TCR_ITMENA_Pos 0U
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)
#define ITM_TCR_SWOENA_Pos 4U
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)
#define ITM_TCR_SYNCENA_Pos 2U
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)
#define ITM_TCR_TSENA_Pos 1U
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)
#define ITM_TCR_TSPrescale_Pos 8U
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)
#define ITM_TCR_TraceBusID_Pos 16U
#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL )
#define ITM_TPR_PRIVMASK_Pos 0U
#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
#define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)
#define IWDG_KR_KEY IWDG_KR_KEY_Msk
#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)
#define IWDG_KR_KEY_Pos (0U)
#define IWDG_PR_PR IWDG_PR_PR_Msk
#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)
#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)
#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)
#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)
#define IWDG_PR_PR_Pos (0U)
#define IWDG_RLR_RL IWDG_RLR_RL_Msk
#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)
#define IWDG_RLR_RL_Pos (0U)
#define IWDG_SR_PVU IWDG_SR_PVU_Msk
#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)
#define IWDG_SR_PVU_Pos (0U)
#define IWDG_SR_RVU IWDG_SR_RVU_Msk
#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)
#define IWDG_SR_RVU_Pos (1U)
#define IWDG_SR_WVU IWDG_SR_WVU_Msk
#define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)
#define IWDG_SR_WVU_Pos (2U)
#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk
#define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)
#define IWDG_WINR_WIN_Pos (0U)
#define Info(fmt,args...) do { GCS_SEND_TEXT(MAV_SEVERITY_INFO, fmt "\n", ## args); } while(0)
#define JOIN(sem,line,counter) _DO_JOIN( sem, line, counter )
#define JOIN_TC(limit_ms,file,line,counter) _DO_JOIN_TC( limit_ms, file, line, counter )
#define JPEG ((JPEG_TypeDef *) JPEG_BASE)
#define JPEG_BASE (AHB2PERIPH_BASE + 0x51000UL)
#define JPEG_CFR_CEOCF JPEG_CFR_CEOCF_Msk
#define JPEG_CFR_CEOCF_Msk (0x1UL << JPEG_CFR_CEOCF_Pos)
#define JPEG_CFR_CEOCF_Pos (5U)
#define JPEG_CFR_CHPDF JPEG_CFR_CHPDF_Msk
#define JPEG_CFR_CHPDF_Msk (0x1UL << JPEG_CFR_CHPDF_Pos)
#define JPEG_CFR_CHPDF_Pos (6U)
#define JPEG_CONFR0_START JPEG_CONFR0_START_Msk
#define JPEG_CONFR0_START_Msk (0x1UL << JPEG_CONFR0_START_Pos)
#define JPEG_CONFR0_START_Pos (0U)
#define JPEG_CONFR1_COLORSPACE JPEG_CONFR1_COLORSPACE_Msk
#define JPEG_CONFR1_COLORSPACE_0 (0x1UL << JPEG_CONFR1_COLORSPACE_Pos)
#define JPEG_CONFR1_COLORSPACE_1 (0x2UL << JPEG_CONFR1_COLORSPACE_Pos)
#define JPEG_CONFR1_COLORSPACE_Msk (0x3UL << JPEG_CONFR1_COLORSPACE_Pos)
#define JPEG_CONFR1_COLORSPACE_Pos (4U)
#define JPEG_CONFR1_DE JPEG_CONFR1_DE_Msk
#define JPEG_CONFR1_DE_Msk (0x1UL << JPEG_CONFR1_DE_Pos)
#define JPEG_CONFR1_DE_Pos (3U)
#define JPEG_CONFR1_HDR JPEG_CONFR1_HDR_Msk
#define JPEG_CONFR1_HDR_Msk (0x1UL << JPEG_CONFR1_HDR_Pos)
#define JPEG_CONFR1_HDR_Pos (8U)
#define JPEG_CONFR1_NF JPEG_CONFR1_NF_Msk
#define JPEG_CONFR1_NF_0 (0x1UL << JPEG_CONFR1_NF_Pos)
#define JPEG_CONFR1_NF_1 (0x2UL << JPEG_CONFR1_NF_Pos)
#define JPEG_CONFR1_NF_Msk (0x3UL << JPEG_CONFR1_NF_Pos)
#define JPEG_CONFR1_NF_Pos (0U)
#define JPEG_CONFR1_NS JPEG_CONFR1_NS_Msk
#define JPEG_CONFR1_NS_0 (0x1UL << JPEG_CONFR1_NS_Pos)
#define JPEG_CONFR1_NS_1 (0x2UL << JPEG_CONFR1_NS_Pos)
#define JPEG_CONFR1_NS_Msk (0x3UL << JPEG_CONFR1_NS_Pos)
#define JPEG_CONFR1_NS_Pos (6U)
#define JPEG_CONFR1_RE JPEG_CONFR1_RE_Msk
#define JPEG_CONFR1_RE_Msk (0x1UL << JPEG_CONFR1_RE_Pos)
#define JPEG_CONFR1_RE_Pos (2U)
#define JPEG_CONFR1_YSIZE JPEG_CONFR1_YSIZE_Msk
#define JPEG_CONFR1_YSIZE_Msk (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)
#define JPEG_CONFR1_YSIZE_Pos (16U)
#define JPEG_CONFR2_NMCU JPEG_CONFR2_NMCU_Msk
#define JPEG_CONFR2_NMCU_Msk (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)
#define JPEG_CONFR2_NMCU_Pos (0U)
#define JPEG_CONFR3_NRST JPEG_CONFR3_NRST_Msk
#define JPEG_CONFR3_NRST_Msk (0xFFFFUL << JPEG_CONFR3_NRST_Pos)
#define JPEG_CONFR3_NRST_Pos (0U)
#define JPEG_CONFR3_XSIZE JPEG_CONFR3_XSIZE_Msk
#define JPEG_CONFR3_XSIZE_Msk (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)
#define JPEG_CONFR3_XSIZE_Pos (16U)
#define JPEG_CONFR4_HA JPEG_CONFR4_HA_Msk
#define JPEG_CONFR4_HA_Msk (0x1UL << JPEG_CONFR4_HA_Pos)
#define JPEG_CONFR4_HA_Pos (1U)
#define JPEG_CONFR4_HD JPEG_CONFR4_HD_Msk
#define JPEG_CONFR4_HD_Msk (0x1UL << JPEG_CONFR4_HD_Pos)
#define JPEG_CONFR4_HD_Pos (0U)
#define JPEG_CONFR4_HSF JPEG_CONFR4_HSF_Msk
#define JPEG_CONFR4_HSF_0 (0x1UL << JPEG_CONFR4_HSF_Pos)
#define JPEG_CONFR4_HSF_1 (0x2UL << JPEG_CONFR4_HSF_Pos)
#define JPEG_CONFR4_HSF_2 (0x4UL << JPEG_CONFR4_HSF_Pos)
#define JPEG_CONFR4_HSF_3 (0x8UL << JPEG_CONFR4_HSF_Pos)
#define JPEG_CONFR4_HSF_Msk (0xFUL << JPEG_CONFR4_HSF_Pos)
#define JPEG_CONFR4_HSF_Pos (12U)
#define JPEG_CONFR4_NB JPEG_CONFR4_NB_Msk
#define JPEG_CONFR4_NB_0 (0x1UL << JPEG_CONFR4_NB_Pos)
#define JPEG_CONFR4_NB_1 (0x2UL << JPEG_CONFR4_NB_Pos)
#define JPEG_CONFR4_NB_2 (0x4UL << JPEG_CONFR4_NB_Pos)
#define JPEG_CONFR4_NB_3 (0x8UL << JPEG_CONFR4_NB_Pos)
#define JPEG_CONFR4_NB_Msk (0xFUL << JPEG_CONFR4_NB_Pos)
#define JPEG_CONFR4_NB_Pos (4U)
#define JPEG_CONFR4_QT JPEG_CONFR4_QT_Msk
#define JPEG_CONFR4_QT_0 (0x1UL << JPEG_CONFR4_QT_Pos)
#define JPEG_CONFR4_QT_1 (0x2UL << JPEG_CONFR4_QT_Pos)
#define JPEG_CONFR4_QT_Msk (0x3UL << JPEG_CONFR4_QT_Pos)
#define JPEG_CONFR4_QT_Pos (2U)
#define JPEG_CONFR4_VSF JPEG_CONFR4_VSF_Msk
#define JPEG_CONFR4_VSF_0 (0x1UL << JPEG_CONFR4_VSF_Pos)
#define JPEG_CONFR4_VSF_1 (0x2UL << JPEG_CONFR4_VSF_Pos)
#define JPEG_CONFR4_VSF_2 (0x4UL << JPEG_CONFR4_VSF_Pos)
#define JPEG_CONFR4_VSF_3 (0x8UL << JPEG_CONFR4_VSF_Pos)
#define JPEG_CONFR4_VSF_Msk (0xFUL << JPEG_CONFR4_VSF_Pos)
#define JPEG_CONFR4_VSF_Pos (8U)
#define JPEG_CONFR5_HA JPEG_CONFR5_HA_Msk
#define JPEG_CONFR5_HA_Msk (0x1UL << JPEG_CONFR5_HA_Pos)
#define JPEG_CONFR5_HA_Pos (1U)
#define JPEG_CONFR5_HD JPEG_CONFR5_HD_Msk
#define JPEG_CONFR5_HD_Msk (0x1UL << JPEG_CONFR5_HD_Pos)
#define JPEG_CONFR5_HD_Pos (0U)
#define JPEG_CONFR5_HSF JPEG_CONFR5_HSF_Msk
#define JPEG_CONFR5_HSF_0 (0x1UL << JPEG_CONFR5_HSF_Pos)
#define JPEG_CONFR5_HSF_1 (0x2UL << JPEG_CONFR5_HSF_Pos)
#define JPEG_CONFR5_HSF_2 (0x4UL << JPEG_CONFR5_HSF_Pos)
#define JPEG_CONFR5_HSF_3 (0x8UL << JPEG_CONFR5_HSF_Pos)
#define JPEG_CONFR5_HSF_Msk (0xFUL << JPEG_CONFR5_HSF_Pos)
#define JPEG_CONFR5_HSF_Pos (12U)
#define JPEG_CONFR5_NB JPEG_CONFR5_NB_Msk
#define JPEG_CONFR5_NB_0 (0x1UL << JPEG_CONFR5_NB_Pos)
#define JPEG_CONFR5_NB_1 (0x2UL << JPEG_CONFR5_NB_Pos)
#define JPEG_CONFR5_NB_2 (0x4UL << JPEG_CONFR5_NB_Pos)
#define JPEG_CONFR5_NB_3 (0x8UL << JPEG_CONFR5_NB_Pos)
#define JPEG_CONFR5_NB_Msk (0xFUL << JPEG_CONFR5_NB_Pos)
#define JPEG_CONFR5_NB_Pos (4U)
#define JPEG_CONFR5_QT JPEG_CONFR5_QT_Msk
#define JPEG_CONFR5_QT_0 (0x1UL << JPEG_CONFR5_QT_Pos)
#define JPEG_CONFR5_QT_1 (0x2UL << JPEG_CONFR5_QT_Pos)
#define JPEG_CONFR5_QT_Msk (0x3UL << JPEG_CONFR5_QT_Pos)
#define JPEG_CONFR5_QT_Pos (2U)
#define JPEG_CONFR5_VSF JPEG_CONFR5_VSF_Msk
#define JPEG_CONFR5_VSF_0 (0x1UL << JPEG_CONFR5_VSF_Pos)
#define JPEG_CONFR5_VSF_1 (0x2UL << JPEG_CONFR5_VSF_Pos)
#define JPEG_CONFR5_VSF_2 (0x4UL << JPEG_CONFR5_VSF_Pos)
#define JPEG_CONFR5_VSF_3 (0x8UL << JPEG_CONFR5_VSF_Pos)
#define JPEG_CONFR5_VSF_Msk (0xFUL << JPEG_CONFR5_VSF_Pos)
#define JPEG_CONFR5_VSF_Pos (8U)
#define JPEG_CONFR6_HA JPEG_CONFR6_HA_Msk
#define JPEG_CONFR6_HA_Msk (0x1UL << JPEG_CONFR6_HA_Pos)
#define JPEG_CONFR6_HA_Pos (1U)
#define JPEG_CONFR6_HD JPEG_CONFR6_HD_Msk
#define JPEG_CONFR6_HD_Msk (0x1UL << JPEG_CONFR6_HD_Pos)
#define JPEG_CONFR6_HD_Pos (0U)
#define JPEG_CONFR6_HSF JPEG_CONFR6_HSF_Msk
#define JPEG_CONFR6_HSF_0 (0x1UL << JPEG_CONFR6_HSF_Pos)
#define JPEG_CONFR6_HSF_1 (0x2UL << JPEG_CONFR6_HSF_Pos)
#define JPEG_CONFR6_HSF_2 (0x4UL << JPEG_CONFR6_HSF_Pos)
#define JPEG_CONFR6_HSF_3 (0x8UL << JPEG_CONFR6_HSF_Pos)
#define JPEG_CONFR6_HSF_Msk (0xFUL << JPEG_CONFR6_HSF_Pos)
#define JPEG_CONFR6_HSF_Pos (12U)
#define JPEG_CONFR6_NB JPEG_CONFR6_NB_Msk
#define JPEG_CONFR6_NB_0 (0x1UL << JPEG_CONFR6_NB_Pos)
#define JPEG_CONFR6_NB_1 (0x2UL << JPEG_CONFR6_NB_Pos)
#define JPEG_CONFR6_NB_2 (0x4UL << JPEG_CONFR6_NB_Pos)
#define JPEG_CONFR6_NB_3 (0x8UL << JPEG_CONFR6_NB_Pos)
#define JPEG_CONFR6_NB_Msk (0xFUL << JPEG_CONFR6_NB_Pos)
#define JPEG_CONFR6_NB_Pos (4U)
#define JPEG_CONFR6_QT JPEG_CONFR6_QT_Msk
#define JPEG_CONFR6_QT_0 (0x1UL << JPEG_CONFR6_QT_Pos)
#define JPEG_CONFR6_QT_1 (0x2UL << JPEG_CONFR6_QT_Pos)
#define JPEG_CONFR6_QT_Msk (0x3UL << JPEG_CONFR6_QT_Pos)
#define JPEG_CONFR6_QT_Pos (2U)
#define JPEG_CONFR6_VSF JPEG_CONFR6_VSF_Msk
#define JPEG_CONFR6_VSF_0 (0x1UL << JPEG_CONFR6_VSF_Pos)
#define JPEG_CONFR6_VSF_1 (0x2UL << JPEG_CONFR6_VSF_Pos)
#define JPEG_CONFR6_VSF_2 (0x4UL << JPEG_CONFR6_VSF_Pos)
#define JPEG_CONFR6_VSF_3 (0x8UL << JPEG_CONFR6_VSF_Pos)
#define JPEG_CONFR6_VSF_Msk (0xFUL << JPEG_CONFR6_VSF_Pos)
#define JPEG_CONFR6_VSF_Pos (8U)
#define JPEG_CONFR7_HA JPEG_CONFR7_HA_Msk
#define JPEG_CONFR7_HA_Msk (0x1UL << JPEG_CONFR7_HA_Pos)
#define JPEG_CONFR7_HA_Pos (1U)
#define JPEG_CONFR7_HD JPEG_CONFR7_HD_Msk
#define JPEG_CONFR7_HD_Msk (0x1UL << JPEG_CONFR7_HD_Pos)
#define JPEG_CONFR7_HD_Pos (0U)
#define JPEG_CONFR7_HSF JPEG_CONFR7_HSF_Msk
#define JPEG_CONFR7_HSF_0 (0x1UL << JPEG_CONFR7_HSF_Pos)
#define JPEG_CONFR7_HSF_1 (0x2UL << JPEG_CONFR7_HSF_Pos)
#define JPEG_CONFR7_HSF_2 (0x4UL << JPEG_CONFR7_HSF_Pos)
#define JPEG_CONFR7_HSF_3 (0x8UL << JPEG_CONFR7_HSF_Pos)
#define JPEG_CONFR7_HSF_Msk (0xFUL << JPEG_CONFR7_HSF_Pos)
#define JPEG_CONFR7_HSF_Pos (12U)
#define JPEG_CONFR7_NB JPEG_CONFR7_NB_Msk
#define JPEG_CONFR7_NB_0 (0x1UL << JPEG_CONFR7_NB_Pos)
#define JPEG_CONFR7_NB_1 (0x2UL << JPEG_CONFR7_NB_Pos)
#define JPEG_CONFR7_NB_2 (0x4UL << JPEG_CONFR7_NB_Pos)
#define JPEG_CONFR7_NB_3 (0x8UL << JPEG_CONFR7_NB_Pos)
#define JPEG_CONFR7_NB_Msk (0xFUL << JPEG_CONFR7_NB_Pos)
#define JPEG_CONFR7_NB_Pos (4U)
#define JPEG_CONFR7_QT JPEG_CONFR7_QT_Msk
#define JPEG_CONFR7_QT_0 (0x1UL << JPEG_CONFR7_QT_Pos)
#define JPEG_CONFR7_QT_1 (0x2UL << JPEG_CONFR7_QT_Pos)
#define JPEG_CONFR7_QT_Msk (0x3UL << JPEG_CONFR7_QT_Pos)
#define JPEG_CONFR7_QT_Pos (2U)
#define JPEG_CONFR7_VSF JPEG_CONFR7_VSF_Msk
#define JPEG_CONFR7_VSF_0 (0x1UL << JPEG_CONFR7_VSF_Pos)
#define JPEG_CONFR7_VSF_1 (0x2UL << JPEG_CONFR7_VSF_Pos)
#define JPEG_CONFR7_VSF_2 (0x4UL << JPEG_CONFR7_VSF_Pos)
#define JPEG_CONFR7_VSF_3 (0x8UL << JPEG_CONFR7_VSF_Pos)
#define JPEG_CONFR7_VSF_Msk (0xFUL << JPEG_CONFR7_VSF_Pos)
#define JPEG_CONFR7_VSF_Pos (8U)
#define JPEG_CR_EOCIE JPEG_CR_EOCIE_Msk
#define JPEG_CR_EOCIE_Msk (0x1UL << JPEG_CR_EOCIE_Pos)
#define JPEG_CR_EOCIE_Pos (5U)
#define JPEG_CR_HPDIE JPEG_CR_HPDIE_Msk
#define JPEG_CR_HPDIE_Msk (0x1UL << JPEG_CR_HPDIE_Pos)
#define JPEG_CR_HPDIE_Pos (6U)
#define JPEG_CR_IDMAEN JPEG_CR_IDMAEN_Msk
#define JPEG_CR_IDMAEN_Msk (0x1UL << JPEG_CR_IDMAEN_Pos)
#define JPEG_CR_IDMAEN_Pos (11U)
#define JPEG_CR_IFF JPEG_CR_IFF_Msk
#define JPEG_CR_IFF_Msk (0x1UL << JPEG_CR_IFF_Pos)
#define JPEG_CR_IFF_Pos (13U)
#define JPEG_CR_IFNFIE JPEG_CR_IFNFIE_Msk
#define JPEG_CR_IFNFIE_Msk (0x1UL << JPEG_CR_IFNFIE_Pos)
#define JPEG_CR_IFNFIE_Pos (2U)
#define JPEG_CR_IFTIE JPEG_CR_IFTIE_Msk
#define JPEG_CR_IFTIE_Msk (0x1UL << JPEG_CR_IFTIE_Pos)
#define JPEG_CR_IFTIE_Pos (1U)
#define JPEG_CR_JCEN JPEG_CR_JCEN_Msk
#define JPEG_CR_JCEN_Msk (0x1UL << JPEG_CR_JCEN_Pos)
#define JPEG_CR_JCEN_Pos (0U)
#define JPEG_CR_ODMAEN JPEG_CR_ODMAEN_Msk
#define JPEG_CR_ODMAEN_Msk (0x1UL << JPEG_CR_ODMAEN_Pos)
#define JPEG_CR_ODMAEN_Pos (12U)
#define JPEG_CR_OFF JPEG_CR_OFF_Msk
#define JPEG_CR_OFF_Msk (0x1UL << JPEG_CR_OFF_Pos)
#define JPEG_CR_OFF_Pos (14U)
#define JPEG_CR_OFNEIE JPEG_CR_OFNEIE_Msk
#define JPEG_CR_OFNEIE_Msk (0x1UL << JPEG_CR_OFNEIE_Pos)
#define JPEG_CR_OFNEIE_Pos (4U)
#define JPEG_CR_OFTIE JPEG_CR_OFTIE_Msk
#define JPEG_CR_OFTIE_Msk (0x1UL << JPEG_CR_OFTIE_Pos)
#define JPEG_CR_OFTIE_Pos (3U)
#define JPEG_DIR_DATAIN JPEG_DIR_DATAIN_Msk
#define JPEG_DIR_DATAIN_Msk (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)
#define JPEG_DIR_DATAIN_Pos (0U)
#define JPEG_DOR_DATAOUT JPEG_DOR_DATAOUT_Msk
#define JPEG_DOR_DATAOUT_Msk (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)
#define JPEG_DOR_DATAOUT_Pos (0U)
#define JPEG_SR_COF JPEG_SR_COF_Msk
#define JPEG_SR_COF_Msk (0x1UL << JPEG_SR_COF_Pos)
#define JPEG_SR_COF_Pos (7U)
#define JPEG_SR_EOCF JPEG_SR_EOCF_Msk
#define JPEG_SR_EOCF_Msk (0x1UL << JPEG_SR_EOCF_Pos)
#define JPEG_SR_EOCF_Pos (5U)
#define JPEG_SR_HPDF JPEG_SR_HPDF_Msk
#define JPEG_SR_HPDF_Msk (0x1UL << JPEG_SR_HPDF_Pos)
#define JPEG_SR_HPDF_Pos (6U)
#define JPEG_SR_IFNFF JPEG_SR_IFNFF_Msk
#define JPEG_SR_IFNFF_Msk (0x1UL << JPEG_SR_IFNFF_Pos)
#define JPEG_SR_IFNFF_Pos (2U)
#define JPEG_SR_IFTF JPEG_SR_IFTF_Msk
#define JPEG_SR_IFTF_Msk (0x1UL << JPEG_SR_IFTF_Pos)
#define JPEG_SR_IFTF_Pos (1U)
#define JPEG_SR_OFNEF JPEG_SR_OFNEF_Msk
#define JPEG_SR_OFNEF_Msk (0x1UL << JPEG_SR_OFNEF_Pos)
#define JPEG_SR_OFNEF_Pos (4U)
#define JPEG_SR_OFTF JPEG_SR_OFTF_Msk
#define JPEG_SR_OFTF_Msk (0x1UL << JPEG_SR_OFTF_Pos)
#define JPEG_SR_OFTF_Pos (3U)
#define JUMBO_FRAME_SIZE_LIMIT 255
#define KDECAN_MAX_NUM_ESCS 8
#define KELLER_DEBUG 0
#define KELVIN_TO_C(temp) (temp - 273.15f)
#define KGC_EMERGENCY 1
#define KGC_NORMAL 0
#define KG_PER_M3_TO_G_PER_CM3(x) (0.001 * x)
#define KHZ (1000U)
#define KM_PER_HOUR_TO_M_PER_SEC 0.27777778f
#define KNOTS_TO_METERS_PER_SECOND 0.51444
#define KNOTS_TO_M_PER_SEC (1/M_PER_SEC_TO_KNOTS)
#define KY0_FMT "QBffffffffffff"
#define KY0_LABELS "TimeUS,C,YC,YCS,Y0,Y1,Y2,Y3,Y4,W0,W1,W2,W3,W4"
#define KY0_MULTS "F-000000000000"
#define KY0_UNITS "s#hdhhhhh-----"
#define KY1_FMT "QBffffffffff"
#define KY1_LABELS "TimeUS,C,IVN0,IVN1,IVN2,IVN3,IVN4,IVE0,IVE1,IVE2,IVE3,IVE4"
#define KY1_MULTS "F-0000000000"
#define KY1_UNITS "s#nnnnnnnnnn"
#define LANBAO_MAX_RANGE_M 6
#define LAND_AIRMODE_DETECTOR_TRIGGER_SEC 3.0f
#define LAND_CANCEL_TRIGGER_THR 700
#define LAND_CHECK_ACCEL_MOVING 3.0f
#define LAND_CHECK_ANGLE_ERROR_DEG 30.0f
#define LAND_CHECK_LARGE_ANGLE_CD 1500.0f
#define LAND_DETECTOR_ACCEL_LPF_CUTOFF 1.0f
#define LAND_DETECTOR_ACCEL_MAX 1.0f
#define LAND_DETECTOR_MAYBE_TRIGGER_SEC 0.2f
#define LAND_DETECTOR_TRIGGER_SEC 1.0f
#define LAND_DETECTOR_VEL_Z_MAX 1.0f
#define LAND_RANGEFINDER_MIN_ALT_CM 200
#define LAND_REPOSITION_DEFAULT 1
#define LAND_SPEED 50
#define LAND_WITH_DELAY_MS 4000
#define LAST_WP_PASSED (AP_MISSION_MAX_WP_HISTORY-2)
#define LATERAL_ACCEL_SCALER 0.5f
#define LATLON_TO_CM 1.1131884502145034
#define LATLON_TO_M 0.011131884502145034
#define LATLON_TO_M_INV 89.83204953368922
#define LCPDEBUG(a) 
#define LCP_DEFLOOPBACKFAIL 10
#define LCP_ECHOINTERVAL 0
#define LCP_H 
#define LCP_MAXECHOFAILS 3
#define LC_ALL 0
#define LC_ALL_MASK (1 << LC_ALL)
#define LC_COLLATE 1
#define LC_COLLATE_MASK (1 << LC_COLLATE)
#define LC_CTYPE 2
#define LC_CTYPE_MASK (1 << LC_CTYPE)
#define LC_GLOBAL_LOCALE ((struct __locale_t *) -1)
#define LC_MESSAGES 6
#define LC_MESSAGES_MASK (1 << LC_MESSAGES)
#define LC_MONETARY 3
#define LC_MONETARY_MASK (1 << LC_MONETARY)
#define LC_NUMERIC 4
#define LC_NUMERIC_MASK (1 << LC_NUMERIC)
#define LC_PARITY_EVEN 2U
#define LC_PARITY_MARK 3U
#define LC_PARITY_NONE 0U
#define LC_PARITY_ODD 1U
#define LC_PARITY_SPACE 4U
#define LC_STOP_1 0U
#define LC_STOP_1P5 1U
#define LC_STOP_2 2U
#define LC_TIME 5
#define LC_TIME_MASK (1 << LC_TIME)
#define LDBL_DECIMAL_DIG __LDBL_DECIMAL_DIG__
#define LDBL_DIG __LDBL_DIG__
#define LDBL_EPSILON __LDBL_EPSILON__
#define LDBL_HAS_SUBNORM __LDBL_HAS_DENORM__
#define LDBL_MANT_DIG __LDBL_MANT_DIG__
#define LDBL_MAX __LDBL_MAX__
#define LDBL_MAX_10_EXP __LDBL_MAX_10_EXP__
#define LDBL_MAX_EXP __LDBL_MAX_EXP__
#define LDBL_MIN __LDBL_MIN__
#define LDBL_MIN_10_EXP __LDBL_MIN_10_EXP__
#define LDBL_MIN_EXP __LDBL_MIN_EXP__
#define LDBL_TRUE_MIN __LDBL_DENORM_MIN__
#define LD_START_CHAR 0x54
#define LEDDARONE_DEFAULT_ADDRESS 0x01
#define LEDDARONE_DETECTIONS_MAX 3
#define LEDDARONE_DETECTION_DATA_INDEX_OFFSET 11
#define LEDDARONE_DETECTION_DATA_NUMBER_INDEX 10
#define LEDDARONE_DETECTION_DATA_OFFSET 4
#define LEDDARONE_MODOBUS_FUNCTION_CODE 0x04
#define LEDDARONE_MODOBUS_FUNCTION_READ_NUMBER 10
#define LEDDARONE_MODOBUS_FUNCTION_REGISTER_ADDRESS 20
#define LEDDARONE_READ_BUFFER_SIZE 25
#define LEDDARONE_SERIAL_PORT_MAX 250
#define LEDDARVU8_ADDR_DEFAULT 0x01
#define LEDDARVU8_DIST_MAX 185.00
#define LEDDARVU8_OUT_OF_RANGE_ADD 1.00
#define LEDDARVU8_PAYLOAD_LENGTH (8*2)
#define LEDDARVU8_TIMEOUT_MS 200
#define LED_DIM ((LED_FULL_BRIGHT / 5) * 2)
#define LED_FULL_BRIGHT 255
#define LED_MEDIUM ((LED_FULL_BRIGHT / 5) * 4)
#define LED_OFF 0
#define LED_THD_WA_SIZE 256
#define LENCIADDR(neg) (neg ? CILEN_ADDR : 0)
#define LENCIADDRS(neg) (neg ? CILEN_ADDRS : 0)
#define LENCICBCP(neg) ((neg) ? CILEN_CBCP: 0)
#define LENCILONG(neg) ((neg) ? CILEN_LONG : 0)
#define LENCISHORT(neg) ((neg) ? CILEN_SHORT : 0)
#define LENCIVOID(neg) ((neg) ? CILEN_VOID : 0)
#define LEN_LAT 10
#define LEN_LNG 11
#define LEN_SPD 6
#define LEN_TIME 10
#define LEN_TRK 8
#define LEVELS1 10
#define LEVELS2 11
#define LFIELDS_PER_FLUSH 50
#define LIB_FAIL "absent"
#define LIGHTWARE_DISTANCE_READ_REG 0
#define LIGHTWARE_DIST_MAX_CM 10000
#define LIGHTWARE_LOST_SIGNAL_TIMEOUT_READ_REG 22
#define LIGHTWARE_LOST_SIGNAL_TIMEOUT_WRITE_REG 23
#define LIGHTWARE_OUT_OF_RANGE_ADD 1.00
#define LIGHTWARE_OUT_OF_RANGE_ADD_CM 100
#define LIGHTWARE_TIMEOUT_REG_DESIRED_VALUE 20
#define LINE_MAX 2048
#define LINK_MAX 32767
#define LINK_STATS 0
#define LINK_STATS_DISPLAY() 
#define LINK_STATS_INC(x) 
#define LITTLE_ENDIAN 1234
#define LITTLE_ENDIAN _LITTLE_ENDIAN
#define LL(x) (sizeof(x)/sizeof(char) - 1)
#define LL40LS_ADDR 0x62
#define LL40LS_AUTO_INCREMENT 0x80
#define LL40LS_COUNT 0x11
#define LL40LS_COUNT_CONTINUOUS 0xff
#define LL40LS_DISTHIGH_REG 0x0F
#define LL40LS_HW_VERSION 0x41
#define LL40LS_INTERVAL 0x45
#define LL40LS_MEASURE_REG 0x00
#define LL40LS_MSRREG_ACQUIRE 0x04
#define LL40LS_MSRREG_RESET 0x00
#define LL40LS_SIG_COUNT_VAL 0x02
#define LL40LS_SW_VERSION 0x4f
#define LLONG_MAX __LONG_LONG_MAX__
#define LLONG_MIN (-LLONG_MAX - 1LL)
#define LLONG_MIN (-__LONG_LONG_MAX__ - 1)
#define LL_IP4_MULTICAST_ADDR_0 0x01
#define LL_IP4_MULTICAST_ADDR_1 0x00
#define LL_IP4_MULTICAST_ADDR_2 0x5e
#define LL_IP6_MULTICAST_ADDR_0 0x33
#define LL_IP6_MULTICAST_ADDR_1 0x33
#define LOCAL_BACKEND backends[0]
#define LOCATION_ALT_MAX_M 83000
#define LOCK_EX 0x02
#define LOCK_NB 0x04
#define LOCK_SH 0x01
#define LOCK_TCPIP_CORE() sys_lock_tcpip_core()
#define LOCK_UN 0x08
#define LOGGER_FILE_REOPEN_MS 5000
#define LOGGER_MAX_BACKENDS 2
#define LOGGER_PAGE_SIZE 1024UL
#define LOGGER_WRITE_ERROR(subsys,err) AP::logger().Write_Error(subsys, err)
#define LOGGER_WRITE_EVENT(evt) AP::logger().Write_Event(evt)
#define LOGGING_FIRST_DYNAMIC_MSGID 254
#define LOG_BUFFER_SIZE 1024
#define LOG_COMMON_STRUCTURES { LOG_FORMAT_MSG, sizeof(log_Format), "FMT", "BBnNZ", "Type,Length,Name,Format,Columns", "-b---", "-----" }, { LOG_UNIT_MSG, sizeof(log_Unit), "UNIT", "QbZ", "TimeUS,Id,Label", "s--","F--" }, { LOG_FORMAT_UNITS_MSG, sizeof(log_Format_Units), "FMTU", "QBNN", "TimeUS,FmtType,UnitIds,MultIds","s---", "F---" }, { LOG_MULT_MSG, sizeof(log_Format_Multiplier), "MULT", "Qbd", "TimeUS,Id,Mult", "s--","F--" }, { LOG_PARAMETER_MSG, sizeof(log_Parameter), "PARM", "QNff", "TimeUS,Name,Value,Default", "s---", "F---" }, LOG_STRUCTURE_FROM_GPS { LOG_MESSAGE_MSG, sizeof(log_Message), "MSG", "QZ", "TimeUS,Message", "s-", "F-"}, { LOG_RCIN_MSG, sizeof(log_RCIN), "RCIN", "QHHHHHHHHHHHHHH", "TimeUS,C1,C2,C3,C4,C5,C6,C7,C8,C9,C10,C11,C12,C13,C14", "sYYYYYYYYYYYYYY", "F--------------", true }, { LOG_RCI2_MSG, sizeof(log_RCI2), "RCI2", "QHHHB", "TimeUS,C15,C16,OMask,Flags", "sYY--", "F----", true }, { LOG_RCOUT_MSG, sizeof(log_RCOUT), "RCOU", "QHHHHHHHHHHHHHH", "TimeUS,C1,C2,C3,C4,C5,C6,C7,C8,C9,C10,C11,C12,C13,C14", "sYYYYYYYYYYYYYY", "F--------------", true }, { LOG_RCOUT2_MSG, sizeof(log_RCOUT2), "RCO2", "QHHHH", "TimeUS,C15,C16,C17,C18", "sYYYY", "F----", true }, { LOG_RCOUT3_MSG, sizeof(log_RCOUT), "RCO3", "QHHHHHHHHHHHHHH", "TimeUS,C19,C20,C21,C22,C23,C24,C25,C26,C27,C28,C29,C30,C31,C32", "sYYYYYYYYYYYYYY", "F--------------", true }, { LOG_RSSI_MSG, sizeof(log_RSSI), "RSSI", "Qff", "TimeUS,RXRSSI,RXLQ", "s-%", "F--", true }, LOG_STRUCTURE_FROM_BARO LOG_STRUCTURE_FROM_CANMANAGER LOG_STRUCTURE_FROM_PRECLAND { LOG_POWR_MSG, sizeof(log_POWR), "POWR","QffHHB","TimeUS,Vcc,VServo,Flags,AccFlags,Safety", "svv---", "F00---", true }, { LOG_MCU_MSG, sizeof(log_MCU), "MCU","Qffff","TimeUS,MTemp,MVolt,MVmin,MVmax", "sOvvv", "F0000", true }, LOG_STRUCTURE_FROM_MISSION { LOG_MAVLINK_COMMAND_MSG, sizeof(log_MAVLink_Command), "MAVC", "QBBBBBHffffiifBB","TimeUS,TS,TC,SS,SC,Fr,Cmd,P1,P2,P3,P4,X,Y,Z,Res,WL", "s---------------", "F---------------" }, { LOG_RADIO_MSG, sizeof(log_Radio), "RAD", "QBBBBBHH", "TimeUS,RSSI,RemRSSI,TxBuf,Noise,RemNoise,RxErrors,Fixed", "s-------", "F-------", true }, LOG_STRUCTURE_FROM_CAMERA LOG_STRUCTURE_FROM_MOUNT { LOG_ARSP_MSG, sizeof(log_ARSP), "ARSP", "QBffcffBBffB", "TimeUS,I,Airspeed,DiffPress,Temp,RawPress,Offset,U,H,Hp,TR,Pri", "s#nPOPP-----", "F-00B00-----", true }, LOG_STRUCTURE_FROM_BATTMONITOR { LOG_MAG_MSG, sizeof(log_MAG), "MAG", "QBhhhhhhhhhBI", "TimeUS,I,MagX,MagY,MagZ,OfsX,OfsY,OfsZ,MOX,MOY,MOZ,Health,S", "s#GGGGGGGGG-s", "F-CCCCCCCCC-F", true }, { LOG_MODE_MSG, sizeof(log_Mode), "MODE", "QMBB", "TimeUS,Mode,ModeNum,Rsn", "s---", "F---" }, { LOG_RFND_MSG, sizeof(log_RFND), "RFND", "QBfBBb", "TimeUS,Instance,Dist,Stat,Orient,Quality", "s#m--%", "F-0---", true }, { LOG_MAV_STATS, sizeof(log_MAV_Stats), "DMS", "QIIIIBBBBBBBBB", "TimeUS,N,Dp,RT,RS,Fa,Fmn,Fmx,Pa,Pmn,Pmx,Sa,Smn,Smx", "s-------------", "F-------------" }, LOG_STRUCTURE_FROM_BEACON LOG_STRUCTURE_FROM_PROXIMITY { LOG_PERFORMANCE_MSG, sizeof(log_Performance), "PM", "QHHHIIHHIIIIIIQ", "TimeUS,LR,NLon,NL,MaxT,Mem,Load,ErrL,InE,ErC,SPIC,I2CC,I2CI,Ex,R", "sz---b%------ss", "F----0A------FF" }, { LOG_SRTL_MSG, sizeof(log_SRTL), "SRTL", "QBHHBfff", "TimeUS,Active,NumPts,MaxPts,Action,N,E,D", "s----mmm", "F----000" }, LOG_STRUCTURE_FROM_AVOIDANCE { LOG_SIMSTATE_MSG, sizeof(log_AHRS), "SIM","QccCfLLffff","TimeUS,Roll,Pitch,Yaw,Alt,Lat,Lng,Q1,Q2,Q3,Q4", "sddhmDU----", "FBBB0GG0000", true }, { LOG_TERRAIN_MSG, sizeof(log_TERRAIN), "TERR","QBLLHffHHf","TimeUS,Status,Lat,Lng,Spacing,TerrH,CHeight,Pending,Loaded,ROfs", "s-DU-mm--m", "F-GG-00--0", true }, LOG_STRUCTURE_FROM_ESC_TELEM LOG_STRUCTURE_FROM_SERVO_TELEM { LOG_PIDR_MSG, sizeof(log_PID), "PIDR", PID_FMT, PID_LABELS, PID_UNITS, PID_MULTS, true }, { LOG_PIDP_MSG, sizeof(log_PID), "PIDP", PID_FMT, PID_LABELS, PID_UNITS, PID_MULTS , true }, { LOG_PIDY_MSG, sizeof(log_PID), "PIDY", PID_FMT, PID_LABELS, PID_UNITS, PID_MULTS , true }, { LOG_PIDA_MSG, sizeof(log_PID), "PIDA", PID_FMT, PID_LABELS, PID_UNITS, PID_MULTS , true }, { LOG_PIDS_MSG, sizeof(log_PID), "PIDS", PID_FMT, PID_LABELS, PID_UNITS, PID_MULTS , true }, { LOG_PIDN_MSG, sizeof(log_PID), "PIDN", PID_FMT, PID_LABELS, PID_UNITS, PID_MULTS , true }, { LOG_PIDE_MSG, sizeof(log_PID), "PIDE", PID_FMT, PID_LABELS, PID_UNITS, PID_MULTS , true }, LOG_STRUCTURE_FROM_LANDING LOG_STRUCTURE_FROM_INERTIALSENSOR LOG_STRUCTURE_FROM_DAL LOG_STRUCTURE_FROM_NAVEKF2 LOG_STRUCTURE_FROM_NAVEKF3 LOG_STRUCTURE_FROM_NAVEKF LOG_STRUCTURE_FROM_AHRS LOG_STRUCTURE_FROM_HAL_CHIBIOS LOG_STRUCTURE_FROM_HAL LOG_STRUCTURE_FROM_RPM LOG_STRUCTURE_FROM_FENCE { LOG_DF_FILE_STATS, sizeof(log_DSF), "DSF", "QIHIIII", "TimeUS,Dp,Blk,Bytes,FMn,FMx,FAv", "s--b---", "F--0---" }, { LOG_RALLY_MSG, sizeof(log_Rally), "RALY", "QBBLLhB", "TimeUS,Tot,Seq,Lat,Lng,Alt,Flags", "s--DUm-", "F--GGB-" }, { LOG_MAV_MSG, sizeof(log_MAV), "MAV", "QBHHHBHH", "TimeUS,chan,txp,rxp,rxdp,flags,ss,tf", "s#----s-", "F-000-C-" }, LOG_STRUCTURE_FROM_VISUALODOM { LOG_OPTFLOW_MSG, sizeof(log_Optflow), "OF", "QBffff", "TimeUS,Qual,flowX,flowY,bodyX,bodyY", "s-EEEE", "F-0000" , true }, { LOG_WHEELENCODER_MSG, sizeof(log_WheelEncoder), "WENC", "Qfbfb", "TimeUS,Dist0,Qual0,Dist1,Qual1", "sm-m-", "F0-0-" , true }, { LOG_ADSB_MSG, sizeof(log_ADSB), "ADSB", "QIiiiHHhH", "TimeUS,ICAO_address,Lat,Lng,Alt,Heading,Hor_vel,Ver_vel,Squark", "s-DUmhnn-", "F-GGCBCC-" }, { LOG_EVENT_MSG, sizeof(log_Event), "EV", "QB", "TimeUS,Id", "s-", "F-" }, { LOG_ARM_DISARM_MSG, sizeof(log_Arm_Disarm), "ARM", "QBIBB", "TimeUS,ArmState,ArmChecks,Forced,Method", "s----", "F----" }, { LOG_ERROR_MSG, sizeof(log_Error), "ERR", "QBB", "TimeUS,Subsys,ECode", "s--", "F--" }, { LOG_WINCH_MSG, sizeof(log_Winch), "WINC", "QBBBBBfffHfb", "TimeUS,Heal,ThEnd,Mov,Clut,Mode,DLen,Len,DRate,Tens,Vcc,Temp", "s-----mmn?vO", "F-----000000" }, LOG_STRUCTURE_FROM_AC_ATTITUDECONTROL, { LOG_STAK_MSG, sizeof(log_STAK), "STAK", "QBBHHN", "TimeUS,Id,Pri,Total,Free,Name", "s#----", "F-----", true }, { LOG_FILE_MSG, sizeof(log_File), "FILE", "NIBZ", "FileName,Offset,Length,Data", "----", "----" }, LOG_STRUCTURE_FROM_AIS { LOG_SCRIPTING_MSG, sizeof(log_Scripting), "SCR", "QNIii", "TimeUS,Name,Runtime,Total_mem,Run_mem", "s#sbb", "F-F--", true }, { LOG_VER_MSG, sizeof(log_VER), "VER", "QBHBBBBIZHBBII", "TimeUS,BT,BST,Maj,Min,Pat,FWT,GH,FWS,APJ,BU,FV,IMI,ICI", "s-------------", "F-------------", false }, { LOG_MOTBATT_MSG, sizeof(log_MotBatt), "MOTB", "QfffffB", "TimeUS,LiftMax,BatVolt,ThLimit,ThrAvMx,ThrOut,FailFlags", "s------", "F------" , true }
#define LOG_CRITICAL (PPP_DEBUG | LWIP_DBG_LEVEL_SEVERE)
#define LOG_DEBUG (PPP_DEBUG)
#define LOG_DETAIL (PPP_DEBUG)
#define LOG_ERR (PPP_DEBUG | LWIP_DBG_LEVEL_SEVERE)
#define LOG_IDS_FROM_AC_ATTITUDECONTROL LOG_PSCN_MSG, LOG_PSCE_MSG, LOG_PSCD_MSG, LOG_PSON_MSG, LOG_PSOE_MSG, LOG_PSOD_MSG, LOG_PSOT_MSG, LOG_ANG_MSG
#define LOG_IDS_FROM_AHRS LOG_AHR2_MSG, LOG_AOA_SSA_MSG, LOG_ATTITUDE_MSG, LOG_ORGN_MSG, LOG_POS_MSG, LOG_RATE_MSG, LOG_ATSC_MSG
#define LOG_IDS_FROM_AIS LOG_AIS_RAW_MSG, LOG_AIS_MSG1, LOG_AIS_MSG4, LOG_AIS_MSG5
#define LOG_IDS_FROM_AVOIDANCE LOG_OA_BENDYRULER_MSG, LOG_OA_DIJKSTRA_MSG, LOG_SIMPLE_AVOID_MSG, LOG_OD_VISGRAPH_MSG
#define LOG_IDS_FROM_BARO LOG_BARO_MSG, LOG_BARD_MSG
#define LOG_IDS_FROM_BATTMONITOR LOG_BAT_MSG, LOG_BCL_MSG
#define LOG_IDS_FROM_BEACON LOG_BEACON_MSG
#define LOG_IDS_FROM_CAMERA LOG_CAMERA_MSG, LOG_TRIGGER_MSG
#define LOG_IDS_FROM_CANMANAGER LOG_CANF_MSG, LOG_CAFD_MSG
#define LOG_IDS_FROM_DAL LOG_RFRH_MSG, LOG_RFRF_MSG, LOG_REV2_MSG, LOG_RSO2_MSG, LOG_RWA2_MSG, LOG_REV3_MSG, LOG_RSO3_MSG, LOG_RWA3_MSG, LOG_REY3_MSG, LOG_RFRN_MSG, LOG_RISH_MSG, LOG_RISI_MSG, LOG_RBRH_MSG, LOG_RBRI_MSG, LOG_RRNH_MSG, LOG_RRNI_MSG, LOG_RGPH_MSG, LOG_RGPI_MSG, LOG_RGPJ_MSG, LOG_RASH_MSG, LOG_RASI_MSG, LOG_RBCH_MSG, LOG_RBCI_MSG, LOG_RVOH_MSG, LOG_RMGH_MSG, LOG_RMGI_MSG, LOG_ROFH_MSG, LOG_REPH_MSG, LOG_RSLL_MSG, LOG_REVH_MSG, LOG_RWOH_MSG, LOG_RBOH_MSG
#define LOG_IDS_FROM_ESC_TELEM LOG_ESC_MSG, LOG_EDT2_MSG
#define LOG_IDS_FROM_FENCE LOG_FENCE_MSG
#define LOG_IDS_FROM_GPS LOG_GPS_MSG, LOG_GPA_MSG, LOG_GPS_RAW_MSG, LOG_GPS_RAWH_MSG, LOG_GPS_RAWS_MSG, LOG_GPS_UBX1_MSG, LOG_GPS_UBX2_MSG, LOG_IDS_FROM_GPS_SBP
#define LOG_IDS_FROM_GPS_SBP LOG_MSG_SBPHEALTH, LOG_MSG_SBPRAWH, LOG_MSG_SBPRAWM, LOG_MSG_SBPEVENT
#define LOG_IDS_FROM_HAL LOG_UART_MSG
#define LOG_IDS_FROM_HAL_CHIBIOS LOG_MON_MSG, LOG_WDOG_MSG
#define LOG_IDS_FROM_INERTIALSENSOR LOG_ACC_MSG, LOG_GYR_MSG, LOG_IMU_MSG, LOG_ISBH_MSG, LOG_ISBD_MSG, LOG_VIBE_MSG
#define LOG_IDS_FROM_LANDING LOG_DSTL_MSG
#define LOG_IDS_FROM_MISSION LOG_MISE_MSG, LOG_CMD_MSG
#define LOG_IDS_FROM_MOUNT LOG_MOUNT_MSG
#define LOG_IDS_FROM_NAVEKF2 LOG_NKF0_MSG, LOG_NKF1_MSG, LOG_NKF2_MSG, LOG_NKF3_MSG, LOG_NKF4_MSG, LOG_NKF5_MSG, LOG_NKQ_MSG, LOG_NKT_MSG, LOG_NKY0_MSG, LOG_NKY1_MSG
#define LOG_IDS_FROM_NAVEKF3 LOG_XKF0_MSG, LOG_XKF1_MSG, LOG_XKF2_MSG, LOG_XKF3_MSG, LOG_XKF4_MSG, LOG_XKF5_MSG, LOG_XKFD_MSG, LOG_XKFM_MSG, LOG_XKFS_MSG, LOG_XKQ_MSG, LOG_XKT_MSG, LOG_XKTV_MSG, LOG_XKV1_MSG, LOG_XKV2_MSG, LOG_XKY0_MSG, LOG_XKY1_MSG
#define LOG_IDS_FROM_PRECLAND LOG_PRECLAND_MSG
#define LOG_IDS_FROM_PROXIMITY LOG_PROXIMITY_MSG, LOG_RAW_PROXIMITY_MSG
#define LOG_IDS_FROM_RPM LOG_RPM_MSG
#define LOG_IDS_FROM_SERVO_TELEM LOG_CSRV_MSG
#define LOG_IDS_FROM_VISUALODOM LOG_VISUALODOM_MSG, LOG_VISUALPOS_MSG, LOG_VISUALVEL_MSG
#define LOG_INFO (PPP_DEBUG)
#define LOG_NOTICE (PPP_DEBUG | LWIP_DBG_LEVEL_WARNING)
#define LOG_PACKET_HEADER uint8_t head1, head2, msgid;
#define LOG_PACKET_HEADER_INIT(id) head1 : HEAD_BYTE1, head2 : HEAD_BYTE2, msgid : id
#define LOG_PACKET_HEADER_LEN 3
#define LOG_STRUCTURE_FROM_AC_ATTITUDECONTROL { LOG_PSCN_MSG, sizeof(log_PSCx), "PSCN", PSCx_FMT, "TimeUS,DPN,TPN,PN,DVN,TVN,VN,DAN,TAN,AN", PSCx_UNITS, PSCx_MULTS }, { LOG_PSCE_MSG, sizeof(log_PSCx), "PSCE", PSCx_FMT, "TimeUS,DPE,TPE,PE,DVE,TVE,VE,DAE,TAE,AE", PSCx_UNITS, PSCx_MULTS }, { LOG_PSCD_MSG, sizeof(log_PSCx), "PSCD", PSCx_FMT, "TimeUS,DPD,TPD,PD,DVD,TVD,VD,DAD,TAD,AD", PSCx_UNITS, PSCx_MULTS }, { LOG_PSON_MSG, sizeof(log_PSOx), "PSON", PSOx_FMT, "TimeUS,TPON,PON,TVON,VON,TAON,AON", PSOx_UNITS, PSOx_MULTS }, { LOG_PSOE_MSG, sizeof(log_PSOx), "PSOE", PSOx_FMT, "TimeUS,TPOE,POE,TVOE,VOE,TAOE,AOE", PSOx_UNITS, PSOx_MULTS }, { LOG_PSOD_MSG, sizeof(log_PSOx), "PSOD", PSOx_FMT, "TimeUS,TPOD,POD,TVOD,VOD,TAOD,AOD", PSOx_UNITS, PSOx_MULTS }, { LOG_PSOT_MSG, sizeof(log_PSOx), "PSOT", PSOx_FMT, "TimeUS,TPOT,POT,TVOT,VOT,TAOT,AOT", PSOx_UNITS, PSOx_MULTS }, { LOG_RATE_MSG, sizeof(log_Rate), "RATE", "Qfffffffffffff", "TimeUS,RDes,R,ROut,PDes,P,POut,YDes,Y,YOut,ADes,A,AOut,AOutSlew", "skk-kk-kk-oo--", "F?????????BB--" , true }, { LOG_ANG_MSG, sizeof(log_ANG), "ANG", "Qfffffff", "TimeUS,DesRoll,Roll,DesPitch,Pitch,DesYaw,Yaw,Dt", "sddddhhs", "F0000000" , true }
#define LOG_STRUCTURE_FROM_AHRS { LOG_AHR2_MSG, sizeof(log_AHRS), "AHR2","QccCfLLffff","TimeUS,Roll,Pitch,Yaw,Alt,Lat,Lng,Q1,Q2,Q3,Q4","sddhmDU----", "FBBB0GG----" , true }, { LOG_AOA_SSA_MSG, sizeof(log_AOA_SSA), "AOA", "Qff", "TimeUS,AOA,SSA", "sdd", "F00" , true }, { LOG_ATTITUDE_MSG, sizeof(log_Attitude), "ATT", "QffffffB", "TimeUS,DesRoll,Roll,DesPitch,Pitch,DesYaw,Yaw,AEKF", "sddddhh-", "F000000-" , true }, { LOG_ORGN_MSG, sizeof(log_ORGN), "ORGN","QBLLe","TimeUS,Type,Lat,Lng,Alt", "s#DUm", "F-GGB" }, { LOG_POS_MSG, sizeof(log_POS), "POS","QLLfff","TimeUS,Lat,Lng,Alt,RelHomeAlt,RelOriginAlt", "sDUmmm", "FGG000" , true }, { LOG_ATSC_MSG, sizeof(log_ATSC), "ATSC", "Qffffff", "TimeUS,AngPScX,AngPScY,AngPScZ,PDScX,PDScY,PDScZ", "s------", "F000000" , true }, { LOG_VIDEO_STABILISATION_MSG, sizeof(log_Video_Stabilisation), "VSTB", "Qffffffffff", "TimeUS,GyrX,GyrY,GyrZ,AccX,AccY,AccZ,Q1,Q2,Q3,Q4", "sEEEooo----", "F0000000000" },
#define LOG_STRUCTURE_FROM_AIS { LOG_AIS_RAW_MSG, sizeof(log_AIS_raw), "AISR", "QBBBZ", "TimeUS,num,total,ID,payload", "s----", "F0000" }, { LOG_AIS_MSG1, sizeof(log_AIS_msg1), "AIS1", "QBBIBbHbLLHHBBbI", "US,typ,rep,mmsi,nav,rot,sog,pos,lon,lat,cog,hed,sec,man,raim,rad", "s---------------", "F000000000000000" }, { LOG_AIS_MSG4, sizeof(log_AIS_msg4), "AIS4", "QBIHBBBBBBLLBBI", "US,rep,mmsi,year,mth,day,h,m,s,fix,lon,lat,epfd,raim,rad", "s--------------", "F00000000000000" }, { LOG_AIS_MSG5, sizeof(log_AIS_msg5), "AIS5", "QBIBINZBHHBBBBZB", "US,rep,mmsi,ver,imo,cal,nam,typ,bow,stn,prt,str,fix,dght,dst,dte", "s-------mmmm-m--", "F------------A--" },
#define LOG_STRUCTURE_FROM_AVOIDANCE { LOG_OA_BENDYRULER_MSG, sizeof(log_OABendyRuler), "OABR","QBBHHHBfLLiLLi","TimeUS,Type,Act,DYaw,Yaw,DP,RChg,Mar,DLt,DLg,DAlt,OLt,OLg,OAlt", "s--ddd-mDUmDUm", "F-------GGBGGB" , true }, { LOG_OA_DIJKSTRA_MSG, sizeof(log_OADijkstra), "OADJ","QBBBBLLLL","TimeUS,State,Err,CurrPoint,TotPoints,DLat,DLng,OALat,OALng", "s----DUDU", "F----GGGG" , true }, { LOG_SIMPLE_AVOID_MSG, sizeof(log_SimpleAvoid), "SA", "QBffffffB","TimeUS,State,DVelX,DVelY,DVelZ,MVelX,MVelY,MVelZ,Back", "s-nnnnnn-", "F--------", true }, { LOG_OD_VISGRAPH_MSG, sizeof(log_OD_Visgraph), "OAVG", "QBBLL", "TimeUS,version,point_num,Lat,Lon", "s--DU", "F--GG", true},
#define LOG_STRUCTURE_FROM_BARO { LOG_BARO_MSG, sizeof(log_BARO), "BARO", "Q" "B" "f" "f" "f" "c" "f" "I" "f" "f" "B", "TimeUS," "I," "Alt," "AltAMSL," "Press," "Temp," "CRt," "SMS," "Offset," "GndTemp," "Health", "s" "#" "m" "m" "P" "O" "n" "s" "m" "O" "-", "F" "-" "0" "0" "0" "B" "0" "C" "?" "0" "-", true }, { LOG_BARD_MSG, sizeof(log_BARD), "BARD", "Q" "B" "fff", "TimeUS," "I," "DynPrX,DynPrY,DynPrZ", "s" "#" "PPP", "F" "-" "000", true },
#define LOG_STRUCTURE_FROM_BATTMONITOR { LOG_BAT_MSG, sizeof(log_BAT), "BAT", "QBfffffcfBBB", "TimeUS,Inst,Volt,VoltR,Curr,CurrTot,EnrgTot,Temp,Res,RemPct,H,SH", "s#vvAaXOw%-%", "F-000C0?0000" , true }, { LOG_BCL_MSG, sizeof(log_BCL), "BCL", "QBfHHHHHHHHHHHH", "TimeUS,Instance,Volt,V1,V2,V3,V4,V5,V6,V7,V8,V9,V10,V11,V12", "s#vvvvvvvvvvvvv", "F-0CCCCCCCCCCCC" , true },
#define LOG_STRUCTURE_FROM_BEACON { LOG_BEACON_MSG, sizeof(log_Beacon), "BCN", "QBBfffffff", "TimeUS,Health,Cnt,D0,D1,D2,D3,PosX,PosY,PosZ", "s--mmmmmmm", "F--0000000", true },
#define LOG_STRUCTURE_FROM_CAMERA { LOG_CAMERA_MSG, sizeof(log_Camera), "CAM", "QBHIHLLeeeccC","TimeUS,I,Img,GPSTime,GPSWeek,Lat,Lng,Alt,RelAlt,GPSAlt,R,P,Y", "s#---DUmmmddd", "F----GGBBBBBB" }, { LOG_TRIGGER_MSG, sizeof(log_Camera), "TRIG", "QBHIHLLeeeccC","TimeUS,I,Img,GPSTime,GPSWeek,Lat,Lng,Alt,RelAlt,GPSAlt,R,P,Y", "s#---DUmmmddd", "F----GGBBBBBB" },
#define LOG_STRUCTURE_FROM_CANMANAGER { LOG_CANF_MSG, sizeof(log_CANF), "CANF", "Q" "B" "I" "B" "B" "B" "B" "B" "B" "B" "B" "B", "TimeUS," "Bus," "Id," "DLC," "B0," "B1," "B2," "B3," "B4," "B5," "B6," "B7", "s" "#" "-" "-" "-" "-" "-" "-" "-" "-" "-" "-", "F" "-" "-" "-" "-" "-" "-" "-" "-" "-" "-" "-", false }, { LOG_CAFD_MSG, sizeof(log_CAFD), "CAFD", "Q" "B" "I" "B" "Q" "Q" "Q" "Q" "Q" "Q" "Q" "Q", "TimeUS," "Bus," "Id," "DLC," "D0," "D1," "D2," "D3," "D4," "D5," "D6," "D7", "s" "#" "-" "-" "-" "-" "-" "-" "-" "-" "-" "-", "F" "-" "-" "-" "-" "-" "-" "-" "-" "-" "-" "-", false },
#define LOG_STRUCTURE_FROM_DAL { LOG_RFRH_MSG, RLOG_SIZE(RFRH), "RFRH", "QI", "TimeUS,TF", "s-", "F-" }, { LOG_RFRF_MSG, RLOG_SIZE(RFRF), "RFRF", "BB", "FTypes,Slow", "--", "--" }, { LOG_RFRN_MSG, RLOG_SIZE(RFRN), "RFRN", "IIIfIfffBBB", "HLat,HLon,HAlt,E2T,AM,TX,TY,TZ,VC,EKT,Flags", "DUm????????", "GGB--------" }, { LOG_REV2_MSG, RLOG_SIZE(REV2), "REV2", "B", "Event", "-", "-" }, { LOG_RSO2_MSG, RLOG_SIZE(RSO2), "RSO2", "III", "Lat,Lon,Alt", "DUm", "GGB" }, { LOG_RWA2_MSG, RLOG_SIZE(RWA2), "RWA2", "ff", "Airspeed,uncertainty", "nn", "00" }, { LOG_REV3_MSG, RLOG_SIZE(REV3), "REV3", "B", "Event", "-", "-" }, { LOG_RSO3_MSG, RLOG_SIZE(RSO3), "RSO3", "III", "Lat,Lon,Alt", "DUm", "GGB" }, { LOG_RWA3_MSG, RLOG_SIZE(RWA3), "RWA3", "ff", "Airspeed,Uncertainty", "nn", "00" }, { LOG_REY3_MSG, RLOG_SIZE(REY3), "REY3", "ffIB", "yawangle,yawangleerr,timestamp_ms,type", "???-", "???-" }, { LOG_RISH_MSG, RLOG_SIZE(RISH), "RISH", "HBBfBB", "LR,PG,PA,LD,AC,GC", "------", "------" }, { LOG_RISI_MSG, RLOG_SIZE(RISI), "RISI", "ffffffffBB", "DVX,DVY,DVZ,DAX,DAY,DAZ,DVDT,DADT,Flags,I", "---------#", "----------" }, { LOG_RASH_MSG, RLOG_SIZE(RASH), "RASH", "BB", "Primary,NumInst", "--", "--" }, { LOG_RASI_MSG, RLOG_SIZE(RASI), "RASI", "fIBBB", "pd,UpdateMS,H,Use,I", "----#", "-----" }, { LOG_RBRH_MSG, RLOG_SIZE(RBRH), "RBRH", "BB", "Primary,NumInst", "--", "--" }, { LOG_RBRI_MSG, RLOG_SIZE(RBRI), "RBRI", "IfBB", "LastUpdate,Alt,H,I", "---#", "----" }, { LOG_RRNH_MSG, RLOG_SIZE(RRNH), "RRNH", "ffB", "GCl,MaxD,NumSensors", "mm-", "00-" }, { LOG_RRNI_MSG, RLOG_SIZE(RRNI), "RRNI", "ffffBBB", "PX,PY,PZ,Dist,Orient,Status,I", "---m--#", "---0---" }, { LOG_RGPH_MSG, RLOG_SIZE(RGPH), "RGPH", "BB", "NumInst,Primary", "--", "--" }, { LOG_RGPI_MSG, RLOG_SIZE(RGPI), "RGPI", "ffffBBBB", "OX,OY,OZ,Lg,Flags,Stat,NSats,I", "-------#", "--------" }, { LOG_RGPJ_MSG, RLOG_SIZE(RGPJ), "RGPJ", "IffffffIiiiffHB", "TS,VX,VY,VZ,SA,Y,YA,YT,Lat,Lon,Alt,HA,VA,HD,I", "--------------#", "---------------" }, { LOG_RMGH_MSG, RLOG_SIZE(RMGH), "RMGH", "fBBBBBBB", "Dec,Avail,NumInst,AutoDec,NumEna,LOE,C,FUsable", "--------", "--------" }, { LOG_RMGI_MSG, RLOG_SIZE(RMGI), "RMGI", "IffffffBBBB", "LU,OX,OY,OZ,FX,FY,FZ,UFY,H,HSF,I", "----------#", "-----------" }, { LOG_RBCH_MSG, RLOG_SIZE(RBCH), "RBCH", "ffffiiiBB", "PX,PY,PZ,AE,OLat,OLng,OAlt,Flags,NumInst", "---------", "---------" }, { LOG_RBCI_MSG, RLOG_SIZE(RBCI), "RBCI", "IffffBB", "LU,PX,PY,PZ,Dist,H,I", "smmmm-#", "?0000--" }, { LOG_RVOH_MSG, RLOG_SIZE(RVOH), "RVOH", "fffIBB", "OX,OY,OZ,Del,H,Ena", "------", "------" }, { LOG_ROFH_MSG, RLOG_SIZE(ROFH), "ROFH", "ffffIffffB", "FX,FY,GX,GY,Tms,PX,PY,PZ,HgtOvr,Qual", "----------", "----------" }, { LOG_REPH_MSG, RLOG_SIZE(REPH), "REPH", "fffffffffIIH", "PX,PY,PZ,Q1,Q2,Q3,Q4,PEr,AEr,TS,RT,D", "------------", "------------" }, { LOG_RSLL_MSG, RLOG_SIZE(RSLL), "RSLL", "IIfI", "Lat,Lng,PosAccSD,TS", "DU--", "GG--" }, { LOG_REVH_MSG, RLOG_SIZE(REVH), "REVH", "ffffIH", "VX,VY,VZ,Er,TS,D", "------", "------" }, { LOG_RWOH_MSG, RLOG_SIZE(RWOH), "RWOH", "ffIffff", "DA,DT,TS,PX,PY,PZ,R", "-------", "-------" }, { LOG_RBOH_MSG, RLOG_SIZE(RBOH), "RBOH", "ffffffffIfffH", "Q,DPX,DPY,DPZ,DAX,DAY,DAZ,DT,TS,OX,OY,OZ,D", "-------------", "-------------" },
#define LOG_STRUCTURE_FROM_ESC_TELEM { LOG_ESC_MSG, sizeof(log_Esc), "ESC", "QBffffcfcf", "TimeUS,Instance,RPM,RawRPM,Volt,Curr,Temp,CTot,MotTemp,Err", "s#qqvAOaO%", "F-00--BCB-" , true }, { LOG_EDT2_MSG, sizeof(log_Edt2), "EDT2", "QBBBB", "TimeUS,Instance,Stress,MaxStress,Status", "s#---", "F----" , true },
#define LOG_STRUCTURE_FROM_FENCE { LOG_FENCE_MSG, sizeof(log_Fence), "FNCE", "QBBBLLBf", "TimeUS,Tot,Seq,Type,Lat,Lng,Count,Radius", "s---DU-m", "F---GG--" },
#define LOG_STRUCTURE_FROM_GPS { LOG_GPS_MSG, sizeof(log_GPS), "GPS", "QBBIHBcLLeffffB", "TimeUS,I,Status,GMS,GWk,NSats,HDop,Lat,Lng,Alt,Spd,GCrs,VZ,Yaw,U", "s#-s-S-DUmnhnh-", "F--C-0BGGB000--" , true }, { LOG_GPA_MSG, sizeof(log_GPA), "GPA", "QBCCCCfBIHfHH", "TimeUS,I,VDop,HAcc,VAcc,SAcc,YAcc,VV,SMS,Delta,Und,RTCMFU,RTCMFD", "s#-mmnd-ssm--", "F-BBBB0-CC0--" , true }, { LOG_GPS_UBX1_MSG, sizeof(log_Ubx1), "UBX1", "QBHBBHI", "TimeUS,Instance,noisePerMS,jamInd,aPower,agcCnt,config", "s#-----", "F------" , true }, { LOG_GPS_UBX2_MSG, sizeof(log_Ubx2), "UBX2", "QBbBbB", "TimeUS,Instance,ofsI,magI,ofsQ,magQ", "s#----", "F-----" , true }, { LOG_GPS_RAW_MSG, sizeof(log_GPS_RAW), "GRAW", "QIHBBddfBbB", "TimeUS,WkMS,Week,numSV,sv,cpMes,prMes,doMes,mesQI,cno,lli", "ss-S-------", "FC-0-------" , true }, { LOG_GPS_RAWH_MSG, sizeof(log_GPS_RAWH), "GRXH", "QdHbBB", "TimeUS,rcvTime,week,leapS,numMeas,recStat", "s-----", "F-----" , true }, { LOG_GPS_RAWS_MSG, sizeof(log_GPS_RAWS), "GRXS", "QddfBBBHBBBBB", "TimeUS,prMes,cpMes,doMes,gnss,sv,freq,lock,cno,prD,cpD,doD,trk", "s------------", "F------------" , true }, LOG_STRUCTURE_FROM_GPS_SBP
#define LOG_STRUCTURE_FROM_GPS_SBP { LOG_MSG_SBPHEALTH, sizeof(log_SbpHealth), "SBPH", "QIII", "TimeUS,CrcError,LastInject,IARhyp", "s---", "F---" , true }, { LOG_MSG_SBPRAWH, sizeof(log_SbpRAWH), "SBRH", "QQQQQQQQ", "TimeUS,msg_flag,1,2,3,4,5,6", "s-------", "F-------" , true }, { LOG_MSG_SBPRAWM, sizeof(log_SbpRAWM), "SBRM", "QQQQQQQQQQQQQQQ", "TimeUS,msg_flag,1,2,3,4,5,6,7,8,9,10,11,12,13", "s??????????????", "F??????????????" , true }, { LOG_MSG_SBPEVENT, sizeof(log_SbpEvent), "SBRE", "QHIiBB", "TimeUS,GWk,GMS,ns_residual,level,quality", "s?????", "F?????" },
#define LOG_STRUCTURE_FROM_HAL { LOG_UART_MSG, sizeof(log_UART), "UART","QBff","TimeUS,I,Tx,Rx", "s#BB", "F---" },
#define LOG_STRUCTURE_FROM_HAL_CHIBIOS { LOG_MON_MSG, sizeof(log_MON), "MON","QIbIHHHHHII","TimeUS,Dly,Tsk,IErr,IErrCnt,IErrLn,MM,MC,SmLn,SPICnt,I2CCnt", "s----------", "F----------", false }, { LOG_WDOG_MSG, sizeof(log_WDOG), "WDOG","QbIHHHHHHHIBIIn","TimeUS,Tsk,IE,IEC,IEL,MvMsg,MvCmd,SmLn,FL,FT,FA,FP,ICSR,LR,TN", "s--------------", "F--------------", false },
#define LOG_STRUCTURE_FROM_INERTIALSENSOR { LOG_ACC_MSG, sizeof(log_ACC), "ACC", "QBQfff", "TimeUS,I,SampleUS,AccX,AccY,AccZ", "s#sooo", "F-F000" , true }, { LOG_GYR_MSG, sizeof(log_GYR), "GYR", "QBQfff", "TimeUS,I,SampleUS,GyrX,GyrY,GyrZ", "s#sEEE", "F-F000" , true }, { LOG_IMU_MSG, sizeof(log_IMU), "IMU", "QBffffffIIfBBHH", "TimeUS,I,GyrX,GyrY,GyrZ,AccX,AccY,AccZ,EG,EA,T,GH,AH,GHz,AHz", "s#EEEooo--O--zz", "F-000000-----00" , true }, { LOG_VIBE_MSG, sizeof(log_Vibe), "VIBE", "QBfffI", "TimeUS,IMU,VibeX,VibeY,VibeZ,Clip", "s#ooo-", "F-000-" , true }, { LOG_ISBH_MSG, sizeof(log_ISBH), "ISBH", "QHBBHHQf", "TimeUS,N,type,instance,mul,smp_cnt,SampleUS,smp_rate", "s-----sz", "F-----F-" }, { LOG_ISBD_MSG, sizeof(log_ISBD), "ISBD", "QHHaaa", "TimeUS,N,seqno,x,y,z", "s--ooo", "F--???" },
#define LOG_STRUCTURE_FROM_LANDING { LOG_DSTL_MSG, sizeof(log_DSTL), "DSTL", "QBfLLeccfeffff", "TimeUS,Stg,THdg,Lat,Lng,Alt,XT,Travel,L1I,Loiter,Des,P,I,D", "s-hDUm--------", "F-0000--------" , true },
#define LOG_STRUCTURE_FROM_MISSION { LOG_CMD_MSG, sizeof(log_CMD), "CMD", "QHHHffffLLfB","TimeUS,CTot,CNum,CId,Prm1,Prm2,Prm3,Prm4,Lat,Lng,Alt,Frame", "s-------DUm-", "F-------GG0-" }, { LOG_MISE_MSG, sizeof(log_CMD), "MISE", "QHHHffffLLfB","TimeUS,CTot,CNum,CId,Prm1,Prm2,Prm3,Prm4,Lat,Lng,Alt,Frame", "s-------DUm-", "F-------GG0-" },
#define LOG_STRUCTURE_FROM_MOUNT { LOG_MOUNT_MSG, sizeof(log_Mount), "MNT", "QBfffffffff","TimeUS,I,DRoll,Roll,DPitch,Pitch,DYawB,YawB,DYawE,YawE,Dist", "s#ddddddddm", "F---------0" },
#define LOG_STRUCTURE_FROM_NAVEKF { LOG_XKY0_MSG, sizeof(log_KY0), "XKY0", KY0_FMT, KY0_LABELS, KY0_UNITS, KY0_MULTS, true }, { LOG_XKY1_MSG, sizeof(log_KY1), "XKY1", KY1_FMT, KY1_LABELS, KY1_UNITS, KY1_MULTS , true }, { LOG_NKY0_MSG, sizeof(log_KY0), "NKY0", KY0_FMT, KY0_LABELS, KY0_UNITS, KY0_MULTS, true }, { LOG_NKY1_MSG, sizeof(log_KY1), "NKY1", KY1_FMT, KY1_LABELS, KY1_UNITS, KY1_MULTS , true },
#define LOG_STRUCTURE_FROM_NAVEKF2 
#define LOG_STRUCTURE_FROM_NAVEKF3 { LOG_XKF0_MSG, sizeof(log_XKF0), "XKF0","QBBccCCcccccccc","TimeUS,C,ID,rng,innov,SIV,TR,BPN,BPE,BPD,OFH,OFL,OFN,OFE,OFD", "s#-m---mmmmmmmm", "F--B---BBBBBBBB" , true }, { LOG_XKF1_MSG, sizeof(log_XKF1), "XKF1","QBccCfffffffccce","TimeUS,C,Roll,Pitch,Yaw,VN,VE,VD,dPD,PN,PE,PD,GX,GY,GZ,OH", "s#ddhnnnnmmmkkkm", "F-BBB0000000BBBB" , true }, { LOG_XKF2_MSG, sizeof(log_XKF2), "XKF2","QBccccchhhhhhfff","TimeUS,C,AX,AY,AZ,VWN,VWE,MN,ME,MD,MX,MY,MZ,IDX,IDY,IS", "s#---nnGGGGGGoor", "F----BBCCCCCC000" , true }, { LOG_XKF3_MSG, sizeof(log_XKF3), "XKF3","QBcccccchhhccff","TimeUS,C,IVN,IVE,IVD,IPN,IPE,IPD,IMX,IMY,IMZ,IYAW,IVT,RErr,ErSc", "s#nnnmmmGGGd?--", "F-BBBBBBCCCBB00" , true }, { LOG_XKF4_MSG, sizeof(log_XKF4), "XKF4","QBcccccfffHBIHb","TimeUS,C,SV,SP,SH,SM,SVT,errRP,OFN,OFE,FS,TS,SS,GPS,PI", "s#------mm-----", "F-------??-----" , true }, { LOG_XKF5_MSG, sizeof(log_XKF5), "XKF5","QBBhhhcccCCfff","TimeUS,C,NI,FIX,FIY,AFI,HAGL,offset,RI,rng,Herr,eAng,eVel,ePos", "s#----m???mrnm", "F-----BBBBB000" , true }, { LOG_XKFD_MSG, sizeof(log_XKFD), "XKFD","QBffffff","TimeUS,C,IX,IY,IZ,IVX,IVY,IVZ", "s#------", "F-------" , true }, { LOG_XKFM_MSG, sizeof(log_XKFM), "XKFM", "QBBffff", "TimeUS,C,OGNM,GLR,ALR,GDR,ADR", "s#-----", "F------", true }, { LOG_XKFS_MSG, sizeof(log_XKFS), "XKFS","QBBBBBBBBB","TimeUS,C,MI,BI,GI,AI,SS,GPS_GTA,GPS_CHK_WAIT,MAG_FUSION", "s#--------", "F---------" , true }, { LOG_XKQ_MSG, sizeof(log_XKQ), "XKQ", "QBffff", "TimeUS,C,Q1,Q2,Q3,Q4", "s#????", "F-????" , true }, { LOG_XKT_MSG, sizeof(log_XKT), "XKT", "QBIffffffff", "TimeUS,C,Cnt,IMUMin,IMUMax,EKFMin,EKFMax,AngMin,AngMax,VMin,VMax", "s#sssssssss", "F-000000000", true }, { LOG_XKTV_MSG, sizeof(log_XKTV), "XKTV", "QBff", "TimeUS,C,TVS,TVD", "s#rr", "F-00", true }, { LOG_XKV1_MSG, sizeof(log_XKV), "XKV1","QBffffffffffff","TimeUS,C,V00,V01,V02,V03,V04,V05,V06,V07,V08,V09,V10,V11", "s#------------", "F-------------" , true }, { LOG_XKV2_MSG, sizeof(log_XKV), "XKV2","QBffffffffffff","TimeUS,C,V12,V13,V14,V15,V16,V17,V18,V19,V20,V21,V22,V23", "s#------------", "F-------------" , true },
#define LOG_STRUCTURE_FROM_PRECLAND { LOG_PRECLAND_MSG, sizeof(log_Precland), "PL", "QBBfffffffIIB", "TimeUS,Heal,TAcq,pX,pY,vX,vY,mX,mY,mZ,LastMeasMS,EKFOutl,Est", "s--mmnnmmms--","F--BBBBBBBC--" , true },
#define LOG_STRUCTURE_FROM_PROXIMITY { LOG_PROXIMITY_MSG, sizeof(log_Proximity), "PRX", "QBBfffffffffff", "TimeUS,Layer,He,D0,D45,D90,D135,D180,D225,D270,D315,DUp,CAn,CDis", "s#-mmmmmmmmmhm", "F--00000000000", true }, { LOG_RAW_PROXIMITY_MSG, sizeof(log_Proximity_raw), "PRXR", "QBffffffff", "TimeUS,Layer,D0,D45,D90,D135,D180,D225,D270,D315", "s#mmmmmmmm", "F-00000000", true },
#define LOG_STRUCTURE_FROM_RPM { LOG_RPM_MSG, sizeof(log_RPM), "RPM", "QBffB", "TimeUS,I,RPM,Qual,H", "s#q--", "F-000" , true },
#define LOG_STRUCTURE_FROM_SERVO_TELEM { LOG_CSRV_MSG, sizeof(log_CSRV), "CSRV","QBfffBfffffB","TimeUS,Id,Pos,Force,Speed,Pow,PosCmd,V,A,MotT,PCBT,Err", "s#dtk%dvAOO-", "F-000000000-", true },
#define LOG_STRUCTURE_FROM_VISUALODOM { LOG_VISUALODOM_MSG, sizeof(log_VisualOdom), "VISO", "Qffffffff", "TimeUS,dt,AngDX,AngDY,AngDZ,PosDX,PosDY,PosDZ,conf", "ssrrrmmm-", "FF000000-" }, { LOG_VISUALPOS_MSG, sizeof(log_VisualPosition), "VISP", "QQIffffffffBBb", "TimeUS,RTimeUS,CTimeMS,PX,PY,PZ,R,P,Y,PErr,AErr,Rst,Ign,Q", "sssmmmddhmd--%", "FFC00000000--0" }, { LOG_VISUALVEL_MSG, sizeof(log_VisualVelocity), "VISV", "QQIffffBBb", "TimeUS,RTimeUS,CTimeMS,VX,VY,VZ,VErr,Rst,Ign,Q", "sssnnnn--%", "FFC0000--0" },
#define LOG_TAG "AirSpeed"
#define LOG_TAG "Baro"
#define LOG_TAG "BattMon"
#define LOG_TAG "CANMGR"
#define LOG_TAG "COMPASS"
#define LOG_TAG "DroneCANIface"
#define LOG_TAG "GPS"
#define LOG_TAG "Mount"
#define LOG_TAG "RCInput"
#define LOG_TAG "SLCAN"
#define LOG_WARNING (PPP_DEBUG | LWIP_DBG_LEVEL_WARNING)
#define LOITER_ACCEL_MAX_DEFAULT 500.0f
#define LOITER_ACTIVE_TIMEOUT_MS 200
#define LOITER_BRAKE_ACCEL_DEFAULT 250.0f
#define LOITER_BRAKE_JERK_DEFAULT 500.0f
#define LOITER_BRAKE_START_DELAY_DEFAULT 1.0f
#define LOITER_POS_CORRECTION_MAX 200.0f
#define LOITER_SPEED_DEFAULT 1250.0f
#define LOITER_SPEED_MIN 20.0f
#define LOITER_VEL_CORRECTION_MAX 200.0f
#define LONG_LONG_MAX __LONG_LONG_MAX__
#define LONG_LONG_MIN (-LONG_LONG_MAX - 1LL)
#define LONG_MAX __LONG_MAX__
#define LONG_MIN (-LONG_MAX - 1L)
#define LOOPIF_ADDRINIT &loop_ipaddr, &loop_netmask, &loop_gw,
#define LOOP_RATE 0
#define LOOP_RATE_FACTOR 4
#define LOST_VEHICLE_DELAY 10
#define LOWBYTE(i) ((uint8_t)(i))
#define LOWPRIO (tprio_t)2
#define LOW_OPTIMIZATION_ENTER __attribute__(( optimize("-O1") ))
#define LOW_OPTIMIZATION_EXIT 
#define LP5562_LED_BRIGHT 255
#define LP5562_LED_DIM 85
#define LP5562_LED_MEDIUM 170
#define LP5562_LED_OFF 0
#define LPS22HB_WHOAMI 0xB1
#define LPS22H_CTRL_REG1 0x10
#define LPS22H_CTRL_REG1_BDU (1 << 1)
#define LPS22H_CTRL_REG1_EN_LPFP (1 << 3)
#define LPS22H_CTRL_REG1_LPFP_CFG (1 << 2)
#define LPS22H_CTRL_REG1_ODR_10HZ (2 << 4)
#define LPS22H_CTRL_REG1_ODR_1H (1 << 4)
#define LPS22H_CTRL_REG1_ODR_25HZ (3 << 4)
#define LPS22H_CTRL_REG1_ODR_50HZ (4 << 4)
#define LPS22H_CTRL_REG1_ODR_75HZ (5 << 4)
#define LPS22H_CTRL_REG1_PD (0 << 4)
#define LPS22H_CTRL_REG1_SIM (1 << 0)
#define LPS22H_CTRL_REG2 0x11
#define LPS22H_CTRL_REG3 0x12
#define LPS22H_ID 0xB1
#define LPS25HB_WHOAMI 0xBD
#define LPS25H_CTRL_REG1_ADDR 0x20
#define LPS25H_CTRL_REG2_ADDR 0x21
#define LPS25H_CTRL_REG3_ADDR 0x22
#define LPS25H_CTRL_REG4_ADDR 0x23
#define LPS25H_FIFO_CTRL 0x2E
#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
#define LPTIM1_BASE (APB1PERIPH_BASE + 0x2400UL)
#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk
#define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)
#define LPTIM_ARR_ARR_Pos (0U)
#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk
#define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)
#define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)
#define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)
#define LPTIM_CFGR_CKFLT_Pos (3U)
#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk
#define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)
#define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)
#define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)
#define LPTIM_CFGR_CKPOL_Pos (1U)
#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk
#define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)
#define LPTIM_CFGR_CKSEL_Pos (0U)
#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk
#define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)
#define LPTIM_CFGR_COUNTMODE_Pos (23U)
#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk
#define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)
#define LPTIM_CFGR_ENC_Pos (24U)
#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk
#define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)
#define LPTIM_CFGR_PRELOAD_Pos (22U)
#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk
#define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)
#define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)
#define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)
#define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)
#define LPTIM_CFGR_PRESC_Pos (9U)
#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk
#define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)
#define LPTIM_CFGR_TIMOUT_Pos (19U)
#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk
#define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)
#define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)
#define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)
#define LPTIM_CFGR_TRGFLT_Pos (6U)
#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk
#define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)
#define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)
#define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)
#define LPTIM_CFGR_TRIGEN_Pos (17U)
#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk
#define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)
#define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)
#define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)
#define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)
#define LPTIM_CFGR_TRIGSEL_Pos (13U)
#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk
#define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)
#define LPTIM_CFGR_WAVE_Pos (20U)
#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk
#define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)
#define LPTIM_CFGR_WAVPOL_Pos (21U)
#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk
#define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)
#define LPTIM_CMP_CMP_Pos (0U)
#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk
#define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)
#define LPTIM_CNT_CNT_Pos (0U)
#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk
#define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)
#define LPTIM_CR_CNTSTRT_Pos (2U)
#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk
#define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)
#define LPTIM_CR_ENABLE_Pos (0U)
#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk
#define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)
#define LPTIM_CR_SNGSTRT_Pos (1U)
#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk
#define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)
#define LPTIM_ICR_ARRMCF_Pos (1U)
#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk
#define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)
#define LPTIM_ICR_ARROKCF_Pos (4U)
#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk
#define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)
#define LPTIM_ICR_CMPMCF_Pos (0U)
#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk
#define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)
#define LPTIM_ICR_CMPOKCF_Pos (3U)
#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk
#define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)
#define LPTIM_ICR_DOWNCF_Pos (6U)
#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk
#define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)
#define LPTIM_ICR_EXTTRIGCF_Pos (2U)
#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk
#define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)
#define LPTIM_ICR_UPCF_Pos (5U)
#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk
#define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)
#define LPTIM_IER_ARRMIE_Pos (1U)
#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk
#define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)
#define LPTIM_IER_ARROKIE_Pos (4U)
#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk
#define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)
#define LPTIM_IER_CMPMIE_Pos (0U)
#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk
#define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)
#define LPTIM_IER_CMPOKIE_Pos (3U)
#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk
#define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)
#define LPTIM_IER_DOWNIE_Pos (6U)
#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk
#define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)
#define LPTIM_IER_EXTTRIGIE_Pos (2U)
#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk
#define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)
#define LPTIM_IER_UPIE_Pos (5U)
#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk
#define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)
#define LPTIM_ISR_ARRM_Pos (1U)
#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk
#define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)
#define LPTIM_ISR_ARROK_Pos (4U)
#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk
#define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)
#define LPTIM_ISR_CMPM_Pos (0U)
#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk
#define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)
#define LPTIM_ISR_CMPOK_Pos (3U)
#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk
#define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)
#define LPTIM_ISR_DOWN_Pos (6U)
#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk
#define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)
#define LPTIM_ISR_EXTTRIG_Pos (2U)
#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk
#define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)
#define LPTIM_ISR_UP_Pos (5U)
#define LQR_SUPPORT 0
#define LSM303D_DRDY_M_PIN -1
#define LSM303D_MAG_DEFAULT_RANGE_GA 2
#define LSM303D_MAG_DEFAULT_RATE 100
#define LSM9DS0_DEBUG 0
#define LSM9DS0_DRY_G_PIN -1
#define LSM9DS0_DRY_X_PIN -1
#define LSM9DS0_G_WHOAMI 0xD4
#define LSM9DS0_G_WHOAMI_H 0xD7
#define LSM9DS0_XM_WHOAMI 0x49
#define LSM9DS1M_80HZ (0x7 << 2)
#define LSM9DS1M_BDU (0x0 << 6)
#define LSM9DS1M_CONTINUOUS_MODE 0x0
#define LSM9DS1M_CTRL_REG1_M 0x20
#define LSM9DS1M_CTRL_REG2_M 0x21
#define LSM9DS1M_CTRL_REG3_M 0x22
#define LSM9DS1M_CTRL_REG4_M 0x23
#define LSM9DS1M_CTRL_REG5_M 0x24
#define LSM9DS1M_FAST_ODR (0x1 << 1)
#define LSM9DS1M_FS_16G (0x3 << 5)
#define LSM9DS1M_INT_CFG_M 0x30
#define LSM9DS1M_INT_SRC_M 0x31
#define LSM9DS1M_INT_THS_H_M 0x33
#define LSM9DS1M_INT_THS_L_M 0x32
#define LSM9DS1M_OFFSET_X_REG_H_M 0x06
#define LSM9DS1M_OFFSET_X_REG_L_M 0x05
#define LSM9DS1M_OFFSET_Y_REG_H_M 0x08
#define LSM9DS1M_OFFSET_Y_REG_L_M 0x07
#define LSM9DS1M_OFFSET_Z_REG_H_M 0x0A
#define LSM9DS1M_OFFSET_Z_REG_L_M 0x09
#define LSM9DS1M_OUT_X_H_M 0x29
#define LSM9DS1M_OUT_X_L_M 0x28
#define LSM9DS1M_OUT_Y_H_M 0x2B
#define LSM9DS1M_OUT_Y_L_M 0x2A
#define LSM9DS1M_OUT_Z_H_M 0x2D
#define LSM9DS1M_OUT_Z_L_M 0x2C
#define LSM9DS1M_SPI_ENABLE (0x01 << 2)
#define LSM9DS1M_STATUS_REG_M 0x27
#define LSM9DS1M_TEMP_COMP (0x1 << 7)
#define LSM9DS1M_WHO_AM_I 0x0F
#define LSM9DS1M_XY_ULTRA_HIGH (0x3 << 5)
#define LSM9DS1M_Z_ULTRA_HIGH (0x3 << 2)
#define LSM9DS1XG_ACT_DUR 0x05
#define LSM9DS1XG_ACT_THS 0x04
#define LSM9DS1XG_ACT_THS_SLEEP_ON (0x1 << 7)
#define LSM9DS1XG_CTRL_REG10 0x24
#define LSM9DS1XG_CTRL_REG10_ST_G (0x1 << 2)
#define LSM9DS1XG_CTRL_REG10_ST_XL (0x1 << 0)
#define LSM9DS1XG_CTRL_REG1_FS_G_2000DPS (0x3 << 3)
#define LSM9DS1XG_CTRL_REG1_FS_G_245DPS (0x0 << 3)
#define LSM9DS1XG_CTRL_REG1_FS_G_500DPS (0x1 << 3)
#define LSM9DS1XG_CTRL_REG1_G 0x10
#define LSM9DS1XG_CTRL_REG1_G_ODR_G_119Hz (0x3 << 5)
#define LSM9DS1XG_CTRL_REG1_G_ODR_G_14900mHz (0x1 << 5)
#define LSM9DS1XG_CTRL_REG1_G_ODR_G_238Hz (0x4 << 5)
#define LSM9DS1XG_CTRL_REG1_G_ODR_G_476Hz (0x5 << 5)
#define LSM9DS1XG_CTRL_REG1_G_ODR_G_59500mHz (0x2 << 5)
#define LSM9DS1XG_CTRL_REG1_G_ODR_G_952Hz (0x6 << 5)
#define LSM9DS1XG_CTRL_REG2_G 0x11
#define LSM9DS1XG_CTRL_REG2_G_INT_SEL_00 (0x0 << 2)
#define LSM9DS1XG_CTRL_REG2_G_INT_SEL_01 (0x1 << 2)
#define LSM9DS1XG_CTRL_REG2_G_INT_SEL_10 (0x2 << 2)
#define LSM9DS1XG_CTRL_REG2_G_INT_SEL_11 (0x3 << 2)
#define LSM9DS1XG_CTRL_REG2_G_OUT_SEL_00 (0x0 << 0)
#define LSM9DS1XG_CTRL_REG2_G_OUT_SEL_01 (0x1 << 0)
#define LSM9DS1XG_CTRL_REG2_G_OUT_SEL_10 (0x2 << 0)
#define LSM9DS1XG_CTRL_REG2_G_OUT_SEL_11 (0x3 << 0)
#define LSM9DS1XG_CTRL_REG3_G 0x12
#define LSM9DS1XG_CTRL_REG3_G_HP_EN (0x1 << 6)
#define LSM9DS1XG_CTRL_REG3_G_LP_MODE (0x1 << 7)
#define LSM9DS1XG_CTRL_REG4 0x1E
#define LSM9DS1XG_CTRL_REG4_4D_XL1 (0x1 << 0)
#define LSM9DS1XG_CTRL_REG4_LIR_XL1 (0x1 << 1)
#define LSM9DS1XG_CTRL_REG4_Xen_G (0x1 << 3)
#define LSM9DS1XG_CTRL_REG4_Yen_G (0x1 << 4)
#define LSM9DS1XG_CTRL_REG4_Zen_G (0x1 << 5)
#define LSM9DS1XG_CTRL_REG5_XL 0x1F
#define LSM9DS1XG_CTRL_REG5_XL_Xen_XL (0x1 << 3)
#define LSM9DS1XG_CTRL_REG5_XL_Yen_XL (0x1 << 4)
#define LSM9DS1XG_CTRL_REG5_XL_Zen_XL (0x1 << 5)
#define LSM9DS1XG_CTRL_REG6_XL 0x20
#define LSM9DS1XG_CTRL_REG6_XL_BW_SCAL_ODR (0x1 << 2)
#define LSM9DS1XG_CTRL_REG6_XL_BW_XL_105Hz (0x2 << 0)
#define LSM9DS1XG_CTRL_REG6_XL_BW_XL_211Hz (0x1 << 0)
#define LSM9DS1XG_CTRL_REG6_XL_BW_XL_408Hz (0x0 << 0)
#define LSM9DS1XG_CTRL_REG6_XL_BW_XL_50Hz (0x3 << 0)
#define LSM9DS1XG_CTRL_REG6_XL_FS_XL_16G (0x1 << 3)
#define LSM9DS1XG_CTRL_REG6_XL_FS_XL_2G (0x0 << 3)
#define LSM9DS1XG_CTRL_REG6_XL_FS_XL_4G (0x2 << 3)
#define LSM9DS1XG_CTRL_REG6_XL_FS_XL_8G (0x3 << 3)
#define LSM9DS1XG_CTRL_REG6_XL_ODR_XL_10Hz (0x1 << 5)
#define LSM9DS1XG_CTRL_REG6_XL_ODR_XL_119Hz (0x3 << 5)
#define LSM9DS1XG_CTRL_REG6_XL_ODR_XL_238Hz (0x4 << 5)
#define LSM9DS1XG_CTRL_REG6_XL_ODR_XL_476Hz (0x5 << 5)
#define LSM9DS1XG_CTRL_REG6_XL_ODR_XL_50Hz (0x2 << 5)
#define LSM9DS1XG_CTRL_REG6_XL_ODR_XL_952Hz (0x6 << 5)
#define LSM9DS1XG_CTRL_REG7_XL 0x21
#define LSM9DS1XG_CTRL_REG7_XL_FDS (0x1 << 2)
#define LSM9DS1XG_CTRL_REG7_XL_HPIS1 (0x1 << 0)
#define LSM9DS1XG_CTRL_REG8 0x22
#define LSM9DS1XG_CTRL_REG8_BDU (0x1 << 6)
#define LSM9DS1XG_CTRL_REG8_BLE (0x1 << 1)
#define LSM9DS1XG_CTRL_REG8_BOOT (0x1 << 7)
#define LSM9DS1XG_CTRL_REG8_H_LACTIVE (0x1 << 5)
#define LSM9DS1XG_CTRL_REG8_IF_ADD_INC (0x1 << 2)
#define LSM9DS1XG_CTRL_REG8_PP_OD (0x1 << 4)
#define LSM9DS1XG_CTRL_REG8_SIM (0x1 << 3)
#define LSM9DS1XG_CTRL_REG8_SW_RESET (0x1 << 0)
#define LSM9DS1XG_CTRL_REG9 0x23
#define LSM9DS1XG_CTRL_REG9_DRDY_mask_bit (0x1 << 3)
#define LSM9DS1XG_CTRL_REG9_FIFO_EN (0x1 << 1)
#define LSM9DS1XG_CTRL_REG9_FIFO_TEMP_EN (0x1 << 4)
#define LSM9DS1XG_CTRL_REG9_I2C_DISABLE (0x1 << 2)
#define LSM9DS1XG_CTRL_REG9_SLEEP_G (0x1 << 6)
#define LSM9DS1XG_CTRL_REG9_STOP_ON_FTH (0x1 << 0)
#define LSM9DS1XG_FIFO_CTRL 0x2E
#define LSM9DS1XG_FIFO_CTRL_FMODE_BYPASS (0x0 << 5)
#define LSM9DS1XG_FIFO_CTRL_FMODE_B_TO_S (0x4 << 5)
#define LSM9DS1XG_FIFO_CTRL_FMODE_CON (0x5 << 5)
#define LSM9DS1XG_FIFO_CTRL_FMODE_FIFO (0x1 << 5)
#define LSM9DS1XG_FIFO_CTRL_FMODE_STREAM (0x3 << 5)
#define LSM9DS1XG_FIFO_SRC 0x2F
#define LSM9DS1XG_FIFO_SRC_FTH (0x1 << 7)
#define LSM9DS1XG_FIFO_SRC_OVRN (0x1 << 6)
#define LSM9DS1XG_FIFO_SRC_UNREAD_SAMPLES 0x3F
#define LSM9DS1XG_INT1_CTRL 0x0C
#define LSM9DS1XG_INT1_CTRL_INT1_IG_G (0x1 << 7)
#define LSM9DS1XG_INT1_CTRL_INT_Boot (0x1 << 2)
#define LSM9DS1XG_INT1_CTRL_INT_DRDY_G (0x1 << 1)
#define LSM9DS1XG_INT1_CTRL_INT_DRDY_XL (0x1 << 0)
#define LSM9DS1XG_INT1_CTRL_INT_FSS5 (0x1 << 5)
#define LSM9DS1XG_INT1_CTRL_INT_FTH (0x1 << 3)
#define LSM9DS1XG_INT1_CTRL_INT_IG_XL (0x1 << 6)
#define LSM9DS1XG_INT1_CTRL_INT_OVR (0x1 << 4)
#define LSM9DS1XG_INT2_CTRL 0x0D
#define LSM9DS1XG_INT2_CTRL_INT2_DRDY_G (0x1 << 1)
#define LSM9DS1XG_INT2_CTRL_INT2_DRDY_TEMP (0x1 << 2)
#define LSM9DS1XG_INT2_CTRL_INT2_DRDY_XL (0x1 << 0)
#define LSM9DS1XG_INT2_CTRL_INT2_FSS5 (0x1 << 5)
#define LSM9DS1XG_INT2_CTRL_INT2_FTH (0x1 << 3)
#define LSM9DS1XG_INT2_CTRL_INT2_INACT (0x1 << 7)
#define LSM9DS1XG_INT2_CTRL_INT2_OVR (0x1 << 4)
#define LSM9DS1XG_INT_GEN_CFG_G 0x30
#define LSM9DS1XG_INT_GEN_CFG_G_AOI_G (0x1 << 7)
#define LSM9DS1XG_INT_GEN_CFG_G_LIR_G (0x1 << 6)
#define LSM9DS1XG_INT_GEN_CFG_G_XHIE_G (0x1 << 1)
#define LSM9DS1XG_INT_GEN_CFG_G_XLIE_G (0x1 << 0)
#define LSM9DS1XG_INT_GEN_CFG_G_YHIE_G (0x1 << 3)
#define LSM9DS1XG_INT_GEN_CFG_G_YLIE_G (0x1 << 2)
#define LSM9DS1XG_INT_GEN_CFG_G_ZHIE_G (0x1 << 5)
#define LSM9DS1XG_INT_GEN_CFG_G_ZLIE_G (0x1 << 4)
#define LSM9DS1XG_INT_GEN_CFG_XL 0x06
#define LSM9DS1XG_INT_GEN_CFG_XL_6D (0x1 << 6)
#define LSM9DS1XG_INT_GEN_CFG_XL_AOI_XL (0x1 << 7)
#define LSM9DS1XG_INT_GEN_CFG_XL_XHIE_XL (0x1 << 1)
#define LSM9DS1XG_INT_GEN_CFG_XL_XLIE_XL (0x1 << 0)
#define LSM9DS1XG_INT_GEN_CFG_XL_YHIE_XL (0x1 << 3)
#define LSM9DS1XG_INT_GEN_CFG_XL_YLIE_XL (0x1 << 2)
#define LSM9DS1XG_INT_GEN_CFG_XL_ZHIE_XL (0x1 << 5)
#define LSM9DS1XG_INT_GEN_CFG_XL_ZLIE_XL (0x1 << 4)
#define LSM9DS1XG_INT_GEN_DUR_G 0x37
#define LSM9DS1XG_INT_GEN_DUR_G_WAIT_G (0x1 << 7)
#define LSM9DS1XG_INT_GEN_DUR_XL 0x0A
#define LSM9DS1XG_INT_GEN_DUR_XL_WAIT_XL (0x1 << 7)
#define LSM9DS1XG_INT_GEN_SRC_G 0x14
#define LSM9DS1XG_INT_GEN_SRC_G_IA_G (0x1 << 6)
#define LSM9DS1XG_INT_GEN_SRC_G_XH_G (0x1 << 1)
#define LSM9DS1XG_INT_GEN_SRC_G_XL_G (0x1 << 0)
#define LSM9DS1XG_INT_GEN_SRC_G_YH_G (0x1 << 3)
#define LSM9DS1XG_INT_GEN_SRC_G_YL_G (0x1 << 2)
#define LSM9DS1XG_INT_GEN_SRC_G_ZH_G (0x1 << 5)
#define LSM9DS1XG_INT_GEN_SRC_G_ZL_G (0x1 << 4)
#define LSM9DS1XG_INT_GEN_SRC_XL 0x26
#define LSM9DS1XG_INT_GEN_SRC_XL_IA_XL (0x1 << 6)
#define LSM9DS1XG_INT_GEN_SRC_XL_XH_XL (0x1 << 1)
#define LSM9DS1XG_INT_GEN_SRC_XL_XL_XL (0x1 << 0)
#define LSM9DS1XG_INT_GEN_SRC_XL_YH_XL (0x1 << 3)
#define LSM9DS1XG_INT_GEN_SRC_XL_YL_XL (0x1 << 2)
#define LSM9DS1XG_INT_GEN_SRC_XL_ZH_XL (0x1 << 5)
#define LSM9DS1XG_INT_GEN_SRC_XL_ZL_XL (0x1 << 4)
#define LSM9DS1XG_INT_GEN_THS_XH_G 0x31
#define LSM9DS1XG_INT_GEN_THS_XH_G_DCRM_G (0x1 << 7)
#define LSM9DS1XG_INT_GEN_THS_XL_G 0x32
#define LSM9DS1XG_INT_GEN_THS_X_XL 0x07
#define LSM9DS1XG_INT_GEN_THS_YH_G 0x33
#define LSM9DS1XG_INT_GEN_THS_YL_G 0x34
#define LSM9DS1XG_INT_GEN_THS_Y_XL 0x08
#define LSM9DS1XG_INT_GEN_THS_ZH_G 0x35
#define LSM9DS1XG_INT_GEN_THS_ZL_G 0x36
#define LSM9DS1XG_INT_GEN_THS_Z_XL 0x09
#define LSM9DS1XG_ORIENT_CFG_G 0x13
#define LSM9DS1XG_OUT_TEMP_H 0x16
#define LSM9DS1XG_OUT_TEMP_L 0x15
#define LSM9DS1XG_OUT_X_H_G 0x19
#define LSM9DS1XG_OUT_X_H_XL 0x29
#define LSM9DS1XG_OUT_X_L_G 0x18
#define LSM9DS1XG_OUT_X_L_XL 0x28
#define LSM9DS1XG_OUT_Y_H_G 0x1B
#define LSM9DS1XG_OUT_Y_H_XL 0x2B
#define LSM9DS1XG_OUT_Y_L_G 0x1A
#define LSM9DS1XG_OUT_Y_L_XL 0x2A
#define LSM9DS1XG_OUT_Z_H_G 0x1D
#define LSM9DS1XG_OUT_Z_H_XL 0x2D
#define LSM9DS1XG_OUT_Z_L_G 0x1C
#define LSM9DS1XG_OUT_Z_L_XL 0x2C
#define LSM9DS1XG_REFERENCE_G 0x0B
#define LSM9DS1XG_STATUS_REG 0x17
#define LSM9DS1XG_STATUS_REG_BOOT_STATUS (0x1 << 3)
#define LSM9DS1XG_STATUS_REG_GDA (0x1 << 1)
#define LSM9DS1XG_STATUS_REG_IG_G (0x1 << 5)
#define LSM9DS1XG_STATUS_REG_IG_XL (0x1 << 6)
#define LSM9DS1XG_STATUS_REG_INACT (0x1 << 4)
#define LSM9DS1XG_STATUS_REG_TDA (0x1 << 2)
#define LSM9DS1XG_STATUS_REG_XLDA (0x1 << 0)
#define LSM9DS1XG_WHO_AM_I 0x0F
#define LSM9DS1_DEBUG 0
#define LSM9DS1_DRY_XG_PIN -1
#define LTDC ((LTDC_TypeDef *)LTDC_BASE)
#define LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk
#define LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos)
#define LTDC_AWCR_AAH_Pos (0U)
#define LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk
#define LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos)
#define LTDC_AWCR_AAW_Pos (16U)
#define LTDC_BASE (APB2PERIPH_BASE + 0x6800UL)
#define LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk
#define LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos)
#define LTDC_BCCR_BCBLUE_Pos (0U)
#define LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk
#define LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos)
#define LTDC_BCCR_BCGREEN_Pos (8U)
#define LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk
#define LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos)
#define LTDC_BCCR_BCRED_Pos (16U)
#define LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk
#define LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos)
#define LTDC_BPCR_AHBP_Pos (16U)
#define LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk
#define LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos)
#define LTDC_BPCR_AVBP_Pos (0U)
#define LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk
#define LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos)
#define LTDC_CDSR_HDES_Pos (1U)
#define LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk
#define LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos)
#define LTDC_CDSR_HSYNCS_Pos (3U)
#define LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk
#define LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos)
#define LTDC_CDSR_VDES_Pos (0U)
#define LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk
#define LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos)
#define LTDC_CDSR_VSYNCS_Pos (2U)
#define LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk
#define LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)
#define LTDC_CPSR_CXPOS_Pos (16U)
#define LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk
#define LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)
#define LTDC_CPSR_CYPOS_Pos (0U)
#define LTDC_GCR_DBW LTDC_GCR_DBW_Msk
#define LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos)
#define LTDC_GCR_DBW_Pos (4U)
#define LTDC_GCR_DEN LTDC_GCR_DEN_Msk
#define LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos)
#define LTDC_GCR_DEN_Pos (16U)
#define LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk
#define LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos)
#define LTDC_GCR_DEPOL_Pos (29U)
#define LTDC_GCR_DGW LTDC_GCR_DGW_Msk
#define LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos)
#define LTDC_GCR_DGW_Pos (8U)
#define LTDC_GCR_DRW LTDC_GCR_DRW_Msk
#define LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos)
#define LTDC_GCR_DRW_Pos (12U)
#define LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk
#define LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos)
#define LTDC_GCR_HSPOL_Pos (31U)
#define LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk
#define LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos)
#define LTDC_GCR_LTDCEN_Pos (0U)
#define LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk
#define LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos)
#define LTDC_GCR_PCPOL_Pos (28U)
#define LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk
#define LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos)
#define LTDC_GCR_VSPOL_Pos (30U)
#define LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk
#define LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos)
#define LTDC_ICR_CFUIF_Pos (1U)
#define LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk
#define LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos)
#define LTDC_ICR_CLIF_Pos (0U)
#define LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk
#define LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos)
#define LTDC_ICR_CRRIF_Pos (3U)
#define LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk
#define LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos)
#define LTDC_ICR_CTERRIF_Pos (2U)
#define LTDC_IER_FUIE LTDC_IER_FUIE_Msk
#define LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos)
#define LTDC_IER_FUIE_Pos (1U)
#define LTDC_IER_LIE LTDC_IER_LIE_Msk
#define LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos)
#define LTDC_IER_LIE_Pos (0U)
#define LTDC_IER_RRIE LTDC_IER_RRIE_Msk
#define LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos)
#define LTDC_IER_RRIE_Pos (3U)
#define LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk
#define LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos)
#define LTDC_IER_TERRIE_Pos (2U)
#define LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk
#define LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos)
#define LTDC_ISR_FUIF_Pos (1U)
#define LTDC_ISR_LIF LTDC_ISR_LIF_Msk
#define LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos)
#define LTDC_ISR_LIF_Pos (0U)
#define LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk
#define LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos)
#define LTDC_ISR_RRIF_Pos (3U)
#define LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk
#define LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos)
#define LTDC_ISR_TERRIF_Pos (2U)
#define LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk
#define LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)
#define LTDC_LIPCR_LIPOS_Pos (0U)
#define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)
#define LTDC_Layer1_BASE (LTDC_BASE + 0x0084UL)
#define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)
#define LTDC_Layer2_BASE (LTDC_BASE + 0x0104UL)
#define LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk
#define LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos)
#define LTDC_LxBFCR_BF1_Pos (8U)
#define LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk
#define LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos)
#define LTDC_LxBFCR_BF2_Pos (0U)
#define LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk
#define LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos)
#define LTDC_LxCACR_CONSTA_Pos (0U)
#define LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk
#define LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)
#define LTDC_LxCFBAR_CFBADD_Pos (0U)
#define LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk
#define LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)
#define LTDC_LxCFBLNR_CFBLNBR_Pos (0U)
#define LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk
#define LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)
#define LTDC_LxCFBLR_CFBLL_Pos (0U)
#define LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk
#define LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)
#define LTDC_LxCFBLR_CFBP_Pos (16U)
#define LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk
#define LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)
#define LTDC_LxCKCR_CKBLUE_Pos (0U)
#define LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk
#define LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)
#define LTDC_LxCKCR_CKGREEN_Pos (8U)
#define LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk
#define LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos)
#define LTDC_LxCKCR_CKRED_Pos (16U)
#define LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk
#define LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)
#define LTDC_LxCLUTWR_BLUE_Pos (0U)
#define LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk
#define LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)
#define LTDC_LxCLUTWR_CLUTADD_Pos (24U)
#define LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk
#define LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)
#define LTDC_LxCLUTWR_GREEN_Pos (8U)
#define LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk
#define LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos)
#define LTDC_LxCLUTWR_RED_Pos (16U)
#define LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk
#define LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos)
#define LTDC_LxCR_CLUTEN_Pos (4U)
#define LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk
#define LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos)
#define LTDC_LxCR_COLKEN_Pos (1U)
#define LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk
#define LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos)
#define LTDC_LxCR_LEN_Pos (0U)
#define LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk
#define LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)
#define LTDC_LxDCCR_DCALPHA_Pos (24U)
#define LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk
#define LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)
#define LTDC_LxDCCR_DCBLUE_Pos (0U)
#define LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk
#define LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)
#define LTDC_LxDCCR_DCGREEN_Pos (8U)
#define LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk
#define LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos)
#define LTDC_LxDCCR_DCRED_Pos (16U)
#define LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk
#define LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos)
#define LTDC_LxPFCR_PF_Pos (0U)
#define LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk
#define LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)
#define LTDC_LxWHPCR_WHSPPOS_Pos (16U)
#define LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk
#define LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)
#define LTDC_LxWHPCR_WHSTPOS_Pos (0U)
#define LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk
#define LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)
#define LTDC_LxWVPCR_WVSPPOS_Pos (16U)
#define LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk
#define LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)
#define LTDC_LxWVPCR_WVSTPOS_Pos (0U)
#define LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk
#define LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos)
#define LTDC_SRCR_IMR_Pos (0U)
#define LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk
#define LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos)
#define LTDC_SRCR_VBR_Pos (1U)
#define LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk
#define LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos)
#define LTDC_SSCR_HSW_Pos (16U)
#define LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk
#define LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos)
#define LTDC_SSCR_VSH_Pos (0U)
#define LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk
#define LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos)
#define LTDC_TWCR_TOTALH_Pos (0U)
#define LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk
#define LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos)
#define LTDC_TWCR_TOTALW_Pos (16U)
#define LT_OBJDIR ".libs/"
#define LUAC_DATA "\x19\x93\r\n\x1a\n"
#define LUAC_FORMAT 0
#define LUAC_INT 0x5678
#define LUAC_NUM cast_num(370.5)
#define LUAC_VERSION (MYINT(LUA_VERSION_MAJOR)*16+MYINT(LUA_VERSION_MINOR))
#define LUAI_BITSINT 32
#define LUAI_DDEC LUAI_FUNC
#define LUAI_DDEF 
#define LUAI_FUNC __attribute__((visibility("hidden"))) extern
#define LUAI_GCMUL 200
#define LUAI_GCPAUSE 200
#define LUAI_HASHLIMIT 5
#define LUAI_MAXCCALLS 200
#define LUAI_MAXSHORTLEN 40
#define LUAI_MAXSTACK 1000000
#define LUAI_THROW(L,c) longjmp((c)->b, 1)
#define LUAI_TRY(L,c,a) if (setjmp((c)->b) == 0) { a }
#define LUAI_UACINT LUA_INTEGER
#define LUAI_UACNUMBER double
#define LUALIB_API LUA_API
#define LUAL_BUFFERSIZE ((int)(0x20 * sizeof(void*) * sizeof(lua_Integer)))
#define LUAL_NUMSIZES (sizeof(lua_Integer)*16 + sizeof(lua_Number))
#define LUAL_PACKPADBYTE 0x00
#define LUAMOD_API LUALIB_API
#define LUA_32BITS 1
#define LUA_API extern
#define LUA_AUTHORS "R. Ierusalimschy, L. H. de Figueiredo, W. Celes"
#define LUA_BITLIBNAME "bit32"
#define LUA_CDIR LUA_ROOT "lib/lua/" LUA_VDIR "/"
#define LUA_COLIBNAME "coroutine"
#define LUA_COPYRIGHT LUA_RELEASE "  Copyright (C) 1994-2018 Lua.org, PUC-Rio"
#define LUA_CORE 
#define LUA_CPATH_DEFAULT LUA_CDIR"?.so;" LUA_CDIR"loadall.so;" "./?.so"
#define LUA_CPATH_VAR "LUA_CPATH"
#define LUA_CSUBSEP LUA_DIRSEP
#define LUA_DBLIBNAME "debug"
#define LUA_DIRSEP "/"
#define LUA_ENV "_ENV"
#define LUA_ERRERR 6
#define LUA_ERRFILE (LUA_ERRERR+1)
#define LUA_ERRGCMM 5
#define LUA_ERRMEM 4
#define LUA_ERRRUN 2
#define LUA_ERRSYNTAX 3
#define LUA_EXEC_DIR "!"
#define LUA_EXTRASPACE (sizeof(void *))
#define LUA_FILEHANDLE "FILE*"
#define LUA_FLOAT_DOUBLE 2
#define LUA_FLOAT_FLOAT 1
#define LUA_FLOAT_LONGDOUBLE 3
#define LUA_FLOAT_TYPE LUA_FLOAT_FLOAT
#define LUA_FLOORN2I 0
#define LUA_GCCOLLECT 2
#define LUA_GCCOUNT 3
#define LUA_GCCOUNTB 4
#define LUA_GCISRUNNING 9
#define LUA_GCRESTART 1
#define LUA_GCSETPAUSE 6
#define LUA_GCSETSTEPMUL 7
#define LUA_GCSTEP 5
#define LUA_GCSTOP 0
#define LUA_HOOKCALL 0
#define LUA_HOOKCOUNT 3
#define LUA_HOOKLINE 2
#define LUA_HOOKRET 1
#define LUA_HOOKTAILCALL 4
#define LUA_IDSIZE 60
#define LUA_IGMARK "-"
#define LUA_INTEGER int
#define LUA_INTEGER_FMT "%" LUA_INTEGER_FRMLEN "d"
#define LUA_INTEGER_FRMLEN ""
#define LUA_INT_INT 1
#define LUA_INT_LONG 2
#define LUA_INT_LONGLONG 3
#define LUA_INT_TYPE LUA_INT_INT
#define LUA_IOLIBNAME "io"
#define LUA_KCONTEXT intptr_t
#define LUA_KCONTEXT ptrdiff_t
#define LUA_LDIR SCRIPTING_DIRECTORY "/modules/"
#define LUA_LIB 
#define LUA_LOADED_TABLE "_LOADED"
#define LUA_LOADLIBNAME "package"
#define LUA_LSUBSEP LUA_DIRSEP
#define LUA_MASKCALL (1 << LUA_HOOKCALL)
#define LUA_MASKCOUNT (1 << LUA_HOOKCOUNT)
#define LUA_MASKLINE (1 << LUA_HOOKLINE)
#define LUA_MASKRET (1 << LUA_HOOKRET)
#define LUA_MATHLIBNAME "math"
#define LUA_MAXCAPTURES 32
#define LUA_MAXINTEGER INT_MAX
#define LUA_MINBUFFER 32
#define LUA_MININTEGER INT_MIN
#define LUA_MINSTACK 20
#define LUA_MULTRET (-1)
#define LUA_NOREF (-2)
#define LUA_NUMBER float
#define LUA_NUMBER_FMT "%.7g"
#define LUA_NUMBER_FRMLEN ""
#define LUA_NUMTAGS 9
#define LUA_OFSEP "_"
#define LUA_OK 0
#define LUA_OPADD 0
#define LUA_OPBAND 7
#define LUA_OPBNOT 13
#define LUA_OPBOR 8
#define LUA_OPBXOR 9
#define LUA_OPDIV 5
#define LUA_OPEQ 0
#define LUA_OPIDIV 6
#define LUA_OPLE 2
#define LUA_OPLT 1
#define LUA_OPMOD 3
#define LUA_OPMUL 2
#define LUA_OPPOW 4
#define LUA_OPSHL 10
#define LUA_OPSHR 11
#define LUA_OPSUB 1
#define LUA_OPUNM 12
#define LUA_OSLIBNAME "os"
#define LUA_PATH_MARK "?"
#define LUA_PATH_ROMFS "@ROMFS/scripts/modules/?.lua;" "@ROMFS/scripts/modules/?/init.lua"
#define LUA_PATH_SCRIPTS LUA_LDIR"?.lua;" LUA_LDIR"?/init.lua"
#define LUA_PATH_SEP ";"
#define LUA_PATH_VAR "LUA_PATH"
#define LUA_POF "luaopen_"
#define LUA_PRELOAD_TABLE "_PRELOAD"
#define LUA_QL(x) "'" x "'"
#define LUA_QS LUA_QL("%s")
#define LUA_REFNIL (-1)
#define LUA_REGISTRYINDEX (-LUAI_MAXSTACK - 1000)
#define LUA_RELEASE LUA_VERSION "." LUA_VERSION_RELEASE
#define LUA_RIDX_GLOBALS 2
#define LUA_RIDX_LAST LUA_RIDX_GLOBALS
#define LUA_RIDX_MAINTHREAD 1
#define LUA_ROOT "/usr/local/"
#define LUA_SIGNATURE "\x1bLua"
#define LUA_STRFTIMEOPTIONS L_STRFTIMEC99
#define LUA_STRLIBNAME "string"
#define LUA_SUPPORT_LOAD_BINARY 0
#define LUA_TABLIBNAME "table"
#define LUA_TBOOLEAN 1
#define LUA_TCCL (LUA_TFUNCTION | (2 << 4))
#define LUA_TDEADKEY (LUA_NUMTAGS+1)
#define LUA_TFUNCTION 6
#define LUA_TLCF (LUA_TFUNCTION | (1 << 4))
#define LUA_TLCL (LUA_TFUNCTION | (0 << 4))
#define LUA_TLIGHTUSERDATA 2
#define LUA_TLNGSTR (LUA_TSTRING | (1 << 4))
#define LUA_TMPNAMBUFSIZE 1
#define LUA_TNIL 0
#define LUA_TNONE (-1)
#define LUA_TNUMBER 3
#define LUA_TNUMFLT (LUA_TNUMBER | (0 << 4))
#define LUA_TNUMINT (LUA_TNUMBER | (1 << 4))
#define LUA_TOTALTAGS (LUA_TPROTO + 2)
#define LUA_TPROTO LUA_NUMTAGS
#define LUA_TSHRSTR (LUA_TSTRING | (0 << 4))
#define LUA_TSTRING 4
#define LUA_TTABLE 5
#define LUA_TTHREAD 8
#define LUA_TUSERDATA 7
#define LUA_UNSIGNED unsigned LUAI_UACINT
#define LUA_USE_CTYPE 0
#define LUA_UTF8LIBNAME "utf8"
#define LUA_VDIR LUA_VERSION_MAJOR "." LUA_VERSION_MINOR
#define LUA_VERSION "Lua " LUA_VERSION_MAJOR "." LUA_VERSION_MINOR
#define LUA_VERSION_MAJOR "5"
#define LUA_VERSION_MINOR "3"
#define LUA_VERSION_NUM 503
#define LUA_VERSION_RELEASE "5"
#define LUA_VERSUFFIX "_" LUA_VERSION_MAJOR "_" LUA_VERSION_MINOR
#define LUA_YIELD 1
#define LWIP_6LOWPAN_802154_HW_CRC 0
#define LWIP_6LOWPAN_CALC_CRC(buf,len) lowpan6_calc_crc(buf, len)
#define LWIP_6LOWPAN_INFER_SHORT_ADDRESS 1
#define LWIP_6LOWPAN_IPHC 1
#define LWIP_6LOWPAN_NUM_CONTEXTS 10
#define LWIP_ACD (LWIP_AUTOIP || LWIP_DHCP_DOES_ACD_CHECK)
#define LWIP_ACD_RAND(netif,acd) LWIP_RAND()
#define LWIP_ALIGNMENT_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT 0
#define LWIP_ALTCP (LWIP_TCP)
#define LWIP_ALTCP_TLS 0
#define LWIP_API_MSG_SEM(msg) (&(msg)->conn->op_completed)
#define LWIP_ARP 1
#define LWIP_ARP_FILTER_NETIF 0
#define LWIP_ARRAYSIZE(x) (sizeof(x)/sizeof((x)[0]))
#define LWIP_ASSERT(message,assertion) do { if (!(assertion)) { LWIP_PLATFORM_ASSERT(message); }} while(0)
#define LWIP_ASSERT_CORE_LOCKED() sys_check_core_locking()
#define LWIP_AUTOIP (LWIP_DHCP)
#define LWIP_AUTOIP_CREATE_SEED_ADDR(netif) lwip_htonl(AUTOIP_RANGE_START + ((u32_t)(((u8_t)(netif->hwaddr[4])) | ((u32_t)((u8_t)(netif->hwaddr[5]))) << 8)))
#define LWIP_BROADCAST_PING 0
#define LWIP_CALLBACK_API 1
#define LWIP_CHECKSUM_CTRL_PER_NETIF 0
#define LWIP_CHECKSUM_ON_COPY 0
#define LWIP_CHKSUM lwip_standard_chksum
#define LWIP_CHKSUM_ALGORITHM 2
#define LWIP_CHKSUM_COPY_ALGORITHM 0
#define LWIP_COMPAT_MUTEX 0
#define LWIP_COMPAT_SOCKETS 0
#define LWIP_CONST_CAST(target_type,val) ((target_type)((ptrdiff_t)val))
#define LWIP_DBG_FRESH 0x10U
#define LWIP_DBG_HALT 0x08U
#define LWIP_DBG_LEVEL_ALL 0x00
#define LWIP_DBG_LEVEL_OFF LWIP_DBG_LEVEL_ALL
#define LWIP_DBG_LEVEL_SERIOUS 0x02
#define LWIP_DBG_LEVEL_SEVERE 0x03
#define LWIP_DBG_LEVEL_WARNING 0x01
#define LWIP_DBG_MASK_LEVEL 0x03
#define LWIP_DBG_MIN_LEVEL LWIP_DBG_LEVEL_ALL
#define LWIP_DBG_OFF 0x00U
#define LWIP_DBG_ON 0x80U
#define LWIP_DBG_STATE 0x20U
#define LWIP_DBG_TRACE 0x40U
#define LWIP_DBG_TYPES_ON (LWIP_DBG_ON|LWIP_DBG_TRACE|LWIP_DBG_STATE|LWIP_DBG_FRESH|LWIP_DBG_HALT)
#define LWIP_DEBUGF(debug,message) 
#define LWIP_DEBUG_ENABLED(debug) 0
#define LWIP_DEBUG_TIMERNAMES 0
#define LWIP_DECLARE_MEMORY_ALIGNED(variable_name,size) u8_t variable_name[LWIP_MEM_ALIGN_BUFFER(size)]
#define LWIP_DHCP 1
#define LWIP_DHCP6_GET_NTP_SRV 0
#define LWIP_DHCP6_MAX_DNS_SERVERS DNS_MAX_SERVERS
#define LWIP_DHCP6_MAX_NTP_SERVERS 1
#define LWIP_DHCP_AUTOIP_COOP (LWIP_DHCP && LWIP_AUTOIP)
#define LWIP_DHCP_AUTOIP_COOP_TRIES 9
#define LWIP_DHCP_BOOTP_FILE 0
#define LWIP_DHCP_DISCOVER_ADD_HOSTNAME 0
#define LWIP_DHCP_DOES_ACD_CHECK LWIP_DHCP
#define LWIP_DHCP_GET_NTP_SRV 0
#define LWIP_DHCP_INPUT_ERROR(message,expression,handler) do { if (!(expression)) { handler;} } while(0)
#define LWIP_DHCP_MAX_DNS_SERVERS DNS_MAX_SERVERS
#define LWIP_DHCP_MAX_NTP_SERVERS 1
#define LWIP_DHCP_PROVIDE_DNS_SERVERS 0
#define LWIP_DISABLE_MEMP_SANITY_CHECKS 0
#define LWIP_DISABLE_TCP_SANITY_CHECKS 0
#define LWIP_DNS 0
#define LWIP_DNS_SECURE (LWIP_DNS_SECURE_RAND_XID | LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING | LWIP_DNS_SECURE_RAND_SRC_PORT)
#define LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING 2
#define LWIP_DNS_SECURE_RAND_SRC_PORT 4
#define LWIP_DNS_SECURE_RAND_XID 1
#define LWIP_DNS_SUPPORT_MDNS_QUERIES 0
#define LWIP_ERRNO_STDINCLUDE 1
#define LWIP_ERROR(message,expression,handler) do { if (!(expression)) { LWIP_PLATFORM_ERROR(message); handler;}} while(0)
#define LWIP_ETHERNET LWIP_ARP
#define LWIP_EVENT_API 0
#define LWIP_FD_SET_PRIVATE 0
#define LWIP_FIONREAD_LINUXMODE 0
#define LWIP_HAVE_INT64 1
#define LWIP_HAVE_LOOPIF 1
#define LWIP_HDR_ACD_H 
#define LWIP_HDR_ALTCP_H 
#define LWIP_HDR_ALTCP_PRIV_H 
#define LWIP_HDR_ALTCP_TCP_H 
#define LWIP_HDR_ALTCP_TLS_H 
#define LWIP_HDR_API_H 
#define LWIP_HDR_API_MSG_H 
#define LWIP_HDR_ARCH_H 
#define LWIP_HDR_AUTOIP_H 
#define LWIP_HDR_DEBUG_H 
#define LWIP_HDR_DEF_H 
#define LWIP_HDR_DHCP_H 
#define LWIP_HDR_DNS_H 
#define LWIP_HDR_ERRNO_H 
#define LWIP_HDR_ERR_H 
#define LWIP_HDR_ETHIP6_H 
#define LWIP_HDR_ICMP6_H 
#define LWIP_HDR_ICMP_H 
#define LWIP_HDR_IF_H 
#define LWIP_HDR_IGMP_H 
#define LWIP_HDR_INET_CHKSUM_H 
#define LWIP_HDR_INET_H 
#define LWIP_HDR_INIT_H 
#define LWIP_HDR_IP4_ADDR_H 
#define LWIP_HDR_IP4_FRAG_H 
#define LWIP_HDR_IP4_H 
#define LWIP_HDR_IP6_ADDR_H 
#define LWIP_HDR_IP6_DHCP6_H 
#define LWIP_HDR_IP6_FRAG_H 
#define LWIP_HDR_IP6_H 
#define LWIP_HDR_IP_ADDR_H 
#define LWIP_HDR_IP_H 
#define LWIP_HDR_LOWPAN6_BLE_H 
#define LWIP_HDR_LOWPAN6_COMMON_H 
#define LWIP_HDR_LOWPAN6_H 
#define LWIP_HDR_LOWPAN6_OPTS_H 
#define LWIP_HDR_MEMP_H 
#define LWIP_HDR_MEMP_PRIV_H 
#define LWIP_HDR_MEM_H 
#define LWIP_HDR_MEM_PRIV_H 
#define LWIP_HDR_MLD6_H 
#define LWIP_HDR_ND6_H 
#define LWIP_HDR_ND6_PRIV_H 
#define LWIP_HDR_NETBUF_H 
#define LWIP_HDR_NETDB_H 
#define LWIP_HDR_NETIFAPI_H 
#define LWIP_HDR_NETIF_BRIDGEIF_H 
#define LWIP_HDR_NETIF_BRIDGEIF_OPTS_H 
#define LWIP_HDR_NETIF_ETHARP_H 
#define LWIP_HDR_NETIF_ETHERNET_H 
#define LWIP_HDR_NETIF_H 
#define LWIP_HDR_NETIF_SLIPIF_H 
#define LWIP_HDR_OPT_H 
#define LWIP_HDR_PBUF_H 
#define LWIP_HDR_PPP_IMPL_H 
#define LWIP_HDR_PROT_ACD_H 
#define LWIP_HDR_PROT_AUTOIP_H 
#define LWIP_HDR_PROT_DHCP_H 
#define LWIP_HDR_PROT_ETHARP_H 
#define LWIP_HDR_PROT_ETHERNET_H 
#define LWIP_HDR_PROT_IANA_H 
#define LWIP_HDR_PROT_ICMP6_H 
#define LWIP_HDR_PROT_ICMP_H 
#define LWIP_HDR_PROT_IEEE_H 
#define LWIP_HDR_PROT_IGMP_H 
#define LWIP_HDR_PROT_IP4_H 
#define LWIP_HDR_PROT_IP_H 
#define LWIP_HDR_PROT_TCP_H 
#define LWIP_HDR_PROT_UDP_H 
#define LWIP_HDR_RAW_H 
#define LWIP_HDR_RAW_PRIV_H 
#define LWIP_HDR_SNMP_H 
#define LWIP_HDR_SOCKETS_H 
#define LWIP_HDR_SOCKETS_PRIV_H 
#define LWIP_HDR_STATS_H 
#define LWIP_HDR_SYS_H 
#define LWIP_HDR_TCPBASE_H 
#define LWIP_HDR_TCPIP_H 
#define LWIP_HDR_TCPIP_PRIV_H 
#define LWIP_HDR_TCP_H 
#define LWIP_HDR_TCP_PRIV_H 
#define LWIP_HDR_TIMEOUTS_H 
#define LWIP_HDR_UDP_H 
#define LWIP_HDR_ZEPIF_H 
#define LWIP_HOOK_DHCP_APPEND_OPTIONS(netif,dhcp,state,msg,msg_type,options_len_ptr) 
#define LWIP_HOOK_DHCP_PARSE_OPTION(netif,dhcp,state,msg,msg_type,option,len,pbuf,offset) do { LWIP_UNUSED_ARG(msg); } while(0)
#define LWIP_ICMP LWIP_IPV4
#define LWIP_ICMP6 LWIP_IPV6
#define LWIP_ICMP6_DATASIZE 0
#define LWIP_ICMP6_HL 255
#define LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN 1
#define LWIP_IGMP LWIP_IPV4
#define LWIP_INCLUDED_POLARSSL_ARC4 0
#define LWIP_INCLUDED_POLARSSL_DES 0
#define LWIP_INCLUDED_POLARSSL_MD4 0
#define LWIP_INCLUDED_POLARSSL_MD5 0
#define LWIP_INCLUDED_POLARSSL_SHA1 0
#define LWIP_INLINE_IP_CHKSUM 1
#define LWIP_IPV4 1
#define LWIP_IPV4_SRC_ROUTING 0
#define LWIP_IPV6 0
#define LWIP_IPV6_ADDRESS_LIFETIMES LWIP_IPV6_AUTOCONFIG
#define LWIP_IPV6_AUTOCONFIG LWIP_IPV6
#define LWIP_IPV6_DHCP6 0
#define LWIP_IPV6_DHCP6_STATEFUL 0
#define LWIP_IPV6_DHCP6_STATELESS LWIP_IPV6_DHCP6
#define LWIP_IPV6_DUP_DETECT_ATTEMPTS 1
#define LWIP_IPV6_FORWARD 0
#define LWIP_IPV6_FRAG 1
#define LWIP_IPV6_MLD LWIP_IPV6
#define LWIP_IPV6_NUM_ADDRESSES 3
#define LWIP_IPV6_REASS LWIP_IPV6
#define LWIP_IPV6_SCOPES (LWIP_IPV6 && !LWIP_SINGLE_NETIF)
#define LWIP_IPV6_SCOPES_DEBUG 0
#define LWIP_IPV6_SEND_ROUTER_SOLICIT LWIP_IPV6
#define LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p) LWIP_ASSERT("p->ref == 1", (p)->ref == 1)
#define LWIP_IP_HDRINCL NULL
#define LWIP_LOOPBACK_MAX_PBUFS 10
#define LWIP_LOOPIF_MULTICAST 0
#define LWIP_LOWPAN6_802154_DEBUG LWIP_DBG_OFF
#define LWIP_LOWPAN6_DEBUG LWIP_DBG_OFF
#define LWIP_LOWPAN6_DECOMPRESSION_DEBUG LWIP_DBG_OFF
#define LWIP_LOWPAN6_IP_COMPRESSED_DEBUG LWIP_DBG_OFF
#define LWIP_MAKEU32(a,b,c,d) (((u32_t)((a) & 0xff) << 24) | ((u32_t)((b) & 0xff) << 16) | ((u32_t)((c) & 0xff) << 8) | (u32_t)((d) & 0xff))
#define LWIP_MARK_TCPIP_THREAD() sys_mark_tcpip_thread()
#define LWIP_MAX(x,y) (((x) > (y)) ? (x) : (y))
#define LWIP_MAX_TIMEOUT 0x7fffffff
#define LWIP_MDNS_RESPONDER 0
#define LWIP_MEMPOOL_ALLOC(name) memp_malloc_pool(&memp_ ## name)
#define LWIP_MEMPOOL_DECLARE(name,num,size,desc) LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(memp_stats_ ## name) const struct memp_desc memp_ ## name = { DECLARE_LWIP_MEMPOOL_DESC(desc) LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(memp_stats_ ## name) LWIP_MEM_ALIGN_SIZE(size) };
#define LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(name) 
#define LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(name) 
#define LWIP_MEMPOOL_FREE(name,x) memp_free_pool(&memp_ ## name, (x))
#define LWIP_MEMPOOL_INIT(name) memp_init_pool(&memp_ ## name)
#define LWIP_MEMPOOL_PROTOTYPE(name) extern const struct memp_desc memp_ ## name
#define LWIP_MEM_ALIGN(addr) ((void *)(((mem_ptr_t)(addr) + MEM_ALIGNMENT - 1) & ~(mem_ptr_t)(MEM_ALIGNMENT-1)))
#define LWIP_MEM_ALIGN_BUFFER(size) (((size) + MEM_ALIGNMENT - 1U))
#define LWIP_MEM_ALIGN_SIZE(size) (((size) + MEM_ALIGNMENT - 1U) & ~(MEM_ALIGNMENT-1U))
#define LWIP_MEM_ILLEGAL_FREE(msg) LWIP_ASSERT(msg, 0)
#define LWIP_MIB2_CALLBACKS 0
#define LWIP_MIN(x,y) (((x) < (y)) ? (x) : (y))
#define LWIP_MPU_COMPATIBLE 0
#define LWIP_MULTICAST_PING 0
#define LWIP_MULTICAST_TX_OPTIONS ((LWIP_IGMP || LWIP_IPV6_MLD) && (LWIP_UDP || LWIP_RAW))
#define LWIP_ND6_ALLOW_RA_UPDATES 1
#define LWIP_ND6_DELAY_FIRST_PROBE_TIME 5000
#define LWIP_ND6_MAX_ANYCAST_DELAY_TIME 1000
#define LWIP_ND6_MAX_MULTICAST_SOLICIT 3
#define LWIP_ND6_MAX_NEIGHBOR_ADVERTISEMENT 3
#define LWIP_ND6_MAX_UNICAST_SOLICIT 3
#define LWIP_ND6_NUM_DESTINATIONS 10
#define LWIP_ND6_NUM_NEIGHBORS 10
#define LWIP_ND6_NUM_PREFIXES 5
#define LWIP_ND6_NUM_ROUTERS 3
#define LWIP_ND6_QUEUEING LWIP_IPV6
#define LWIP_ND6_RDNSS_MAX_DNS_SERVERS 0
#define LWIP_ND6_REACHABLE_TIME 30000
#define LWIP_ND6_RETRANS_TIMER 1000
#define LWIP_ND6_TCP_REACHABILITY_HINTS 1
#define LWIP_NETBIOS_RESPOND_NAME_QUERY 0
#define LWIP_NETBUF_RECVINFO 0
#define LWIP_NETCONN (NO_SYS==0)
#define LWIP_NETCONN_FULLDUPLEX 0
#define LWIP_NETCONN_SEM_PER_THREAD 0
#define LWIP_NETIF_API (NO_SYS==0)
#define LWIP_NETIF_EXT_STATUS_CALLBACK 1
#define LWIP_NETIF_HOSTNAME 0
#define LWIP_NETIF_HWADDRHINT 0
#define LWIP_NETIF_LINK_CALLBACK 1
#define LWIP_NETIF_LOOPBACK 1
#define LWIP_NETIF_LOOPBACK_MULTITHREADING (!NO_SYS)
#define LWIP_NETIF_REMOVE_CALLBACK 0
#define LWIP_NETIF_STATUS_CALLBACK 1
#define LWIP_NETIF_TX_SINGLE_PBUF 0
#define LWIP_NETIF_USE_HINTS 0
#define LWIP_NO_CTYPE_H 0
#define LWIP_NO_INTTYPES_H 0
#define LWIP_NO_LIMITS_H 0
#define LWIP_NO_STDDEF_H 0
#define LWIP_NO_STDINT_H 0
#define LWIP_NSC_IPV4_ADDRESS_CHANGED 0x0010
#define LWIP_NSC_IPV4_ADDR_VALID 0x0400
#define LWIP_NSC_IPV4_GATEWAY_CHANGED 0x0020
#define LWIP_NSC_IPV4_NETMASK_CHANGED 0x0040
#define LWIP_NSC_IPV4_SETTINGS_CHANGED 0x0080
#define LWIP_NSC_IPV6_ADDR_STATE_CHANGED 0x0200
#define LWIP_NSC_IPV6_SET 0x0100
#define LWIP_NSC_LINK_CHANGED 0x0004
#define LWIP_NSC_NETIF_ADDED 0x0001
#define LWIP_NSC_NETIF_REMOVED 0x0002
#define LWIP_NSC_NONE 0x0000
#define LWIP_NSC_STATUS_CHANGED 0x0008
#define LWIP_NUM_NETIF_CLIENT_DATA (LWIP_MDNS_RESPONDER)
#define LWIP_NUM_SYS_TIMEOUT_INTERNAL (LWIP_TCP + IP_REASSEMBLY + LWIP_ARP + (2*LWIP_DHCP) + LWIP_ACD + LWIP_IGMP + LWIP_DNS + PPP_NUM_TIMEOUTS + (LWIP_IPV6 * (1 + LWIP_IPV6_REASS + LWIP_IPV6_MLD + LWIP_IPV6_DHCP6)))
#define LWIP_PACKED_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_PBUF_CUSTOM_DATA 
#define LWIP_PBUF_CUSTOM_REF_DEFINED 
#define LWIP_PBUF_REF_T u8_t
#define LWIP_PERF 0
#define LWIP_PLATFORM_ASSERT(x) ap_networking_platform_assert(x, __LINE__, __FILE__)
#define LWIP_PLATFORM_DIAG(x) do {ap_networking_printf x; } while(0)
#define LWIP_PLATFORM_ERROR(message) 
#define LWIP_POSIX_SOCKETS_IO_NAMES 1
#define LWIP_PPPAPI_H 
#define LWIP_PPP_API (PPP_SUPPORT && (NO_SYS == 0))
#define LWIP_PPP_OPTS_H 
#define LWIP_PTR_NUMERIC_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_RAND() (lwip_port_rand())
#define LWIP_RAW 0
#define LWIP_RC_DEVELOPMENT 0
#define LWIP_RC_RELEASE 255
#define LWIP_RFC7668_IP_UNCOMPRESSED_DEBUG LWIP_DBG_OFF
#define LWIP_RFC7668_LINUX_WORKAROUND_PUBLIC_ADDRESS 1
#define LWIP_SELECT_MAXNFDS FD_SETSIZE
#define LWIP_SETGETSOCKOPT_DATA_VAR_ALLOC(name,sock) 
#define LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(name) API_VAR_DECLARE(struct lwip_setgetsockopt_data, name)
#define LWIP_SETGETSOCKOPT_DATA_VAR_FREE(name) API_VAR_FREE(MEMP_SOCKET_SETGETSOCKOPT_DATA, name)
#define LWIP_SETGETSOCKOPT_DATA_VAR_REF(name) API_VAR_REF(name)
#define LWIP_SINGLE_NETIF 0
#define LWIP_SNMP LWIP_UDP
#define LWIP_SOCKET (NO_SYS==0)
#define LWIP_SOCKET_EXTERNAL_HEADERS 0
#define LWIP_SOCKET_HAVE_SA_LEN 1
#define LWIP_SOCKET_MAX_MEMBERSHIPS NUM_SOCKETS
#define LWIP_SOCKET_OFFSET 0
#define LWIP_SOCKET_POLL 1
#define LWIP_SOCKET_SELECT 1
#define LWIP_SOCKET_SELECT_DECL_PROTECT(lev) 
#define LWIP_SOCKET_SELECT_PROTECT(lev) LOCK_TCPIP_CORE()
#define LWIP_SOCKET_SELECT_UNPROTECT(lev) UNLOCK_TCPIP_CORE()
#define LWIP_SOCKOPT_CHECK_OPTLEN(sock,optlen,opttype) do { if ((optlen) < sizeof(opttype)) { done_socket(sock); return EINVAL; }}while(0)
#define LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock,optlen,opttype) do { LWIP_SOCKOPT_CHECK_OPTLEN(sock, optlen, opttype); if ((sock)->conn == NULL) { done_socket(sock); return EINVAL; } }while(0)
#define LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock,optlen,opttype) do { LWIP_SOCKOPT_CHECK_OPTLEN(sock, optlen, opttype); if (((sock)->conn == NULL) || ((sock)->conn->pcb.tcp == NULL)) { done_socket(sock); return EINVAL; } }while(0)
#define LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock,optlen,opttype,netconntype) do { LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, opttype); if (NETCONNTYPE_GROUP(netconn_type((sock)->conn)) != netconntype) { done_socket(sock); return ENOPROTOOPT; } }while(0)
#define LWIP_SO_LINGER 0
#define LWIP_SO_RCVBUF 1
#define LWIP_SO_RCVTIMEO 1
#define LWIP_SO_SNDRCVTIMEO_GET_MS(optval) ((((const struct timeval *)(optval))->tv_sec * 1000) + (((const struct timeval *)(optval))->tv_usec / 1000))
#define LWIP_SO_SNDRCVTIMEO_NONSTANDARD 0
#define LWIP_SO_SNDRCVTIMEO_OPTTYPE struct timeval
#define LWIP_SO_SNDRCVTIMEO_SET(optval,val) do { u32_t loc = (val); ((struct timeval *)(optval))->tv_sec = (long)((loc) / 1000U); ((struct timeval *)(optval))->tv_usec = (long)(((loc) % 1000U) * 1000U); }while(0)
#define LWIP_SO_SNDTIMEO 0
#define LWIP_STATS 0
#define LWIP_STATS_DISPLAY 0
#define LWIP_SUPPORT_CUSTOM_PBUF ((IP_FRAG && !LWIP_NETIF_TX_SINGLE_PBUF) || (LWIP_IPV6 && LWIP_IPV6_FRAG))
#define LWIP_TCP 1
#define LWIP_TCPIP_CORE_LOCKING 1
#define LWIP_TCPIP_CORE_LOCKING_INPUT 0
#define LWIP_TCPIP_THREAD_ALIVE() 
#define LWIP_TCPIP_TIMEOUT 0
#define LWIP_TCP_CALC_INITIAL_CWND(mss) ((tcpwnd_size_t)LWIP_MIN((4U * (mss)), LWIP_MAX((2U * (mss)), 4380U)))
#define LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT 20000
#define LWIP_TCP_KEEPALIVE 0
#define LWIP_TCP_MAX_SACK_NUM 4
#define LWIP_TCP_OPT_EOL 0
#define LWIP_TCP_OPT_LENGTH(flags) ((flags) & TF_SEG_OPTS_MSS ? LWIP_TCP_OPT_LEN_MSS : 0) + ((flags) & TF_SEG_OPTS_TS ? LWIP_TCP_OPT_LEN_TS_OUT : 0) + ((flags) & TF_SEG_OPTS_WND_SCALE ? LWIP_TCP_OPT_LEN_WS_OUT : 0) + ((flags) & TF_SEG_OPTS_SACK_PERM ? LWIP_TCP_OPT_LEN_SACK_PERM_OUT : 0)
#define LWIP_TCP_OPT_LENGTH_SEGMENT(flags,pcb) LWIP_TCP_OPT_LENGTH(flags)
#define LWIP_TCP_OPT_LEN_MSS 4
#define LWIP_TCP_OPT_LEN_SACK_PERM_OUT 0
#define LWIP_TCP_OPT_LEN_TS_OUT 0
#define LWIP_TCP_OPT_LEN_WS_OUT 0
#define LWIP_TCP_OPT_MSS 2
#define LWIP_TCP_OPT_NOP 1
#define LWIP_TCP_OPT_SACK_PERM 4
#define LWIP_TCP_OPT_TS 8
#define LWIP_TCP_OPT_WS 3
#define LWIP_TCP_PCB_NUM_EXT_ARGS 0
#define LWIP_TCP_PCB_NUM_EXT_ARG_ID_INVALID 0xFF
#define LWIP_TCP_RTO_TIME 3000
#define LWIP_TCP_SACK_OUT 0
#define LWIP_TCP_TIMESTAMPS 0
#define LWIP_TESTMODE 0
#define LWIP_TIMERS 1
#define LWIP_TIMERS_CUSTOM 0
#define LWIP_TIMEVAL_PRIVATE 0
#define LWIP_UDP 1
#define LWIP_UDPLITE LWIP_UDP
#define LWIP_UINT32_MAX 0xffffffff
#define LWIP_UNUSED_ARG(x) (void)x
#define LWIP_USE_EXTERNAL_MBEDTLS 0
#define LWIP_USE_EXTERNAL_POLARSSL 0
#define LWIP_VERSION ((LWIP_VERSION_MAJOR) << 24 | (LWIP_VERSION_MINOR) << 16 | (LWIP_VERSION_REVISION) << 8 | (LWIP_VERSION_RC))
#define LWIP_VERSION_IS_DEVELOPMENT (LWIP_VERSION_RC == LWIP_RC_DEVELOPMENT)
#define LWIP_VERSION_IS_RC ((LWIP_VERSION_RC != LWIP_RC_RELEASE) && (LWIP_VERSION_RC != LWIP_RC_DEVELOPMENT))
#define LWIP_VERSION_IS_RELEASE (LWIP_VERSION_RC == LWIP_RC_RELEASE)
#define LWIP_VERSION_MAJOR 2
#define LWIP_VERSION_MINOR 2
#define LWIP_VERSION_RC LWIP_RC_RELEASE
#define LWIP_VERSION_REVISION 0
#define LWIP_VERSION_STRING LWIP_VERSTR(LWIP_VERSION_MAJOR) "." LWIP_VERSTR(LWIP_VERSION_MINOR) "." LWIP_VERSTR(LWIP_VERSION_REVISION) LWIP_VERSION_STRING_SUFFIX
#define LWIP_VERSION_STRING_SUFFIX ""
#define LWIP_VERSTR(x) LWIP_VERSTR2(x)
#define LWIP_VERSTR2(x) #x
#define LWIP_VLAN_PCP 0
#define LWIP_WND_SCALE 0
#define L_ESC '%'
#define L_MAXDATEFIELD (INT_MAX / 2)
#define L_MAXLENNUM 200
#define L_MODEEXT "b"
#define L_RANDMAX RAND_MAX
#define L_STRFTIMEC89 "aAbBcdHIjmMpSUwWxXyYZ%"
#define L_STRFTIMEC99 "aAbBcCdDeFgGhHIjmMnprRStTuUVwWxXyYzZ%" "||" "EcECExEXEyEY" "OdOeOHOIOmOMOSOuOUOVOwOWOy"
#define L_STRFTIMEWIN "aAbBcdHIjmMpSUwWxXyYzZ%" "||" "#c#x#d#H#I#j#m#M#S#U#w#W#y#Y"
#define LoadVar(S,x) LoadVector(S,&x,1)
#define LoadVector(S,b,n) LoadBlock(S,b,(n)*sizeof((b)[0]))
#define MAC_USE_EVENTS TRUE
#define MAC_USE_ZERO_COPY FALSE
#define MAG3110_ENABLE_LEN_FILTER 0
#define MAG3110_MAG_REG_CTRL_REG1 0x10
#define MAG3110_MAG_REG_CTRL_REG2 0x11
#define MAG3110_MAG_REG_HXH 0x02
#define MAG3110_MAG_REG_HXL 0x01
#define MAG3110_MAG_REG_HYH 0x04
#define MAG3110_MAG_REG_HYL 0x03
#define MAG3110_MAG_REG_HZH 0x06
#define MAG3110_MAG_REG_HZL 0x05
#define MAG3110_MAG_REG_STATUS 0x00
#define MAG3110_MAG_REG_SYSMODE 0x08
#define MAG3110_MAG_REG_WHO_AM_I 0x07
#define MAGB_P_NSE_DEFAULT 1.0E-04f
#define MAGE_P_NSE_DEFAULT 1.0E-03f
#define MAGIC_H 
#define MAG_ANOMALY_RESET_MAX 2
#define MAG_BOARD_ORIENTATION ROTATION_NONE
#define MAG_CAL_DEFAULT 3
#define MAG_I_GATE_DEFAULT 300
#define MAG_M_NSE_DEFAULT 0.05f
#define MAG_SCALE (1.0f/10000 / 0.0001f * 1000)
#define MAINDEBUG(a) 
#define MAKEHEADER(p,t) { PUTCHAR(PPP_ALLSTATIONS, p); PUTCHAR(PPP_UI, p); PUTSHORT(t, p); }
#define MAKE_TRANSFER_DESCRIPTOR(data_type_id,transfer_type,src_node_id,dst_node_id) (((uint32_t)(data_type_id)) | (((uint32_t)(transfer_type)) << 16U) | (((uint32_t)(src_node_id)) << 18U) | (((uint32_t)(dst_node_id)) << 25U))
#define MAP_HPA_PER_VOLT_FACTOR 248.2673
#define MASK(B) (1 << (B))
#define MASK0(n,p) (~MASK1(n,p))
#define MASK1(n,p) ((~((~(Instruction)0)<<(n)))<<(p))
#define MASK_GPS_HDOP (1<<1)
#define MASK_GPS_HORIZ_SPD (1<<7)
#define MASK_GPS_NSATS (1<<0)
#define MASK_GPS_POS_DRIFT (1<<5)
#define MASK_GPS_POS_ERR (1<<3)
#define MASK_GPS_SPD_ERR (1<<2)
#define MASK_GPS_VERT_SPD (1<<6)
#define MASK_GPS_YAW_ERR (1<<4)
#define MASK_LOG_ANY 0xFFFF
#define MASK_LOG_ATTITUDE_FAST (1<<0)
#define MASK_LOG_ATTITUDE_MED (1<<1)
#define MASK_LOG_CAMERA (1<<12)
#define MASK_LOG_CAMERA (1<<15)
#define MASK_LOG_CMD (1<<8)
#define MASK_LOG_COMPASS (1<<11)
#define MASK_LOG_COMPASS (1<<13)
#define MASK_LOG_CTUN (1<<4)
#define MASK_LOG_CURRENT (1<<9)
#define MASK_LOG_FTN_FAST (1UL<<21)
#define MASK_LOG_GPS (1<<2)
#define MASK_LOG_IMU (1<<7)
#define MASK_LOG_IMU_FAST (1UL<<18)
#define MASK_LOG_IMU_RAW (1UL<<19)
#define MASK_LOG_INAV (1<<14)
#define MASK_LOG_MOTBATT (1UL<<17)
#define MASK_LOG_NTUN (1<<5)
#define MASK_LOG_OPTFLOW (1<<11)
#define MASK_LOG_OPTFLOW (1UL<<21)
#define MASK_LOG_PID (1<<12)
#define MASK_LOG_PM (1<<3)
#define MASK_LOG_RANGEFINDER (1<<10)
#define MASK_LOG_RC (1<<14)
#define MASK_LOG_RCIN (1<<6)
#define MASK_LOG_RCOUT (1<<10)
#define MASK_LOG_STEERING (1<<13)
#define MASK_LOG_THR (1<<4)
#define MASK_LOG_VIDEO_STABILISATION (1UL<<20)
#define MATH_CHECK_INDEXES 0
#define MATH_ERREXCEPT 2
#define MATH_ERRNO 1
#define MAVLINK_ALIGNED_FIELDS 1
#define MAVLINK_ALL_H 
#define MAVLINK_ALL_XML_HASH 8444654347177883208
#define MAVLINK_ARDUPILOTMEGA_H 
#define MAVLINK_ARDUPILOTMEGA_XML_HASH 5803789346003281148
#define MAVLINK_ASLUAV_H 
#define MAVLINK_ASLUAV_XML_HASH -1370855142030820211
#define MAVLINK_ASSERT(x) 
#define MAVLINK_AVOID_GCC_STACK_BUG defined(__GNUC__)
#define MAVLINK_AVSSUAS_H 
#define MAVLINK_AVSSUAS_XML_HASH 7289786484387308079
#define MAVLINK_BIG_ENDIAN 0
#define MAVLINK_BUILD_DATE "Mon Oct 06 2025"
#define MAVLINK_COMMAND_24BIT 1
#define MAVLINK_COMMON_H 
#define MAVLINK_COMMON_XML_HASH 5910035778987078749
#define MAVLINK_COMM_NUM_BUFFERS 8
#define MAVLINK_CORE_HEADER_LEN 9
#define MAVLINK_CORE_HEADER_MAVLINK1_LEN 5
#define MAVLINK_CRC_EXTRA 1
#define MAVLINK_CSAIRLINK_H 
#define MAVLINK_CSAIRLINK_XML_HASH -5718544127023869032
#define MAVLINK_CUBEPILOT_H 
#define MAVLINK_CUBEPILOT_XML_HASH 6237743558343996782
#define MAVLINK_DEVELOPMENT_H 
#define MAVLINK_DEVELOPMENT_XML_HASH 1150822097748252517
#define MAVLINK_ENABLED_ALL 
#define MAVLINK_ENABLED_ARDUPILOTMEGA 
#define MAVLINK_ENABLED_ASLUAV 
#define MAVLINK_ENABLED_AVSSUAS 
#define MAVLINK_ENABLED_COMMON 
#define MAVLINK_ENABLED_CSAIRLINK 
#define MAVLINK_ENABLED_CUBEPILOT 
#define MAVLINK_ENABLED_DEVELOPMENT 
#define MAVLINK_ENABLED_ICAROUS 
#define MAVLINK_ENABLED_LOWEHEISER 
#define MAVLINK_ENABLED_MINIMAL 
#define MAVLINK_ENABLED_PYTHON_ARRAY_TEST 
#define MAVLINK_ENABLED_STANDARD 
#define MAVLINK_ENABLED_STORM32 
#define MAVLINK_ENABLED_TEST 
#define MAVLINK_ENABLED_UALBERTA 
#define MAVLINK_ENABLED_UAVIONIX 
#define MAVLINK_ENDIAN MAVLINK_LITTLE_ENDIAN
#define MAVLINK_END_UART_SEND(chan,size) comm_send_unlock(chan)
#define MAVLINK_GET_CHANNEL_BUFFER 1
#define MAVLINK_GET_CHANNEL_STATUS 1
#define MAVLINK_H 
#define MAVLINK_HAVE_MAX_MESSAGE_LENGTH 
#define MAVLINK_HAVE_MIN_MESSAGE_LENGTH 
#define MAVLINK_HELPER 
#define MAVLINK_ICAROUS_H 
#define MAVLINK_ICAROUS_XML_HASH 2109947511618283804
#define MAVLINK_IFLAG_MASK 0x01
#define MAVLINK_IFLAG_SIGNED 0x01
#define MAVLINK_LITTLE_ENDIAN 1
#define MAVLINK_LOWEHEISER_H 
#define MAVLINK_LOWEHEISER_XML_HASH 7140793971848028661
#define MAVLINK_MAX_DIALECT_PAYLOAD_SIZE 255
#define MAVLINK_MAX_FIELDS 64
#define MAVLINK_MAX_PACKET_LEN (MAVLINK_MAX_PAYLOAD_LEN + MAVLINK_NUM_NON_PAYLOAD_BYTES + MAVLINK_SIGNATURE_BLOCK_LEN)
#define MAVLINK_MAX_PAYLOAD_LEN 255
#define MAVLINK_MAX_ROUTES 20
#define MAVLINK_MAX_SIGNING_STREAMS 16
#define MAVLINK_MESSAGE_CRCS {{0, 50, 9, 9, 0, 0, 0}, {1, 124, 31, 31, 0, 0, 0}, {2, 137, 12, 12, 0, 0, 0}, {4, 237, 14, 14, 3, 12, 13}, {5, 217, 28, 28, 1, 0, 0}, {6, 104, 3, 3, 0, 0, 0}, {7, 119, 32, 32, 0, 0, 0}, {11, 89, 6, 6, 1, 4, 0}, {20, 214, 20, 20, 3, 2, 3}, {21, 159, 2, 2, 3, 0, 1}, {22, 220, 25, 25, 0, 0, 0}, {23, 168, 23, 23, 3, 4, 5}, {24, 24, 30, 52, 0, 0, 0}, {25, 23, 101, 101, 0, 0, 0}, {26, 170, 22, 24, 0, 0, 0}, {27, 144, 26, 29, 0, 0, 0}, {28, 67, 16, 16, 0, 0, 0}, {29, 115, 14, 16, 0, 0, 0}, {30, 39, 28, 28, 0, 0, 0}, {31, 246, 32, 48, 0, 0, 0}, {32, 185, 28, 28, 0, 0, 0}, {33, 104, 28, 28, 0, 0, 0}, {34, 237, 22, 22, 0, 0, 0}, {35, 244, 22, 22, 0, 0, 0}, {36, 222, 21, 37, 0, 0, 0}, {37, 212, 6, 7, 3, 4, 5}, {38, 9, 6, 7, 3, 4, 5}, {39, 254, 37, 38, 3, 32, 33}, {40, 230, 4, 5, 3, 2, 3}, {41, 28, 4, 4, 3, 2, 3}, {42, 28, 2, 6, 0, 0, 0}, {43, 132, 2, 3, 3, 0, 1}, {44, 221, 4, 5, 3, 2, 3}, {45, 232, 2, 3, 3, 0, 1}, {46, 11, 2, 2, 0, 0, 0}, {47, 153, 3, 4, 3, 0, 1}, {48, 41, 13, 21, 1, 12, 0}, {49, 39, 12, 20, 0, 0, 0}, {50, 78, 37, 37, 3, 18, 19}, {51, 196, 4, 5, 3, 2, 3}, {53, 3, 5, 5, 0, 0, 0}, {54, 15, 27, 27, 3, 24, 25}, {55, 3, 25, 25, 0, 0, 0}, {61, 167, 72, 72, 0, 0, 0}, {62, 183, 26, 26, 0, 0, 0}, {63, 119, 181, 181, 0, 0, 0}, {64, 191, 225, 225, 0, 0, 0}, {65, 118, 42, 42, 0, 0, 0}, {66, 148, 6, 6, 3, 2, 3}, {67, 21, 4, 4, 0, 0, 0}, {69, 243, 11, 30, 1, 10, 0}, {70, 124, 18, 38, 3, 16, 17}, {73, 38, 37, 38, 3, 32, 33}, {74, 20, 20, 20, 0, 0, 0}, {75, 158, 35, 35, 3, 30, 31}, {76, 152, 33, 33, 3, 30, 31}, {77, 143, 3, 10, 3, 8, 9}, {81, 106, 22, 22, 0, 0, 0}, {82, 49, 39, 39, 3, 36, 37}, {83, 22, 37, 37, 0, 0, 0}, {84, 143, 53, 53, 3, 50, 51}, {85, 140, 51, 51, 0, 0, 0}, {86, 5, 53, 53, 3, 50, 51}, {87, 150, 51, 51, 0, 0, 0}, {89, 231, 28, 28, 0, 0, 0}, {90, 183, 56, 56, 0, 0, 0}, {91, 63, 42, 42, 0, 0, 0}, {92, 54, 33, 33, 0, 0, 0}, {93, 47, 81, 81, 0, 0, 0}, {100, 175, 26, 34, 0, 0, 0}, {101, 102, 32, 117, 0, 0, 0}, {102, 158, 32, 117, 0, 0, 0}, {103, 208, 20, 57, 0, 0, 0}, {104, 56, 32, 116, 0, 0, 0}, {105, 93, 62, 63, 0, 0, 0}, {106, 138, 44, 44, 0, 0, 0}, {107, 108, 64, 65, 0, 0, 0}, {108, 32, 84, 92, 0, 0, 0}, {109, 185, 9, 9, 0, 0, 0}, {110, 84, 254, 254, 3, 1, 2}, {111, 34, 16, 16, 0, 0, 0}, {112, 174, 12, 12, 0, 0, 0}, {113, 124, 36, 39, 0, 0, 0}, {114, 237, 44, 44, 0, 0, 0}, {115, 4, 64, 64, 0, 0, 0}, {116, 76, 22, 24, 0, 0, 0}, {117, 128, 6, 6, 3, 4, 5}, {118, 56, 14, 14, 0, 0, 0}, {119, 116, 12, 12, 3, 10, 11}, {120, 134, 97, 97, 0, 0, 0}, {121, 237, 2, 2, 3, 0, 1}, {122, 203, 2, 2, 3, 0, 1}, {123, 250, 113, 113, 3, 0, 1}, {124, 87, 35, 57, 0, 0, 0}, {125, 203, 6, 6, 0, 0, 0}, {126, 220, 79, 79, 0, 0, 0}, {127, 25, 35, 35, 0, 0, 0}, {128, 226, 35, 35, 0, 0, 0}, {129, 46, 22, 24, 0, 0, 0}, {130, 29, 13, 13, 0, 0, 0}, {131, 223, 255, 255, 0, 0, 0}, {132, 85, 14, 39, 0, 0, 0}, {133, 6, 18, 18, 0, 0, 0}, {134, 229, 43, 43, 0, 0, 0}, {135, 203, 8, 8, 0, 0, 0}, {136, 1, 22, 22, 0, 0, 0}, {137, 195, 14, 16, 0, 0, 0}, {138, 109, 36, 120, 0, 0, 0}, {139, 168, 43, 43, 3, 41, 42}, {140, 181, 41, 41, 0, 0, 0}, {141, 47, 32, 32, 0, 0, 0}, {142, 72, 243, 243, 0, 0, 0}, {143, 131, 14, 16, 0, 0, 0}, {144, 127, 93, 93, 0, 0, 0}, {146, 103, 100, 100, 0, 0, 0}, {147, 154, 36, 54, 0, 0, 0}, {148, 178, 60, 78, 0, 0, 0}, {149, 200, 30, 60, 0, 0, 0}, {150, 134, 42, 42, 0, 0, 0}, {151, 219, 8, 8, 3, 6, 7}, {152, 208, 4, 8, 0, 0, 0}, {153, 188, 12, 12, 0, 0, 0}, {154, 84, 15, 15, 3, 6, 7}, {155, 22, 13, 13, 3, 4, 5}, {156, 19, 6, 6, 3, 0, 1}, {157, 21, 15, 15, 3, 12, 13}, {158, 134, 14, 15, 3, 12, 13}, {160, 78, 12, 12, 3, 8, 9}, {161, 68, 3, 3, 3, 0, 1}, {162, 189, 8, 9, 0, 0, 0}, {163, 127, 28, 28, 0, 0, 0}, {164, 154, 44, 44, 0, 0, 0}, {165, 21, 3, 3, 0, 0, 0}, {166, 21, 9, 9, 0, 0, 0}, {167, 144, 22, 22, 0, 0, 0}, {168, 1, 12, 12, 0, 0, 0}, {169, 234, 18, 18, 0, 0, 0}, {170, 73, 34, 34, 0, 0, 0}, {171, 181, 66, 66, 0, 0, 0}, {172, 22, 98, 98, 0, 0, 0}, {173, 83, 8, 8, 0, 0, 0}, {174, 167, 48, 48, 0, 0, 0}, {175, 138, 19, 19, 3, 14, 15}, {176, 234, 3, 3, 3, 0, 1}, {177, 240, 20, 20, 0, 0, 0}, {178, 47, 24, 24, 0, 0, 0}, {179, 189, 29, 29, 1, 26, 0}, {180, 52, 45, 47, 1, 42, 0}, {181, 174, 4, 4, 0, 0, 0}, {182, 229, 40, 40, 0, 0, 0}, {183, 85, 2, 2, 3, 0, 1}, {184, 159, 206, 206, 3, 4, 5}, {185, 186, 7, 7, 3, 4, 5}, {186, 72, 29, 29, 3, 0, 1}, {191, 92, 27, 27, 0, 0, 0}, {192, 36, 44, 54, 0, 0, 0}, {193, 71, 22, 26, 0, 0, 0}, {194, 98, 25, 33, 0, 0, 0}, {195, 120, 37, 37, 0, 0, 0}, {200, 134, 42, 42, 3, 40, 41}, {201, 205, 14, 14, 3, 12, 13}, {214, 69, 8, 8, 3, 6, 7}, {215, 101, 3, 3, 0, 0, 0}, {216, 50, 3, 3, 3, 0, 1}, {217, 202, 6, 6, 0, 0, 0}, {218, 17, 7, 7, 3, 0, 1}, {219, 162, 2, 2, 0, 0, 0}, {220, 34, 32, 32, 0, 0, 0}, {221, 71, 42, 42, 0, 0, 0}, {222, 15, 3, 3, 0, 0, 0}, {223, 119, 47, 47, 3, 42, 43}, {224, 102, 45, 45, 3, 42, 43}, {225, 208, 65, 73, 0, 0, 0}, {226, 207, 8, 8, 0, 0, 0}, {230, 163, 42, 42, 0, 0, 0}, {231, 105, 40, 40, 0, 0, 0}, {232, 151, 63, 65, 0, 0, 0}, {233, 35, 182, 182, 0, 0, 0}, {234, 150, 40, 40, 0, 0, 0}, {235, 179, 42, 42, 0, 0, 0}, {241, 90, 32, 32, 0, 0, 0}, {242, 104, 52, 60, 0, 0, 0}, {243, 85, 53, 61, 1, 52, 0}, {244, 95, 6, 6, 0, 0, 0}, {245, 130, 2, 2, 0, 0, 0}, {246, 184, 38, 38, 0, 0, 0}, {247, 81, 19, 19, 0, 0, 0}, {248, 8, 254, 254, 3, 3, 4}, {249, 204, 36, 36, 0, 0, 0}, {250, 49, 30, 30, 0, 0, 0}, {251, 170, 18, 18, 0, 0, 0}, {252, 44, 18, 18, 0, 0, 0}, {253, 83, 51, 54, 0, 0, 0}, {254, 46, 9, 9, 0, 0, 0}, {256, 71, 42, 42, 3, 8, 9}, {257, 131, 9, 9, 0, 0, 0}, {258, 187, 32, 232, 3, 0, 1}, {259, 92, 235, 236, 0, 0, 0}, {260, 146, 5, 13, 0, 0, 0}, {261, 179, 27, 60, 0, 0, 0}, {262, 12, 18, 22, 0, 0, 0}, {263, 133, 255, 255, 0, 0, 0}, {264, 49, 28, 28, 0, 0, 0}, {265, 26, 16, 20, 0, 0, 0}, {266, 193, 255, 255, 3, 2, 3}, {267, 35, 255, 255, 3, 2, 3}, {268, 14, 4, 4, 3, 2, 3}, {269, 109, 213, 214, 0, 0, 0}, {270, 59, 19, 19, 0, 0, 0}, {271, 22, 52, 52, 0, 0, 0}, {275, 126, 31, 31, 0, 0, 0}, {276, 18, 49, 49, 0, 0, 0}, {277, 62, 30, 30, 0, 0, 0}, {280, 70, 33, 33, 0, 0, 0}, {281, 48, 13, 13, 0, 0, 0}, {282, 123, 35, 35, 3, 32, 33}, {283, 74, 144, 145, 0, 0, 0}, {284, 99, 32, 32, 3, 30, 31}, {285, 137, 40, 49, 3, 38, 39}, {286, 210, 53, 57, 3, 50, 51}, {287, 1, 23, 23, 3, 20, 21}, {288, 20, 23, 23, 3, 20, 21}, {295, 234, 12, 12, 0, 0, 0}, {299, 19, 96, 96, 0, 0, 0}, {301, 243, 58, 58, 0, 0, 0}, {310, 28, 17, 17, 0, 0, 0}, {311, 95, 116, 116, 0, 0, 0}, {320, 243, 20, 20, 3, 2, 3}, {321, 88, 2, 2, 3, 0, 1}, {322, 243, 149, 149, 0, 0, 0}, {323, 78, 147, 147, 3, 0, 1}, {324, 132, 146, 146, 0, 0, 0}, {330, 23, 158, 167, 0, 0, 0}, {331, 91, 230, 233, 0, 0, 0}, {332, 236, 239, 239, 0, 0, 0}, {333, 231, 109, 109, 0, 0, 0}, {335, 225, 24, 24, 0, 0, 0}, {339, 199, 5, 5, 0, 0, 0}, {340, 99, 70, 70, 0, 0, 0}, {350, 232, 20, 252, 0, 0, 0}, {370, 75, 87, 109, 0, 0, 0}, {373, 117, 42, 42, 0, 0, 0}, {375, 251, 140, 140, 0, 0, 0}, {376, 199, 8, 8, 0, 0, 0}, {385, 147, 133, 133, 3, 2, 3}, {386, 132, 16, 16, 3, 4, 5}, {387, 4, 72, 72, 3, 4, 5}, {388, 8, 37, 37, 3, 32, 33}, {420, 20, 9, 73, 3, 6, 7}, {435, 134, 46, 46, 0, 0, 0}, {436, 193, 9, 9, 0, 0, 0}, {437, 30, 1, 1, 0, 0, 0}, {441, 169, 17, 17, 0, 0, 0}, {8002, 218, 16, 16, 0, 0, 0}, {8003, 231, 41, 41, 0, 0, 0}, {8004, 172, 98, 98, 0, 0, 0}, {8005, 251, 38, 38, 0, 0, 0}, {8006, 97, 14, 14, 0, 0, 0}, {8007, 64, 32, 32, 0, 0, 0}, {8008, 234, 33, 33, 0, 0, 0}, {8009, 144, 16, 16, 0, 0, 0}, {8010, 155, 41, 41, 0, 0, 0}, {8011, 20, 102, 102, 0, 0, 0}, {8012, 54, 16, 16, 0, 0, 0}, {8013, 222, 46, 46, 0, 0, 0}, {8014, 200, 14, 14, 0, 0, 0}, {8015, 23, 24, 24, 0, 0, 0}, {8016, 149, 18, 18, 0, 0, 0}, {9000, 113, 137, 137, 0, 0, 0}, {9005, 117, 34, 34, 0, 0, 0}, {10001, 209, 20, 20, 0, 0, 0}, {10002, 186, 41, 41, 0, 0, 0}, {10003, 4, 1, 1, 0, 0, 0}, {10004, 133, 9, 9, 0, 0, 0}, {10005, 103, 9, 9, 0, 0, 0}, {10006, 193, 4, 4, 0, 0, 0}, {10007, 71, 17, 17, 0, 0, 0}, {10008, 240, 14, 14, 0, 0, 0}, {10151, 195, 85, 85, 0, 0, 0}, {11000, 134, 51, 52, 3, 4, 5}, {11001, 15, 135, 136, 0, 0, 0}, {11002, 234, 179, 180, 3, 4, 5}, {11003, 64, 5, 5, 0, 0, 0}, {11004, 11, 232, 232, 3, 8, 9}, {11005, 93, 230, 230, 0, 0, 0}, {11010, 46, 49, 49, 0, 0, 0}, {11011, 106, 44, 44, 0, 0, 0}, {11020, 205, 16, 16, 0, 0, 0}, {11030, 144, 44, 44, 0, 0, 0}, {11031, 133, 44, 44, 0, 0, 0}, {11032, 85, 44, 44, 0, 0, 0}, {11033, 195, 37, 37, 3, 16, 17}, {11034, 79, 5, 5, 0, 0, 0}, {11035, 128, 8, 8, 3, 4, 5}, {11036, 177, 34, 34, 0, 0, 0}, {11037, 130, 28, 28, 0, 0, 0}, {11038, 47, 38, 38, 0, 0, 0}, {11039, 142, 9, 9, 0, 0, 0}, {11040, 132, 44, 44, 0, 0, 0}, {11041, 208, 44, 44, 0, 0, 0}, {11042, 201, 44, 44, 0, 0, 0}, {11043, 193, 44, 44, 0, 0, 0}, {11044, 189, 44, 44, 0, 0, 0}, {12900, 114, 44, 44, 3, 0, 1}, {12901, 254, 59, 59, 3, 30, 31}, {12902, 140, 53, 53, 3, 4, 5}, {12903, 249, 46, 46, 3, 0, 1}, {12904, 77, 54, 54, 3, 28, 29}, {12905, 49, 43, 43, 3, 0, 1}, {12915, 94, 249, 249, 3, 0, 1}, {12918, 139, 51, 51, 0, 0, 0}, {12919, 7, 18, 18, 3, 16, 17}, {12920, 20, 5, 5, 0, 0, 0}, {17000, 103, 179, 179, 0, 0, 0}, {17150, 26, 33, 33, 0, 0, 0}, {17151, 72, 16, 16, 0, 0, 0}, {17153, 19, 17, 17, 0, 0, 0}, {17154, 89, 17, 17, 0, 0, 0}, {17155, 27, 10, 10, 0, 0, 0}, {17156, 14, 91, 91, 0, 0, 0}, {17157, 187, 84, 84, 0, 0, 0}, {17158, 106, 24, 24, 0, 0, 0}, {42000, 227, 1, 1, 0, 0, 0}, {42001, 239, 46, 46, 0, 0, 0}, {50001, 246, 32, 32, 0, 0, 0}, {50002, 181, 246, 246, 0, 0, 0}, {50003, 62, 19, 19, 0, 0, 0}, {50004, 240, 10, 10, 3, 8, 9}, {50005, 152, 6, 6, 3, 4, 5}, {52000, 13, 100, 100, 0, 0, 0}, {52001, 239, 1, 1, 0, 0, 0}, {60001, 186, 42, 42, 3, 40, 41}, {60002, 69, 32, 32, 3, 30, 31}, {60010, 208, 33, 33, 0, 0, 0}, {60011, 183, 7, 7, 0, 0, 0}, {60012, 99, 36, 36, 3, 32, 33}, {60013, 129, 24, 24, 3, 20, 21}, {60014, 134, 8, 8, 3, 4, 5}, {60015, 78, 22, 22, 3, 0, 1}, {60020, 202, 4, 4, 0, 0, 0}, {60025, 20, 10, 10, 3, 8, 9}, {60050, 220, 14, 14, 0, 0, 0}, {60051, 245, 24, 24, 0, 0, 0}, {60052, 101, 44, 44, 0, 0, 0}, {60053, 45, 6, 6, 0, 0, 0}}
#define MAVLINK_MESSAGE_INFO {MAVLINK_MESSAGE_INFO_HEARTBEAT, MAVLINK_MESSAGE_INFO_SYS_STATUS, MAVLINK_MESSAGE_INFO_SYSTEM_TIME, MAVLINK_MESSAGE_INFO_PING, MAVLINK_MESSAGE_INFO_CHANGE_OPERATOR_CONTROL, MAVLINK_MESSAGE_INFO_CHANGE_OPERATOR_CONTROL_ACK, MAVLINK_MESSAGE_INFO_AUTH_KEY, MAVLINK_MESSAGE_INFO_SET_MODE, MAVLINK_MESSAGE_INFO_PARAM_REQUEST_READ, MAVLINK_MESSAGE_INFO_PARAM_REQUEST_LIST, MAVLINK_MESSAGE_INFO_PARAM_VALUE, MAVLINK_MESSAGE_INFO_PARAM_SET, MAVLINK_MESSAGE_INFO_GPS_RAW_INT, MAVLINK_MESSAGE_INFO_GPS_STATUS, MAVLINK_MESSAGE_INFO_SCALED_IMU, MAVLINK_MESSAGE_INFO_RAW_IMU, MAVLINK_MESSAGE_INFO_RAW_PRESSURE, MAVLINK_MESSAGE_INFO_SCALED_PRESSURE, MAVLINK_MESSAGE_INFO_ATTITUDE, MAVLINK_MESSAGE_INFO_ATTITUDE_QUATERNION, MAVLINK_MESSAGE_INFO_LOCAL_POSITION_NED, MAVLINK_MESSAGE_INFO_GLOBAL_POSITION_INT, MAVLINK_MESSAGE_INFO_RC_CHANNELS_SCALED, MAVLINK_MESSAGE_INFO_RC_CHANNELS_RAW, MAVLINK_MESSAGE_INFO_SERVO_OUTPUT_RAW, MAVLINK_MESSAGE_INFO_MISSION_REQUEST_PARTIAL_LIST, MAVLINK_MESSAGE_INFO_MISSION_WRITE_PARTIAL_LIST, MAVLINK_MESSAGE_INFO_MISSION_ITEM, MAVLINK_MESSAGE_INFO_MISSION_REQUEST, MAVLINK_MESSAGE_INFO_MISSION_SET_CURRENT, MAVLINK_MESSAGE_INFO_MISSION_CURRENT, MAVLINK_MESSAGE_INFO_MISSION_REQUEST_LIST, MAVLINK_MESSAGE_INFO_MISSION_COUNT, MAVLINK_MESSAGE_INFO_MISSION_CLEAR_ALL, MAVLINK_MESSAGE_INFO_MISSION_ITEM_REACHED, MAVLINK_MESSAGE_INFO_MISSION_ACK, MAVLINK_MESSAGE_INFO_SET_GPS_GLOBAL_ORIGIN, MAVLINK_MESSAGE_INFO_GPS_GLOBAL_ORIGIN, MAVLINK_MESSAGE_INFO_PARAM_MAP_RC, MAVLINK_MESSAGE_INFO_MISSION_REQUEST_INT, MAVLINK_MESSAGE_INFO_MISSION_CHECKSUM, MAVLINK_MESSAGE_INFO_SAFETY_SET_ALLOWED_AREA, MAVLINK_MESSAGE_INFO_SAFETY_ALLOWED_AREA, MAVLINK_MESSAGE_INFO_ATTITUDE_QUATERNION_COV, MAVLINK_MESSAGE_INFO_NAV_CONTROLLER_OUTPUT, MAVLINK_MESSAGE_INFO_GLOBAL_POSITION_INT_COV, MAVLINK_MESSAGE_INFO_LOCAL_POSITION_NED_COV, MAVLINK_MESSAGE_INFO_RC_CHANNELS, MAVLINK_MESSAGE_INFO_REQUEST_DATA_STREAM, MAVLINK_MESSAGE_INFO_DATA_STREAM, MAVLINK_MESSAGE_INFO_MANUAL_CONTROL, MAVLINK_MESSAGE_INFO_RC_CHANNELS_OVERRIDE, MAVLINK_MESSAGE_INFO_MISSION_ITEM_INT, MAVLINK_MESSAGE_INFO_VFR_HUD, MAVLINK_MESSAGE_INFO_COMMAND_INT, MAVLINK_MESSAGE_INFO_COMMAND_LONG, MAVLINK_MESSAGE_INFO_COMMAND_ACK, MAVLINK_MESSAGE_INFO_MANUAL_SETPOINT, MAVLINK_MESSAGE_INFO_SET_ATTITUDE_TARGET, MAVLINK_MESSAGE_INFO_ATTITUDE_TARGET, MAVLINK_MESSAGE_INFO_SET_POSITION_TARGET_LOCAL_NED, MAVLINK_MESSAGE_INFO_POSITION_TARGET_LOCAL_NED, MAVLINK_MESSAGE_INFO_SET_POSITION_TARGET_GLOBAL_INT, MAVLINK_MESSAGE_INFO_POSITION_TARGET_GLOBAL_INT, MAVLINK_MESSAGE_INFO_LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET, MAVLINK_MESSAGE_INFO_HIL_STATE, MAVLINK_MESSAGE_INFO_HIL_CONTROLS, MAVLINK_MESSAGE_INFO_HIL_RC_INPUTS_RAW, MAVLINK_MESSAGE_INFO_HIL_ACTUATOR_CONTROLS, MAVLINK_MESSAGE_INFO_OPTICAL_FLOW, MAVLINK_MESSAGE_INFO_GLOBAL_VISION_POSITION_ESTIMATE, MAVLINK_MESSAGE_INFO_VISION_POSITION_ESTIMATE, MAVLINK_MESSAGE_INFO_VISION_SPEED_ESTIMATE, MAVLINK_MESSAGE_INFO_VICON_POSITION_ESTIMATE, MAVLINK_MESSAGE_INFO_HIGHRES_IMU, MAVLINK_MESSAGE_INFO_OPTICAL_FLOW_RAD, MAVLINK_MESSAGE_INFO_HIL_SENSOR, MAVLINK_MESSAGE_INFO_SIM_STATE, MAVLINK_MESSAGE_INFO_RADIO_STATUS, MAVLINK_MESSAGE_INFO_FILE_TRANSFER_PROTOCOL, MAVLINK_MESSAGE_INFO_TIMESYNC, MAVLINK_MESSAGE_INFO_CAMERA_TRIGGER, MAVLINK_MESSAGE_INFO_HIL_GPS, MAVLINK_MESSAGE_INFO_HIL_OPTICAL_FLOW, MAVLINK_MESSAGE_INFO_HIL_STATE_QUATERNION, MAVLINK_MESSAGE_INFO_SCALED_IMU2, MAVLINK_MESSAGE_INFO_LOG_REQUEST_LIST, MAVLINK_MESSAGE_INFO_LOG_ENTRY, MAVLINK_MESSAGE_INFO_LOG_REQUEST_DATA, MAVLINK_MESSAGE_INFO_LOG_DATA, MAVLINK_MESSAGE_INFO_LOG_ERASE, MAVLINK_MESSAGE_INFO_LOG_REQUEST_END, MAVLINK_MESSAGE_INFO_GPS_INJECT_DATA, MAVLINK_MESSAGE_INFO_GPS2_RAW, MAVLINK_MESSAGE_INFO_POWER_STATUS, MAVLINK_MESSAGE_INFO_SERIAL_CONTROL, MAVLINK_MESSAGE_INFO_GPS_RTK, MAVLINK_MESSAGE_INFO_GPS2_RTK, MAVLINK_MESSAGE_INFO_SCALED_IMU3, MAVLINK_MESSAGE_INFO_DATA_TRANSMISSION_HANDSHAKE, MAVLINK_MESSAGE_INFO_ENCAPSULATED_DATA, MAVLINK_MESSAGE_INFO_DISTANCE_SENSOR, MAVLINK_MESSAGE_INFO_TERRAIN_REQUEST, MAVLINK_MESSAGE_INFO_TERRAIN_DATA, MAVLINK_MESSAGE_INFO_TERRAIN_CHECK, MAVLINK_MESSAGE_INFO_TERRAIN_REPORT, MAVLINK_MESSAGE_INFO_SCALED_PRESSURE2, MAVLINK_MESSAGE_INFO_ATT_POS_MOCAP, MAVLINK_MESSAGE_INFO_SET_ACTUATOR_CONTROL_TARGET, MAVLINK_MESSAGE_INFO_ACTUATOR_CONTROL_TARGET, MAVLINK_MESSAGE_INFO_ALTITUDE, MAVLINK_MESSAGE_INFO_RESOURCE_REQUEST, MAVLINK_MESSAGE_INFO_SCALED_PRESSURE3, MAVLINK_MESSAGE_INFO_FOLLOW_TARGET, MAVLINK_MESSAGE_INFO_CONTROL_SYSTEM_STATE, MAVLINK_MESSAGE_INFO_BATTERY_STATUS, MAVLINK_MESSAGE_INFO_AUTOPILOT_VERSION, MAVLINK_MESSAGE_INFO_LANDING_TARGET, MAVLINK_MESSAGE_INFO_SENSOR_OFFSETS, MAVLINK_MESSAGE_INFO_SET_MAG_OFFSETS, MAVLINK_MESSAGE_INFO_MEMINFO, MAVLINK_MESSAGE_INFO_AP_ADC, MAVLINK_MESSAGE_INFO_DIGICAM_CONFIGURE, MAVLINK_MESSAGE_INFO_DIGICAM_CONTROL, MAVLINK_MESSAGE_INFO_MOUNT_CONFIGURE, MAVLINK_MESSAGE_INFO_MOUNT_CONTROL, MAVLINK_MESSAGE_INFO_MOUNT_STATUS, MAVLINK_MESSAGE_INFO_FENCE_POINT, MAVLINK_MESSAGE_INFO_FENCE_FETCH_POINT, MAVLINK_MESSAGE_INFO_FENCE_STATUS, MAVLINK_MESSAGE_INFO_AHRS, MAVLINK_MESSAGE_INFO_SIMSTATE, MAVLINK_MESSAGE_INFO_HWSTATUS, MAVLINK_MESSAGE_INFO_RADIO, MAVLINK_MESSAGE_INFO_LIMITS_STATUS, MAVLINK_MESSAGE_INFO_WIND, MAVLINK_MESSAGE_INFO_DATA16, MAVLINK_MESSAGE_INFO_DATA32, MAVLINK_MESSAGE_INFO_DATA64, MAVLINK_MESSAGE_INFO_DATA96, MAVLINK_MESSAGE_INFO_RANGEFINDER, MAVLINK_MESSAGE_INFO_AIRSPEED_AUTOCAL, MAVLINK_MESSAGE_INFO_RALLY_POINT, MAVLINK_MESSAGE_INFO_RALLY_FETCH_POINT, MAVLINK_MESSAGE_INFO_COMPASSMOT_STATUS, MAVLINK_MESSAGE_INFO_AHRS2, MAVLINK_MESSAGE_INFO_CAMERA_STATUS, MAVLINK_MESSAGE_INFO_CAMERA_FEEDBACK, MAVLINK_MESSAGE_INFO_BATTERY2, MAVLINK_MESSAGE_INFO_AHRS3, MAVLINK_MESSAGE_INFO_AUTOPILOT_VERSION_REQUEST, MAVLINK_MESSAGE_INFO_REMOTE_LOG_DATA_BLOCK, MAVLINK_MESSAGE_INFO_REMOTE_LOG_BLOCK_STATUS, MAVLINK_MESSAGE_INFO_LED_CONTROL, MAVLINK_MESSAGE_INFO_MAG_CAL_PROGRESS, MAVLINK_MESSAGE_INFO_MAG_CAL_REPORT, MAVLINK_MESSAGE_INFO_EKF_STATUS_REPORT, MAVLINK_MESSAGE_INFO_PID_TUNING, MAVLINK_MESSAGE_INFO_DEEPSTALL, MAVLINK_MESSAGE_INFO_GIMBAL_REPORT, MAVLINK_MESSAGE_INFO_GIMBAL_CONTROL, MAVLINK_MESSAGE_INFO_GIMBAL_TORQUE_CMD_REPORT, MAVLINK_MESSAGE_INFO_GOPRO_HEARTBEAT, MAVLINK_MESSAGE_INFO_GOPRO_GET_REQUEST, MAVLINK_MESSAGE_INFO_GOPRO_GET_RESPONSE, MAVLINK_MESSAGE_INFO_GOPRO_SET_REQUEST, MAVLINK_MESSAGE_INFO_GOPRO_SET_RESPONSE, MAVLINK_MESSAGE_INFO_NAV_FILTER_BIAS, MAVLINK_MESSAGE_INFO_RADIO_CALIBRATION, MAVLINK_MESSAGE_INFO_UALBERTA_SYS_STATUS, MAVLINK_MESSAGE_INFO_COMMAND_INT_STAMPED, MAVLINK_MESSAGE_INFO_COMMAND_LONG_STAMPED, MAVLINK_MESSAGE_INFO_EFI_STATUS, MAVLINK_MESSAGE_INFO_RPM, MAVLINK_MESSAGE_INFO_ESTIMATOR_STATUS, MAVLINK_MESSAGE_INFO_WIND_COV, MAVLINK_MESSAGE_INFO_GPS_INPUT, MAVLINK_MESSAGE_INFO_GPS_RTCM_DATA, MAVLINK_MESSAGE_INFO_HIGH_LATENCY, MAVLINK_MESSAGE_INFO_HIGH_LATENCY2, MAVLINK_MESSAGE_INFO_VIBRATION, MAVLINK_MESSAGE_INFO_HOME_POSITION, MAVLINK_MESSAGE_INFO_SET_HOME_POSITION, MAVLINK_MESSAGE_INFO_MESSAGE_INTERVAL, MAVLINK_MESSAGE_INFO_EXTENDED_SYS_STATE, MAVLINK_MESSAGE_INFO_ADSB_VEHICLE, MAVLINK_MESSAGE_INFO_COLLISION, MAVLINK_MESSAGE_INFO_V2_EXTENSION, MAVLINK_MESSAGE_INFO_MEMORY_VECT, MAVLINK_MESSAGE_INFO_DEBUG_VECT, MAVLINK_MESSAGE_INFO_NAMED_VALUE_FLOAT, MAVLINK_MESSAGE_INFO_NAMED_VALUE_INT, MAVLINK_MESSAGE_INFO_STATUSTEXT, MAVLINK_MESSAGE_INFO_DEBUG, MAVLINK_MESSAGE_INFO_SETUP_SIGNING, MAVLINK_MESSAGE_INFO_BUTTON_CHANGE, MAVLINK_MESSAGE_INFO_PLAY_TUNE, MAVLINK_MESSAGE_INFO_CAMERA_INFORMATION, MAVLINK_MESSAGE_INFO_CAMERA_SETTINGS, MAVLINK_MESSAGE_INFO_STORAGE_INFORMATION, MAVLINK_MESSAGE_INFO_CAMERA_CAPTURE_STATUS, MAVLINK_MESSAGE_INFO_CAMERA_IMAGE_CAPTURED, MAVLINK_MESSAGE_INFO_FLIGHT_INFORMATION, MAVLINK_MESSAGE_INFO_MOUNT_ORIENTATION, MAVLINK_MESSAGE_INFO_LOGGING_DATA, MAVLINK_MESSAGE_INFO_LOGGING_DATA_ACKED, MAVLINK_MESSAGE_INFO_LOGGING_ACK, MAVLINK_MESSAGE_INFO_VIDEO_STREAM_INFORMATION, MAVLINK_MESSAGE_INFO_VIDEO_STREAM_STATUS, MAVLINK_MESSAGE_INFO_CAMERA_FOV_STATUS, MAVLINK_MESSAGE_INFO_CAMERA_TRACKING_IMAGE_STATUS, MAVLINK_MESSAGE_INFO_CAMERA_TRACKING_GEO_STATUS, MAVLINK_MESSAGE_INFO_CAMERA_THERMAL_RANGE, MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_INFORMATION, MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_STATUS, MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_SET_ATTITUDE, MAVLINK_MESSAGE_INFO_GIMBAL_DEVICE_INFORMATION, MAVLINK_MESSAGE_INFO_GIMBAL_DEVICE_SET_ATTITUDE, MAVLINK_MESSAGE_INFO_GIMBAL_DEVICE_ATTITUDE_STATUS, MAVLINK_MESSAGE_INFO_AUTOPILOT_STATE_FOR_GIMBAL_DEVICE, MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_SET_PITCHYAW, MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_SET_MANUAL_CONTROL, MAVLINK_MESSAGE_INFO_AIRSPEED, MAVLINK_MESSAGE_INFO_WIFI_CONFIG_AP, MAVLINK_MESSAGE_INFO_AIS_VESSEL, MAVLINK_MESSAGE_INFO_UAVCAN_NODE_STATUS, MAVLINK_MESSAGE_INFO_UAVCAN_NODE_INFO, MAVLINK_MESSAGE_INFO_PARAM_EXT_REQUEST_READ, MAVLINK_MESSAGE_INFO_PARAM_EXT_REQUEST_LIST, MAVLINK_MESSAGE_INFO_PARAM_EXT_VALUE, MAVLINK_MESSAGE_INFO_PARAM_EXT_SET, MAVLINK_MESSAGE_INFO_PARAM_EXT_ACK, MAVLINK_MESSAGE_INFO_OBSTACLE_DISTANCE, MAVLINK_MESSAGE_INFO_ODOMETRY, MAVLINK_MESSAGE_INFO_TRAJECTORY_REPRESENTATION_WAYPOINTS, MAVLINK_MESSAGE_INFO_TRAJECTORY_REPRESENTATION_BEZIER, MAVLINK_MESSAGE_INFO_ISBD_LINK_STATUS, MAVLINK_MESSAGE_INFO_RAW_RPM, MAVLINK_MESSAGE_INFO_UTM_GLOBAL_POSITION, MAVLINK_MESSAGE_INFO_DEBUG_FLOAT_ARRAY, MAVLINK_MESSAGE_INFO_SMART_BATTERY_INFO, MAVLINK_MESSAGE_INFO_GENERATOR_STATUS, MAVLINK_MESSAGE_INFO_ACTUATOR_OUTPUT_STATUS, MAVLINK_MESSAGE_INFO_RELAY_STATUS, MAVLINK_MESSAGE_INFO_TUNNEL, MAVLINK_MESSAGE_INFO_CAN_FRAME, MAVLINK_MESSAGE_INFO_CANFD_FRAME, MAVLINK_MESSAGE_INFO_CAN_FILTER_MODIFY, MAVLINK_MESSAGE_INFO_RADIO_RC_CHANNELS, MAVLINK_MESSAGE_INFO_AVAILABLE_MODES, MAVLINK_MESSAGE_INFO_CURRENT_MODE, MAVLINK_MESSAGE_INFO_AVAILABLE_MODES_MONITOR, MAVLINK_MESSAGE_INFO_GNSS_INTEGRITY, MAVLINK_MESSAGE_INFO_SENS_POWER, MAVLINK_MESSAGE_INFO_SENS_MPPT, MAVLINK_MESSAGE_INFO_ASLCTRL_DATA, MAVLINK_MESSAGE_INFO_ASLCTRL_DEBUG, MAVLINK_MESSAGE_INFO_ASLUAV_STATUS, MAVLINK_MESSAGE_INFO_EKF_EXT, MAVLINK_MESSAGE_INFO_ASL_OBCTRL, MAVLINK_MESSAGE_INFO_SENS_ATMOS, MAVLINK_MESSAGE_INFO_SENS_BATMON, MAVLINK_MESSAGE_INFO_FW_SOARING_DATA, MAVLINK_MESSAGE_INFO_SENSORPOD_STATUS, MAVLINK_MESSAGE_INFO_SENS_POWER_BOARD, MAVLINK_MESSAGE_INFO_GSM_LINK_STATUS, MAVLINK_MESSAGE_INFO_SATCOM_LINK_STATUS, MAVLINK_MESSAGE_INFO_SENSOR_AIRFLOW_ANGLES, MAVLINK_MESSAGE_INFO_WHEEL_DISTANCE, MAVLINK_MESSAGE_INFO_WINCH_STATUS, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CFG, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_DYNAMIC, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CFG_REGISTRATION, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CFG_FLIGHTID, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_GET, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CONTROL, MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_STATUS, MAVLINK_MESSAGE_INFO_LOWEHEISER_GOV_EFI, MAVLINK_MESSAGE_INFO_DEVICE_OP_READ, MAVLINK_MESSAGE_INFO_DEVICE_OP_READ_REPLY, MAVLINK_MESSAGE_INFO_DEVICE_OP_WRITE, MAVLINK_MESSAGE_INFO_DEVICE_OP_WRITE_REPLY, MAVLINK_MESSAGE_INFO_SECURE_COMMAND, MAVLINK_MESSAGE_INFO_SECURE_COMMAND_REPLY, MAVLINK_MESSAGE_INFO_ADAP_TUNING, MAVLINK_MESSAGE_INFO_VISION_POSITION_DELTA, MAVLINK_MESSAGE_INFO_AOA_SSA, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_1_TO_4, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_5_TO_8, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_9_TO_12, MAVLINK_MESSAGE_INFO_OSD_PARAM_CONFIG, MAVLINK_MESSAGE_INFO_OSD_PARAM_CONFIG_REPLY, MAVLINK_MESSAGE_INFO_OSD_PARAM_SHOW_CONFIG, MAVLINK_MESSAGE_INFO_OSD_PARAM_SHOW_CONFIG_REPLY, MAVLINK_MESSAGE_INFO_OBSTACLE_DISTANCE_3D, MAVLINK_MESSAGE_INFO_WATER_DEPTH, MAVLINK_MESSAGE_INFO_MCU_STATUS, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_13_TO_16, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_17_TO_20, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_21_TO_24, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_25_TO_28, MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_29_TO_32, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_BASIC_ID, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_LOCATION, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_AUTHENTICATION, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_SELF_ID, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_SYSTEM, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_OPERATOR_ID, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_MESSAGE_PACK, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_ARM_STATUS, MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_SYSTEM_UPDATE, MAVLINK_MESSAGE_INFO_HYGROMETER_SENSOR, MAVLINK_MESSAGE_INFO_TEST_TYPES, MAVLINK_MESSAGE_INFO_ARRAY_TEST_0, MAVLINK_MESSAGE_INFO_ARRAY_TEST_1, MAVLINK_MESSAGE_INFO_ARRAY_TEST_3, MAVLINK_MESSAGE_INFO_ARRAY_TEST_4, MAVLINK_MESSAGE_INFO_ARRAY_TEST_5, MAVLINK_MESSAGE_INFO_ARRAY_TEST_6, MAVLINK_MESSAGE_INFO_ARRAY_TEST_7, MAVLINK_MESSAGE_INFO_ARRAY_TEST_8, MAVLINK_MESSAGE_INFO_ICAROUS_HEARTBEAT, MAVLINK_MESSAGE_INFO_ICAROUS_KINEMATIC_BANDS, MAVLINK_MESSAGE_INFO_CUBEPILOT_RAW_RC, MAVLINK_MESSAGE_INFO_HERELINK_VIDEO_STREAM_INFORMATION, MAVLINK_MESSAGE_INFO_HERELINK_TELEM, MAVLINK_MESSAGE_INFO_CUBEPILOT_FIRMWARE_UPDATE_START, MAVLINK_MESSAGE_INFO_CUBEPILOT_FIRMWARE_UPDATE_RESP, MAVLINK_MESSAGE_INFO_AIRLINK_AUTH, MAVLINK_MESSAGE_INFO_AIRLINK_AUTH_RESPONSE, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_DEVICE_STATUS, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_DEVICE_CONTROL, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_INFORMATION, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_STATUS, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_CONTROL, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_CORRECT_ROLL, MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_PROFILE, MAVLINK_MESSAGE_INFO_QSHOT_STATUS, MAVLINK_MESSAGE_INFO_COMPONENT_PREARM_STATUS, MAVLINK_MESSAGE_INFO_AVSS_PRS_SYS_STATUS, MAVLINK_MESSAGE_INFO_AVSS_DRONE_POSITION, MAVLINK_MESSAGE_INFO_AVSS_DRONE_IMU, MAVLINK_MESSAGE_INFO_AVSS_DRONE_OPERATION_MODE}
#define MAVLINK_MESSAGE_INFO_ACTUATOR_CONTROL_TARGET { 140, "ACTUATOR_CONTROL_TARGET", 3, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_actuator_control_target_t, time_usec) }, { "group_mlx", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_actuator_control_target_t, group_mlx) }, { "controls", NULL, MAVLINK_TYPE_FLOAT, 8, 8, offsetof(mavlink_actuator_control_target_t, controls) }, } }
#define MAVLINK_MESSAGE_INFO_ACTUATOR_OUTPUT_STATUS { 375, "ACTUATOR_OUTPUT_STATUS", 3, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_actuator_output_status_t, time_usec) }, { "active", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_actuator_output_status_t, active) }, { "actuator", NULL, MAVLINK_TYPE_FLOAT, 32, 12, offsetof(mavlink_actuator_output_status_t, actuator) }, } }
#define MAVLINK_MESSAGE_INFO_ADAP_TUNING { 11010, "ADAP_TUNING", 13, { { "axis", NULL, MAVLINK_TYPE_UINT8_T, 0, 48, offsetof(mavlink_adap_tuning_t, axis) }, { "desired", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_adap_tuning_t, desired) }, { "achieved", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_adap_tuning_t, achieved) }, { "error", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_adap_tuning_t, error) }, { "theta", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_adap_tuning_t, theta) }, { "omega", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_adap_tuning_t, omega) }, { "sigma", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_adap_tuning_t, sigma) }, { "theta_dot", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_adap_tuning_t, theta_dot) }, { "omega_dot", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_adap_tuning_t, omega_dot) }, { "sigma_dot", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_adap_tuning_t, sigma_dot) }, { "f", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_adap_tuning_t, f) }, { "f_dot", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_adap_tuning_t, f_dot) }, { "u", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_adap_tuning_t, u) }, } }
#define MAVLINK_MESSAGE_INFO_ADSB_VEHICLE { 246, "ADSB_VEHICLE", 13, { { "ICAO_address", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_adsb_vehicle_t, ICAO_address) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_adsb_vehicle_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_adsb_vehicle_t, lon) }, { "altitude_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_adsb_vehicle_t, altitude_type) }, { "altitude", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_adsb_vehicle_t, altitude) }, { "heading", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_adsb_vehicle_t, heading) }, { "hor_velocity", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_adsb_vehicle_t, hor_velocity) }, { "ver_velocity", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_adsb_vehicle_t, ver_velocity) }, { "callsign", NULL, MAVLINK_TYPE_CHAR, 9, 27, offsetof(mavlink_adsb_vehicle_t, callsign) }, { "emitter_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_adsb_vehicle_t, emitter_type) }, { "tslc", NULL, MAVLINK_TYPE_UINT8_T, 0, 37, offsetof(mavlink_adsb_vehicle_t, tslc) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_adsb_vehicle_t, flags) }, { "squawk", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_adsb_vehicle_t, squawk) }, } }
#define MAVLINK_MESSAGE_INFO_AHRS { 163, "AHRS", 7, { { "omegaIx", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_ahrs_t, omegaIx) }, { "omegaIy", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_ahrs_t, omegaIy) }, { "omegaIz", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_ahrs_t, omegaIz) }, { "accel_weight", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_ahrs_t, accel_weight) }, { "renorm_val", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_ahrs_t, renorm_val) }, { "error_rp", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_ahrs_t, error_rp) }, { "error_yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_ahrs_t, error_yaw) }, } }
#define MAVLINK_MESSAGE_INFO_AHRS2 { 178, "AHRS2", 6, { { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_ahrs2_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_ahrs2_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_ahrs2_t, yaw) }, { "altitude", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_ahrs2_t, altitude) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_ahrs2_t, lat) }, { "lng", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_ahrs2_t, lng) }, } }
#define MAVLINK_MESSAGE_INFO_AHRS3 { 182, "AHRS3", 10, { { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_ahrs3_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_ahrs3_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_ahrs3_t, yaw) }, { "altitude", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_ahrs3_t, altitude) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_ahrs3_t, lat) }, { "lng", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_ahrs3_t, lng) }, { "v1", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_ahrs3_t, v1) }, { "v2", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_ahrs3_t, v2) }, { "v3", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_ahrs3_t, v3) }, { "v4", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_ahrs3_t, v4) }, } }
#define MAVLINK_MESSAGE_INFO_AIRLINK_AUTH { 52000, "AIRLINK_AUTH", 2, { { "login", NULL, MAVLINK_TYPE_CHAR, 50, 0, offsetof(mavlink_airlink_auth_t, login) }, { "password", NULL, MAVLINK_TYPE_CHAR, 50, 50, offsetof(mavlink_airlink_auth_t, password) }, } }
#define MAVLINK_MESSAGE_INFO_AIRLINK_AUTH_RESPONSE { 52001, "AIRLINK_AUTH_RESPONSE", 1, { { "resp_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_airlink_auth_response_t, resp_type) }, } }
#define MAVLINK_MESSAGE_INFO_AIRSPEED { 295, "AIRSPEED", 5, { { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_airspeed_t, id) }, { "airspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_airspeed_t, airspeed) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_airspeed_t, temperature) }, { "raw_press", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_airspeed_t, raw_press) }, { "flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_airspeed_t, flags) }, } }
#define MAVLINK_MESSAGE_INFO_AIRSPEED_AUTOCAL { 174, "AIRSPEED_AUTOCAL", 12, { { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_airspeed_autocal_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_airspeed_autocal_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_airspeed_autocal_t, vz) }, { "diff_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_airspeed_autocal_t, diff_pressure) }, { "EAS2TAS", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_airspeed_autocal_t, EAS2TAS) }, { "ratio", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_airspeed_autocal_t, ratio) }, { "state_x", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_airspeed_autocal_t, state_x) }, { "state_y", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_airspeed_autocal_t, state_y) }, { "state_z", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_airspeed_autocal_t, state_z) }, { "Pax", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_airspeed_autocal_t, Pax) }, { "Pby", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_airspeed_autocal_t, Pby) }, { "Pcz", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_airspeed_autocal_t, Pcz) }, } }
#define MAVLINK_MESSAGE_INFO_AIS_VESSEL { 301, "AIS_VESSEL", 17, { { "MMSI", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_ais_vessel_t, MMSI) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_ais_vessel_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_ais_vessel_t, lon) }, { "COG", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_ais_vessel_t, COG) }, { "heading", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_ais_vessel_t, heading) }, { "velocity", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_ais_vessel_t, velocity) }, { "turn_rate", NULL, MAVLINK_TYPE_INT8_T, 0, 26, offsetof(mavlink_ais_vessel_t, turn_rate) }, { "navigational_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 27, offsetof(mavlink_ais_vessel_t, navigational_status) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_ais_vessel_t, type) }, { "dimension_bow", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_ais_vessel_t, dimension_bow) }, { "dimension_stern", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_ais_vessel_t, dimension_stern) }, { "dimension_port", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_ais_vessel_t, dimension_port) }, { "dimension_starboard", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_ais_vessel_t, dimension_starboard) }, { "callsign", NULL, MAVLINK_TYPE_CHAR, 7, 31, offsetof(mavlink_ais_vessel_t, callsign) }, { "name", NULL, MAVLINK_TYPE_CHAR, 20, 38, offsetof(mavlink_ais_vessel_t, name) }, { "tslc", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_ais_vessel_t, tslc) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_ais_vessel_t, flags) }, } }
#define MAVLINK_MESSAGE_INFO_ALTITUDE { 141, "ALTITUDE", 7, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_altitude_t, time_usec) }, { "altitude_monotonic", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_altitude_t, altitude_monotonic) }, { "altitude_amsl", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_altitude_t, altitude_amsl) }, { "altitude_local", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_altitude_t, altitude_local) }, { "altitude_relative", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_altitude_t, altitude_relative) }, { "altitude_terrain", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_altitude_t, altitude_terrain) }, { "bottom_clearance", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_altitude_t, bottom_clearance) }, } }
#define MAVLINK_MESSAGE_INFO_AOA_SSA { 11020, "AOA_SSA", 3, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_aoa_ssa_t, time_usec) }, { "AOA", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_aoa_ssa_t, AOA) }, { "SSA", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_aoa_ssa_t, SSA) }, } }
#define MAVLINK_MESSAGE_INFO_AP_ADC { 153, "AP_ADC", 6, { { "adc1", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_ap_adc_t, adc1) }, { "adc2", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_ap_adc_t, adc2) }, { "adc3", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_ap_adc_t, adc3) }, { "adc4", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_ap_adc_t, adc4) }, { "adc5", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_ap_adc_t, adc5) }, { "adc6", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_ap_adc_t, adc6) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_0 { 17150, "ARRAY_TEST_0", 5, { { "v1", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_array_test_0_t, v1) }, { "ar_i8", NULL, MAVLINK_TYPE_INT8_T, 4, 25, offsetof(mavlink_array_test_0_t, ar_i8) }, { "ar_u8", NULL, MAVLINK_TYPE_UINT8_T, 4, 29, offsetof(mavlink_array_test_0_t, ar_u8) }, { "ar_u16", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_array_test_0_t, ar_u16) }, { "ar_u32", NULL, MAVLINK_TYPE_UINT32_T, 4, 0, offsetof(mavlink_array_test_0_t, ar_u32) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_1 { 17151, "ARRAY_TEST_1", 1, { { "ar_u32", NULL, MAVLINK_TYPE_UINT32_T, 4, 0, offsetof(mavlink_array_test_1_t, ar_u32) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_3 { 17153, "ARRAY_TEST_3", 2, { { "v", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_array_test_3_t, v) }, { "ar_u32", NULL, MAVLINK_TYPE_UINT32_T, 4, 0, offsetof(mavlink_array_test_3_t, ar_u32) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_4 { 17154, "ARRAY_TEST_4", 2, { { "ar_u32", NULL, MAVLINK_TYPE_UINT32_T, 4, 0, offsetof(mavlink_array_test_4_t, ar_u32) }, { "v", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_array_test_4_t, v) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_5 { 17155, "ARRAY_TEST_5", 2, { { "c1", NULL, MAVLINK_TYPE_CHAR, 5, 0, offsetof(mavlink_array_test_5_t, c1) }, { "c2", NULL, MAVLINK_TYPE_CHAR, 5, 5, offsetof(mavlink_array_test_5_t, c2) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_6 { 17156, "ARRAY_TEST_6", 12, { { "v1", NULL, MAVLINK_TYPE_UINT8_T, 0, 54, offsetof(mavlink_array_test_6_t, v1) }, { "v2", NULL, MAVLINK_TYPE_UINT16_T, 0, 44, offsetof(mavlink_array_test_6_t, v2) }, { "v3", NULL, MAVLINK_TYPE_UINT32_T, 0, 16, offsetof(mavlink_array_test_6_t, v3) }, { "ar_u32", NULL, MAVLINK_TYPE_UINT32_T, 2, 20, offsetof(mavlink_array_test_6_t, ar_u32) }, { "ar_i32", NULL, MAVLINK_TYPE_INT32_T, 2, 28, offsetof(mavlink_array_test_6_t, ar_i32) }, { "ar_u16", NULL, MAVLINK_TYPE_UINT16_T, 2, 46, offsetof(mavlink_array_test_6_t, ar_u16) }, { "ar_i16", NULL, MAVLINK_TYPE_INT16_T, 2, 50, offsetof(mavlink_array_test_6_t, ar_i16) }, { "ar_u8", NULL, MAVLINK_TYPE_UINT8_T, 2, 55, offsetof(mavlink_array_test_6_t, ar_u8) }, { "ar_i8", NULL, MAVLINK_TYPE_INT8_T, 2, 57, offsetof(mavlink_array_test_6_t, ar_i8) }, { "ar_c", NULL, MAVLINK_TYPE_CHAR, 32, 59, offsetof(mavlink_array_test_6_t, ar_c) }, { "ar_d", NULL, MAVLINK_TYPE_DOUBLE, 2, 0, offsetof(mavlink_array_test_6_t, ar_d) }, { "ar_f", NULL, MAVLINK_TYPE_FLOAT, 2, 36, offsetof(mavlink_array_test_6_t, ar_f) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_7 { 17157, "ARRAY_TEST_7", 9, { { "ar_d", NULL, MAVLINK_TYPE_DOUBLE, 2, 0, offsetof(mavlink_array_test_7_t, ar_d) }, { "ar_f", NULL, MAVLINK_TYPE_FLOAT, 2, 16, offsetof(mavlink_array_test_7_t, ar_f) }, { "ar_u32", NULL, MAVLINK_TYPE_UINT32_T, 2, 24, offsetof(mavlink_array_test_7_t, ar_u32) }, { "ar_i32", NULL, MAVLINK_TYPE_INT32_T, 2, 32, offsetof(mavlink_array_test_7_t, ar_i32) }, { "ar_u16", NULL, MAVLINK_TYPE_UINT16_T, 2, 40, offsetof(mavlink_array_test_7_t, ar_u16) }, { "ar_i16", NULL, MAVLINK_TYPE_INT16_T, 2, 44, offsetof(mavlink_array_test_7_t, ar_i16) }, { "ar_u8", NULL, MAVLINK_TYPE_UINT8_T, 2, 48, offsetof(mavlink_array_test_7_t, ar_u8) }, { "ar_i8", NULL, MAVLINK_TYPE_INT8_T, 2, 50, offsetof(mavlink_array_test_7_t, ar_i8) }, { "ar_c", NULL, MAVLINK_TYPE_CHAR, 32, 52, offsetof(mavlink_array_test_7_t, ar_c) }, } }
#define MAVLINK_MESSAGE_INFO_ARRAY_TEST_8 { 17158, "ARRAY_TEST_8", 3, { { "v3", NULL, MAVLINK_TYPE_UINT32_T, 0, 16, offsetof(mavlink_array_test_8_t, v3) }, { "ar_d", NULL, MAVLINK_TYPE_DOUBLE, 2, 0, offsetof(mavlink_array_test_8_t, ar_d) }, { "ar_u16", NULL, MAVLINK_TYPE_UINT16_T, 2, 20, offsetof(mavlink_array_test_8_t, ar_u16) }, } }
#define MAVLINK_MESSAGE_INFO_ASLCTRL_DATA { 8004, "ASLCTRL_DATA", 25, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_aslctrl_data_t, timestamp) }, { "aslctrl_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 96, offsetof(mavlink_aslctrl_data_t, aslctrl_mode) }, { "h", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_aslctrl_data_t, h) }, { "hRef", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_aslctrl_data_t, hRef) }, { "hRef_t", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_aslctrl_data_t, hRef_t) }, { "PitchAngle", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_aslctrl_data_t, PitchAngle) }, { "PitchAngleRef", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_aslctrl_data_t, PitchAngleRef) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_aslctrl_data_t, q) }, { "qRef", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_aslctrl_data_t, qRef) }, { "uElev", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_aslctrl_data_t, uElev) }, { "uThrot", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_aslctrl_data_t, uThrot) }, { "uThrot2", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_aslctrl_data_t, uThrot2) }, { "nZ", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_aslctrl_data_t, nZ) }, { "AirspeedRef", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_aslctrl_data_t, AirspeedRef) }, { "SpoilersEngaged", NULL, MAVLINK_TYPE_UINT8_T, 0, 97, offsetof(mavlink_aslctrl_data_t, SpoilersEngaged) }, { "YawAngle", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_aslctrl_data_t, YawAngle) }, { "YawAngleRef", NULL, MAVLINK_TYPE_FLOAT, 0, 60, offsetof(mavlink_aslctrl_data_t, YawAngleRef) }, { "RollAngle", NULL, MAVLINK_TYPE_FLOAT, 0, 64, offsetof(mavlink_aslctrl_data_t, RollAngle) }, { "RollAngleRef", NULL, MAVLINK_TYPE_FLOAT, 0, 68, offsetof(mavlink_aslctrl_data_t, RollAngleRef) }, { "p", NULL, MAVLINK_TYPE_FLOAT, 0, 72, offsetof(mavlink_aslctrl_data_t, p) }, { "pRef", NULL, MAVLINK_TYPE_FLOAT, 0, 76, offsetof(mavlink_aslctrl_data_t, pRef) }, { "r", NULL, MAVLINK_TYPE_FLOAT, 0, 80, offsetof(mavlink_aslctrl_data_t, r) }, { "rRef", NULL, MAVLINK_TYPE_FLOAT, 0, 84, offsetof(mavlink_aslctrl_data_t, rRef) }, { "uAil", NULL, MAVLINK_TYPE_FLOAT, 0, 88, offsetof(mavlink_aslctrl_data_t, uAil) }, { "uRud", NULL, MAVLINK_TYPE_FLOAT, 0, 92, offsetof(mavlink_aslctrl_data_t, uRud) }, } }
#define MAVLINK_MESSAGE_INFO_ASLCTRL_DEBUG { 8005, "ASLCTRL_DEBUG", 11, { { "i32_1", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_aslctrl_debug_t, i32_1) }, { "i8_1", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_aslctrl_debug_t, i8_1) }, { "i8_2", NULL, MAVLINK_TYPE_UINT8_T, 0, 37, offsetof(mavlink_aslctrl_debug_t, i8_2) }, { "f_1", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_aslctrl_debug_t, f_1) }, { "f_2", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_aslctrl_debug_t, f_2) }, { "f_3", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_aslctrl_debug_t, f_3) }, { "f_4", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_aslctrl_debug_t, f_4) }, { "f_5", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_aslctrl_debug_t, f_5) }, { "f_6", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_aslctrl_debug_t, f_6) }, { "f_7", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_aslctrl_debug_t, f_7) }, { "f_8", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_aslctrl_debug_t, f_8) }, } }
#define MAVLINK_MESSAGE_INFO_ASLUAV_STATUS { 8006, "ASLUAV_STATUS", 4, { { "LED_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_asluav_status_t, LED_status) }, { "SATCOM_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_asluav_status_t, SATCOM_status) }, { "Servo_status", NULL, MAVLINK_TYPE_UINT8_T, 8, 6, offsetof(mavlink_asluav_status_t, Servo_status) }, { "Motor_rpm", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_asluav_status_t, Motor_rpm) }, } }
#define MAVLINK_MESSAGE_INFO_ASL_OBCTRL { 8008, "ASL_OBCTRL", 8, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_asl_obctrl_t, timestamp) }, { "uElev", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_asl_obctrl_t, uElev) }, { "uThrot", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_asl_obctrl_t, uThrot) }, { "uThrot2", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_asl_obctrl_t, uThrot2) }, { "uAilL", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_asl_obctrl_t, uAilL) }, { "uAilR", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_asl_obctrl_t, uAilR) }, { "uRud", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_asl_obctrl_t, uRud) }, { "obctrl_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_asl_obctrl_t, obctrl_status) }, } }
#define MAVLINK_MESSAGE_INFO_ATTITUDE { 30, "ATTITUDE", 7, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_attitude_t, time_boot_ms) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_attitude_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_attitude_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_attitude_t, yaw) }, { "rollspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_attitude_t, rollspeed) }, { "pitchspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_attitude_t, pitchspeed) }, { "yawspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_attitude_t, yawspeed) }, } }
#define MAVLINK_MESSAGE_INFO_ATTITUDE_QUATERNION { 31, "ATTITUDE_QUATERNION", 9, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_attitude_quaternion_t, time_boot_ms) }, { "q1", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_attitude_quaternion_t, q1) }, { "q2", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_attitude_quaternion_t, q2) }, { "q3", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_attitude_quaternion_t, q3) }, { "q4", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_attitude_quaternion_t, q4) }, { "rollspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_attitude_quaternion_t, rollspeed) }, { "pitchspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_attitude_quaternion_t, pitchspeed) }, { "yawspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_attitude_quaternion_t, yawspeed) }, { "repr_offset_q", NULL, MAVLINK_TYPE_FLOAT, 4, 32, offsetof(mavlink_attitude_quaternion_t, repr_offset_q) }, } }
#define MAVLINK_MESSAGE_INFO_ATTITUDE_QUATERNION_COV { 61, "ATTITUDE_QUATERNION_COV", 6, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_attitude_quaternion_cov_t, time_usec) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 8, offsetof(mavlink_attitude_quaternion_cov_t, q) }, { "rollspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_attitude_quaternion_cov_t, rollspeed) }, { "pitchspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_attitude_quaternion_cov_t, pitchspeed) }, { "yawspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_attitude_quaternion_cov_t, yawspeed) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 9, 36, offsetof(mavlink_attitude_quaternion_cov_t, covariance) }, } }
#define MAVLINK_MESSAGE_INFO_ATTITUDE_TARGET { 83, "ATTITUDE_TARGET", 7, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_attitude_target_t, time_boot_ms) }, { "type_mask", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_attitude_target_t, type_mask) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 4, offsetof(mavlink_attitude_target_t, q) }, { "body_roll_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_attitude_target_t, body_roll_rate) }, { "body_pitch_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_attitude_target_t, body_pitch_rate) }, { "body_yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_attitude_target_t, body_yaw_rate) }, { "thrust", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_attitude_target_t, thrust) }, } }
#define MAVLINK_MESSAGE_INFO_ATT_POS_MOCAP { 138, "ATT_POS_MOCAP", 6, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_att_pos_mocap_t, time_usec) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 8, offsetof(mavlink_att_pos_mocap_t, q) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_att_pos_mocap_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_att_pos_mocap_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_att_pos_mocap_t, z) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 21, 36, offsetof(mavlink_att_pos_mocap_t, covariance) }, } }
#define MAVLINK_MESSAGE_INFO_AUTH_KEY { 7, "AUTH_KEY", 1, { { "key", NULL, MAVLINK_TYPE_CHAR, 32, 0, offsetof(mavlink_auth_key_t, key) }, } }
#define MAVLINK_MESSAGE_INFO_AUTOPILOT_STATE_FOR_GIMBAL_DEVICE { 286, "AUTOPILOT_STATE_FOR_GIMBAL_DEVICE", 13, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_autopilot_state_for_gimbal_device_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 51, offsetof(mavlink_autopilot_state_for_gimbal_device_t, target_component) }, { "time_boot_us", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_autopilot_state_for_gimbal_device_t, time_boot_us) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 8, offsetof(mavlink_autopilot_state_for_gimbal_device_t, q) }, { "q_estimated_delay_us", NULL, MAVLINK_TYPE_UINT32_T, 0, 24, offsetof(mavlink_autopilot_state_for_gimbal_device_t, q_estimated_delay_us) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_autopilot_state_for_gimbal_device_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_autopilot_state_for_gimbal_device_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_autopilot_state_for_gimbal_device_t, vz) }, { "v_estimated_delay_us", NULL, MAVLINK_TYPE_UINT32_T, 0, 40, offsetof(mavlink_autopilot_state_for_gimbal_device_t, v_estimated_delay_us) }, { "feed_forward_angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_autopilot_state_for_gimbal_device_t, feed_forward_angular_velocity_z) }, { "estimator_status", NULL, MAVLINK_TYPE_UINT16_T, 0, 48, offsetof(mavlink_autopilot_state_for_gimbal_device_t, estimator_status) }, { "landed_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 52, offsetof(mavlink_autopilot_state_for_gimbal_device_t, landed_state) }, { "angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 53, offsetof(mavlink_autopilot_state_for_gimbal_device_t, angular_velocity_z) }, } }
#define MAVLINK_MESSAGE_INFO_AUTOPILOT_VERSION { 148, "AUTOPILOT_VERSION", 12, { { "capabilities", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_autopilot_version_t, capabilities) }, { "flight_sw_version", NULL, MAVLINK_TYPE_UINT32_T, 0, 16, offsetof(mavlink_autopilot_version_t, flight_sw_version) }, { "middleware_sw_version", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_autopilot_version_t, middleware_sw_version) }, { "os_sw_version", NULL, MAVLINK_TYPE_UINT32_T, 0, 24, offsetof(mavlink_autopilot_version_t, os_sw_version) }, { "board_version", NULL, MAVLINK_TYPE_UINT32_T, 0, 28, offsetof(mavlink_autopilot_version_t, board_version) }, { "flight_custom_version", NULL, MAVLINK_TYPE_UINT8_T, 8, 36, offsetof(mavlink_autopilot_version_t, flight_custom_version) }, { "middleware_custom_version", NULL, MAVLINK_TYPE_UINT8_T, 8, 44, offsetof(mavlink_autopilot_version_t, middleware_custom_version) }, { "os_custom_version", NULL, MAVLINK_TYPE_UINT8_T, 8, 52, offsetof(mavlink_autopilot_version_t, os_custom_version) }, { "vendor_id", NULL, MAVLINK_TYPE_UINT16_T, 0, 32, offsetof(mavlink_autopilot_version_t, vendor_id) }, { "product_id", NULL, MAVLINK_TYPE_UINT16_T, 0, 34, offsetof(mavlink_autopilot_version_t, product_id) }, { "uid", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_autopilot_version_t, uid) }, { "uid2", NULL, MAVLINK_TYPE_UINT8_T, 18, 60, offsetof(mavlink_autopilot_version_t, uid2) }, } }
#define MAVLINK_MESSAGE_INFO_AUTOPILOT_VERSION_REQUEST { 183, "AUTOPILOT_VERSION_REQUEST", 2, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_autopilot_version_request_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_autopilot_version_request_t, target_component) }, } }
#define MAVLINK_MESSAGE_INFO_AVAILABLE_MODES { 435, "AVAILABLE_MODES", 6, { { "number_modes", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_available_modes_t, number_modes) }, { "mode_index", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_available_modes_t, mode_index) }, { "standard_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_available_modes_t, standard_mode) }, { "custom_mode", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_available_modes_t, custom_mode) }, { "properties", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_available_modes_t, properties) }, { "mode_name", NULL, MAVLINK_TYPE_CHAR, 35, 11, offsetof(mavlink_available_modes_t, mode_name) }, } }
#define MAVLINK_MESSAGE_INFO_AVAILABLE_MODES_MONITOR { 437, "AVAILABLE_MODES_MONITOR", 1, { { "seq", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_available_modes_monitor_t, seq) }, } }
#define MAVLINK_MESSAGE_INFO_AVSS_DRONE_IMU { 60052, "AVSS_DRONE_IMU", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_avss_drone_imu_t, time_boot_ms) }, { "q1", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_avss_drone_imu_t, q1) }, { "q2", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_avss_drone_imu_t, q2) }, { "q3", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_avss_drone_imu_t, q3) }, { "q4", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_avss_drone_imu_t, q4) }, { "xacc", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_avss_drone_imu_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_avss_drone_imu_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_avss_drone_imu_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_avss_drone_imu_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_avss_drone_imu_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_avss_drone_imu_t, zgyro) }, } }
#define MAVLINK_MESSAGE_INFO_AVSS_DRONE_OPERATION_MODE { 60053, "AVSS_DRONE_OPERATION_MODE", 3, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_avss_drone_operation_mode_t, time_boot_ms) }, { "M300_operation_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_avss_drone_operation_mode_t, M300_operation_mode) }, { "horsefly_operation_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_avss_drone_operation_mode_t, horsefly_operation_mode) }, } }
#define MAVLINK_MESSAGE_INFO_AVSS_DRONE_POSITION { 60051, "AVSS_DRONE_POSITION", 6, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_avss_drone_position_t, time_boot_ms) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_avss_drone_position_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_avss_drone_position_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_avss_drone_position_t, alt) }, { "ground_alt", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_avss_drone_position_t, ground_alt) }, { "barometer_alt", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_avss_drone_position_t, barometer_alt) }, } }
#define MAVLINK_MESSAGE_INFO_AVSS_PRS_SYS_STATUS { 60050, "AVSS_PRS_SYS_STATUS", 5, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_avss_prs_sys_status_t, time_boot_ms) }, { "error_status", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_avss_prs_sys_status_t, error_status) }, { "battery_status", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_avss_prs_sys_status_t, battery_status) }, { "arm_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_avss_prs_sys_status_t, arm_status) }, { "charge_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_avss_prs_sys_status_t, charge_status) }, } }
#define MAVLINK_MESSAGE_INFO_BATTERY2 { 181, "BATTERY2", 2, { { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_battery2_t, voltage) }, { "current_battery", NULL, MAVLINK_TYPE_INT16_T, 0, 2, offsetof(mavlink_battery2_t, current_battery) }, } }
#define MAVLINK_MESSAGE_INFO_BATTERY_STATUS { 147, "BATTERY_STATUS", 14, { { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_battery_status_t, id) }, { "battery_function", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_battery_status_t, battery_function) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_battery_status_t, type) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_battery_status_t, temperature) }, { "voltages", NULL, MAVLINK_TYPE_UINT16_T, 10, 10, offsetof(mavlink_battery_status_t, voltages) }, { "current_battery", NULL, MAVLINK_TYPE_INT16_T, 0, 30, offsetof(mavlink_battery_status_t, current_battery) }, { "current_consumed", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_battery_status_t, current_consumed) }, { "energy_consumed", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_battery_status_t, energy_consumed) }, { "battery_remaining", NULL, MAVLINK_TYPE_INT8_T, 0, 35, offsetof(mavlink_battery_status_t, battery_remaining) }, { "time_remaining", NULL, MAVLINK_TYPE_INT32_T, 0, 36, offsetof(mavlink_battery_status_t, time_remaining) }, { "charge_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_battery_status_t, charge_state) }, { "voltages_ext", NULL, MAVLINK_TYPE_UINT16_T, 4, 41, offsetof(mavlink_battery_status_t, voltages_ext) }, { "mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 49, offsetof(mavlink_battery_status_t, mode) }, { "fault_bitmask", NULL, MAVLINK_TYPE_UINT32_T, 0, 50, offsetof(mavlink_battery_status_t, fault_bitmask) }, } }
#define MAVLINK_MESSAGE_INFO_BUTTON_CHANGE { 257, "BUTTON_CHANGE", 3, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_button_change_t, time_boot_ms) }, { "last_change_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_button_change_t, last_change_ms) }, { "state", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_button_change_t, state) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_CAPTURE_STATUS { 262, "CAMERA_CAPTURE_STATUS", 7, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_camera_capture_status_t, time_boot_ms) }, { "image_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_camera_capture_status_t, image_status) }, { "video_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_camera_capture_status_t, video_status) }, { "image_interval", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_camera_capture_status_t, image_interval) }, { "recording_time_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_camera_capture_status_t, recording_time_ms) }, { "available_capacity", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_camera_capture_status_t, available_capacity) }, { "image_count", NULL, MAVLINK_TYPE_INT32_T, 0, 18, offsetof(mavlink_camera_capture_status_t, image_count) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_FEEDBACK { 180, "CAMERA_FEEDBACK", 14, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_camera_feedback_t, time_usec) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_camera_feedback_t, target_system) }, { "cam_idx", NULL, MAVLINK_TYPE_UINT8_T, 0, 43, offsetof(mavlink_camera_feedback_t, cam_idx) }, { "img_idx", NULL, MAVLINK_TYPE_UINT16_T, 0, 40, offsetof(mavlink_camera_feedback_t, img_idx) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_camera_feedback_t, lat) }, { "lng", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_camera_feedback_t, lng) }, { "alt_msl", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_camera_feedback_t, alt_msl) }, { "alt_rel", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_camera_feedback_t, alt_rel) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_camera_feedback_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_camera_feedback_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_camera_feedback_t, yaw) }, { "foc_len", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_camera_feedback_t, foc_len) }, { "flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 44, offsetof(mavlink_camera_feedback_t, flags) }, { "completed_captures", NULL, MAVLINK_TYPE_UINT16_T, 0, 45, offsetof(mavlink_camera_feedback_t, completed_captures) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_FOV_STATUS { 271, "CAMERA_FOV_STATUS", 10, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_camera_fov_status_t, time_boot_ms) }, { "lat_camera", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_camera_fov_status_t, lat_camera) }, { "lon_camera", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_camera_fov_status_t, lon_camera) }, { "alt_camera", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_camera_fov_status_t, alt_camera) }, { "lat_image", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_camera_fov_status_t, lat_image) }, { "lon_image", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_camera_fov_status_t, lon_image) }, { "alt_image", NULL, MAVLINK_TYPE_INT32_T, 0, 24, offsetof(mavlink_camera_fov_status_t, alt_image) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 28, offsetof(mavlink_camera_fov_status_t, q) }, { "hfov", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_camera_fov_status_t, hfov) }, { "vfov", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_camera_fov_status_t, vfov) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_IMAGE_CAPTURED { 263, "CAMERA_IMAGE_CAPTURED", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_camera_image_captured_t, time_boot_ms) }, { "time_utc", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_camera_image_captured_t, time_utc) }, { "camera_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 48, offsetof(mavlink_camera_image_captured_t, camera_id) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_camera_image_captured_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_camera_image_captured_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_camera_image_captured_t, alt) }, { "relative_alt", NULL, MAVLINK_TYPE_INT32_T, 0, 24, offsetof(mavlink_camera_image_captured_t, relative_alt) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 28, offsetof(mavlink_camera_image_captured_t, q) }, { "image_index", NULL, MAVLINK_TYPE_INT32_T, 0, 44, offsetof(mavlink_camera_image_captured_t, image_index) }, { "capture_result", NULL, MAVLINK_TYPE_INT8_T, 0, 49, offsetof(mavlink_camera_image_captured_t, capture_result) }, { "file_url", NULL, MAVLINK_TYPE_CHAR, 205, 50, offsetof(mavlink_camera_image_captured_t, file_url) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_INFORMATION { 259, "CAMERA_INFORMATION", 14, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_camera_information_t, time_boot_ms) }, { "vendor_name", NULL, MAVLINK_TYPE_UINT8_T, 32, 30, offsetof(mavlink_camera_information_t, vendor_name) }, { "model_name", NULL, MAVLINK_TYPE_UINT8_T, 32, 62, offsetof(mavlink_camera_information_t, model_name) }, { "firmware_version", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_camera_information_t, firmware_version) }, { "focal_length", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_camera_information_t, focal_length) }, { "sensor_size_h", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_camera_information_t, sensor_size_h) }, { "sensor_size_v", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_camera_information_t, sensor_size_v) }, { "resolution_h", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_camera_information_t, resolution_h) }, { "resolution_v", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_camera_information_t, resolution_v) }, { "lens_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 94, offsetof(mavlink_camera_information_t, lens_id) }, { "flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_camera_information_t, flags) }, { "cam_definition_version", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_camera_information_t, cam_definition_version) }, { "cam_definition_uri", NULL, MAVLINK_TYPE_CHAR, 140, 95, offsetof(mavlink_camera_information_t, cam_definition_uri) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 235, offsetof(mavlink_camera_information_t, gimbal_device_id) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_SETTINGS { 260, "CAMERA_SETTINGS", 4, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_camera_settings_t, time_boot_ms) }, { "mode_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_camera_settings_t, mode_id) }, { "zoomLevel", NULL, MAVLINK_TYPE_FLOAT, 0, 5, offsetof(mavlink_camera_settings_t, zoomLevel) }, { "focusLevel", NULL, MAVLINK_TYPE_FLOAT, 0, 9, offsetof(mavlink_camera_settings_t, focusLevel) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_STATUS { 179, "CAMERA_STATUS", 9, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_camera_status_t, time_usec) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_camera_status_t, target_system) }, { "cam_idx", NULL, MAVLINK_TYPE_UINT8_T, 0, 27, offsetof(mavlink_camera_status_t, cam_idx) }, { "img_idx", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_camera_status_t, img_idx) }, { "event_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_camera_status_t, event_id) }, { "p1", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_camera_status_t, p1) }, { "p2", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_camera_status_t, p2) }, { "p3", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_camera_status_t, p3) }, { "p4", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_camera_status_t, p4) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_THERMAL_RANGE { 277, "CAMERA_THERMAL_RANGE", 9, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_camera_thermal_range_t, time_boot_ms) }, { "stream_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_camera_thermal_range_t, stream_id) }, { "camera_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_camera_thermal_range_t, camera_device_id) }, { "max", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_camera_thermal_range_t, max) }, { "max_point_x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_camera_thermal_range_t, max_point_x) }, { "max_point_y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_camera_thermal_range_t, max_point_y) }, { "min", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_camera_thermal_range_t, min) }, { "min_point_x", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_camera_thermal_range_t, min_point_x) }, { "min_point_y", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_camera_thermal_range_t, min_point_y) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_TRACKING_GEO_STATUS { 276, "CAMERA_TRACKING_GEO_STATUS", 13, { { "tracking_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 48, offsetof(mavlink_camera_tracking_geo_status_t, tracking_status) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_camera_tracking_geo_status_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_camera_tracking_geo_status_t, lon) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_camera_tracking_geo_status_t, alt) }, { "h_acc", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_camera_tracking_geo_status_t, h_acc) }, { "v_acc", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_camera_tracking_geo_status_t, v_acc) }, { "vel_n", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_camera_tracking_geo_status_t, vel_n) }, { "vel_e", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_camera_tracking_geo_status_t, vel_e) }, { "vel_d", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_camera_tracking_geo_status_t, vel_d) }, { "vel_acc", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_camera_tracking_geo_status_t, vel_acc) }, { "dist", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_camera_tracking_geo_status_t, dist) }, { "hdg", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_camera_tracking_geo_status_t, hdg) }, { "hdg_acc", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_camera_tracking_geo_status_t, hdg_acc) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_TRACKING_IMAGE_STATUS { 275, "CAMERA_TRACKING_IMAGE_STATUS", 10, { { "tracking_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_camera_tracking_image_status_t, tracking_status) }, { "tracking_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_camera_tracking_image_status_t, tracking_mode) }, { "target_data", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_camera_tracking_image_status_t, target_data) }, { "point_x", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_camera_tracking_image_status_t, point_x) }, { "point_y", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_camera_tracking_image_status_t, point_y) }, { "radius", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_camera_tracking_image_status_t, radius) }, { "rec_top_x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_camera_tracking_image_status_t, rec_top_x) }, { "rec_top_y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_camera_tracking_image_status_t, rec_top_y) }, { "rec_bottom_x", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_camera_tracking_image_status_t, rec_bottom_x) }, { "rec_bottom_y", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_camera_tracking_image_status_t, rec_bottom_y) }, } }
#define MAVLINK_MESSAGE_INFO_CAMERA_TRIGGER { 112, "CAMERA_TRIGGER", 2, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_camera_trigger_t, time_usec) }, { "seq", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_camera_trigger_t, seq) }, } }
#define MAVLINK_MESSAGE_INFO_CANFD_FRAME { 387, "CANFD_FRAME", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_canfd_frame_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_canfd_frame_t, target_component) }, { "bus", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_canfd_frame_t, bus) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_canfd_frame_t, len) }, { "id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_canfd_frame_t, id) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 64, 8, offsetof(mavlink_canfd_frame_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_CAN_FILTER_MODIFY { 388, "CAN_FILTER_MODIFY", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_can_filter_modify_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_can_filter_modify_t, target_component) }, { "bus", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_can_filter_modify_t, bus) }, { "operation", NULL, MAVLINK_TYPE_UINT8_T, 0, 35, offsetof(mavlink_can_filter_modify_t, operation) }, { "num_ids", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_can_filter_modify_t, num_ids) }, { "ids", NULL, MAVLINK_TYPE_UINT16_T, 16, 0, offsetof(mavlink_can_filter_modify_t, ids) }, } }
#define MAVLINK_MESSAGE_INFO_CAN_FRAME { 386, "CAN_FRAME", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_can_frame_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_can_frame_t, target_component) }, { "bus", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_can_frame_t, bus) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_can_frame_t, len) }, { "id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_can_frame_t, id) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 8, 8, offsetof(mavlink_can_frame_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_CHANGE_OPERATOR_CONTROL { 5, "CHANGE_OPERATOR_CONTROL", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_change_operator_control_t, target_system) }, { "control_request", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_change_operator_control_t, control_request) }, { "version", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_change_operator_control_t, version) }, { "passkey", NULL, MAVLINK_TYPE_CHAR, 25, 3, offsetof(mavlink_change_operator_control_t, passkey) }, } }
#define MAVLINK_MESSAGE_INFO_CHANGE_OPERATOR_CONTROL_ACK { 6, "CHANGE_OPERATOR_CONTROL_ACK", 3, { { "gcs_system_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_change_operator_control_ack_t, gcs_system_id) }, { "control_request", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_change_operator_control_ack_t, control_request) }, { "ack", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_change_operator_control_ack_t, ack) }, } }
#define MAVLINK_MESSAGE_INFO_COLLISION { 247, "COLLISION", 7, { { "src", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_collision_t, src) }, { "id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_collision_t, id) }, { "action", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_collision_t, action) }, { "threat_level", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_collision_t, threat_level) }, { "time_to_minimum_delta", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_collision_t, time_to_minimum_delta) }, { "altitude_minimum_delta", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_collision_t, altitude_minimum_delta) }, { "horizontal_minimum_delta", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_collision_t, horizontal_minimum_delta) }, } }
#define MAVLINK_MESSAGE_INFO_COMMAND_ACK { 77, "COMMAND_ACK", 6, { { "command", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_command_ack_t, command) }, { "result", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_command_ack_t, result) }, { "progress", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_command_ack_t, progress) }, { "result_param2", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_command_ack_t, result_param2) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_command_ack_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_command_ack_t, target_component) }, } }
#define MAVLINK_MESSAGE_INFO_COMMAND_INT { 75, "COMMAND_INT", 13, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_command_int_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_command_int_t, target_component) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_command_int_t, frame) }, { "command", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_command_int_t, command) }, { "current", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_command_int_t, current) }, { "autocontinue", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_command_int_t, autocontinue) }, { "param1", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_command_int_t, param1) }, { "param2", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_command_int_t, param2) }, { "param3", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_command_int_t, param3) }, { "param4", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_command_int_t, param4) }, { "x", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_command_int_t, x) }, { "y", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_command_int_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_command_int_t, z) }, } }
#define MAVLINK_MESSAGE_INFO_COMMAND_INT_STAMPED { 223, "COMMAND_INT_STAMPED", 15, { { "utc_time", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_command_int_stamped_t, utc_time) }, { "vehicle_timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_command_int_stamped_t, vehicle_timestamp) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_command_int_stamped_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 43, offsetof(mavlink_command_int_stamped_t, target_component) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 44, offsetof(mavlink_command_int_stamped_t, frame) }, { "command", NULL, MAVLINK_TYPE_UINT16_T, 0, 40, offsetof(mavlink_command_int_stamped_t, command) }, { "current", NULL, MAVLINK_TYPE_UINT8_T, 0, 45, offsetof(mavlink_command_int_stamped_t, current) }, { "autocontinue", NULL, MAVLINK_TYPE_UINT8_T, 0, 46, offsetof(mavlink_command_int_stamped_t, autocontinue) }, { "param1", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_command_int_stamped_t, param1) }, { "param2", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_command_int_stamped_t, param2) }, { "param3", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_command_int_stamped_t, param3) }, { "param4", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_command_int_stamped_t, param4) }, { "x", NULL, MAVLINK_TYPE_INT32_T, 0, 28, offsetof(mavlink_command_int_stamped_t, x) }, { "y", NULL, MAVLINK_TYPE_INT32_T, 0, 32, offsetof(mavlink_command_int_stamped_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_command_int_stamped_t, z) }, } }
#define MAVLINK_MESSAGE_INFO_COMMAND_LONG { 76, "COMMAND_LONG", 11, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_command_long_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_command_long_t, target_component) }, { "command", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_command_long_t, command) }, { "confirmation", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_command_long_t, confirmation) }, { "param1", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_command_long_t, param1) }, { "param2", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_command_long_t, param2) }, { "param3", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_command_long_t, param3) }, { "param4", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_command_long_t, param4) }, { "param5", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_command_long_t, param5) }, { "param6", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_command_long_t, param6) }, { "param7", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_command_long_t, param7) }, } }
#define MAVLINK_MESSAGE_INFO_COMMAND_LONG_STAMPED { 224, "COMMAND_LONG_STAMPED", 13, { { "utc_time", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_command_long_stamped_t, utc_time) }, { "vehicle_timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_command_long_stamped_t, vehicle_timestamp) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_command_long_stamped_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 43, offsetof(mavlink_command_long_stamped_t, target_component) }, { "command", NULL, MAVLINK_TYPE_UINT16_T, 0, 40, offsetof(mavlink_command_long_stamped_t, command) }, { "confirmation", NULL, MAVLINK_TYPE_UINT8_T, 0, 44, offsetof(mavlink_command_long_stamped_t, confirmation) }, { "param1", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_command_long_stamped_t, param1) }, { "param2", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_command_long_stamped_t, param2) }, { "param3", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_command_long_stamped_t, param3) }, { "param4", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_command_long_stamped_t, param4) }, { "param5", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_command_long_stamped_t, param5) }, { "param6", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_command_long_stamped_t, param6) }, { "param7", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_command_long_stamped_t, param7) }, } }
#define MAVLINK_MESSAGE_INFO_COMPASSMOT_STATUS { 177, "COMPASSMOT_STATUS", 6, { { "throttle", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_compassmot_status_t, throttle) }, { "current", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_compassmot_status_t, current) }, { "interference", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_compassmot_status_t, interference) }, { "CompensationX", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_compassmot_status_t, CompensationX) }, { "CompensationY", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_compassmot_status_t, CompensationY) }, { "CompensationZ", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_compassmot_status_t, CompensationZ) }, } }
#define MAVLINK_MESSAGE_INFO_COMPONENT_PREARM_STATUS { 60025, "COMPONENT_PREARM_STATUS", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_component_prearm_status_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_component_prearm_status_t, target_component) }, { "enabled_flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_component_prearm_status_t, enabled_flags) }, { "fail_flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_component_prearm_status_t, fail_flags) }, } }
#define MAVLINK_MESSAGE_INFO_CONTROL_SYSTEM_STATE { 146, "CONTROL_SYSTEM_STATE", 17, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_control_system_state_t, time_usec) }, { "x_acc", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_control_system_state_t, x_acc) }, { "y_acc", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_control_system_state_t, y_acc) }, { "z_acc", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_control_system_state_t, z_acc) }, { "x_vel", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_control_system_state_t, x_vel) }, { "y_vel", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_control_system_state_t, y_vel) }, { "z_vel", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_control_system_state_t, z_vel) }, { "x_pos", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_control_system_state_t, x_pos) }, { "y_pos", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_control_system_state_t, y_pos) }, { "z_pos", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_control_system_state_t, z_pos) }, { "airspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_control_system_state_t, airspeed) }, { "vel_variance", NULL, MAVLINK_TYPE_FLOAT, 3, 48, offsetof(mavlink_control_system_state_t, vel_variance) }, { "pos_variance", NULL, MAVLINK_TYPE_FLOAT, 3, 60, offsetof(mavlink_control_system_state_t, pos_variance) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 72, offsetof(mavlink_control_system_state_t, q) }, { "roll_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 88, offsetof(mavlink_control_system_state_t, roll_rate) }, { "pitch_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 92, offsetof(mavlink_control_system_state_t, pitch_rate) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 96, offsetof(mavlink_control_system_state_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_CUBEPILOT_FIRMWARE_UPDATE_RESP { 50005, "CUBEPILOT_FIRMWARE_UPDATE_RESP", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_cubepilot_firmware_update_resp_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_cubepilot_firmware_update_resp_t, target_component) }, { "offset", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_cubepilot_firmware_update_resp_t, offset) }, } }
#define MAVLINK_MESSAGE_INFO_CUBEPILOT_FIRMWARE_UPDATE_START { 50004, "CUBEPILOT_FIRMWARE_UPDATE_START", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_cubepilot_firmware_update_start_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_cubepilot_firmware_update_start_t, target_component) }, { "size", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_cubepilot_firmware_update_start_t, size) }, { "crc", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_cubepilot_firmware_update_start_t, crc) }, } }
#define MAVLINK_MESSAGE_INFO_CUBEPILOT_RAW_RC { 50001, "CUBEPILOT_RAW_RC", 1, { { "rc_raw", NULL, MAVLINK_TYPE_UINT8_T, 32, 0, offsetof(mavlink_cubepilot_raw_rc_t, rc_raw) }, } }
#define MAVLINK_MESSAGE_INFO_CURRENT_MODE { 436, "CURRENT_MODE", 3, { { "standard_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_current_mode_t, standard_mode) }, { "custom_mode", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_current_mode_t, custom_mode) }, { "intended_custom_mode", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_current_mode_t, intended_custom_mode) }, } }
#define MAVLINK_MESSAGE_INFO_DATA16 { 169, "DATA16", 3, { { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_data16_t, type) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_data16_t, len) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 16, 2, offsetof(mavlink_data16_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_DATA32 { 170, "DATA32", 3, { { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_data32_t, type) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_data32_t, len) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 32, 2, offsetof(mavlink_data32_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_DATA64 { 171, "DATA64", 3, { { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_data64_t, type) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_data64_t, len) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 64, 2, offsetof(mavlink_data64_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_DATA96 { 172, "DATA96", 3, { { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_data96_t, type) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_data96_t, len) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 96, 2, offsetof(mavlink_data96_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_DATA_STREAM { 67, "DATA_STREAM", 3, { { "stream_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_data_stream_t, stream_id) }, { "message_rate", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_data_stream_t, message_rate) }, { "on_off", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_data_stream_t, on_off) }, } }
#define MAVLINK_MESSAGE_INFO_DATA_TRANSMISSION_HANDSHAKE { 130, "DATA_TRANSMISSION_HANDSHAKE", 7, { { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_data_transmission_handshake_t, type) }, { "size", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_data_transmission_handshake_t, size) }, { "width", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_data_transmission_handshake_t, width) }, { "height", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_data_transmission_handshake_t, height) }, { "packets", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_data_transmission_handshake_t, packets) }, { "payload", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_data_transmission_handshake_t, payload) }, { "jpg_quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_data_transmission_handshake_t, jpg_quality) }, } }
#define MAVLINK_MESSAGE_INFO_DEBUG { 254, "DEBUG", 3, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_debug_t, time_boot_ms) }, { "ind", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_debug_t, ind) }, { "value", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_debug_t, value) }, } }
#define MAVLINK_MESSAGE_INFO_DEBUG_FLOAT_ARRAY { 350, "DEBUG_FLOAT_ARRAY", 4, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_debug_float_array_t, time_usec) }, { "name", NULL, MAVLINK_TYPE_CHAR, 10, 10, offsetof(mavlink_debug_float_array_t, name) }, { "array_id", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_debug_float_array_t, array_id) }, { "data", NULL, MAVLINK_TYPE_FLOAT, 58, 20, offsetof(mavlink_debug_float_array_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_DEBUG_VECT { 250, "DEBUG_VECT", 5, { { "name", NULL, MAVLINK_TYPE_CHAR, 10, 20, offsetof(mavlink_debug_vect_t, name) }, { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_debug_vect_t, time_usec) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_debug_vect_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_debug_vect_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_debug_vect_t, z) }, } }
#define MAVLINK_MESSAGE_INFO_DEEPSTALL { 195, "DEEPSTALL", 10, { { "landing_lat", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_deepstall_t, landing_lat) }, { "landing_lon", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_deepstall_t, landing_lon) }, { "path_lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_deepstall_t, path_lat) }, { "path_lon", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_deepstall_t, path_lon) }, { "arc_entry_lat", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_deepstall_t, arc_entry_lat) }, { "arc_entry_lon", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_deepstall_t, arc_entry_lon) }, { "altitude", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_deepstall_t, altitude) }, { "expected_travel_distance", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_deepstall_t, expected_travel_distance) }, { "cross_track_error", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_deepstall_t, cross_track_error) }, { "stage", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_deepstall_t, stage) }, } }
#define MAVLINK_MESSAGE_INFO_DEVICE_OP_READ { 11000, "DEVICE_OP_READ", 10, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_device_op_read_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_device_op_read_t, target_component) }, { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_device_op_read_t, request_id) }, { "bustype", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_device_op_read_t, bustype) }, { "bus", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_device_op_read_t, bus) }, { "address", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_device_op_read_t, address) }, { "busname", NULL, MAVLINK_TYPE_CHAR, 40, 9, offsetof(mavlink_device_op_read_t, busname) }, { "regstart", NULL, MAVLINK_TYPE_UINT8_T, 0, 49, offsetof(mavlink_device_op_read_t, regstart) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_device_op_read_t, count) }, { "bank", NULL, MAVLINK_TYPE_UINT8_T, 0, 51, offsetof(mavlink_device_op_read_t, bank) }, } }
#define MAVLINK_MESSAGE_INFO_DEVICE_OP_READ_REPLY { 11001, "DEVICE_OP_READ_REPLY", 6, { { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_device_op_read_reply_t, request_id) }, { "result", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_device_op_read_reply_t, result) }, { "regstart", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_device_op_read_reply_t, regstart) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_device_op_read_reply_t, count) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 128, 7, offsetof(mavlink_device_op_read_reply_t, data) }, { "bank", NULL, MAVLINK_TYPE_UINT8_T, 0, 135, offsetof(mavlink_device_op_read_reply_t, bank) }, } }
#define MAVLINK_MESSAGE_INFO_DEVICE_OP_WRITE { 11002, "DEVICE_OP_WRITE", 11, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_device_op_write_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_device_op_write_t, target_component) }, { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_device_op_write_t, request_id) }, { "bustype", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_device_op_write_t, bustype) }, { "bus", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_device_op_write_t, bus) }, { "address", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_device_op_write_t, address) }, { "busname", NULL, MAVLINK_TYPE_CHAR, 40, 9, offsetof(mavlink_device_op_write_t, busname) }, { "regstart", NULL, MAVLINK_TYPE_UINT8_T, 0, 49, offsetof(mavlink_device_op_write_t, regstart) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_device_op_write_t, count) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 128, 51, offsetof(mavlink_device_op_write_t, data) }, { "bank", NULL, MAVLINK_TYPE_UINT8_T, 0, 179, offsetof(mavlink_device_op_write_t, bank) }, } }
#define MAVLINK_MESSAGE_INFO_DEVICE_OP_WRITE_REPLY { 11003, "DEVICE_OP_WRITE_REPLY", 2, { { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_device_op_write_reply_t, request_id) }, { "result", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_device_op_write_reply_t, result) }, } }
#define MAVLINK_MESSAGE_INFO_DIGICAM_CONFIGURE { 154, "DIGICAM_CONFIGURE", 11, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_digicam_configure_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_digicam_configure_t, target_component) }, { "mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_digicam_configure_t, mode) }, { "shutter_speed", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_digicam_configure_t, shutter_speed) }, { "aperture", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_digicam_configure_t, aperture) }, { "iso", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_digicam_configure_t, iso) }, { "exposure_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_digicam_configure_t, exposure_type) }, { "command_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_digicam_configure_t, command_id) }, { "engine_cut_off", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_digicam_configure_t, engine_cut_off) }, { "extra_param", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_digicam_configure_t, extra_param) }, { "extra_value", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_digicam_configure_t, extra_value) }, } }
#define MAVLINK_MESSAGE_INFO_DIGICAM_CONTROL { 155, "DIGICAM_CONTROL", 10, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_digicam_control_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_digicam_control_t, target_component) }, { "session", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_digicam_control_t, session) }, { "zoom_pos", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_digicam_control_t, zoom_pos) }, { "zoom_step", NULL, MAVLINK_TYPE_INT8_T, 0, 8, offsetof(mavlink_digicam_control_t, zoom_step) }, { "focus_lock", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_digicam_control_t, focus_lock) }, { "shot", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_digicam_control_t, shot) }, { "command_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_digicam_control_t, command_id) }, { "extra_param", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_digicam_control_t, extra_param) }, { "extra_value", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_digicam_control_t, extra_value) }, } }
#define MAVLINK_MESSAGE_INFO_DISTANCE_SENSOR { 132, "DISTANCE_SENSOR", 12, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_distance_sensor_t, time_boot_ms) }, { "min_distance", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_distance_sensor_t, min_distance) }, { "max_distance", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_distance_sensor_t, max_distance) }, { "current_distance", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_distance_sensor_t, current_distance) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_distance_sensor_t, type) }, { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_distance_sensor_t, id) }, { "orientation", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_distance_sensor_t, orientation) }, { "covariance", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_distance_sensor_t, covariance) }, { "horizontal_fov", NULL, MAVLINK_TYPE_FLOAT, 0, 14, offsetof(mavlink_distance_sensor_t, horizontal_fov) }, { "vertical_fov", NULL, MAVLINK_TYPE_FLOAT, 0, 18, offsetof(mavlink_distance_sensor_t, vertical_fov) }, { "quaternion", NULL, MAVLINK_TYPE_FLOAT, 4, 22, offsetof(mavlink_distance_sensor_t, quaternion) }, { "signal_quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 38, offsetof(mavlink_distance_sensor_t, signal_quality) }, } }
#define MAVLINK_MESSAGE_INFO_EFI_STATUS { 225, "EFI_STATUS", 19, { { "health", NULL, MAVLINK_TYPE_UINT8_T, 0, 64, offsetof(mavlink_efi_status_t, health) }, { "ecu_index", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_efi_status_t, ecu_index) }, { "rpm", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_efi_status_t, rpm) }, { "fuel_consumed", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_efi_status_t, fuel_consumed) }, { "fuel_flow", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_efi_status_t, fuel_flow) }, { "engine_load", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_efi_status_t, engine_load) }, { "throttle_position", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_efi_status_t, throttle_position) }, { "spark_dwell_time", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_efi_status_t, spark_dwell_time) }, { "barometric_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_efi_status_t, barometric_pressure) }, { "intake_manifold_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_efi_status_t, intake_manifold_pressure) }, { "intake_manifold_temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_efi_status_t, intake_manifold_temperature) }, { "cylinder_head_temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_efi_status_t, cylinder_head_temperature) }, { "ignition_timing", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_efi_status_t, ignition_timing) }, { "injection_time", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_efi_status_t, injection_time) }, { "exhaust_gas_temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_efi_status_t, exhaust_gas_temperature) }, { "throttle_out", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_efi_status_t, throttle_out) }, { "pt_compensation", NULL, MAVLINK_TYPE_FLOAT, 0, 60, offsetof(mavlink_efi_status_t, pt_compensation) }, { "ignition_voltage", NULL, MAVLINK_TYPE_FLOAT, 0, 65, offsetof(mavlink_efi_status_t, ignition_voltage) }, { "fuel_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 69, offsetof(mavlink_efi_status_t, fuel_pressure) }, } }
#define MAVLINK_MESSAGE_INFO_EKF_EXT { 8007, "EKF_EXT", 7, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_ekf_ext_t, timestamp) }, { "Windspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_ekf_ext_t, Windspeed) }, { "WindDir", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_ekf_ext_t, WindDir) }, { "WindZ", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_ekf_ext_t, WindZ) }, { "Airspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_ekf_ext_t, Airspeed) }, { "beta", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_ekf_ext_t, beta) }, { "alpha", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_ekf_ext_t, alpha) }, } }
#define MAVLINK_MESSAGE_INFO_EKF_STATUS_REPORT { 193, "EKF_STATUS_REPORT", 7, { { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_ekf_status_report_t, flags) }, { "velocity_variance", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_ekf_status_report_t, velocity_variance) }, { "pos_horiz_variance", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_ekf_status_report_t, pos_horiz_variance) }, { "pos_vert_variance", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_ekf_status_report_t, pos_vert_variance) }, { "compass_variance", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_ekf_status_report_t, compass_variance) }, { "terrain_alt_variance", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_ekf_status_report_t, terrain_alt_variance) }, { "airspeed_variance", NULL, MAVLINK_TYPE_FLOAT, 0, 22, offsetof(mavlink_ekf_status_report_t, airspeed_variance) }, } }
#define MAVLINK_MESSAGE_INFO_ENCAPSULATED_DATA { 131, "ENCAPSULATED_DATA", 2, { { "seqnr", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_encapsulated_data_t, seqnr) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 253, 2, offsetof(mavlink_encapsulated_data_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_13_TO_16 { 11040, "ESC_TELEMETRY_13_TO_16", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_13_to_16_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_13_to_16_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_13_to_16_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_13_to_16_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_13_to_16_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_13_to_16_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_17_TO_20 { 11041, "ESC_TELEMETRY_17_TO_20", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_17_to_20_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_17_to_20_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_17_to_20_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_17_to_20_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_17_to_20_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_17_to_20_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_1_TO_4 { 11030, "ESC_TELEMETRY_1_TO_4", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_1_to_4_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_1_to_4_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_1_to_4_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_1_to_4_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_1_to_4_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_1_to_4_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_21_TO_24 { 11042, "ESC_TELEMETRY_21_TO_24", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_21_to_24_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_21_to_24_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_21_to_24_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_21_to_24_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_21_to_24_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_21_to_24_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_25_TO_28 { 11043, "ESC_TELEMETRY_25_TO_28", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_25_to_28_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_25_to_28_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_25_to_28_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_25_to_28_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_25_to_28_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_25_to_28_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_29_TO_32 { 11044, "ESC_TELEMETRY_29_TO_32", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_29_to_32_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_29_to_32_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_29_to_32_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_29_to_32_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_29_to_32_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_29_to_32_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_5_TO_8 { 11031, "ESC_TELEMETRY_5_TO_8", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_5_to_8_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_5_to_8_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_5_to_8_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_5_to_8_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_5_to_8_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_5_to_8_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESC_TELEMETRY_9_TO_12 { 11032, "ESC_TELEMETRY_9_TO_12", 6, { { "temperature", NULL, MAVLINK_TYPE_UINT8_T, 4, 40, offsetof(mavlink_esc_telemetry_9_to_12_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 4, 0, offsetof(mavlink_esc_telemetry_9_to_12_t, voltage) }, { "current", NULL, MAVLINK_TYPE_UINT16_T, 4, 8, offsetof(mavlink_esc_telemetry_9_to_12_t, current) }, { "totalcurrent", NULL, MAVLINK_TYPE_UINT16_T, 4, 16, offsetof(mavlink_esc_telemetry_9_to_12_t, totalcurrent) }, { "rpm", NULL, MAVLINK_TYPE_UINT16_T, 4, 24, offsetof(mavlink_esc_telemetry_9_to_12_t, rpm) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 4, 32, offsetof(mavlink_esc_telemetry_9_to_12_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_ESTIMATOR_STATUS { 230, "ESTIMATOR_STATUS", 10, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_estimator_status_t, time_usec) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 40, offsetof(mavlink_estimator_status_t, flags) }, { "vel_ratio", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_estimator_status_t, vel_ratio) }, { "pos_horiz_ratio", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_estimator_status_t, pos_horiz_ratio) }, { "pos_vert_ratio", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_estimator_status_t, pos_vert_ratio) }, { "mag_ratio", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_estimator_status_t, mag_ratio) }, { "hagl_ratio", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_estimator_status_t, hagl_ratio) }, { "tas_ratio", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_estimator_status_t, tas_ratio) }, { "pos_horiz_accuracy", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_estimator_status_t, pos_horiz_accuracy) }, { "pos_vert_accuracy", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_estimator_status_t, pos_vert_accuracy) }, } }
#define MAVLINK_MESSAGE_INFO_EXTENDED_SYS_STATE { 245, "EXTENDED_SYS_STATE", 2, { { "vtol_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_extended_sys_state_t, vtol_state) }, { "landed_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_extended_sys_state_t, landed_state) }, } }
#define MAVLINK_MESSAGE_INFO_FENCE_FETCH_POINT { 161, "FENCE_FETCH_POINT", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_fence_fetch_point_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_fence_fetch_point_t, target_component) }, { "idx", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_fence_fetch_point_t, idx) }, } }
#define MAVLINK_MESSAGE_INFO_FENCE_POINT { 160, "FENCE_POINT", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_fence_point_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_fence_point_t, target_component) }, { "idx", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_fence_point_t, idx) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_fence_point_t, count) }, { "lat", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_fence_point_t, lat) }, { "lng", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_fence_point_t, lng) }, } }
#define MAVLINK_MESSAGE_INFO_FENCE_STATUS { 162, "FENCE_STATUS", 5, { { "breach_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_fence_status_t, breach_status) }, { "breach_count", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_fence_status_t, breach_count) }, { "breach_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_fence_status_t, breach_type) }, { "breach_time", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_fence_status_t, breach_time) }, { "breach_mitigation", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_fence_status_t, breach_mitigation) }, } }
#define MAVLINK_MESSAGE_INFO_FILE_TRANSFER_PROTOCOL { 110, "FILE_TRANSFER_PROTOCOL", 4, { { "target_network", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_file_transfer_protocol_t, target_network) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_file_transfer_protocol_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_file_transfer_protocol_t, target_component) }, { "payload", NULL, MAVLINK_TYPE_UINT8_T, 251, 3, offsetof(mavlink_file_transfer_protocol_t, payload) }, } }
#define MAVLINK_MESSAGE_INFO_FLIGHT_INFORMATION { 264, "FLIGHT_INFORMATION", 4, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 24, offsetof(mavlink_flight_information_t, time_boot_ms) }, { "arming_time_utc", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_flight_information_t, arming_time_utc) }, { "takeoff_time_utc", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_flight_information_t, takeoff_time_utc) }, { "flight_uuid", NULL, MAVLINK_TYPE_UINT64_T, 0, 16, offsetof(mavlink_flight_information_t, flight_uuid) }, } }
#define MAVLINK_MESSAGE_INFO_FOLLOW_TARGET { 144, "FOLLOW_TARGET", 11, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_follow_target_t, timestamp) }, { "est_capabilities", NULL, MAVLINK_TYPE_UINT8_T, 0, 92, offsetof(mavlink_follow_target_t, est_capabilities) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_follow_target_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_follow_target_t, lon) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_follow_target_t, alt) }, { "vel", NULL, MAVLINK_TYPE_FLOAT, 3, 28, offsetof(mavlink_follow_target_t, vel) }, { "acc", NULL, MAVLINK_TYPE_FLOAT, 3, 40, offsetof(mavlink_follow_target_t, acc) }, { "attitude_q", NULL, MAVLINK_TYPE_FLOAT, 4, 52, offsetof(mavlink_follow_target_t, attitude_q) }, { "rates", NULL, MAVLINK_TYPE_FLOAT, 3, 68, offsetof(mavlink_follow_target_t, rates) }, { "position_cov", NULL, MAVLINK_TYPE_FLOAT, 3, 80, offsetof(mavlink_follow_target_t, position_cov) }, { "custom_state", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_follow_target_t, custom_state) }, } }
#define MAVLINK_MESSAGE_INFO_FW_SOARING_DATA { 8011, "FW_SOARING_DATA", 25, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_fw_soaring_data_t, timestamp) }, { "timestampModeChanged", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_fw_soaring_data_t, timestampModeChanged) }, { "xW", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_fw_soaring_data_t, xW) }, { "xR", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_fw_soaring_data_t, xR) }, { "xLat", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_fw_soaring_data_t, xLat) }, { "xLon", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_fw_soaring_data_t, xLon) }, { "VarW", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_fw_soaring_data_t, VarW) }, { "VarR", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_fw_soaring_data_t, VarR) }, { "VarLat", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_fw_soaring_data_t, VarLat) }, { "VarLon", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_fw_soaring_data_t, VarLon) }, { "LoiterRadius", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_fw_soaring_data_t, LoiterRadius) }, { "LoiterDirection", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_fw_soaring_data_t, LoiterDirection) }, { "DistToSoarPoint", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_fw_soaring_data_t, DistToSoarPoint) }, { "vSinkExp", NULL, MAVLINK_TYPE_FLOAT, 0, 60, offsetof(mavlink_fw_soaring_data_t, vSinkExp) }, { "z1_LocalUpdraftSpeed", NULL, MAVLINK_TYPE_FLOAT, 0, 64, offsetof(mavlink_fw_soaring_data_t, z1_LocalUpdraftSpeed) }, { "z2_DeltaRoll", NULL, MAVLINK_TYPE_FLOAT, 0, 68, offsetof(mavlink_fw_soaring_data_t, z2_DeltaRoll) }, { "z1_exp", NULL, MAVLINK_TYPE_FLOAT, 0, 72, offsetof(mavlink_fw_soaring_data_t, z1_exp) }, { "z2_exp", NULL, MAVLINK_TYPE_FLOAT, 0, 76, offsetof(mavlink_fw_soaring_data_t, z2_exp) }, { "ThermalGSNorth", NULL, MAVLINK_TYPE_FLOAT, 0, 80, offsetof(mavlink_fw_soaring_data_t, ThermalGSNorth) }, { "ThermalGSEast", NULL, MAVLINK_TYPE_FLOAT, 0, 84, offsetof(mavlink_fw_soaring_data_t, ThermalGSEast) }, { "TSE_dot", NULL, MAVLINK_TYPE_FLOAT, 0, 88, offsetof(mavlink_fw_soaring_data_t, TSE_dot) }, { "DebugVar1", NULL, MAVLINK_TYPE_FLOAT, 0, 92, offsetof(mavlink_fw_soaring_data_t, DebugVar1) }, { "DebugVar2", NULL, MAVLINK_TYPE_FLOAT, 0, 96, offsetof(mavlink_fw_soaring_data_t, DebugVar2) }, { "ControlMode", NULL, MAVLINK_TYPE_UINT8_T, 0, 100, offsetof(mavlink_fw_soaring_data_t, ControlMode) }, { "valid", NULL, MAVLINK_TYPE_UINT8_T, 0, 101, offsetof(mavlink_fw_soaring_data_t, valid) }, } }
#define MAVLINK_MESSAGE_INFO_GENERATOR_STATUS { 373, "GENERATOR_STATUS", 11, { { "status", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_generator_status_t, status) }, { "generator_speed", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_generator_status_t, generator_speed) }, { "battery_current", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_generator_status_t, battery_current) }, { "load_current", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_generator_status_t, load_current) }, { "power_generated", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_generator_status_t, power_generated) }, { "bus_voltage", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_generator_status_t, bus_voltage) }, { "rectifier_temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 38, offsetof(mavlink_generator_status_t, rectifier_temperature) }, { "bat_current_setpoint", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_generator_status_t, bat_current_setpoint) }, { "generator_temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 40, offsetof(mavlink_generator_status_t, generator_temperature) }, { "runtime", NULL, MAVLINK_TYPE_UINT32_T, 0, 28, offsetof(mavlink_generator_status_t, runtime) }, { "time_until_maintenance", NULL, MAVLINK_TYPE_INT32_T, 0, 32, offsetof(mavlink_generator_status_t, time_until_maintenance) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_CONTROL { 201, "GIMBAL_CONTROL", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_gimbal_control_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_gimbal_control_t, target_component) }, { "demanded_rate_x", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_gimbal_control_t, demanded_rate_x) }, { "demanded_rate_y", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_gimbal_control_t, demanded_rate_y) }, { "demanded_rate_z", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_gimbal_control_t, demanded_rate_z) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_DEVICE_ATTITUDE_STATUS { 285, "GIMBAL_DEVICE_ATTITUDE_STATUS", 12, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 38, offsetof(mavlink_gimbal_device_attitude_status_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 39, offsetof(mavlink_gimbal_device_attitude_status_t, target_component) }, { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gimbal_device_attitude_status_t, time_boot_ms) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_gimbal_device_attitude_status_t, flags) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 4, offsetof(mavlink_gimbal_device_attitude_status_t, q) }, { "angular_velocity_x", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_gimbal_device_attitude_status_t, angular_velocity_x) }, { "angular_velocity_y", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_gimbal_device_attitude_status_t, angular_velocity_y) }, { "angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_gimbal_device_attitude_status_t, angular_velocity_z) }, { "failure_flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 32, offsetof(mavlink_gimbal_device_attitude_status_t, failure_flags) }, { "delta_yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_gimbal_device_attitude_status_t, delta_yaw) }, { "delta_yaw_velocity", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_gimbal_device_attitude_status_t, delta_yaw_velocity) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 48, offsetof(mavlink_gimbal_device_attitude_status_t, gimbal_device_id) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_DEVICE_INFORMATION { 283, "GIMBAL_DEVICE_INFORMATION", 16, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_gimbal_device_information_t, time_boot_ms) }, { "vendor_name", NULL, MAVLINK_TYPE_CHAR, 32, 48, offsetof(mavlink_gimbal_device_information_t, vendor_name) }, { "model_name", NULL, MAVLINK_TYPE_CHAR, 32, 80, offsetof(mavlink_gimbal_device_information_t, model_name) }, { "custom_name", NULL, MAVLINK_TYPE_CHAR, 32, 112, offsetof(mavlink_gimbal_device_information_t, custom_name) }, { "firmware_version", NULL, MAVLINK_TYPE_UINT32_T, 0, 12, offsetof(mavlink_gimbal_device_information_t, firmware_version) }, { "hardware_version", NULL, MAVLINK_TYPE_UINT32_T, 0, 16, offsetof(mavlink_gimbal_device_information_t, hardware_version) }, { "uid", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_gimbal_device_information_t, uid) }, { "cap_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 44, offsetof(mavlink_gimbal_device_information_t, cap_flags) }, { "custom_cap_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 46, offsetof(mavlink_gimbal_device_information_t, custom_cap_flags) }, { "roll_min", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_gimbal_device_information_t, roll_min) }, { "roll_max", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_gimbal_device_information_t, roll_max) }, { "pitch_min", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_gimbal_device_information_t, pitch_min) }, { "pitch_max", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_gimbal_device_information_t, pitch_max) }, { "yaw_min", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_gimbal_device_information_t, yaw_min) }, { "yaw_max", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_gimbal_device_information_t, yaw_max) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 144, offsetof(mavlink_gimbal_device_information_t, gimbal_device_id) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_DEVICE_SET_ATTITUDE { 284, "GIMBAL_DEVICE_SET_ATTITUDE", 7, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_gimbal_device_set_attitude_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_gimbal_device_set_attitude_t, target_component) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_gimbal_device_set_attitude_t, flags) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 0, offsetof(mavlink_gimbal_device_set_attitude_t, q) }, { "angular_velocity_x", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_gimbal_device_set_attitude_t, angular_velocity_x) }, { "angular_velocity_y", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_gimbal_device_set_attitude_t, angular_velocity_y) }, { "angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_gimbal_device_set_attitude_t, angular_velocity_z) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_INFORMATION { 280, "GIMBAL_MANAGER_INFORMATION", 9, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gimbal_manager_information_t, time_boot_ms) }, { "cap_flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_gimbal_manager_information_t, cap_flags) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_gimbal_manager_information_t, gimbal_device_id) }, { "roll_min", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_gimbal_manager_information_t, roll_min) }, { "roll_max", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_gimbal_manager_information_t, roll_max) }, { "pitch_min", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_gimbal_manager_information_t, pitch_min) }, { "pitch_max", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_gimbal_manager_information_t, pitch_max) }, { "yaw_min", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_gimbal_manager_information_t, yaw_min) }, { "yaw_max", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_gimbal_manager_information_t, yaw_max) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_SET_ATTITUDE { 282, "GIMBAL_MANAGER_SET_ATTITUDE", 8, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_gimbal_manager_set_attitude_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_gimbal_manager_set_attitude_t, target_component) }, { "flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gimbal_manager_set_attitude_t, flags) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_gimbal_manager_set_attitude_t, gimbal_device_id) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 4, offsetof(mavlink_gimbal_manager_set_attitude_t, q) }, { "angular_velocity_x", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_gimbal_manager_set_attitude_t, angular_velocity_x) }, { "angular_velocity_y", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_gimbal_manager_set_attitude_t, angular_velocity_y) }, { "angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_gimbal_manager_set_attitude_t, angular_velocity_z) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_SET_MANUAL_CONTROL { 288, "GIMBAL_MANAGER_SET_MANUAL_CONTROL", 8, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_gimbal_manager_set_manual_control_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_gimbal_manager_set_manual_control_t, target_component) }, { "flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gimbal_manager_set_manual_control_t, flags) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_gimbal_manager_set_manual_control_t, gimbal_device_id) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_gimbal_manager_set_manual_control_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_gimbal_manager_set_manual_control_t, yaw) }, { "pitch_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_gimbal_manager_set_manual_control_t, pitch_rate) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_gimbal_manager_set_manual_control_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_SET_PITCHYAW { 287, "GIMBAL_MANAGER_SET_PITCHYAW", 8, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, target_component) }, { "flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, flags) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, gimbal_device_id) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, yaw) }, { "pitch_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, pitch_rate) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_gimbal_manager_set_pitchyaw_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_MANAGER_STATUS { 281, "GIMBAL_MANAGER_STATUS", 7, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gimbal_manager_status_t, time_boot_ms) }, { "flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_gimbal_manager_status_t, flags) }, { "gimbal_device_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_gimbal_manager_status_t, gimbal_device_id) }, { "primary_control_sysid", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_gimbal_manager_status_t, primary_control_sysid) }, { "primary_control_compid", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_gimbal_manager_status_t, primary_control_compid) }, { "secondary_control_sysid", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_gimbal_manager_status_t, secondary_control_sysid) }, { "secondary_control_compid", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_gimbal_manager_status_t, secondary_control_compid) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_REPORT { 200, "GIMBAL_REPORT", 12, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_gimbal_report_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 41, offsetof(mavlink_gimbal_report_t, target_component) }, { "delta_time", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_gimbal_report_t, delta_time) }, { "delta_angle_x", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_gimbal_report_t, delta_angle_x) }, { "delta_angle_y", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_gimbal_report_t, delta_angle_y) }, { "delta_angle_z", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_gimbal_report_t, delta_angle_z) }, { "delta_velocity_x", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_gimbal_report_t, delta_velocity_x) }, { "delta_velocity_y", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_gimbal_report_t, delta_velocity_y) }, { "delta_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_gimbal_report_t, delta_velocity_z) }, { "joint_roll", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_gimbal_report_t, joint_roll) }, { "joint_el", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_gimbal_report_t, joint_el) }, { "joint_az", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_gimbal_report_t, joint_az) }, } }
#define MAVLINK_MESSAGE_INFO_GIMBAL_TORQUE_CMD_REPORT { 214, "GIMBAL_TORQUE_CMD_REPORT", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_gimbal_torque_cmd_report_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_gimbal_torque_cmd_report_t, target_component) }, { "rl_torque_cmd", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_gimbal_torque_cmd_report_t, rl_torque_cmd) }, { "el_torque_cmd", NULL, MAVLINK_TYPE_INT16_T, 0, 2, offsetof(mavlink_gimbal_torque_cmd_report_t, el_torque_cmd) }, { "az_torque_cmd", NULL, MAVLINK_TYPE_INT16_T, 0, 4, offsetof(mavlink_gimbal_torque_cmd_report_t, az_torque_cmd) }, } }
#define MAVLINK_MESSAGE_INFO_GLOBAL_POSITION_INT { 33, "GLOBAL_POSITION_INT", 9, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_global_position_int_t, time_boot_ms) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_global_position_int_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_global_position_int_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_global_position_int_t, alt) }, { "relative_alt", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_global_position_int_t, relative_alt) }, { "vx", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_global_position_int_t, vx) }, { "vy", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_global_position_int_t, vy) }, { "vz", NULL, MAVLINK_TYPE_INT16_T, 0, 24, offsetof(mavlink_global_position_int_t, vz) }, { "hdg", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_global_position_int_t, hdg) }, } }
#define MAVLINK_MESSAGE_INFO_GLOBAL_POSITION_INT_COV { 63, "GLOBAL_POSITION_INT_COV", 10, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_global_position_int_cov_t, time_usec) }, { "estimator_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 180, offsetof(mavlink_global_position_int_cov_t, estimator_type) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_global_position_int_cov_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_global_position_int_cov_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_global_position_int_cov_t, alt) }, { "relative_alt", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_global_position_int_cov_t, relative_alt) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_global_position_int_cov_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_global_position_int_cov_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_global_position_int_cov_t, vz) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 36, 36, offsetof(mavlink_global_position_int_cov_t, covariance) }, } }
#define MAVLINK_MESSAGE_INFO_GLOBAL_VISION_POSITION_ESTIMATE { 101, "GLOBAL_VISION_POSITION_ESTIMATE", 9, { { "usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_global_vision_position_estimate_t, usec) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_global_vision_position_estimate_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_global_vision_position_estimate_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_global_vision_position_estimate_t, z) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_global_vision_position_estimate_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_global_vision_position_estimate_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_global_vision_position_estimate_t, yaw) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 21, 32, offsetof(mavlink_global_vision_position_estimate_t, covariance) }, { "reset_counter", NULL, MAVLINK_TYPE_UINT8_T, 0, 116, offsetof(mavlink_global_vision_position_estimate_t, reset_counter) }, } }
#define MAVLINK_MESSAGE_INFO_GNSS_INTEGRITY { 441, "GNSS_INTEGRITY", 12, { { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_gnss_integrity_t, id) }, { "system_errors", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gnss_integrity_t, system_errors) }, { "authentication_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_gnss_integrity_t, authentication_state) }, { "jamming_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_gnss_integrity_t, jamming_state) }, { "spoofing_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_gnss_integrity_t, spoofing_state) }, { "raim_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_gnss_integrity_t, raim_state) }, { "raim_hfom", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_gnss_integrity_t, raim_hfom) }, { "raim_vfom", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_gnss_integrity_t, raim_vfom) }, { "corrections_quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_gnss_integrity_t, corrections_quality) }, { "system_status_summary", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_gnss_integrity_t, system_status_summary) }, { "gnss_signal_quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 15, offsetof(mavlink_gnss_integrity_t, gnss_signal_quality) }, { "post_processing_quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_gnss_integrity_t, post_processing_quality) }, } }
#define MAVLINK_MESSAGE_INFO_GOPRO_GET_REQUEST { 216, "GOPRO_GET_REQUEST", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gopro_get_request_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_gopro_get_request_t, target_component) }, { "cmd_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_gopro_get_request_t, cmd_id) }, } }
#define MAVLINK_MESSAGE_INFO_GOPRO_GET_RESPONSE { 217, "GOPRO_GET_RESPONSE", 3, { { "cmd_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gopro_get_response_t, cmd_id) }, { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_gopro_get_response_t, status) }, { "value", NULL, MAVLINK_TYPE_UINT8_T, 4, 2, offsetof(mavlink_gopro_get_response_t, value) }, } }
#define MAVLINK_MESSAGE_INFO_GOPRO_HEARTBEAT { 215, "GOPRO_HEARTBEAT", 3, { { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gopro_heartbeat_t, status) }, { "capture_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_gopro_heartbeat_t, capture_mode) }, { "flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_gopro_heartbeat_t, flags) }, } }
#define MAVLINK_MESSAGE_INFO_GOPRO_SET_REQUEST { 218, "GOPRO_SET_REQUEST", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gopro_set_request_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_gopro_set_request_t, target_component) }, { "cmd_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_gopro_set_request_t, cmd_id) }, { "value", NULL, MAVLINK_TYPE_UINT8_T, 4, 3, offsetof(mavlink_gopro_set_request_t, value) }, } }
#define MAVLINK_MESSAGE_INFO_GOPRO_SET_RESPONSE { 219, "GOPRO_SET_RESPONSE", 2, { { "cmd_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gopro_set_response_t, cmd_id) }, { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_gopro_set_response_t, status) }, } }
#define MAVLINK_MESSAGE_INFO_GPS2_RAW { 124, "GPS2_RAW", 18, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_gps2_raw_t, time_usec) }, { "fix_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_gps2_raw_t, fix_type) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_gps2_raw_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_gps2_raw_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_gps2_raw_t, alt) }, { "eph", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_gps2_raw_t, eph) }, { "epv", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_gps2_raw_t, epv) }, { "vel", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_gps2_raw_t, vel) }, { "cog", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_gps2_raw_t, cog) }, { "satellites_visible", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_gps2_raw_t, satellites_visible) }, { "dgps_numch", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_gps2_raw_t, dgps_numch) }, { "dgps_age", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_gps2_raw_t, dgps_age) }, { "yaw", NULL, MAVLINK_TYPE_UINT16_T, 0, 35, offsetof(mavlink_gps2_raw_t, yaw) }, { "alt_ellipsoid", NULL, MAVLINK_TYPE_INT32_T, 0, 37, offsetof(mavlink_gps2_raw_t, alt_ellipsoid) }, { "h_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 41, offsetof(mavlink_gps2_raw_t, h_acc) }, { "v_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 45, offsetof(mavlink_gps2_raw_t, v_acc) }, { "vel_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 49, offsetof(mavlink_gps2_raw_t, vel_acc) }, { "hdg_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 53, offsetof(mavlink_gps2_raw_t, hdg_acc) }, } }
#define MAVLINK_MESSAGE_INFO_GPS2_RTK { 128, "GPS2_RTK", 13, { { "time_last_baseline_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gps2_rtk_t, time_last_baseline_ms) }, { "rtk_receiver_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_gps2_rtk_t, rtk_receiver_id) }, { "wn", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_gps2_rtk_t, wn) }, { "tow", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_gps2_rtk_t, tow) }, { "rtk_health", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_gps2_rtk_t, rtk_health) }, { "rtk_rate", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_gps2_rtk_t, rtk_rate) }, { "nsats", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_gps2_rtk_t, nsats) }, { "baseline_coords_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_gps2_rtk_t, baseline_coords_type) }, { "baseline_a_mm", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_gps2_rtk_t, baseline_a_mm) }, { "baseline_b_mm", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_gps2_rtk_t, baseline_b_mm) }, { "baseline_c_mm", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_gps2_rtk_t, baseline_c_mm) }, { "accuracy", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_gps2_rtk_t, accuracy) }, { "iar_num_hypotheses", NULL, MAVLINK_TYPE_INT32_T, 0, 24, offsetof(mavlink_gps2_rtk_t, iar_num_hypotheses) }, } }
#define MAVLINK_MESSAGE_INFO_GPS_GLOBAL_ORIGIN { 49, "GPS_GLOBAL_ORIGIN", 4, { { "latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_gps_global_origin_t, latitude) }, { "longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_gps_global_origin_t, longitude) }, { "altitude", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_gps_global_origin_t, altitude) }, { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 12, offsetof(mavlink_gps_global_origin_t, time_usec) }, } }
#define MAVLINK_MESSAGE_INFO_GPS_INJECT_DATA { 123, "GPS_INJECT_DATA", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gps_inject_data_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_gps_inject_data_t, target_component) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_gps_inject_data_t, len) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 110, 3, offsetof(mavlink_gps_inject_data_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_GPS_INPUT { 232, "GPS_INPUT", 19, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_gps_input_t, time_usec) }, { "gps_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 60, offsetof(mavlink_gps_input_t, gps_id) }, { "ignore_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 56, offsetof(mavlink_gps_input_t, ignore_flags) }, { "time_week_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_gps_input_t, time_week_ms) }, { "time_week", NULL, MAVLINK_TYPE_UINT16_T, 0, 58, offsetof(mavlink_gps_input_t, time_week) }, { "fix_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 61, offsetof(mavlink_gps_input_t, fix_type) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_gps_input_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_gps_input_t, lon) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_gps_input_t, alt) }, { "hdop", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_gps_input_t, hdop) }, { "vdop", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_gps_input_t, vdop) }, { "vn", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_gps_input_t, vn) }, { "ve", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_gps_input_t, ve) }, { "vd", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_gps_input_t, vd) }, { "speed_accuracy", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_gps_input_t, speed_accuracy) }, { "horiz_accuracy", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_gps_input_t, horiz_accuracy) }, { "vert_accuracy", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_gps_input_t, vert_accuracy) }, { "satellites_visible", NULL, MAVLINK_TYPE_UINT8_T, 0, 62, offsetof(mavlink_gps_input_t, satellites_visible) }, { "yaw", NULL, MAVLINK_TYPE_UINT16_T, 0, 63, offsetof(mavlink_gps_input_t, yaw) }, } }
#define MAVLINK_MESSAGE_INFO_GPS_RAW_INT { 24, "GPS_RAW_INT", 16, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_gps_raw_int_t, time_usec) }, { "fix_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_gps_raw_int_t, fix_type) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_gps_raw_int_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_gps_raw_int_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_gps_raw_int_t, alt) }, { "eph", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_gps_raw_int_t, eph) }, { "epv", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_gps_raw_int_t, epv) }, { "vel", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_gps_raw_int_t, vel) }, { "cog", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_gps_raw_int_t, cog) }, { "satellites_visible", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_gps_raw_int_t, satellites_visible) }, { "alt_ellipsoid", NULL, MAVLINK_TYPE_INT32_T, 0, 30, offsetof(mavlink_gps_raw_int_t, alt_ellipsoid) }, { "h_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 34, offsetof(mavlink_gps_raw_int_t, h_acc) }, { "v_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 38, offsetof(mavlink_gps_raw_int_t, v_acc) }, { "vel_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 42, offsetof(mavlink_gps_raw_int_t, vel_acc) }, { "hdg_acc", NULL, MAVLINK_TYPE_UINT32_T, 0, 46, offsetof(mavlink_gps_raw_int_t, hdg_acc) }, { "yaw", NULL, MAVLINK_TYPE_UINT16_T, 0, 50, offsetof(mavlink_gps_raw_int_t, yaw) }, } }
#define MAVLINK_MESSAGE_INFO_GPS_RTCM_DATA { 233, "GPS_RTCM_DATA", 3, { { "flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gps_rtcm_data_t, flags) }, { "len", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_gps_rtcm_data_t, len) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 180, 2, offsetof(mavlink_gps_rtcm_data_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_GPS_RTK { 127, "GPS_RTK", 13, { { "time_last_baseline_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_gps_rtk_t, time_last_baseline_ms) }, { "rtk_receiver_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_gps_rtk_t, rtk_receiver_id) }, { "wn", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_gps_rtk_t, wn) }, { "tow", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_gps_rtk_t, tow) }, { "rtk_health", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_gps_rtk_t, rtk_health) }, { "rtk_rate", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_gps_rtk_t, rtk_rate) }, { "nsats", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_gps_rtk_t, nsats) }, { "baseline_coords_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_gps_rtk_t, baseline_coords_type) }, { "baseline_a_mm", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_gps_rtk_t, baseline_a_mm) }, { "baseline_b_mm", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_gps_rtk_t, baseline_b_mm) }, { "baseline_c_mm", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_gps_rtk_t, baseline_c_mm) }, { "accuracy", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_gps_rtk_t, accuracy) }, { "iar_num_hypotheses", NULL, MAVLINK_TYPE_INT32_T, 0, 24, offsetof(mavlink_gps_rtk_t, iar_num_hypotheses) }, } }
#define MAVLINK_MESSAGE_INFO_GPS_STATUS { 25, "GPS_STATUS", 6, { { "satellites_visible", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_gps_status_t, satellites_visible) }, { "satellite_prn", NULL, MAVLINK_TYPE_UINT8_T, 20, 1, offsetof(mavlink_gps_status_t, satellite_prn) }, { "satellite_used", NULL, MAVLINK_TYPE_UINT8_T, 20, 21, offsetof(mavlink_gps_status_t, satellite_used) }, { "satellite_elevation", NULL, MAVLINK_TYPE_UINT8_T, 20, 41, offsetof(mavlink_gps_status_t, satellite_elevation) }, { "satellite_azimuth", NULL, MAVLINK_TYPE_UINT8_T, 20, 61, offsetof(mavlink_gps_status_t, satellite_azimuth) }, { "satellite_snr", NULL, MAVLINK_TYPE_UINT8_T, 20, 81, offsetof(mavlink_gps_status_t, satellite_snr) }, } }
#define MAVLINK_MESSAGE_INFO_GSM_LINK_STATUS { 8014, "GSM_LINK_STATUS", 7, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_gsm_link_status_t, timestamp) }, { "gsm_modem_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_gsm_link_status_t, gsm_modem_type) }, { "gsm_link_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_gsm_link_status_t, gsm_link_type) }, { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_gsm_link_status_t, rssi) }, { "rsrp_rscp", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_gsm_link_status_t, rsrp_rscp) }, { "sinr_ecio", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_gsm_link_status_t, sinr_ecio) }, { "rsrq", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_gsm_link_status_t, rsrq) }, } }
#define MAVLINK_MESSAGE_INFO_HEARTBEAT { 0, "HEARTBEAT", 6, { { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_heartbeat_t, type) }, { "autopilot", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_heartbeat_t, autopilot) }, { "base_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_heartbeat_t, base_mode) }, { "custom_mode", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_heartbeat_t, custom_mode) }, { "system_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_heartbeat_t, system_status) }, { "mavlink_version", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_heartbeat_t, mavlink_version) }, } }
#define MAVLINK_MESSAGE_INFO_HERELINK_TELEM { 50003, "HERELINK_TELEM", 7, { { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_herelink_telem_t, rssi) }, { "snr", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_herelink_telem_t, snr) }, { "rf_freq", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_herelink_telem_t, rf_freq) }, { "link_bw", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_herelink_telem_t, link_bw) }, { "link_rate", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_herelink_telem_t, link_rate) }, { "cpu_temp", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_herelink_telem_t, cpu_temp) }, { "board_temp", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_herelink_telem_t, board_temp) }, } }
#define MAVLINK_MESSAGE_INFO_HERELINK_VIDEO_STREAM_INFORMATION { 50002, "HERELINK_VIDEO_STREAM_INFORMATION", 8, { { "camera_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_herelink_video_stream_information_t, camera_id) }, { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 15, offsetof(mavlink_herelink_video_stream_information_t, status) }, { "framerate", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_herelink_video_stream_information_t, framerate) }, { "resolution_h", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_herelink_video_stream_information_t, resolution_h) }, { "resolution_v", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_herelink_video_stream_information_t, resolution_v) }, { "bitrate", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_herelink_video_stream_information_t, bitrate) }, { "rotation", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_herelink_video_stream_information_t, rotation) }, { "uri", NULL, MAVLINK_TYPE_CHAR, 230, 16, offsetof(mavlink_herelink_video_stream_information_t, uri) }, } }
#define MAVLINK_MESSAGE_INFO_HIGHRES_IMU { 105, "HIGHRES_IMU", 16, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_highres_imu_t, time_usec) }, { "xacc", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_highres_imu_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_highres_imu_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_highres_imu_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_highres_imu_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_highres_imu_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_highres_imu_t, zgyro) }, { "xmag", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_highres_imu_t, xmag) }, { "ymag", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_highres_imu_t, ymag) }, { "zmag", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_highres_imu_t, zmag) }, { "abs_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_highres_imu_t, abs_pressure) }, { "diff_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_highres_imu_t, diff_pressure) }, { "pressure_alt", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_highres_imu_t, pressure_alt) }, { "temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_highres_imu_t, temperature) }, { "fields_updated", NULL, MAVLINK_TYPE_UINT16_T, 0, 60, offsetof(mavlink_highres_imu_t, fields_updated) }, { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 62, offsetof(mavlink_highres_imu_t, id) }, } }
#define MAVLINK_MESSAGE_INFO_HIGH_LATENCY { 234, "HIGH_LATENCY", 24, { { "base_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_high_latency_t, base_mode) }, { "custom_mode", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_high_latency_t, custom_mode) }, { "landed_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 27, offsetof(mavlink_high_latency_t, landed_state) }, { "roll", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_high_latency_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_high_latency_t, pitch) }, { "heading", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_high_latency_t, heading) }, { "throttle", NULL, MAVLINK_TYPE_INT8_T, 0, 28, offsetof(mavlink_high_latency_t, throttle) }, { "heading_sp", NULL, MAVLINK_TYPE_INT16_T, 0, 18, offsetof(mavlink_high_latency_t, heading_sp) }, { "latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_high_latency_t, latitude) }, { "longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_high_latency_t, longitude) }, { "altitude_amsl", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_high_latency_t, altitude_amsl) }, { "altitude_sp", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_high_latency_t, altitude_sp) }, { "airspeed", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_high_latency_t, airspeed) }, { "airspeed_sp", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_high_latency_t, airspeed_sp) }, { "groundspeed", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_high_latency_t, groundspeed) }, { "climb_rate", NULL, MAVLINK_TYPE_INT8_T, 0, 32, offsetof(mavlink_high_latency_t, climb_rate) }, { "gps_nsat", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_high_latency_t, gps_nsat) }, { "gps_fix_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_high_latency_t, gps_fix_type) }, { "battery_remaining", NULL, MAVLINK_TYPE_UINT8_T, 0, 35, offsetof(mavlink_high_latency_t, battery_remaining) }, { "temperature", NULL, MAVLINK_TYPE_INT8_T, 0, 36, offsetof(mavlink_high_latency_t, temperature) }, { "temperature_air", NULL, MAVLINK_TYPE_INT8_T, 0, 37, offsetof(mavlink_high_latency_t, temperature_air) }, { "failsafe", NULL, MAVLINK_TYPE_UINT8_T, 0, 38, offsetof(mavlink_high_latency_t, failsafe) }, { "wp_num", NULL, MAVLINK_TYPE_UINT8_T, 0, 39, offsetof(mavlink_high_latency_t, wp_num) }, { "wp_distance", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_high_latency_t, wp_distance) }, } }
#define MAVLINK_MESSAGE_INFO_HIGH_LATENCY2 { 235, "HIGH_LATENCY2", 27, { { "timestamp", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_high_latency2_t, timestamp) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_high_latency2_t, type) }, { "autopilot", NULL, MAVLINK_TYPE_UINT8_T, 0, 25, offsetof(mavlink_high_latency2_t, autopilot) }, { "custom_mode", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_high_latency2_t, custom_mode) }, { "latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_high_latency2_t, latitude) }, { "longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_high_latency2_t, longitude) }, { "altitude", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_high_latency2_t, altitude) }, { "target_altitude", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_high_latency2_t, target_altitude) }, { "heading", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_high_latency2_t, heading) }, { "target_heading", NULL, MAVLINK_TYPE_UINT8_T, 0, 27, offsetof(mavlink_high_latency2_t, target_heading) }, { "target_distance", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_high_latency2_t, target_distance) }, { "throttle", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_high_latency2_t, throttle) }, { "airspeed", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_high_latency2_t, airspeed) }, { "airspeed_sp", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_high_latency2_t, airspeed_sp) }, { "groundspeed", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_high_latency2_t, groundspeed) }, { "windspeed", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_high_latency2_t, windspeed) }, { "wind_heading", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_high_latency2_t, wind_heading) }, { "eph", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_high_latency2_t, eph) }, { "epv", NULL, MAVLINK_TYPE_UINT8_T, 0, 35, offsetof(mavlink_high_latency2_t, epv) }, { "temperature_air", NULL, MAVLINK_TYPE_INT8_T, 0, 36, offsetof(mavlink_high_latency2_t, temperature_air) }, { "climb_rate", NULL, MAVLINK_TYPE_INT8_T, 0, 37, offsetof(mavlink_high_latency2_t, climb_rate) }, { "battery", NULL, MAVLINK_TYPE_INT8_T, 0, 38, offsetof(mavlink_high_latency2_t, battery) }, { "wp_num", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_high_latency2_t, wp_num) }, { "failure_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_high_latency2_t, failure_flags) }, { "custom0", NULL, MAVLINK_TYPE_INT8_T, 0, 39, offsetof(mavlink_high_latency2_t, custom0) }, { "custom1", NULL, MAVLINK_TYPE_INT8_T, 0, 40, offsetof(mavlink_high_latency2_t, custom1) }, { "custom2", NULL, MAVLINK_TYPE_INT8_T, 0, 41, offsetof(mavlink_high_latency2_t, custom2) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_ACTUATOR_CONTROLS { 93, "HIL_ACTUATOR_CONTROLS", 4, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_actuator_controls_t, time_usec) }, { "controls", NULL, MAVLINK_TYPE_FLOAT, 16, 16, offsetof(mavlink_hil_actuator_controls_t, controls) }, { "mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 80, offsetof(mavlink_hil_actuator_controls_t, mode) }, { "flags", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_hil_actuator_controls_t, flags) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_CONTROLS { 91, "HIL_CONTROLS", 11, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_controls_t, time_usec) }, { "roll_ailerons", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_hil_controls_t, roll_ailerons) }, { "pitch_elevator", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_hil_controls_t, pitch_elevator) }, { "yaw_rudder", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_hil_controls_t, yaw_rudder) }, { "throttle", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_hil_controls_t, throttle) }, { "aux1", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_hil_controls_t, aux1) }, { "aux2", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_hil_controls_t, aux2) }, { "aux3", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_hil_controls_t, aux3) }, { "aux4", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_hil_controls_t, aux4) }, { "mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_hil_controls_t, mode) }, { "nav_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 41, offsetof(mavlink_hil_controls_t, nav_mode) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_GPS { 113, "HIL_GPS", 15, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_gps_t, time_usec) }, { "fix_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_hil_gps_t, fix_type) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_hil_gps_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_hil_gps_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_hil_gps_t, alt) }, { "eph", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_hil_gps_t, eph) }, { "epv", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_hil_gps_t, epv) }, { "vel", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_hil_gps_t, vel) }, { "vn", NULL, MAVLINK_TYPE_INT16_T, 0, 26, offsetof(mavlink_hil_gps_t, vn) }, { "ve", NULL, MAVLINK_TYPE_INT16_T, 0, 28, offsetof(mavlink_hil_gps_t, ve) }, { "vd", NULL, MAVLINK_TYPE_INT16_T, 0, 30, offsetof(mavlink_hil_gps_t, vd) }, { "cog", NULL, MAVLINK_TYPE_UINT16_T, 0, 32, offsetof(mavlink_hil_gps_t, cog) }, { "satellites_visible", NULL, MAVLINK_TYPE_UINT8_T, 0, 35, offsetof(mavlink_hil_gps_t, satellites_visible) }, { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_hil_gps_t, id) }, { "yaw", NULL, MAVLINK_TYPE_UINT16_T, 0, 37, offsetof(mavlink_hil_gps_t, yaw) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_OPTICAL_FLOW { 114, "HIL_OPTICAL_FLOW", 12, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_optical_flow_t, time_usec) }, { "sensor_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_hil_optical_flow_t, sensor_id) }, { "integration_time_us", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_hil_optical_flow_t, integration_time_us) }, { "integrated_x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_hil_optical_flow_t, integrated_x) }, { "integrated_y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_hil_optical_flow_t, integrated_y) }, { "integrated_xgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_hil_optical_flow_t, integrated_xgyro) }, { "integrated_ygyro", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_hil_optical_flow_t, integrated_ygyro) }, { "integrated_zgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_hil_optical_flow_t, integrated_zgyro) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 40, offsetof(mavlink_hil_optical_flow_t, temperature) }, { "quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 43, offsetof(mavlink_hil_optical_flow_t, quality) }, { "time_delta_distance_us", NULL, MAVLINK_TYPE_UINT32_T, 0, 32, offsetof(mavlink_hil_optical_flow_t, time_delta_distance_us) }, { "distance", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_hil_optical_flow_t, distance) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_RC_INPUTS_RAW { 92, "HIL_RC_INPUTS_RAW", 14, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_rc_inputs_raw_t, time_usec) }, { "chan1_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_hil_rc_inputs_raw_t, chan1_raw) }, { "chan2_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_hil_rc_inputs_raw_t, chan2_raw) }, { "chan3_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_hil_rc_inputs_raw_t, chan3_raw) }, { "chan4_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_hil_rc_inputs_raw_t, chan4_raw) }, { "chan5_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_hil_rc_inputs_raw_t, chan5_raw) }, { "chan6_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_hil_rc_inputs_raw_t, chan6_raw) }, { "chan7_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_hil_rc_inputs_raw_t, chan7_raw) }, { "chan8_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_hil_rc_inputs_raw_t, chan8_raw) }, { "chan9_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_hil_rc_inputs_raw_t, chan9_raw) }, { "chan10_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_hil_rc_inputs_raw_t, chan10_raw) }, { "chan11_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_hil_rc_inputs_raw_t, chan11_raw) }, { "chan12_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_hil_rc_inputs_raw_t, chan12_raw) }, { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_hil_rc_inputs_raw_t, rssi) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_SENSOR { 107, "HIL_SENSOR", 16, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_sensor_t, time_usec) }, { "xacc", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_hil_sensor_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_hil_sensor_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_hil_sensor_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_hil_sensor_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_hil_sensor_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_hil_sensor_t, zgyro) }, { "xmag", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_hil_sensor_t, xmag) }, { "ymag", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_hil_sensor_t, ymag) }, { "zmag", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_hil_sensor_t, zmag) }, { "abs_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_hil_sensor_t, abs_pressure) }, { "diff_pressure", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_hil_sensor_t, diff_pressure) }, { "pressure_alt", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_hil_sensor_t, pressure_alt) }, { "temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_hil_sensor_t, temperature) }, { "fields_updated", NULL, MAVLINK_TYPE_UINT32_T, 0, 60, offsetof(mavlink_hil_sensor_t, fields_updated) }, { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 64, offsetof(mavlink_hil_sensor_t, id) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_STATE { 90, "HIL_STATE", 16, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_state_t, time_usec) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_hil_state_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_hil_state_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_hil_state_t, yaw) }, { "rollspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_hil_state_t, rollspeed) }, { "pitchspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_hil_state_t, pitchspeed) }, { "yawspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_hil_state_t, yawspeed) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 32, offsetof(mavlink_hil_state_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 36, offsetof(mavlink_hil_state_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 40, offsetof(mavlink_hil_state_t, alt) }, { "vx", NULL, MAVLINK_TYPE_INT16_T, 0, 44, offsetof(mavlink_hil_state_t, vx) }, { "vy", NULL, MAVLINK_TYPE_INT16_T, 0, 46, offsetof(mavlink_hil_state_t, vy) }, { "vz", NULL, MAVLINK_TYPE_INT16_T, 0, 48, offsetof(mavlink_hil_state_t, vz) }, { "xacc", NULL, MAVLINK_TYPE_INT16_T, 0, 50, offsetof(mavlink_hil_state_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_INT16_T, 0, 52, offsetof(mavlink_hil_state_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_INT16_T, 0, 54, offsetof(mavlink_hil_state_t, zacc) }, } }
#define MAVLINK_MESSAGE_INFO_HIL_STATE_QUATERNION { 115, "HIL_STATE_QUATERNION", 16, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_hil_state_quaternion_t, time_usec) }, { "attitude_quaternion", NULL, MAVLINK_TYPE_FLOAT, 4, 8, offsetof(mavlink_hil_state_quaternion_t, attitude_quaternion) }, { "rollspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_hil_state_quaternion_t, rollspeed) }, { "pitchspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_hil_state_quaternion_t, pitchspeed) }, { "yawspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_hil_state_quaternion_t, yawspeed) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 36, offsetof(mavlink_hil_state_quaternion_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 40, offsetof(mavlink_hil_state_quaternion_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 44, offsetof(mavlink_hil_state_quaternion_t, alt) }, { "vx", NULL, MAVLINK_TYPE_INT16_T, 0, 48, offsetof(mavlink_hil_state_quaternion_t, vx) }, { "vy", NULL, MAVLINK_TYPE_INT16_T, 0, 50, offsetof(mavlink_hil_state_quaternion_t, vy) }, { "vz", NULL, MAVLINK_TYPE_INT16_T, 0, 52, offsetof(mavlink_hil_state_quaternion_t, vz) }, { "ind_airspeed", NULL, MAVLINK_TYPE_UINT16_T, 0, 54, offsetof(mavlink_hil_state_quaternion_t, ind_airspeed) }, { "true_airspeed", NULL, MAVLINK_TYPE_UINT16_T, 0, 56, offsetof(mavlink_hil_state_quaternion_t, true_airspeed) }, { "xacc", NULL, MAVLINK_TYPE_INT16_T, 0, 58, offsetof(mavlink_hil_state_quaternion_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_INT16_T, 0, 60, offsetof(mavlink_hil_state_quaternion_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_INT16_T, 0, 62, offsetof(mavlink_hil_state_quaternion_t, zacc) }, } }
#define MAVLINK_MESSAGE_INFO_HOME_POSITION { 242, "HOME_POSITION", 11, { { "latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_home_position_t, latitude) }, { "longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_home_position_t, longitude) }, { "altitude", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_home_position_t, altitude) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_home_position_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_home_position_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_home_position_t, z) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 24, offsetof(mavlink_home_position_t, q) }, { "approach_x", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_home_position_t, approach_x) }, { "approach_y", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_home_position_t, approach_y) }, { "approach_z", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_home_position_t, approach_z) }, { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 52, offsetof(mavlink_home_position_t, time_usec) }, } }
#define MAVLINK_MESSAGE_INFO_HWSTATUS { 165, "HWSTATUS", 2, { { "Vcc", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_hwstatus_t, Vcc) }, { "I2Cerr", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_hwstatus_t, I2Cerr) }, } }
#define MAVLINK_MESSAGE_INFO_HYGROMETER_SENSOR { 12920, "HYGROMETER_SENSOR", 3, { { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_hygrometer_sensor_t, id) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_hygrometer_sensor_t, temperature) }, { "humidity", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_hygrometer_sensor_t, humidity) }, } }
#define MAVLINK_MESSAGE_INFO_ICAROUS_HEARTBEAT { 42000, "ICAROUS_HEARTBEAT", 1, { { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_icarous_heartbeat_t, status) }, } }
#define MAVLINK_MESSAGE_INFO_ICAROUS_KINEMATIC_BANDS { 42001, "ICAROUS_KINEMATIC_BANDS", 16, { { "numBands", NULL, MAVLINK_TYPE_INT8_T, 0, 40, offsetof(mavlink_icarous_kinematic_bands_t, numBands) }, { "type1", NULL, MAVLINK_TYPE_UINT8_T, 0, 41, offsetof(mavlink_icarous_kinematic_bands_t, type1) }, { "min1", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_icarous_kinematic_bands_t, min1) }, { "max1", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_icarous_kinematic_bands_t, max1) }, { "type2", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_icarous_kinematic_bands_t, type2) }, { "min2", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_icarous_kinematic_bands_t, min2) }, { "max2", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_icarous_kinematic_bands_t, max2) }, { "type3", NULL, MAVLINK_TYPE_UINT8_T, 0, 43, offsetof(mavlink_icarous_kinematic_bands_t, type3) }, { "min3", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_icarous_kinematic_bands_t, min3) }, { "max3", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_icarous_kinematic_bands_t, max3) }, { "type4", NULL, MAVLINK_TYPE_UINT8_T, 0, 44, offsetof(mavlink_icarous_kinematic_bands_t, type4) }, { "min4", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_icarous_kinematic_bands_t, min4) }, { "max4", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_icarous_kinematic_bands_t, max4) }, { "type5", NULL, MAVLINK_TYPE_UINT8_T, 0, 45, offsetof(mavlink_icarous_kinematic_bands_t, type5) }, { "min5", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_icarous_kinematic_bands_t, min5) }, { "max5", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_icarous_kinematic_bands_t, max5) }, } }
#define MAVLINK_MESSAGE_INFO_ISBD_LINK_STATUS { 335, "ISBD_LINK_STATUS", 8, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_isbd_link_status_t, timestamp) }, { "last_heartbeat", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_isbd_link_status_t, last_heartbeat) }, { "failed_sessions", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_isbd_link_status_t, failed_sessions) }, { "successful_sessions", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_isbd_link_status_t, successful_sessions) }, { "signal_quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_isbd_link_status_t, signal_quality) }, { "ring_pending", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_isbd_link_status_t, ring_pending) }, { "tx_session_pending", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_isbd_link_status_t, tx_session_pending) }, { "rx_session_pending", NULL, MAVLINK_TYPE_UINT8_T, 0, 23, offsetof(mavlink_isbd_link_status_t, rx_session_pending) }, } }
#define MAVLINK_MESSAGE_INFO_LANDING_TARGET { 149, "LANDING_TARGET", 14, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_landing_target_t, time_usec) }, { "target_num", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_landing_target_t, target_num) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_landing_target_t, frame) }, { "angle_x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_landing_target_t, angle_x) }, { "angle_y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_landing_target_t, angle_y) }, { "distance", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_landing_target_t, distance) }, { "size_x", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_landing_target_t, size_x) }, { "size_y", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_landing_target_t, size_y) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 30, offsetof(mavlink_landing_target_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 34, offsetof(mavlink_landing_target_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 38, offsetof(mavlink_landing_target_t, z) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 42, offsetof(mavlink_landing_target_t, q) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 58, offsetof(mavlink_landing_target_t, type) }, { "position_valid", NULL, MAVLINK_TYPE_UINT8_T, 0, 59, offsetof(mavlink_landing_target_t, position_valid) }, } }
#define MAVLINK_MESSAGE_INFO_LED_CONTROL { 186, "LED_CONTROL", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_led_control_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_led_control_t, target_component) }, { "instance", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_led_control_t, instance) }, { "pattern", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_led_control_t, pattern) }, { "custom_len", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_led_control_t, custom_len) }, { "custom_bytes", NULL, MAVLINK_TYPE_UINT8_T, 24, 5, offsetof(mavlink_led_control_t, custom_bytes) }, } }
#define MAVLINK_MESSAGE_INFO_LIMITS_STATUS { 167, "LIMITS_STATUS", 9, { { "limits_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_limits_status_t, limits_state) }, { "last_trigger", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_limits_status_t, last_trigger) }, { "last_action", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_limits_status_t, last_action) }, { "last_recovery", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_limits_status_t, last_recovery) }, { "last_clear", NULL, MAVLINK_TYPE_UINT32_T, 0, 12, offsetof(mavlink_limits_status_t, last_clear) }, { "breach_count", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_limits_status_t, breach_count) }, { "mods_enabled", NULL, MAVLINK_TYPE_UINT8_T, 0, 19, offsetof(mavlink_limits_status_t, mods_enabled) }, { "mods_required", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_limits_status_t, mods_required) }, { "mods_triggered", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_limits_status_t, mods_triggered) }, } }
#define MAVLINK_MESSAGE_INFO_LOCAL_POSITION_NED { 32, "LOCAL_POSITION_NED", 7, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_local_position_ned_t, time_boot_ms) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_local_position_ned_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_local_position_ned_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_local_position_ned_t, z) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_local_position_ned_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_local_position_ned_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_local_position_ned_t, vz) }, } }
#define MAVLINK_MESSAGE_INFO_LOCAL_POSITION_NED_COV { 64, "LOCAL_POSITION_NED_COV", 12, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_local_position_ned_cov_t, time_usec) }, { "estimator_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 224, offsetof(mavlink_local_position_ned_cov_t, estimator_type) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_local_position_ned_cov_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_local_position_ned_cov_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_local_position_ned_cov_t, z) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_local_position_ned_cov_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_local_position_ned_cov_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_local_position_ned_cov_t, vz) }, { "ax", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_local_position_ned_cov_t, ax) }, { "ay", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_local_position_ned_cov_t, ay) }, { "az", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_local_position_ned_cov_t, az) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 45, 44, offsetof(mavlink_local_position_ned_cov_t, covariance) }, } }
#define MAVLINK_MESSAGE_INFO_LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET { 89, "LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET", 7, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_local_position_ned_system_global_offset_t, time_boot_ms) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_local_position_ned_system_global_offset_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_local_position_ned_system_global_offset_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_local_position_ned_system_global_offset_t, z) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_local_position_ned_system_global_offset_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_local_position_ned_system_global_offset_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_local_position_ned_system_global_offset_t, yaw) }, } }
#define MAVLINK_MESSAGE_INFO_LOGGING_ACK { 268, "LOGGING_ACK", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_logging_ack_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_logging_ack_t, target_component) }, { "sequence", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_logging_ack_t, sequence) }, } }
#define MAVLINK_MESSAGE_INFO_LOGGING_DATA { 266, "LOGGING_DATA", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_logging_data_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_logging_data_t, target_component) }, { "sequence", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_logging_data_t, sequence) }, { "length", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_logging_data_t, length) }, { "first_message_offset", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_logging_data_t, first_message_offset) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 249, 6, offsetof(mavlink_logging_data_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_LOGGING_DATA_ACKED { 267, "LOGGING_DATA_ACKED", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_logging_data_acked_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_logging_data_acked_t, target_component) }, { "sequence", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_logging_data_acked_t, sequence) }, { "length", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_logging_data_acked_t, length) }, { "first_message_offset", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_logging_data_acked_t, first_message_offset) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 249, 6, offsetof(mavlink_logging_data_acked_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_LOG_DATA { 120, "LOG_DATA", 4, { { "id", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_log_data_t, id) }, { "ofs", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_log_data_t, ofs) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_log_data_t, count) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 90, 7, offsetof(mavlink_log_data_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_LOG_ENTRY { 118, "LOG_ENTRY", 5, { { "id", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_log_entry_t, id) }, { "num_logs", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_log_entry_t, num_logs) }, { "last_log_num", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_log_entry_t, last_log_num) }, { "time_utc", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_log_entry_t, time_utc) }, { "size", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_log_entry_t, size) }, } }
#define MAVLINK_MESSAGE_INFO_LOG_ERASE { 121, "LOG_ERASE", 2, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_log_erase_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_log_erase_t, target_component) }, } }
#define MAVLINK_MESSAGE_INFO_LOG_REQUEST_DATA { 119, "LOG_REQUEST_DATA", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_log_request_data_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_log_request_data_t, target_component) }, { "id", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_log_request_data_t, id) }, { "ofs", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_log_request_data_t, ofs) }, { "count", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_log_request_data_t, count) }, } }
#define MAVLINK_MESSAGE_INFO_LOG_REQUEST_END { 122, "LOG_REQUEST_END", 2, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_log_request_end_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_log_request_end_t, target_component) }, } }
#define MAVLINK_MESSAGE_INFO_LOG_REQUEST_LIST { 117, "LOG_REQUEST_LIST", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_log_request_list_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_log_request_list_t, target_component) }, { "start", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_log_request_list_t, start) }, { "end", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_log_request_list_t, end) }, } }
#define MAVLINK_MESSAGE_INFO_LOWEHEISER_GOV_EFI { 10151, "LOWEHEISER_GOV_EFI", 23, { { "volt_batt", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_loweheiser_gov_efi_t, volt_batt) }, { "curr_batt", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_loweheiser_gov_efi_t, curr_batt) }, { "curr_gen", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_loweheiser_gov_efi_t, curr_gen) }, { "curr_rot", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_loweheiser_gov_efi_t, curr_rot) }, { "fuel_level", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_loweheiser_gov_efi_t, fuel_level) }, { "throttle", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_loweheiser_gov_efi_t, throttle) }, { "runtime", NULL, MAVLINK_TYPE_UINT32_T, 0, 24, offsetof(mavlink_loweheiser_gov_efi_t, runtime) }, { "until_maintenance", NULL, MAVLINK_TYPE_INT32_T, 0, 28, offsetof(mavlink_loweheiser_gov_efi_t, until_maintenance) }, { "rectifier_temp", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_loweheiser_gov_efi_t, rectifier_temp) }, { "generator_temp", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_loweheiser_gov_efi_t, generator_temp) }, { "efi_batt", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_loweheiser_gov_efi_t, efi_batt) }, { "efi_rpm", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_loweheiser_gov_efi_t, efi_rpm) }, { "efi_pw", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_loweheiser_gov_efi_t, efi_pw) }, { "efi_fuel_flow", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_loweheiser_gov_efi_t, efi_fuel_flow) }, { "efi_fuel_consumed", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_loweheiser_gov_efi_t, efi_fuel_consumed) }, { "efi_baro", NULL, MAVLINK_TYPE_FLOAT, 0, 60, offsetof(mavlink_loweheiser_gov_efi_t, efi_baro) }, { "efi_mat", NULL, MAVLINK_TYPE_FLOAT, 0, 64, offsetof(mavlink_loweheiser_gov_efi_t, efi_mat) }, { "efi_clt", NULL, MAVLINK_TYPE_FLOAT, 0, 68, offsetof(mavlink_loweheiser_gov_efi_t, efi_clt) }, { "efi_tps", NULL, MAVLINK_TYPE_FLOAT, 0, 72, offsetof(mavlink_loweheiser_gov_efi_t, efi_tps) }, { "efi_exhaust_gas_temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 76, offsetof(mavlink_loweheiser_gov_efi_t, efi_exhaust_gas_temperature) }, { "efi_index", NULL, MAVLINK_TYPE_UINT8_T, 0, 84, offsetof(mavlink_loweheiser_gov_efi_t, efi_index) }, { "generator_status", NULL, MAVLINK_TYPE_UINT16_T, 0, 80, offsetof(mavlink_loweheiser_gov_efi_t, generator_status) }, { "efi_status", NULL, MAVLINK_TYPE_UINT16_T, 0, 82, offsetof(mavlink_loweheiser_gov_efi_t, efi_status) }, } }
#define MAVLINK_MESSAGE_INFO_MAG_CAL_PROGRESS { 191, "MAG_CAL_PROGRESS", 9, { { "compass_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_mag_cal_progress_t, compass_id) }, { "cal_mask", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_mag_cal_progress_t, cal_mask) }, { "cal_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_mag_cal_progress_t, cal_status) }, { "attempt", NULL, MAVLINK_TYPE_UINT8_T, 0, 15, offsetof(mavlink_mag_cal_progress_t, attempt) }, { "completion_pct", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_mag_cal_progress_t, completion_pct) }, { "completion_mask", NULL, MAVLINK_TYPE_UINT8_T, 10, 17, offsetof(mavlink_mag_cal_progress_t, completion_mask) }, { "direction_x", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_mag_cal_progress_t, direction_x) }, { "direction_y", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_mag_cal_progress_t, direction_y) }, { "direction_z", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_mag_cal_progress_t, direction_z) }, } }
#define MAVLINK_MESSAGE_INFO_MAG_CAL_REPORT { 192, "MAG_CAL_REPORT", 18, { { "compass_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_mag_cal_report_t, compass_id) }, { "cal_mask", NULL, MAVLINK_TYPE_UINT8_T, 0, 41, offsetof(mavlink_mag_cal_report_t, cal_mask) }, { "cal_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_mag_cal_report_t, cal_status) }, { "autosaved", NULL, MAVLINK_TYPE_UINT8_T, 0, 43, offsetof(mavlink_mag_cal_report_t, autosaved) }, { "fitness", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_mag_cal_report_t, fitness) }, { "ofs_x", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_mag_cal_report_t, ofs_x) }, { "ofs_y", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_mag_cal_report_t, ofs_y) }, { "ofs_z", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_mag_cal_report_t, ofs_z) }, { "diag_x", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_mag_cal_report_t, diag_x) }, { "diag_y", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_mag_cal_report_t, diag_y) }, { "diag_z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_mag_cal_report_t, diag_z) }, { "offdiag_x", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_mag_cal_report_t, offdiag_x) }, { "offdiag_y", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_mag_cal_report_t, offdiag_y) }, { "offdiag_z", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_mag_cal_report_t, offdiag_z) }, { "orientation_confidence", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_mag_cal_report_t, orientation_confidence) }, { "old_orientation", NULL, MAVLINK_TYPE_UINT8_T, 0, 48, offsetof(mavlink_mag_cal_report_t, old_orientation) }, { "new_orientation", NULL, MAVLINK_TYPE_UINT8_T, 0, 49, offsetof(mavlink_mag_cal_report_t, new_orientation) }, { "scale_factor", NULL, MAVLINK_TYPE_FLOAT, 0, 50, offsetof(mavlink_mag_cal_report_t, scale_factor) }, } }
#define MAVLINK_MESSAGE_INFO_MANUAL_CONTROL { 69, "MANUAL_CONTROL", 16, { { "target", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_manual_control_t, target) }, { "x", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_manual_control_t, x) }, { "y", NULL, MAVLINK_TYPE_INT16_T, 0, 2, offsetof(mavlink_manual_control_t, y) }, { "z", NULL, MAVLINK_TYPE_INT16_T, 0, 4, offsetof(mavlink_manual_control_t, z) }, { "r", NULL, MAVLINK_TYPE_INT16_T, 0, 6, offsetof(mavlink_manual_control_t, r) }, { "buttons", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_manual_control_t, buttons) }, { "buttons2", NULL, MAVLINK_TYPE_UINT16_T, 0, 11, offsetof(mavlink_manual_control_t, buttons2) }, { "enabled_extensions", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_manual_control_t, enabled_extensions) }, { "s", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_manual_control_t, s) }, { "t", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_manual_control_t, t) }, { "aux1", NULL, MAVLINK_TYPE_INT16_T, 0, 18, offsetof(mavlink_manual_control_t, aux1) }, { "aux2", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_manual_control_t, aux2) }, { "aux3", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_manual_control_t, aux3) }, { "aux4", NULL, MAVLINK_TYPE_INT16_T, 0, 24, offsetof(mavlink_manual_control_t, aux4) }, { "aux5", NULL, MAVLINK_TYPE_INT16_T, 0, 26, offsetof(mavlink_manual_control_t, aux5) }, { "aux6", NULL, MAVLINK_TYPE_INT16_T, 0, 28, offsetof(mavlink_manual_control_t, aux6) }, } }
#define MAVLINK_MESSAGE_INFO_MANUAL_SETPOINT { 81, "MANUAL_SETPOINT", 7, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_manual_setpoint_t, time_boot_ms) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_manual_setpoint_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_manual_setpoint_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_manual_setpoint_t, yaw) }, { "thrust", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_manual_setpoint_t, thrust) }, { "mode_switch", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_manual_setpoint_t, mode_switch) }, { "manual_override_switch", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_manual_setpoint_t, manual_override_switch) }, } }
#define MAVLINK_MESSAGE_INFO_MCU_STATUS { 11039, "MCU_STATUS", 5, { { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_mcu_status_t, id) }, { "MCU_temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_mcu_status_t, MCU_temperature) }, { "MCU_voltage", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_mcu_status_t, MCU_voltage) }, { "MCU_voltage_min", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_mcu_status_t, MCU_voltage_min) }, { "MCU_voltage_max", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_mcu_status_t, MCU_voltage_max) }, } }
#define MAVLINK_MESSAGE_INFO_MEMINFO { 152, "MEMINFO", 3, { { "brkval", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_meminfo_t, brkval) }, { "freemem", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_meminfo_t, freemem) }, { "freemem32", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_meminfo_t, freemem32) }, } }
#define MAVLINK_MESSAGE_INFO_MEMORY_VECT { 249, "MEMORY_VECT", 4, { { "address", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_memory_vect_t, address) }, { "ver", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_memory_vect_t, ver) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_memory_vect_t, type) }, { "value", NULL, MAVLINK_TYPE_INT8_T, 32, 4, offsetof(mavlink_memory_vect_t, value) }, } }
#define MAVLINK_MESSAGE_INFO_MESSAGE_INTERVAL { 244, "MESSAGE_INTERVAL", 2, { { "message_id", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_message_interval_t, message_id) }, { "interval_us", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_message_interval_t, interval_us) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_ACK { 47, "MISSION_ACK", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_mission_ack_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_mission_ack_t, target_component) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mission_ack_t, type) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_mission_ack_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_CHECKSUM { 53, "MISSION_CHECKSUM", 2, { { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mission_checksum_t, mission_type) }, { "checksum", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_mission_checksum_t, checksum) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_CLEAR_ALL { 45, "MISSION_CLEAR_ALL", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_mission_clear_all_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_mission_clear_all_t, target_component) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mission_clear_all_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_COUNT { 44, "MISSION_COUNT", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mission_count_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_mission_count_t, target_component) }, { "count", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_mission_count_t, count) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mission_count_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_CURRENT { 42, "MISSION_CURRENT", 4, { { "seq", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_mission_current_t, seq) }, { "total", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_mission_current_t, total) }, { "mission_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mission_current_t, mission_state) }, { "mission_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_mission_current_t, mission_mode) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_ITEM { 39, "MISSION_ITEM", 15, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_mission_item_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_mission_item_t, target_component) }, { "seq", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_mission_item_t, seq) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_mission_item_t, frame) }, { "command", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_mission_item_t, command) }, { "current", NULL, MAVLINK_TYPE_UINT8_T, 0, 35, offsetof(mavlink_mission_item_t, current) }, { "autocontinue", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_mission_item_t, autocontinue) }, { "param1", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_mission_item_t, param1) }, { "param2", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_mission_item_t, param2) }, { "param3", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_mission_item_t, param3) }, { "param4", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_mission_item_t, param4) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_mission_item_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_mission_item_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_mission_item_t, z) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 37, offsetof(mavlink_mission_item_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_ITEM_INT { 73, "MISSION_ITEM_INT", 15, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_mission_item_int_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_mission_item_int_t, target_component) }, { "seq", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_mission_item_int_t, seq) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_mission_item_int_t, frame) }, { "command", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_mission_item_int_t, command) }, { "current", NULL, MAVLINK_TYPE_UINT8_T, 0, 35, offsetof(mavlink_mission_item_int_t, current) }, { "autocontinue", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_mission_item_int_t, autocontinue) }, { "param1", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_mission_item_int_t, param1) }, { "param2", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_mission_item_int_t, param2) }, { "param3", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_mission_item_int_t, param3) }, { "param4", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_mission_item_int_t, param4) }, { "x", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_mission_item_int_t, x) }, { "y", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_mission_item_int_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_mission_item_int_t, z) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 37, offsetof(mavlink_mission_item_int_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_ITEM_REACHED { 46, "MISSION_ITEM_REACHED", 1, { { "seq", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_mission_item_reached_t, seq) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_REQUEST { 40, "MISSION_REQUEST", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mission_request_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_mission_request_t, target_component) }, { "seq", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_mission_request_t, seq) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mission_request_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_REQUEST_INT { 51, "MISSION_REQUEST_INT", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mission_request_int_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_mission_request_int_t, target_component) }, { "seq", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_mission_request_int_t, seq) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mission_request_int_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_REQUEST_LIST { 43, "MISSION_REQUEST_LIST", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_mission_request_list_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_mission_request_list_t, target_component) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mission_request_list_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_REQUEST_PARTIAL_LIST { 37, "MISSION_REQUEST_PARTIAL_LIST", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mission_request_partial_list_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_mission_request_partial_list_t, target_component) }, { "start_index", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_mission_request_partial_list_t, start_index) }, { "end_index", NULL, MAVLINK_TYPE_INT16_T, 0, 2, offsetof(mavlink_mission_request_partial_list_t, end_index) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_mission_request_partial_list_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_SET_CURRENT { 41, "MISSION_SET_CURRENT", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mission_set_current_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_mission_set_current_t, target_component) }, { "seq", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_mission_set_current_t, seq) }, } }
#define MAVLINK_MESSAGE_INFO_MISSION_WRITE_PARTIAL_LIST { 38, "MISSION_WRITE_PARTIAL_LIST", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mission_write_partial_list_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_mission_write_partial_list_t, target_component) }, { "start_index", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_mission_write_partial_list_t, start_index) }, { "end_index", NULL, MAVLINK_TYPE_INT16_T, 0, 2, offsetof(mavlink_mission_write_partial_list_t, end_index) }, { "mission_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_mission_write_partial_list_t, mission_type) }, } }
#define MAVLINK_MESSAGE_INFO_MOUNT_CONFIGURE { 156, "MOUNT_CONFIGURE", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_mount_configure_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_mount_configure_t, target_component) }, { "mount_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_mount_configure_t, mount_mode) }, { "stab_roll", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_mount_configure_t, stab_roll) }, { "stab_pitch", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_mount_configure_t, stab_pitch) }, { "stab_yaw", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_mount_configure_t, stab_yaw) }, } }
#define MAVLINK_MESSAGE_INFO_MOUNT_CONTROL { 157, "MOUNT_CONTROL", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_mount_control_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_mount_control_t, target_component) }, { "input_a", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_mount_control_t, input_a) }, { "input_b", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_mount_control_t, input_b) }, { "input_c", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_mount_control_t, input_c) }, { "save_position", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_mount_control_t, save_position) }, } }
#define MAVLINK_MESSAGE_INFO_MOUNT_ORIENTATION { 265, "MOUNT_ORIENTATION", 5, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_mount_orientation_t, time_boot_ms) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_mount_orientation_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_mount_orientation_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_mount_orientation_t, yaw) }, { "yaw_absolute", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_mount_orientation_t, yaw_absolute) }, } }
#define MAVLINK_MESSAGE_INFO_MOUNT_STATUS { 158, "MOUNT_STATUS", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_mount_status_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_mount_status_t, target_component) }, { "pointing_a", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_mount_status_t, pointing_a) }, { "pointing_b", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_mount_status_t, pointing_b) }, { "pointing_c", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_mount_status_t, pointing_c) }, { "mount_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_mount_status_t, mount_mode) }, } }
#define MAVLINK_MESSAGE_INFO_NAMED_VALUE_FLOAT { 251, "NAMED_VALUE_FLOAT", 3, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_named_value_float_t, time_boot_ms) }, { "name", NULL, MAVLINK_TYPE_CHAR, 10, 8, offsetof(mavlink_named_value_float_t, name) }, { "value", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_named_value_float_t, value) }, } }
#define MAVLINK_MESSAGE_INFO_NAMED_VALUE_INT { 252, "NAMED_VALUE_INT", 3, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_named_value_int_t, time_boot_ms) }, { "name", NULL, MAVLINK_TYPE_CHAR, 10, 8, offsetof(mavlink_named_value_int_t, name) }, { "value", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_named_value_int_t, value) }, } }
#define MAVLINK_MESSAGE_INFO_NAV_CONTROLLER_OUTPUT { 62, "NAV_CONTROLLER_OUTPUT", 8, { { "nav_roll", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_nav_controller_output_t, nav_roll) }, { "nav_pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_nav_controller_output_t, nav_pitch) }, { "nav_bearing", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_nav_controller_output_t, nav_bearing) }, { "target_bearing", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_nav_controller_output_t, target_bearing) }, { "wp_dist", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_nav_controller_output_t, wp_dist) }, { "alt_error", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_nav_controller_output_t, alt_error) }, { "aspd_error", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_nav_controller_output_t, aspd_error) }, { "xtrack_error", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_nav_controller_output_t, xtrack_error) }, } }
#define MAVLINK_MESSAGE_INFO_NAV_FILTER_BIAS { 220, "NAV_FILTER_BIAS", 7, { { "usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_nav_filter_bias_t, usec) }, { "accel_0", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_nav_filter_bias_t, accel_0) }, { "accel_1", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_nav_filter_bias_t, accel_1) }, { "accel_2", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_nav_filter_bias_t, accel_2) }, { "gyro_0", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_nav_filter_bias_t, gyro_0) }, { "gyro_1", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_nav_filter_bias_t, gyro_1) }, { "gyro_2", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_nav_filter_bias_t, gyro_2) }, } }
#define MAVLINK_MESSAGE_INFO_OBSTACLE_DISTANCE { 330, "OBSTACLE_DISTANCE", 9, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_obstacle_distance_t, time_usec) }, { "sensor_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 156, offsetof(mavlink_obstacle_distance_t, sensor_type) }, { "distances", NULL, MAVLINK_TYPE_UINT16_T, 72, 8, offsetof(mavlink_obstacle_distance_t, distances) }, { "increment", NULL, MAVLINK_TYPE_UINT8_T, 0, 157, offsetof(mavlink_obstacle_distance_t, increment) }, { "min_distance", NULL, MAVLINK_TYPE_UINT16_T, 0, 152, offsetof(mavlink_obstacle_distance_t, min_distance) }, { "max_distance", NULL, MAVLINK_TYPE_UINT16_T, 0, 154, offsetof(mavlink_obstacle_distance_t, max_distance) }, { "increment_f", NULL, MAVLINK_TYPE_FLOAT, 0, 158, offsetof(mavlink_obstacle_distance_t, increment_f) }, { "angle_offset", NULL, MAVLINK_TYPE_FLOAT, 0, 162, offsetof(mavlink_obstacle_distance_t, angle_offset) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 166, offsetof(mavlink_obstacle_distance_t, frame) }, } }
#define MAVLINK_MESSAGE_INFO_OBSTACLE_DISTANCE_3D { 11037, "OBSTACLE_DISTANCE_3D", 9, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_obstacle_distance_3d_t, time_boot_ms) }, { "sensor_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_obstacle_distance_3d_t, sensor_type) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 27, offsetof(mavlink_obstacle_distance_3d_t, frame) }, { "obstacle_id", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_obstacle_distance_3d_t, obstacle_id) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_obstacle_distance_3d_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_obstacle_distance_3d_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_obstacle_distance_3d_t, z) }, { "min_distance", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_obstacle_distance_3d_t, min_distance) }, { "max_distance", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_obstacle_distance_3d_t, max_distance) }, } }
#define MAVLINK_MESSAGE_INFO_ODOMETRY { 331, "ODOMETRY", 18, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_odometry_t, time_usec) }, { "frame_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 228, offsetof(mavlink_odometry_t, frame_id) }, { "child_frame_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 229, offsetof(mavlink_odometry_t, child_frame_id) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_odometry_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_odometry_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_odometry_t, z) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 20, offsetof(mavlink_odometry_t, q) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_odometry_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_odometry_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_odometry_t, vz) }, { "rollspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_odometry_t, rollspeed) }, { "pitchspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_odometry_t, pitchspeed) }, { "yawspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_odometry_t, yawspeed) }, { "pose_covariance", NULL, MAVLINK_TYPE_FLOAT, 21, 60, offsetof(mavlink_odometry_t, pose_covariance) }, { "velocity_covariance", NULL, MAVLINK_TYPE_FLOAT, 21, 144, offsetof(mavlink_odometry_t, velocity_covariance) }, { "reset_counter", NULL, MAVLINK_TYPE_UINT8_T, 0, 230, offsetof(mavlink_odometry_t, reset_counter) }, { "estimator_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 231, offsetof(mavlink_odometry_t, estimator_type) }, { "quality", NULL, MAVLINK_TYPE_INT8_T, 0, 232, offsetof(mavlink_odometry_t, quality) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_ARM_STATUS { 12918, "OPEN_DRONE_ID_ARM_STATUS", 2, { { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_open_drone_id_arm_status_t, status) }, { "error", NULL, MAVLINK_TYPE_CHAR, 50, 1, offsetof(mavlink_open_drone_id_arm_status_t, error) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_AUTHENTICATION { 12902, "OPEN_DRONE_ID_AUTHENTICATION", 9, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_open_drone_id_authentication_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_open_drone_id_authentication_t, target_component) }, { "id_or_mac", NULL, MAVLINK_TYPE_UINT8_T, 20, 6, offsetof(mavlink_open_drone_id_authentication_t, id_or_mac) }, { "authentication_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_open_drone_id_authentication_t, authentication_type) }, { "data_page", NULL, MAVLINK_TYPE_UINT8_T, 0, 27, offsetof(mavlink_open_drone_id_authentication_t, data_page) }, { "last_page_index", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_open_drone_id_authentication_t, last_page_index) }, { "length", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_open_drone_id_authentication_t, length) }, { "timestamp", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_open_drone_id_authentication_t, timestamp) }, { "authentication_data", NULL, MAVLINK_TYPE_UINT8_T, 23, 30, offsetof(mavlink_open_drone_id_authentication_t, authentication_data) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_BASIC_ID { 12900, "OPEN_DRONE_ID_BASIC_ID", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_open_drone_id_basic_id_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_open_drone_id_basic_id_t, target_component) }, { "id_or_mac", NULL, MAVLINK_TYPE_UINT8_T, 20, 2, offsetof(mavlink_open_drone_id_basic_id_t, id_or_mac) }, { "id_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_open_drone_id_basic_id_t, id_type) }, { "ua_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 23, offsetof(mavlink_open_drone_id_basic_id_t, ua_type) }, { "uas_id", NULL, MAVLINK_TYPE_UINT8_T, 20, 24, offsetof(mavlink_open_drone_id_basic_id_t, uas_id) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_LOCATION { 12901, "OPEN_DRONE_ID_LOCATION", 19, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_open_drone_id_location_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_open_drone_id_location_t, target_component) }, { "id_or_mac", NULL, MAVLINK_TYPE_UINT8_T, 20, 32, offsetof(mavlink_open_drone_id_location_t, id_or_mac) }, { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 52, offsetof(mavlink_open_drone_id_location_t, status) }, { "direction", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_open_drone_id_location_t, direction) }, { "speed_horizontal", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_open_drone_id_location_t, speed_horizontal) }, { "speed_vertical", NULL, MAVLINK_TYPE_INT16_T, 0, 28, offsetof(mavlink_open_drone_id_location_t, speed_vertical) }, { "latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_open_drone_id_location_t, latitude) }, { "longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_open_drone_id_location_t, longitude) }, { "altitude_barometric", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_open_drone_id_location_t, altitude_barometric) }, { "altitude_geodetic", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_open_drone_id_location_t, altitude_geodetic) }, { "height_reference", NULL, MAVLINK_TYPE_UINT8_T, 0, 53, offsetof(mavlink_open_drone_id_location_t, height_reference) }, { "height", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_open_drone_id_location_t, height) }, { "horizontal_accuracy", NULL, MAVLINK_TYPE_UINT8_T, 0, 54, offsetof(mavlink_open_drone_id_location_t, horizontal_accuracy) }, { "vertical_accuracy", NULL, MAVLINK_TYPE_UINT8_T, 0, 55, offsetof(mavlink_open_drone_id_location_t, vertical_accuracy) }, { "barometer_accuracy", NULL, MAVLINK_TYPE_UINT8_T, 0, 56, offsetof(mavlink_open_drone_id_location_t, barometer_accuracy) }, { "speed_accuracy", NULL, MAVLINK_TYPE_UINT8_T, 0, 57, offsetof(mavlink_open_drone_id_location_t, speed_accuracy) }, { "timestamp", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_open_drone_id_location_t, timestamp) }, { "timestamp_accuracy", NULL, MAVLINK_TYPE_UINT8_T, 0, 58, offsetof(mavlink_open_drone_id_location_t, timestamp_accuracy) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_MESSAGE_PACK { 12915, "OPEN_DRONE_ID_MESSAGE_PACK", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_open_drone_id_message_pack_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_open_drone_id_message_pack_t, target_component) }, { "id_or_mac", NULL, MAVLINK_TYPE_UINT8_T, 20, 2, offsetof(mavlink_open_drone_id_message_pack_t, id_or_mac) }, { "single_message_size", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_open_drone_id_message_pack_t, single_message_size) }, { "msg_pack_size", NULL, MAVLINK_TYPE_UINT8_T, 0, 23, offsetof(mavlink_open_drone_id_message_pack_t, msg_pack_size) }, { "messages", NULL, MAVLINK_TYPE_UINT8_T, 225, 24, offsetof(mavlink_open_drone_id_message_pack_t, messages) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_OPERATOR_ID { 12905, "OPEN_DRONE_ID_OPERATOR_ID", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_open_drone_id_operator_id_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_open_drone_id_operator_id_t, target_component) }, { "id_or_mac", NULL, MAVLINK_TYPE_UINT8_T, 20, 2, offsetof(mavlink_open_drone_id_operator_id_t, id_or_mac) }, { "operator_id_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_open_drone_id_operator_id_t, operator_id_type) }, { "operator_id", NULL, MAVLINK_TYPE_CHAR, 20, 23, offsetof(mavlink_open_drone_id_operator_id_t, operator_id) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_SELF_ID { 12903, "OPEN_DRONE_ID_SELF_ID", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_open_drone_id_self_id_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_open_drone_id_self_id_t, target_component) }, { "id_or_mac", NULL, MAVLINK_TYPE_UINT8_T, 20, 2, offsetof(mavlink_open_drone_id_self_id_t, id_or_mac) }, { "description_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_open_drone_id_self_id_t, description_type) }, { "description", NULL, MAVLINK_TYPE_CHAR, 23, 23, offsetof(mavlink_open_drone_id_self_id_t, description) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_SYSTEM { 12904, "OPEN_DRONE_ID_SYSTEM", 15, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 28, offsetof(mavlink_open_drone_id_system_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 29, offsetof(mavlink_open_drone_id_system_t, target_component) }, { "id_or_mac", NULL, MAVLINK_TYPE_UINT8_T, 20, 30, offsetof(mavlink_open_drone_id_system_t, id_or_mac) }, { "operator_location_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_open_drone_id_system_t, operator_location_type) }, { "classification_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 51, offsetof(mavlink_open_drone_id_system_t, classification_type) }, { "operator_latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_open_drone_id_system_t, operator_latitude) }, { "operator_longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_open_drone_id_system_t, operator_longitude) }, { "area_count", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_open_drone_id_system_t, area_count) }, { "area_radius", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_open_drone_id_system_t, area_radius) }, { "area_ceiling", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_open_drone_id_system_t, area_ceiling) }, { "area_floor", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_open_drone_id_system_t, area_floor) }, { "category_eu", NULL, MAVLINK_TYPE_UINT8_T, 0, 52, offsetof(mavlink_open_drone_id_system_t, category_eu) }, { "class_eu", NULL, MAVLINK_TYPE_UINT8_T, 0, 53, offsetof(mavlink_open_drone_id_system_t, class_eu) }, { "operator_altitude_geo", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_open_drone_id_system_t, operator_altitude_geo) }, { "timestamp", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_open_drone_id_system_t, timestamp) }, } }
#define MAVLINK_MESSAGE_INFO_OPEN_DRONE_ID_SYSTEM_UPDATE { 12919, "OPEN_DRONE_ID_SYSTEM_UPDATE", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_open_drone_id_system_update_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_open_drone_id_system_update_t, target_component) }, { "operator_latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_open_drone_id_system_update_t, operator_latitude) }, { "operator_longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_open_drone_id_system_update_t, operator_longitude) }, { "operator_altitude_geo", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_open_drone_id_system_update_t, operator_altitude_geo) }, { "timestamp", NULL, MAVLINK_TYPE_UINT32_T, 0, 12, offsetof(mavlink_open_drone_id_system_update_t, timestamp) }, } }
#define MAVLINK_MESSAGE_INFO_OPTICAL_FLOW { 100, "OPTICAL_FLOW", 10, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_optical_flow_t, time_usec) }, { "sensor_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_optical_flow_t, sensor_id) }, { "flow_x", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_optical_flow_t, flow_x) }, { "flow_y", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_optical_flow_t, flow_y) }, { "flow_comp_m_x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_optical_flow_t, flow_comp_m_x) }, { "flow_comp_m_y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_optical_flow_t, flow_comp_m_y) }, { "quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 25, offsetof(mavlink_optical_flow_t, quality) }, { "ground_distance", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_optical_flow_t, ground_distance) }, { "flow_rate_x", NULL, MAVLINK_TYPE_FLOAT, 0, 26, offsetof(mavlink_optical_flow_t, flow_rate_x) }, { "flow_rate_y", NULL, MAVLINK_TYPE_FLOAT, 0, 30, offsetof(mavlink_optical_flow_t, flow_rate_y) }, } }
#define MAVLINK_MESSAGE_INFO_OPTICAL_FLOW_RAD { 106, "OPTICAL_FLOW_RAD", 12, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_optical_flow_rad_t, time_usec) }, { "sensor_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_optical_flow_rad_t, sensor_id) }, { "integration_time_us", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_optical_flow_rad_t, integration_time_us) }, { "integrated_x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_optical_flow_rad_t, integrated_x) }, { "integrated_y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_optical_flow_rad_t, integrated_y) }, { "integrated_xgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_optical_flow_rad_t, integrated_xgyro) }, { "integrated_ygyro", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_optical_flow_rad_t, integrated_ygyro) }, { "integrated_zgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_optical_flow_rad_t, integrated_zgyro) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 40, offsetof(mavlink_optical_flow_rad_t, temperature) }, { "quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 43, offsetof(mavlink_optical_flow_rad_t, quality) }, { "time_delta_distance_us", NULL, MAVLINK_TYPE_UINT32_T, 0, 32, offsetof(mavlink_optical_flow_rad_t, time_delta_distance_us) }, { "distance", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_optical_flow_rad_t, distance) }, } }
#define MAVLINK_MESSAGE_INFO_OSD_PARAM_CONFIG { 11033, "OSD_PARAM_CONFIG", 10, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_osd_param_config_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_osd_param_config_t, target_component) }, { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_osd_param_config_t, request_id) }, { "osd_screen", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_osd_param_config_t, osd_screen) }, { "osd_index", NULL, MAVLINK_TYPE_UINT8_T, 0, 19, offsetof(mavlink_osd_param_config_t, osd_index) }, { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 20, offsetof(mavlink_osd_param_config_t, param_id) }, { "config_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_osd_param_config_t, config_type) }, { "min_value", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_osd_param_config_t, min_value) }, { "max_value", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_osd_param_config_t, max_value) }, { "increment", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_osd_param_config_t, increment) }, } }
#define MAVLINK_MESSAGE_INFO_OSD_PARAM_CONFIG_REPLY { 11034, "OSD_PARAM_CONFIG_REPLY", 2, { { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_osd_param_config_reply_t, request_id) }, { "result", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_osd_param_config_reply_t, result) }, } }
#define MAVLINK_MESSAGE_INFO_OSD_PARAM_SHOW_CONFIG { 11035, "OSD_PARAM_SHOW_CONFIG", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_osd_param_show_config_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_osd_param_show_config_t, target_component) }, { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_osd_param_show_config_t, request_id) }, { "osd_screen", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_osd_param_show_config_t, osd_screen) }, { "osd_index", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_osd_param_show_config_t, osd_index) }, } }
#define MAVLINK_MESSAGE_INFO_OSD_PARAM_SHOW_CONFIG_REPLY { 11036, "OSD_PARAM_SHOW_CONFIG_REPLY", 7, { { "request_id", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_osd_param_show_config_reply_t, request_id) }, { "result", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_osd_param_show_config_reply_t, result) }, { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 17, offsetof(mavlink_osd_param_show_config_reply_t, param_id) }, { "config_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_osd_param_show_config_reply_t, config_type) }, { "min_value", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_osd_param_show_config_reply_t, min_value) }, { "max_value", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_osd_param_show_config_reply_t, max_value) }, { "increment", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_osd_param_show_config_reply_t, increment) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_EXT_ACK { 324, "PARAM_EXT_ACK", 4, { { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 0, offsetof(mavlink_param_ext_ack_t, param_id) }, { "param_value", NULL, MAVLINK_TYPE_CHAR, 128, 16, offsetof(mavlink_param_ext_ack_t, param_value) }, { "param_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 144, offsetof(mavlink_param_ext_ack_t, param_type) }, { "param_result", NULL, MAVLINK_TYPE_UINT8_T, 0, 145, offsetof(mavlink_param_ext_ack_t, param_result) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_EXT_REQUEST_LIST { 321, "PARAM_EXT_REQUEST_LIST", 2, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_param_ext_request_list_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_param_ext_request_list_t, target_component) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_EXT_REQUEST_READ { 320, "PARAM_EXT_REQUEST_READ", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_param_ext_request_read_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_param_ext_request_read_t, target_component) }, { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 4, offsetof(mavlink_param_ext_request_read_t, param_id) }, { "param_index", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_param_ext_request_read_t, param_index) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_EXT_SET { 323, "PARAM_EXT_SET", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_param_ext_set_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_param_ext_set_t, target_component) }, { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 2, offsetof(mavlink_param_ext_set_t, param_id) }, { "param_value", NULL, MAVLINK_TYPE_CHAR, 128, 18, offsetof(mavlink_param_ext_set_t, param_value) }, { "param_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 146, offsetof(mavlink_param_ext_set_t, param_type) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_EXT_VALUE { 322, "PARAM_EXT_VALUE", 5, { { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 4, offsetof(mavlink_param_ext_value_t, param_id) }, { "param_value", NULL, MAVLINK_TYPE_CHAR, 128, 20, offsetof(mavlink_param_ext_value_t, param_value) }, { "param_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 148, offsetof(mavlink_param_ext_value_t, param_type) }, { "param_count", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_param_ext_value_t, param_count) }, { "param_index", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_param_ext_value_t, param_index) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_MAP_RC { 50, "PARAM_MAP_RC", 9, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_param_map_rc_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 19, offsetof(mavlink_param_map_rc_t, target_component) }, { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 20, offsetof(mavlink_param_map_rc_t, param_id) }, { "param_index", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_param_map_rc_t, param_index) }, { "parameter_rc_channel_index", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_param_map_rc_t, parameter_rc_channel_index) }, { "param_value0", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_param_map_rc_t, param_value0) }, { "scale", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_param_map_rc_t, scale) }, { "param_value_min", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_param_map_rc_t, param_value_min) }, { "param_value_max", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_param_map_rc_t, param_value_max) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_REQUEST_LIST { 21, "PARAM_REQUEST_LIST", 2, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_param_request_list_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_param_request_list_t, target_component) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_REQUEST_READ { 20, "PARAM_REQUEST_READ", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_param_request_read_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_param_request_read_t, target_component) }, { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 4, offsetof(mavlink_param_request_read_t, param_id) }, { "param_index", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_param_request_read_t, param_index) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_SET { 23, "PARAM_SET", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_param_set_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_param_set_t, target_component) }, { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 6, offsetof(mavlink_param_set_t, param_id) }, { "param_value", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_param_set_t, param_value) }, { "param_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_param_set_t, param_type) }, } }
#define MAVLINK_MESSAGE_INFO_PARAM_VALUE { 22, "PARAM_VALUE", 5, { { "param_id", NULL, MAVLINK_TYPE_CHAR, 16, 8, offsetof(mavlink_param_value_t, param_id) }, { "param_value", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_param_value_t, param_value) }, { "param_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_param_value_t, param_type) }, { "param_count", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_param_value_t, param_count) }, { "param_index", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_param_value_t, param_index) }, } }
#define MAVLINK_MESSAGE_INFO_PID_TUNING { 194, "PID_TUNING", 9, { { "axis", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_pid_tuning_t, axis) }, { "desired", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_pid_tuning_t, desired) }, { "achieved", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_pid_tuning_t, achieved) }, { "FF", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_pid_tuning_t, FF) }, { "P", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_pid_tuning_t, P) }, { "I", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_pid_tuning_t, I) }, { "D", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_pid_tuning_t, D) }, { "SRate", NULL, MAVLINK_TYPE_FLOAT, 0, 25, offsetof(mavlink_pid_tuning_t, SRate) }, { "PDmod", NULL, MAVLINK_TYPE_FLOAT, 0, 29, offsetof(mavlink_pid_tuning_t, PDmod) }, } }
#define MAVLINK_MESSAGE_INFO_PING { 4, "PING", 4, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_ping_t, time_usec) }, { "seq", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_ping_t, seq) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_ping_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_ping_t, target_component) }, } }
#define MAVLINK_MESSAGE_INFO_PLAY_TUNE { 258, "PLAY_TUNE", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_play_tune_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_play_tune_t, target_component) }, { "tune", NULL, MAVLINK_TYPE_CHAR, 30, 2, offsetof(mavlink_play_tune_t, tune) }, { "tune2", NULL, MAVLINK_TYPE_CHAR, 200, 32, offsetof(mavlink_play_tune_t, tune2) }, } }
#define MAVLINK_MESSAGE_INFO_POSITION_TARGET_GLOBAL_INT { 87, "POSITION_TARGET_GLOBAL_INT", 14, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_position_target_global_int_t, time_boot_ms) }, { "coordinate_frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_position_target_global_int_t, coordinate_frame) }, { "type_mask", NULL, MAVLINK_TYPE_UINT16_T, 0, 48, offsetof(mavlink_position_target_global_int_t, type_mask) }, { "lat_int", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_position_target_global_int_t, lat_int) }, { "lon_int", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_position_target_global_int_t, lon_int) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_position_target_global_int_t, alt) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_position_target_global_int_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_position_target_global_int_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_position_target_global_int_t, vz) }, { "afx", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_position_target_global_int_t, afx) }, { "afy", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_position_target_global_int_t, afy) }, { "afz", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_position_target_global_int_t, afz) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_position_target_global_int_t, yaw) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_position_target_global_int_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_POSITION_TARGET_LOCAL_NED { 85, "POSITION_TARGET_LOCAL_NED", 14, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_position_target_local_ned_t, time_boot_ms) }, { "coordinate_frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_position_target_local_ned_t, coordinate_frame) }, { "type_mask", NULL, MAVLINK_TYPE_UINT16_T, 0, 48, offsetof(mavlink_position_target_local_ned_t, type_mask) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_position_target_local_ned_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_position_target_local_ned_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_position_target_local_ned_t, z) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_position_target_local_ned_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_position_target_local_ned_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_position_target_local_ned_t, vz) }, { "afx", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_position_target_local_ned_t, afx) }, { "afy", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_position_target_local_ned_t, afy) }, { "afz", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_position_target_local_ned_t, afz) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_position_target_local_ned_t, yaw) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_position_target_local_ned_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_POWER_STATUS { 125, "POWER_STATUS", 3, { { "Vcc", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_power_status_t, Vcc) }, { "Vservo", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_power_status_t, Vservo) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_power_status_t, flags) }, } }
#define MAVLINK_MESSAGE_INFO_QSHOT_STATUS { 60020, "QSHOT_STATUS", 2, { { "mode", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_qshot_status_t, mode) }, { "shot_state", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_qshot_status_t, shot_state) }, } }
#define MAVLINK_MESSAGE_INFO_RADIO { 166, "RADIO", 7, { { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_radio_t, rssi) }, { "remrssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_radio_t, remrssi) }, { "txbuf", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_radio_t, txbuf) }, { "noise", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_radio_t, noise) }, { "remnoise", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_radio_t, remnoise) }, { "rxerrors", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_radio_t, rxerrors) }, { "fixed", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_radio_t, fixed) }, } }
#define MAVLINK_MESSAGE_INFO_RADIO_CALIBRATION { 221, "RADIO_CALIBRATION", 6, { { "aileron", NULL, MAVLINK_TYPE_UINT16_T, 3, 0, offsetof(mavlink_radio_calibration_t, aileron) }, { "elevator", NULL, MAVLINK_TYPE_UINT16_T, 3, 6, offsetof(mavlink_radio_calibration_t, elevator) }, { "rudder", NULL, MAVLINK_TYPE_UINT16_T, 3, 12, offsetof(mavlink_radio_calibration_t, rudder) }, { "gyro", NULL, MAVLINK_TYPE_UINT16_T, 2, 18, offsetof(mavlink_radio_calibration_t, gyro) }, { "pitch", NULL, MAVLINK_TYPE_UINT16_T, 5, 22, offsetof(mavlink_radio_calibration_t, pitch) }, { "throttle", NULL, MAVLINK_TYPE_UINT16_T, 5, 32, offsetof(mavlink_radio_calibration_t, throttle) }, } }
#define MAVLINK_MESSAGE_INFO_RADIO_RC_CHANNELS { 420, "RADIO_RC_CHANNELS", 6, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_radio_rc_channels_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_radio_rc_channels_t, target_component) }, { "time_last_update_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_radio_rc_channels_t, time_last_update_ms) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_radio_rc_channels_t, flags) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_radio_rc_channels_t, count) }, { "channels", NULL, MAVLINK_TYPE_INT16_T, 32, 9, offsetof(mavlink_radio_rc_channels_t, channels) }, } }
#define MAVLINK_MESSAGE_INFO_RADIO_STATUS { 109, "RADIO_STATUS", 7, { { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_radio_status_t, rssi) }, { "remrssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_radio_status_t, remrssi) }, { "txbuf", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_radio_status_t, txbuf) }, { "noise", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_radio_status_t, noise) }, { "remnoise", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_radio_status_t, remnoise) }, { "rxerrors", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_radio_status_t, rxerrors) }, { "fixed", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_radio_status_t, fixed) }, } }
#define MAVLINK_MESSAGE_INFO_RALLY_FETCH_POINT { 176, "RALLY_FETCH_POINT", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_rally_fetch_point_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_rally_fetch_point_t, target_component) }, { "idx", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_rally_fetch_point_t, idx) }, } }
#define MAVLINK_MESSAGE_INFO_RALLY_POINT { 175, "RALLY_POINT", 10, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_rally_point_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 15, offsetof(mavlink_rally_point_t, target_component) }, { "idx", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_rally_point_t, idx) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_rally_point_t, count) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_rally_point_t, lat) }, { "lng", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_rally_point_t, lng) }, { "alt", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_rally_point_t, alt) }, { "break_alt", NULL, MAVLINK_TYPE_INT16_T, 0, 10, offsetof(mavlink_rally_point_t, break_alt) }, { "land_dir", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_rally_point_t, land_dir) }, { "flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_rally_point_t, flags) }, } }
#define MAVLINK_MESSAGE_INFO_RANGEFINDER { 173, "RANGEFINDER", 2, { { "distance", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_rangefinder_t, distance) }, { "voltage", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_rangefinder_t, voltage) }, } }
#define MAVLINK_MESSAGE_INFO_RAW_IMU { 27, "RAW_IMU", 12, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_raw_imu_t, time_usec) }, { "xacc", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_raw_imu_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_INT16_T, 0, 10, offsetof(mavlink_raw_imu_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_raw_imu_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_raw_imu_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_raw_imu_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 18, offsetof(mavlink_raw_imu_t, zgyro) }, { "xmag", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_raw_imu_t, xmag) }, { "ymag", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_raw_imu_t, ymag) }, { "zmag", NULL, MAVLINK_TYPE_INT16_T, 0, 24, offsetof(mavlink_raw_imu_t, zmag) }, { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_raw_imu_t, id) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 27, offsetof(mavlink_raw_imu_t, temperature) }, } }
#define MAVLINK_MESSAGE_INFO_RAW_PRESSURE { 28, "RAW_PRESSURE", 5, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_raw_pressure_t, time_usec) }, { "press_abs", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_raw_pressure_t, press_abs) }, { "press_diff1", NULL, MAVLINK_TYPE_INT16_T, 0, 10, offsetof(mavlink_raw_pressure_t, press_diff1) }, { "press_diff2", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_raw_pressure_t, press_diff2) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_raw_pressure_t, temperature) }, } }
#define MAVLINK_MESSAGE_INFO_RAW_RPM { 339, "RAW_RPM", 2, { { "index", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_raw_rpm_t, index) }, { "frequency", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_raw_rpm_t, frequency) }, } }
#define MAVLINK_MESSAGE_INFO_RC_CHANNELS { 65, "RC_CHANNELS", 21, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_rc_channels_t, time_boot_ms) }, { "chancount", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_rc_channels_t, chancount) }, { "chan1_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_rc_channels_t, chan1_raw) }, { "chan2_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_rc_channels_t, chan2_raw) }, { "chan3_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_rc_channels_t, chan3_raw) }, { "chan4_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_rc_channels_t, chan4_raw) }, { "chan5_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_rc_channels_t, chan5_raw) }, { "chan6_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_rc_channels_t, chan6_raw) }, { "chan7_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_rc_channels_t, chan7_raw) }, { "chan8_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_rc_channels_t, chan8_raw) }, { "chan9_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_rc_channels_t, chan9_raw) }, { "chan10_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_rc_channels_t, chan10_raw) }, { "chan11_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_rc_channels_t, chan11_raw) }, { "chan12_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_rc_channels_t, chan12_raw) }, { "chan13_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_rc_channels_t, chan13_raw) }, { "chan14_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_rc_channels_t, chan14_raw) }, { "chan15_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 32, offsetof(mavlink_rc_channels_t, chan15_raw) }, { "chan16_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 34, offsetof(mavlink_rc_channels_t, chan16_raw) }, { "chan17_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_rc_channels_t, chan17_raw) }, { "chan18_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 38, offsetof(mavlink_rc_channels_t, chan18_raw) }, { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 41, offsetof(mavlink_rc_channels_t, rssi) }, } }
#define MAVLINK_MESSAGE_INFO_RC_CHANNELS_OVERRIDE { 70, "RC_CHANNELS_OVERRIDE", 20, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_rc_channels_override_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_rc_channels_override_t, target_component) }, { "chan1_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_rc_channels_override_t, chan1_raw) }, { "chan2_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_rc_channels_override_t, chan2_raw) }, { "chan3_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_rc_channels_override_t, chan3_raw) }, { "chan4_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_rc_channels_override_t, chan4_raw) }, { "chan5_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_rc_channels_override_t, chan5_raw) }, { "chan6_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_rc_channels_override_t, chan6_raw) }, { "chan7_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_rc_channels_override_t, chan7_raw) }, { "chan8_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_rc_channels_override_t, chan8_raw) }, { "chan9_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_rc_channels_override_t, chan9_raw) }, { "chan10_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_rc_channels_override_t, chan10_raw) }, { "chan11_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_rc_channels_override_t, chan11_raw) }, { "chan12_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_rc_channels_override_t, chan12_raw) }, { "chan13_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_rc_channels_override_t, chan13_raw) }, { "chan14_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_rc_channels_override_t, chan14_raw) }, { "chan15_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_rc_channels_override_t, chan15_raw) }, { "chan16_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 32, offsetof(mavlink_rc_channels_override_t, chan16_raw) }, { "chan17_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 34, offsetof(mavlink_rc_channels_override_t, chan17_raw) }, { "chan18_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_rc_channels_override_t, chan18_raw) }, } }
#define MAVLINK_MESSAGE_INFO_RC_CHANNELS_RAW { 35, "RC_CHANNELS_RAW", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_rc_channels_raw_t, time_boot_ms) }, { "port", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_rc_channels_raw_t, port) }, { "chan1_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_rc_channels_raw_t, chan1_raw) }, { "chan2_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_rc_channels_raw_t, chan2_raw) }, { "chan3_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_rc_channels_raw_t, chan3_raw) }, { "chan4_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_rc_channels_raw_t, chan4_raw) }, { "chan5_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_rc_channels_raw_t, chan5_raw) }, { "chan6_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_rc_channels_raw_t, chan6_raw) }, { "chan7_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_rc_channels_raw_t, chan7_raw) }, { "chan8_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_rc_channels_raw_t, chan8_raw) }, { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_rc_channels_raw_t, rssi) }, } }
#define MAVLINK_MESSAGE_INFO_RC_CHANNELS_SCALED { 34, "RC_CHANNELS_SCALED", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_rc_channels_scaled_t, time_boot_ms) }, { "port", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_rc_channels_scaled_t, port) }, { "chan1_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 4, offsetof(mavlink_rc_channels_scaled_t, chan1_scaled) }, { "chan2_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 6, offsetof(mavlink_rc_channels_scaled_t, chan2_scaled) }, { "chan3_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_rc_channels_scaled_t, chan3_scaled) }, { "chan4_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 10, offsetof(mavlink_rc_channels_scaled_t, chan4_scaled) }, { "chan5_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_rc_channels_scaled_t, chan5_scaled) }, { "chan6_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_rc_channels_scaled_t, chan6_scaled) }, { "chan7_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_rc_channels_scaled_t, chan7_scaled) }, { "chan8_scaled", NULL, MAVLINK_TYPE_INT16_T, 0, 18, offsetof(mavlink_rc_channels_scaled_t, chan8_scaled) }, { "rssi", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_rc_channels_scaled_t, rssi) }, } }
#define MAVLINK_MESSAGE_INFO_RELAY_STATUS { 376, "RELAY_STATUS", 3, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_relay_status_t, time_boot_ms) }, { "on", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_relay_status_t, on) }, { "present", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_relay_status_t, present) }, } }
#define MAVLINK_MESSAGE_INFO_REMOTE_LOG_BLOCK_STATUS { 185, "REMOTE_LOG_BLOCK_STATUS", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_remote_log_block_status_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_remote_log_block_status_t, target_component) }, { "seqno", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_remote_log_block_status_t, seqno) }, { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_remote_log_block_status_t, status) }, } }
#define MAVLINK_MESSAGE_INFO_REMOTE_LOG_DATA_BLOCK { 184, "REMOTE_LOG_DATA_BLOCK", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_remote_log_data_block_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_remote_log_data_block_t, target_component) }, { "seqno", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_remote_log_data_block_t, seqno) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 200, 6, offsetof(mavlink_remote_log_data_block_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_REQUEST_DATA_STREAM { 66, "REQUEST_DATA_STREAM", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_request_data_stream_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_request_data_stream_t, target_component) }, { "req_stream_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_request_data_stream_t, req_stream_id) }, { "req_message_rate", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_request_data_stream_t, req_message_rate) }, { "start_stop", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_request_data_stream_t, start_stop) }, } }
#define MAVLINK_MESSAGE_INFO_RESOURCE_REQUEST { 142, "RESOURCE_REQUEST", 5, { { "request_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_resource_request_t, request_id) }, { "uri_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_resource_request_t, uri_type) }, { "uri", NULL, MAVLINK_TYPE_UINT8_T, 120, 2, offsetof(mavlink_resource_request_t, uri) }, { "transfer_type", NULL, MAVLINK_TYPE_UINT8_T, 0, 122, offsetof(mavlink_resource_request_t, transfer_type) }, { "storage", NULL, MAVLINK_TYPE_UINT8_T, 120, 123, offsetof(mavlink_resource_request_t, storage) }, } }
#define MAVLINK_MESSAGE_INFO_RPM { 226, "RPM", 2, { { "rpm1", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_rpm_t, rpm1) }, { "rpm2", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_rpm_t, rpm2) }, } }
#define MAVLINK_MESSAGE_INFO_SAFETY_ALLOWED_AREA { 55, "SAFETY_ALLOWED_AREA", 7, { { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_safety_allowed_area_t, frame) }, { "p1x", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_safety_allowed_area_t, p1x) }, { "p1y", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_safety_allowed_area_t, p1y) }, { "p1z", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_safety_allowed_area_t, p1z) }, { "p2x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_safety_allowed_area_t, p2x) }, { "p2y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_safety_allowed_area_t, p2y) }, { "p2z", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_safety_allowed_area_t, p2z) }, } }
#define MAVLINK_MESSAGE_INFO_SAFETY_SET_ALLOWED_AREA { 54, "SAFETY_SET_ALLOWED_AREA", 9, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_safety_set_allowed_area_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 25, offsetof(mavlink_safety_set_allowed_area_t, target_component) }, { "frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_safety_set_allowed_area_t, frame) }, { "p1x", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_safety_set_allowed_area_t, p1x) }, { "p1y", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_safety_set_allowed_area_t, p1y) }, { "p1z", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_safety_set_allowed_area_t, p1z) }, { "p2x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_safety_set_allowed_area_t, p2x) }, { "p2y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_safety_set_allowed_area_t, p2y) }, { "p2z", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_safety_set_allowed_area_t, p2z) }, } }
#define MAVLINK_MESSAGE_INFO_SATCOM_LINK_STATUS { 8015, "SATCOM_LINK_STATUS", 8, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_satcom_link_status_t, timestamp) }, { "last_heartbeat", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_satcom_link_status_t, last_heartbeat) }, { "failed_sessions", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_satcom_link_status_t, failed_sessions) }, { "successful_sessions", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_satcom_link_status_t, successful_sessions) }, { "signal_quality", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_satcom_link_status_t, signal_quality) }, { "ring_pending", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_satcom_link_status_t, ring_pending) }, { "tx_session_pending", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_satcom_link_status_t, tx_session_pending) }, { "rx_session_pending", NULL, MAVLINK_TYPE_UINT8_T, 0, 23, offsetof(mavlink_satcom_link_status_t, rx_session_pending) }, } }
#define MAVLINK_MESSAGE_INFO_SCALED_IMU { 26, "SCALED_IMU", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_scaled_imu_t, time_boot_ms) }, { "xacc", NULL, MAVLINK_TYPE_INT16_T, 0, 4, offsetof(mavlink_scaled_imu_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_INT16_T, 0, 6, offsetof(mavlink_scaled_imu_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_scaled_imu_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 10, offsetof(mavlink_scaled_imu_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_scaled_imu_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_scaled_imu_t, zgyro) }, { "xmag", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_scaled_imu_t, xmag) }, { "ymag", NULL, MAVLINK_TYPE_INT16_T, 0, 18, offsetof(mavlink_scaled_imu_t, ymag) }, { "zmag", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_scaled_imu_t, zmag) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_scaled_imu_t, temperature) }, } }
#define MAVLINK_MESSAGE_INFO_SCALED_IMU2 { 116, "SCALED_IMU2", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_scaled_imu2_t, time_boot_ms) }, { "xacc", NULL, MAVLINK_TYPE_INT16_T, 0, 4, offsetof(mavlink_scaled_imu2_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_INT16_T, 0, 6, offsetof(mavlink_scaled_imu2_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_scaled_imu2_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 10, offsetof(mavlink_scaled_imu2_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_scaled_imu2_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_scaled_imu2_t, zgyro) }, { "xmag", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_scaled_imu2_t, xmag) }, { "ymag", NULL, MAVLINK_TYPE_INT16_T, 0, 18, offsetof(mavlink_scaled_imu2_t, ymag) }, { "zmag", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_scaled_imu2_t, zmag) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_scaled_imu2_t, temperature) }, } }
#define MAVLINK_MESSAGE_INFO_SCALED_IMU3 { 129, "SCALED_IMU3", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_scaled_imu3_t, time_boot_ms) }, { "xacc", NULL, MAVLINK_TYPE_INT16_T, 0, 4, offsetof(mavlink_scaled_imu3_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_INT16_T, 0, 6, offsetof(mavlink_scaled_imu3_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_INT16_T, 0, 8, offsetof(mavlink_scaled_imu3_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 10, offsetof(mavlink_scaled_imu3_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_scaled_imu3_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_scaled_imu3_t, zgyro) }, { "xmag", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_scaled_imu3_t, xmag) }, { "ymag", NULL, MAVLINK_TYPE_INT16_T, 0, 18, offsetof(mavlink_scaled_imu3_t, ymag) }, { "zmag", NULL, MAVLINK_TYPE_INT16_T, 0, 20, offsetof(mavlink_scaled_imu3_t, zmag) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_scaled_imu3_t, temperature) }, } }
#define MAVLINK_MESSAGE_INFO_SCALED_PRESSURE { 29, "SCALED_PRESSURE", 5, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_scaled_pressure_t, time_boot_ms) }, { "press_abs", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_scaled_pressure_t, press_abs) }, { "press_diff", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_scaled_pressure_t, press_diff) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_scaled_pressure_t, temperature) }, { "temperature_press_diff", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_scaled_pressure_t, temperature_press_diff) }, } }
#define MAVLINK_MESSAGE_INFO_SCALED_PRESSURE2 { 137, "SCALED_PRESSURE2", 5, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_scaled_pressure2_t, time_boot_ms) }, { "press_abs", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_scaled_pressure2_t, press_abs) }, { "press_diff", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_scaled_pressure2_t, press_diff) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_scaled_pressure2_t, temperature) }, { "temperature_press_diff", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_scaled_pressure2_t, temperature_press_diff) }, } }
#define MAVLINK_MESSAGE_INFO_SCALED_PRESSURE3 { 143, "SCALED_PRESSURE3", 5, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_scaled_pressure3_t, time_boot_ms) }, { "press_abs", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_scaled_pressure3_t, press_abs) }, { "press_diff", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_scaled_pressure3_t, press_diff) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 12, offsetof(mavlink_scaled_pressure3_t, temperature) }, { "temperature_press_diff", NULL, MAVLINK_TYPE_INT16_T, 0, 14, offsetof(mavlink_scaled_pressure3_t, temperature_press_diff) }, } }
#define MAVLINK_MESSAGE_INFO_SECURE_COMMAND { 11004, "SECURE_COMMAND", 7, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_secure_command_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_secure_command_t, target_component) }, { "sequence", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_secure_command_t, sequence) }, { "operation", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_secure_command_t, operation) }, { "data_length", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_secure_command_t, data_length) }, { "sig_length", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_secure_command_t, sig_length) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 220, 12, offsetof(mavlink_secure_command_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_SECURE_COMMAND_REPLY { 11005, "SECURE_COMMAND_REPLY", 5, { { "sequence", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_secure_command_reply_t, sequence) }, { "operation", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_secure_command_reply_t, operation) }, { "result", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_secure_command_reply_t, result) }, { "data_length", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_secure_command_reply_t, data_length) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 220, 10, offsetof(mavlink_secure_command_reply_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_SENSORPOD_STATUS { 8012, "SENSORPOD_STATUS", 8, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_sensorpod_status_t, timestamp) }, { "visensor_rate_1", NULL, MAVLINK_TYPE_UINT8_T, 0, 10, offsetof(mavlink_sensorpod_status_t, visensor_rate_1) }, { "visensor_rate_2", NULL, MAVLINK_TYPE_UINT8_T, 0, 11, offsetof(mavlink_sensorpod_status_t, visensor_rate_2) }, { "visensor_rate_3", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_sensorpod_status_t, visensor_rate_3) }, { "visensor_rate_4", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_sensorpod_status_t, visensor_rate_4) }, { "recording_nodes_count", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_sensorpod_status_t, recording_nodes_count) }, { "cpu_temp", NULL, MAVLINK_TYPE_UINT8_T, 0, 15, offsetof(mavlink_sensorpod_status_t, cpu_temp) }, { "free_space", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_sensorpod_status_t, free_space) }, } }
#define MAVLINK_MESSAGE_INFO_SENSOR_AIRFLOW_ANGLES { 8016, "SENSOR_AIRFLOW_ANGLES", 5, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_sensor_airflow_angles_t, timestamp) }, { "angleofattack", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_sensor_airflow_angles_t, angleofattack) }, { "angleofattack_valid", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_sensor_airflow_angles_t, angleofattack_valid) }, { "sideslip", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_sensor_airflow_angles_t, sideslip) }, { "sideslip_valid", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_sensor_airflow_angles_t, sideslip_valid) }, } }
#define MAVLINK_MESSAGE_INFO_SENSOR_OFFSETS { 150, "SENSOR_OFFSETS", 12, { { "mag_ofs_x", NULL, MAVLINK_TYPE_INT16_T, 0, 36, offsetof(mavlink_sensor_offsets_t, mag_ofs_x) }, { "mag_ofs_y", NULL, MAVLINK_TYPE_INT16_T, 0, 38, offsetof(mavlink_sensor_offsets_t, mag_ofs_y) }, { "mag_ofs_z", NULL, MAVLINK_TYPE_INT16_T, 0, 40, offsetof(mavlink_sensor_offsets_t, mag_ofs_z) }, { "mag_declination", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_sensor_offsets_t, mag_declination) }, { "raw_press", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_sensor_offsets_t, raw_press) }, { "raw_temp", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_sensor_offsets_t, raw_temp) }, { "gyro_cal_x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_sensor_offsets_t, gyro_cal_x) }, { "gyro_cal_y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_sensor_offsets_t, gyro_cal_y) }, { "gyro_cal_z", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_sensor_offsets_t, gyro_cal_z) }, { "accel_cal_x", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_sensor_offsets_t, accel_cal_x) }, { "accel_cal_y", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_sensor_offsets_t, accel_cal_y) }, { "accel_cal_z", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_sensor_offsets_t, accel_cal_z) }, } }
#define MAVLINK_MESSAGE_INFO_SENS_ATMOS { 8009, "SENS_ATMOS", 3, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_sens_atmos_t, timestamp) }, { "TempAmbient", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_sens_atmos_t, TempAmbient) }, { "Humidity", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_sens_atmos_t, Humidity) }, } }
#define MAVLINK_MESSAGE_INFO_SENS_BATMON { 8010, "SENS_BATMON", 15, { { "batmon_timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_sens_batmon_t, batmon_timestamp) }, { "temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_sens_batmon_t, temperature) }, { "voltage", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_sens_batmon_t, voltage) }, { "current", NULL, MAVLINK_TYPE_INT16_T, 0, 22, offsetof(mavlink_sens_batmon_t, current) }, { "SoC", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_sens_batmon_t, SoC) }, { "batterystatus", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_sens_batmon_t, batterystatus) }, { "serialnumber", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_sens_batmon_t, serialnumber) }, { "safetystatus", NULL, MAVLINK_TYPE_UINT32_T, 0, 12, offsetof(mavlink_sens_batmon_t, safetystatus) }, { "operationstatus", NULL, MAVLINK_TYPE_UINT32_T, 0, 16, offsetof(mavlink_sens_batmon_t, operationstatus) }, { "cellvoltage1", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_sens_batmon_t, cellvoltage1) }, { "cellvoltage2", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_sens_batmon_t, cellvoltage2) }, { "cellvoltage3", NULL, MAVLINK_TYPE_UINT16_T, 0, 32, offsetof(mavlink_sens_batmon_t, cellvoltage3) }, { "cellvoltage4", NULL, MAVLINK_TYPE_UINT16_T, 0, 34, offsetof(mavlink_sens_batmon_t, cellvoltage4) }, { "cellvoltage5", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_sens_batmon_t, cellvoltage5) }, { "cellvoltage6", NULL, MAVLINK_TYPE_UINT16_T, 0, 38, offsetof(mavlink_sens_batmon_t, cellvoltage6) }, } }
#define MAVLINK_MESSAGE_INFO_SENS_MPPT { 8003, "SENS_MPPT", 13, { { "mppt_timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_sens_mppt_t, mppt_timestamp) }, { "mppt1_volt", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_sens_mppt_t, mppt1_volt) }, { "mppt1_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_sens_mppt_t, mppt1_amp) }, { "mppt1_pwm", NULL, MAVLINK_TYPE_UINT16_T, 0, 32, offsetof(mavlink_sens_mppt_t, mppt1_pwm) }, { "mppt1_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 38, offsetof(mavlink_sens_mppt_t, mppt1_status) }, { "mppt2_volt", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_sens_mppt_t, mppt2_volt) }, { "mppt2_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_sens_mppt_t, mppt2_amp) }, { "mppt2_pwm", NULL, MAVLINK_TYPE_UINT16_T, 0, 34, offsetof(mavlink_sens_mppt_t, mppt2_pwm) }, { "mppt2_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 39, offsetof(mavlink_sens_mppt_t, mppt2_status) }, { "mppt3_volt", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_sens_mppt_t, mppt3_volt) }, { "mppt3_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_sens_mppt_t, mppt3_amp) }, { "mppt3_pwm", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_sens_mppt_t, mppt3_pwm) }, { "mppt3_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_sens_mppt_t, mppt3_status) }, } }
#define MAVLINK_MESSAGE_INFO_SENS_POWER { 8002, "SENS_POWER", 4, { { "adc121_vspb_volt", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_sens_power_t, adc121_vspb_volt) }, { "adc121_cspb_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_sens_power_t, adc121_cspb_amp) }, { "adc121_cs1_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_sens_power_t, adc121_cs1_amp) }, { "adc121_cs2_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_sens_power_t, adc121_cs2_amp) }, } }
#define MAVLINK_MESSAGE_INFO_SENS_POWER_BOARD { 8013, "SENS_POWER_BOARD", 12, { { "timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_sens_power_board_t, timestamp) }, { "pwr_brd_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 44, offsetof(mavlink_sens_power_board_t, pwr_brd_status) }, { "pwr_brd_led_status", NULL, MAVLINK_TYPE_UINT8_T, 0, 45, offsetof(mavlink_sens_power_board_t, pwr_brd_led_status) }, { "pwr_brd_system_volt", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_sens_power_board_t, pwr_brd_system_volt) }, { "pwr_brd_servo_volt", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_sens_power_board_t, pwr_brd_servo_volt) }, { "pwr_brd_digital_volt", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_sens_power_board_t, pwr_brd_digital_volt) }, { "pwr_brd_mot_l_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_sens_power_board_t, pwr_brd_mot_l_amp) }, { "pwr_brd_mot_r_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_sens_power_board_t, pwr_brd_mot_r_amp) }, { "pwr_brd_analog_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_sens_power_board_t, pwr_brd_analog_amp) }, { "pwr_brd_digital_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_sens_power_board_t, pwr_brd_digital_amp) }, { "pwr_brd_ext_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_sens_power_board_t, pwr_brd_ext_amp) }, { "pwr_brd_aux_amp", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_sens_power_board_t, pwr_brd_aux_amp) }, } }
#define MAVLINK_MESSAGE_INFO_SERIAL_CONTROL { 126, "SERIAL_CONTROL", 6, { { "device", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_serial_control_t, device) }, { "flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_serial_control_t, flags) }, { "timeout", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_serial_control_t, timeout) }, { "baudrate", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_serial_control_t, baudrate) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_serial_control_t, count) }, { "data", NULL, MAVLINK_TYPE_UINT8_T, 70, 9, offsetof(mavlink_serial_control_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_SERVO_OUTPUT_RAW { 36, "SERVO_OUTPUT_RAW", 18, { { "time_usec", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_servo_output_raw_t, time_usec) }, { "port", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_servo_output_raw_t, port) }, { "servo1_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_servo_output_raw_t, servo1_raw) }, { "servo2_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 6, offsetof(mavlink_servo_output_raw_t, servo2_raw) }, { "servo3_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_servo_output_raw_t, servo3_raw) }, { "servo4_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_servo_output_raw_t, servo4_raw) }, { "servo5_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_servo_output_raw_t, servo5_raw) }, { "servo6_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_servo_output_raw_t, servo6_raw) }, { "servo7_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_servo_output_raw_t, servo7_raw) }, { "servo8_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_servo_output_raw_t, servo8_raw) }, { "servo9_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 21, offsetof(mavlink_servo_output_raw_t, servo9_raw) }, { "servo10_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 23, offsetof(mavlink_servo_output_raw_t, servo10_raw) }, { "servo11_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 25, offsetof(mavlink_servo_output_raw_t, servo11_raw) }, { "servo12_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 27, offsetof(mavlink_servo_output_raw_t, servo12_raw) }, { "servo13_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 29, offsetof(mavlink_servo_output_raw_t, servo13_raw) }, { "servo14_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 31, offsetof(mavlink_servo_output_raw_t, servo14_raw) }, { "servo15_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 33, offsetof(mavlink_servo_output_raw_t, servo15_raw) }, { "servo16_raw", NULL, MAVLINK_TYPE_UINT16_T, 0, 35, offsetof(mavlink_servo_output_raw_t, servo16_raw) }, } }
#define MAVLINK_MESSAGE_INFO_SETUP_SIGNING { 256, "SETUP_SIGNING", 4, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 8, offsetof(mavlink_setup_signing_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 9, offsetof(mavlink_setup_signing_t, target_component) }, { "secret_key", NULL, MAVLINK_TYPE_UINT8_T, 32, 10, offsetof(mavlink_setup_signing_t, secret_key) }, { "initial_timestamp", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_setup_signing_t, initial_timestamp) }, } }
#define MAVLINK_MESSAGE_INFO_SET_ACTUATOR_CONTROL_TARGET { 139, "SET_ACTUATOR_CONTROL_TARGET", 5, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_set_actuator_control_target_t, time_usec) }, { "group_mlx", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_set_actuator_control_target_t, group_mlx) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 41, offsetof(mavlink_set_actuator_control_target_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_set_actuator_control_target_t, target_component) }, { "controls", NULL, MAVLINK_TYPE_FLOAT, 8, 8, offsetof(mavlink_set_actuator_control_target_t, controls) }, } }
#define MAVLINK_MESSAGE_INFO_SET_ATTITUDE_TARGET { 82, "SET_ATTITUDE_TARGET", 9, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_set_attitude_target_t, time_boot_ms) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_set_attitude_target_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 37, offsetof(mavlink_set_attitude_target_t, target_component) }, { "type_mask", NULL, MAVLINK_TYPE_UINT8_T, 0, 38, offsetof(mavlink_set_attitude_target_t, type_mask) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 4, offsetof(mavlink_set_attitude_target_t, q) }, { "body_roll_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_set_attitude_target_t, body_roll_rate) }, { "body_pitch_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_set_attitude_target_t, body_pitch_rate) }, { "body_yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_set_attitude_target_t, body_yaw_rate) }, { "thrust", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_set_attitude_target_t, thrust) }, } }
#define MAVLINK_MESSAGE_INFO_SET_GPS_GLOBAL_ORIGIN { 48, "SET_GPS_GLOBAL_ORIGIN", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_set_gps_global_origin_t, target_system) }, { "latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_set_gps_global_origin_t, latitude) }, { "longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_set_gps_global_origin_t, longitude) }, { "altitude", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_set_gps_global_origin_t, altitude) }, { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 13, offsetof(mavlink_set_gps_global_origin_t, time_usec) }, } }
#define MAVLINK_MESSAGE_INFO_SET_HOME_POSITION { 243, "SET_HOME_POSITION", 12, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 52, offsetof(mavlink_set_home_position_t, target_system) }, { "latitude", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_set_home_position_t, latitude) }, { "longitude", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_set_home_position_t, longitude) }, { "altitude", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_set_home_position_t, altitude) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_set_home_position_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_set_home_position_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_set_home_position_t, z) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 24, offsetof(mavlink_set_home_position_t, q) }, { "approach_x", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_set_home_position_t, approach_x) }, { "approach_y", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_set_home_position_t, approach_y) }, { "approach_z", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_set_home_position_t, approach_z) }, { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 53, offsetof(mavlink_set_home_position_t, time_usec) }, } }
#define MAVLINK_MESSAGE_INFO_SET_MAG_OFFSETS { 151, "SET_MAG_OFFSETS", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_set_mag_offsets_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_set_mag_offsets_t, target_component) }, { "mag_ofs_x", NULL, MAVLINK_TYPE_INT16_T, 0, 0, offsetof(mavlink_set_mag_offsets_t, mag_ofs_x) }, { "mag_ofs_y", NULL, MAVLINK_TYPE_INT16_T, 0, 2, offsetof(mavlink_set_mag_offsets_t, mag_ofs_y) }, { "mag_ofs_z", NULL, MAVLINK_TYPE_INT16_T, 0, 4, offsetof(mavlink_set_mag_offsets_t, mag_ofs_z) }, } }
#define MAVLINK_MESSAGE_INFO_SET_MODE { 11, "SET_MODE", 3, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_set_mode_t, target_system) }, { "base_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_set_mode_t, base_mode) }, { "custom_mode", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_set_mode_t, custom_mode) }, } }
#define MAVLINK_MESSAGE_INFO_SET_POSITION_TARGET_GLOBAL_INT { 86, "SET_POSITION_TARGET_GLOBAL_INT", 16, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_set_position_target_global_int_t, time_boot_ms) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_set_position_target_global_int_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 51, offsetof(mavlink_set_position_target_global_int_t, target_component) }, { "coordinate_frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 52, offsetof(mavlink_set_position_target_global_int_t, coordinate_frame) }, { "type_mask", NULL, MAVLINK_TYPE_UINT16_T, 0, 48, offsetof(mavlink_set_position_target_global_int_t, type_mask) }, { "lat_int", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_set_position_target_global_int_t, lat_int) }, { "lon_int", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_set_position_target_global_int_t, lon_int) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_set_position_target_global_int_t, alt) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_set_position_target_global_int_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_set_position_target_global_int_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_set_position_target_global_int_t, vz) }, { "afx", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_set_position_target_global_int_t, afx) }, { "afy", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_set_position_target_global_int_t, afy) }, { "afz", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_set_position_target_global_int_t, afz) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_set_position_target_global_int_t, yaw) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_set_position_target_global_int_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_SET_POSITION_TARGET_LOCAL_NED { 84, "SET_POSITION_TARGET_LOCAL_NED", 16, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_set_position_target_local_ned_t, time_boot_ms) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 50, offsetof(mavlink_set_position_target_local_ned_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 51, offsetof(mavlink_set_position_target_local_ned_t, target_component) }, { "coordinate_frame", NULL, MAVLINK_TYPE_UINT8_T, 0, 52, offsetof(mavlink_set_position_target_local_ned_t, coordinate_frame) }, { "type_mask", NULL, MAVLINK_TYPE_UINT16_T, 0, 48, offsetof(mavlink_set_position_target_local_ned_t, type_mask) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_set_position_target_local_ned_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_set_position_target_local_ned_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_set_position_target_local_ned_t, z) }, { "vx", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_set_position_target_local_ned_t, vx) }, { "vy", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_set_position_target_local_ned_t, vy) }, { "vz", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_set_position_target_local_ned_t, vz) }, { "afx", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_set_position_target_local_ned_t, afx) }, { "afy", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_set_position_target_local_ned_t, afy) }, { "afz", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_set_position_target_local_ned_t, afz) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_set_position_target_local_ned_t, yaw) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_set_position_target_local_ned_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_SIMSTATE { 164, "SIMSTATE", 11, { { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_simstate_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_simstate_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_simstate_t, yaw) }, { "xacc", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_simstate_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_simstate_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_simstate_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_simstate_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_simstate_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_simstate_t, zgyro) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 36, offsetof(mavlink_simstate_t, lat) }, { "lng", NULL, MAVLINK_TYPE_INT32_T, 0, 40, offsetof(mavlink_simstate_t, lng) }, } }
#define MAVLINK_MESSAGE_INFO_SIM_STATE { 108, "SIM_STATE", 23, { { "q1", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_sim_state_t, q1) }, { "q2", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_sim_state_t, q2) }, { "q3", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_sim_state_t, q3) }, { "q4", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_sim_state_t, q4) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_sim_state_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_sim_state_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_sim_state_t, yaw) }, { "xacc", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_sim_state_t, xacc) }, { "yacc", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_sim_state_t, yacc) }, { "zacc", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_sim_state_t, zacc) }, { "xgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_sim_state_t, xgyro) }, { "ygyro", NULL, MAVLINK_TYPE_FLOAT, 0, 44, offsetof(mavlink_sim_state_t, ygyro) }, { "zgyro", NULL, MAVLINK_TYPE_FLOAT, 0, 48, offsetof(mavlink_sim_state_t, zgyro) }, { "lat", NULL, MAVLINK_TYPE_FLOAT, 0, 52, offsetof(mavlink_sim_state_t, lat) }, { "lon", NULL, MAVLINK_TYPE_FLOAT, 0, 56, offsetof(mavlink_sim_state_t, lon) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 60, offsetof(mavlink_sim_state_t, alt) }, { "std_dev_horz", NULL, MAVLINK_TYPE_FLOAT, 0, 64, offsetof(mavlink_sim_state_t, std_dev_horz) }, { "std_dev_vert", NULL, MAVLINK_TYPE_FLOAT, 0, 68, offsetof(mavlink_sim_state_t, std_dev_vert) }, { "vn", NULL, MAVLINK_TYPE_FLOAT, 0, 72, offsetof(mavlink_sim_state_t, vn) }, { "ve", NULL, MAVLINK_TYPE_FLOAT, 0, 76, offsetof(mavlink_sim_state_t, ve) }, { "vd", NULL, MAVLINK_TYPE_FLOAT, 0, 80, offsetof(mavlink_sim_state_t, vd) }, { "lat_int", NULL, MAVLINK_TYPE_INT32_T, 0, 84, offsetof(mavlink_sim_state_t, lat_int) }, { "lon_int", NULL, MAVLINK_TYPE_INT32_T, 0, 88, offsetof(mavlink_sim_state_t, lon_int) }, } }
#define MAVLINK_MESSAGE_INFO_SMART_BATTERY_INFO { 370, "SMART_BATTERY_INFO", 17, { { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_smart_battery_info_t, id) }, { "battery_function", NULL, MAVLINK_TYPE_UINT8_T, 0, 19, offsetof(mavlink_smart_battery_info_t, battery_function) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_smart_battery_info_t, type) }, { "capacity_full_specification", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_smart_battery_info_t, capacity_full_specification) }, { "capacity_full", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_smart_battery_info_t, capacity_full) }, { "cycle_count", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_smart_battery_info_t, cycle_count) }, { "serial_number", NULL, MAVLINK_TYPE_CHAR, 16, 21, offsetof(mavlink_smart_battery_info_t, serial_number) }, { "device_name", NULL, MAVLINK_TYPE_CHAR, 50, 37, offsetof(mavlink_smart_battery_info_t, device_name) }, { "weight", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_smart_battery_info_t, weight) }, { "discharge_minimum_voltage", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_smart_battery_info_t, discharge_minimum_voltage) }, { "charging_minimum_voltage", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_smart_battery_info_t, charging_minimum_voltage) }, { "resting_minimum_voltage", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_smart_battery_info_t, resting_minimum_voltage) }, { "charging_maximum_voltage", NULL, MAVLINK_TYPE_UINT16_T, 0, 87, offsetof(mavlink_smart_battery_info_t, charging_maximum_voltage) }, { "cells_in_series", NULL, MAVLINK_TYPE_UINT8_T, 0, 89, offsetof(mavlink_smart_battery_info_t, cells_in_series) }, { "discharge_maximum_current", NULL, MAVLINK_TYPE_UINT32_T, 0, 90, offsetof(mavlink_smart_battery_info_t, discharge_maximum_current) }, { "discharge_maximum_burst_current", NULL, MAVLINK_TYPE_UINT32_T, 0, 94, offsetof(mavlink_smart_battery_info_t, discharge_maximum_burst_current) }, { "manufacture_date", NULL, MAVLINK_TYPE_CHAR, 11, 98, offsetof(mavlink_smart_battery_info_t, manufacture_date) }, } }
#define MAVLINK_MESSAGE_INFO_STATUSTEXT { 253, "STATUSTEXT", 4, { { "severity", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_statustext_t, severity) }, { "text", NULL, MAVLINK_TYPE_CHAR, 50, 1, offsetof(mavlink_statustext_t, text) }, { "id", NULL, MAVLINK_TYPE_UINT16_T, 0, 51, offsetof(mavlink_statustext_t, id) }, { "chunk_seq", NULL, MAVLINK_TYPE_UINT8_T, 0, 53, offsetof(mavlink_statustext_t, chunk_seq) }, } }
#define MAVLINK_MESSAGE_INFO_STORAGE_INFORMATION { 261, "STORAGE_INFORMATION", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_storage_information_t, time_boot_ms) }, { "storage_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 24, offsetof(mavlink_storage_information_t, storage_id) }, { "storage_count", NULL, MAVLINK_TYPE_UINT8_T, 0, 25, offsetof(mavlink_storage_information_t, storage_count) }, { "status", NULL, MAVLINK_TYPE_UINT8_T, 0, 26, offsetof(mavlink_storage_information_t, status) }, { "total_capacity", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_storage_information_t, total_capacity) }, { "used_capacity", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_storage_information_t, used_capacity) }, { "available_capacity", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_storage_information_t, available_capacity) }, { "read_speed", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_storage_information_t, read_speed) }, { "write_speed", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_storage_information_t, write_speed) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 27, offsetof(mavlink_storage_information_t, type) }, { "name", NULL, MAVLINK_TYPE_CHAR, 32, 28, offsetof(mavlink_storage_information_t, name) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_DEVICE_CONTROL { 60002, "STORM32_GIMBAL_DEVICE_CONTROL", 7, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 30, offsetof(mavlink_storm32_gimbal_device_control_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 31, offsetof(mavlink_storm32_gimbal_device_control_t, target_component) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_storm32_gimbal_device_control_t, flags) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 0, offsetof(mavlink_storm32_gimbal_device_control_t, q) }, { "angular_velocity_x", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_storm32_gimbal_device_control_t, angular_velocity_x) }, { "angular_velocity_y", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_storm32_gimbal_device_control_t, angular_velocity_y) }, { "angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_storm32_gimbal_device_control_t, angular_velocity_z) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_DEVICE_STATUS { 60001, "STORM32_GIMBAL_DEVICE_STATUS", 10, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_storm32_gimbal_device_status_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 41, offsetof(mavlink_storm32_gimbal_device_status_t, target_component) }, { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_storm32_gimbal_device_status_t, time_boot_ms) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_storm32_gimbal_device_status_t, flags) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 4, offsetof(mavlink_storm32_gimbal_device_status_t, q) }, { "angular_velocity_x", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_storm32_gimbal_device_status_t, angular_velocity_x) }, { "angular_velocity_y", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_storm32_gimbal_device_status_t, angular_velocity_y) }, { "angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_storm32_gimbal_device_status_t, angular_velocity_z) }, { "yaw_absolute", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_storm32_gimbal_device_status_t, yaw_absolute) }, { "failure_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 38, offsetof(mavlink_storm32_gimbal_device_status_t, failure_flags) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_CONTROL { 60012, "STORM32_GIMBAL_MANAGER_CONTROL", 10, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_storm32_gimbal_manager_control_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 33, offsetof(mavlink_storm32_gimbal_manager_control_t, target_component) }, { "gimbal_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 34, offsetof(mavlink_storm32_gimbal_manager_control_t, gimbal_id) }, { "client", NULL, MAVLINK_TYPE_UINT8_T, 0, 35, offsetof(mavlink_storm32_gimbal_manager_control_t, client) }, { "device_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_storm32_gimbal_manager_control_t, device_flags) }, { "manager_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 30, offsetof(mavlink_storm32_gimbal_manager_control_t, manager_flags) }, { "q", NULL, MAVLINK_TYPE_FLOAT, 4, 0, offsetof(mavlink_storm32_gimbal_manager_control_t, q) }, { "angular_velocity_x", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_storm32_gimbal_manager_control_t, angular_velocity_x) }, { "angular_velocity_y", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_storm32_gimbal_manager_control_t, angular_velocity_y) }, { "angular_velocity_z", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_storm32_gimbal_manager_control_t, angular_velocity_z) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW { 60013, "STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW", 10, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 21, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, target_component) }, { "gimbal_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 22, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, gimbal_id) }, { "client", NULL, MAVLINK_TYPE_UINT8_T, 0, 23, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, client) }, { "device_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, device_flags) }, { "manager_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, manager_flags) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, yaw) }, { "pitch_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, pitch_rate) }, { "yaw_rate", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_storm32_gimbal_manager_control_pitchyaw_t, yaw_rate) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_CORRECT_ROLL { 60014, "STORM32_GIMBAL_MANAGER_CORRECT_ROLL", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_storm32_gimbal_manager_correct_roll_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_storm32_gimbal_manager_correct_roll_t, target_component) }, { "gimbal_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_storm32_gimbal_manager_correct_roll_t, gimbal_id) }, { "client", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_storm32_gimbal_manager_correct_roll_t, client) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_storm32_gimbal_manager_correct_roll_t, roll) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_INFORMATION { 60010, "STORM32_GIMBAL_MANAGER_INFORMATION", 9, { { "gimbal_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 32, offsetof(mavlink_storm32_gimbal_manager_information_t, gimbal_id) }, { "device_cap_flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_storm32_gimbal_manager_information_t, device_cap_flags) }, { "manager_cap_flags", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_storm32_gimbal_manager_information_t, manager_cap_flags) }, { "roll_min", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_storm32_gimbal_manager_information_t, roll_min) }, { "roll_max", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_storm32_gimbal_manager_information_t, roll_max) }, { "pitch_min", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_storm32_gimbal_manager_information_t, pitch_min) }, { "pitch_max", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_storm32_gimbal_manager_information_t, pitch_max) }, { "yaw_min", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_storm32_gimbal_manager_information_t, yaw_min) }, { "yaw_max", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_storm32_gimbal_manager_information_t, yaw_max) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_PROFILE { 60015, "STORM32_GIMBAL_MANAGER_PROFILE", 8, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_storm32_gimbal_manager_profile_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_storm32_gimbal_manager_profile_t, target_component) }, { "gimbal_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_storm32_gimbal_manager_profile_t, gimbal_id) }, { "profile", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_storm32_gimbal_manager_profile_t, profile) }, { "priorities", NULL, MAVLINK_TYPE_UINT8_T, 8, 4, offsetof(mavlink_storm32_gimbal_manager_profile_t, priorities) }, { "profile_flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 12, offsetof(mavlink_storm32_gimbal_manager_profile_t, profile_flags) }, { "rc_timeout", NULL, MAVLINK_TYPE_UINT8_T, 0, 13, offsetof(mavlink_storm32_gimbal_manager_profile_t, rc_timeout) }, { "timeouts", NULL, MAVLINK_TYPE_UINT8_T, 8, 14, offsetof(mavlink_storm32_gimbal_manager_profile_t, timeouts) }, } }
#define MAVLINK_MESSAGE_INFO_STORM32_GIMBAL_MANAGER_STATUS { 60011, "STORM32_GIMBAL_MANAGER_STATUS", 5, { { "gimbal_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_storm32_gimbal_manager_status_t, gimbal_id) }, { "supervisor", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_storm32_gimbal_manager_status_t, supervisor) }, { "device_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_storm32_gimbal_manager_status_t, device_flags) }, { "manager_flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 2, offsetof(mavlink_storm32_gimbal_manager_status_t, manager_flags) }, { "profile", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_storm32_gimbal_manager_status_t, profile) }, } }
#define MAVLINK_MESSAGE_INFO_SYSTEM_TIME { 2, "SYSTEM_TIME", 2, { { "time_unix_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_system_time_t, time_unix_usec) }, { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_system_time_t, time_boot_ms) }, } }
#define MAVLINK_MESSAGE_INFO_SYS_STATUS { 1, "SYS_STATUS", 13, { { "onboard_control_sensors_present", "0x%04x", MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_sys_status_t, onboard_control_sensors_present) }, { "onboard_control_sensors_enabled", "0x%04x", MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_sys_status_t, onboard_control_sensors_enabled) }, { "onboard_control_sensors_health", "0x%04x", MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_sys_status_t, onboard_control_sensors_health) }, { "load", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_sys_status_t, load) }, { "voltage_battery", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_sys_status_t, voltage_battery) }, { "current_battery", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_sys_status_t, current_battery) }, { "battery_remaining", NULL, MAVLINK_TYPE_INT8_T, 0, 30, offsetof(mavlink_sys_status_t, battery_remaining) }, { "drop_rate_comm", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_sys_status_t, drop_rate_comm) }, { "errors_comm", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_sys_status_t, errors_comm) }, { "errors_count1", NULL, MAVLINK_TYPE_UINT16_T, 0, 22, offsetof(mavlink_sys_status_t, errors_count1) }, { "errors_count2", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_sys_status_t, errors_count2) }, { "errors_count3", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_sys_status_t, errors_count3) }, { "errors_count4", NULL, MAVLINK_TYPE_UINT16_T, 0, 28, offsetof(mavlink_sys_status_t, errors_count4) }, } }
#define MAVLINK_MESSAGE_INFO_TERRAIN_CHECK { 135, "TERRAIN_CHECK", 2, { { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_terrain_check_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_terrain_check_t, lon) }, } }
#define MAVLINK_MESSAGE_INFO_TERRAIN_DATA { 134, "TERRAIN_DATA", 5, { { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_terrain_data_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_terrain_data_t, lon) }, { "grid_spacing", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_terrain_data_t, grid_spacing) }, { "gridbit", NULL, MAVLINK_TYPE_UINT8_T, 0, 42, offsetof(mavlink_terrain_data_t, gridbit) }, { "data", NULL, MAVLINK_TYPE_INT16_T, 16, 10, offsetof(mavlink_terrain_data_t, data) }, } }
#define MAVLINK_MESSAGE_INFO_TERRAIN_REPORT { 136, "TERRAIN_REPORT", 7, { { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_terrain_report_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_terrain_report_t, lon) }, { "spacing", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_terrain_report_t, spacing) }, { "terrain_height", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_terrain_report_t, terrain_height) }, { "current_height", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_terrain_report_t, current_height) }, { "pending", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_terrain_report_t, pending) }, { "loaded", NULL, MAVLINK_TYPE_UINT16_T, 0, 20, offsetof(mavlink_terrain_report_t, loaded) }, } }
#define MAVLINK_MESSAGE_INFO_TERRAIN_REQUEST { 133, "TERRAIN_REQUEST", 4, { { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_terrain_request_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_terrain_request_t, lon) }, { "grid_spacing", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_terrain_request_t, grid_spacing) }, { "mask", "0x%07x", MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_terrain_request_t, mask) }, } }
#define MAVLINK_MESSAGE_INFO_TEST_TYPES { 17000, "TEST_TYPES", 22, { { "c", NULL, MAVLINK_TYPE_CHAR, 0, 160, offsetof(mavlink_test_types_t, c) }, { "s", NULL, MAVLINK_TYPE_CHAR, 10, 161, offsetof(mavlink_test_types_t, s) }, { "u8", NULL, MAVLINK_TYPE_UINT8_T, 0, 171, offsetof(mavlink_test_types_t, u8) }, { "u16", NULL, MAVLINK_TYPE_UINT16_T, 0, 144, offsetof(mavlink_test_types_t, u16) }, { "u32", "0x%08x", MAVLINK_TYPE_UINT32_T, 0, 96, offsetof(mavlink_test_types_t, u32) }, { "u64", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_test_types_t, u64) }, { "s8", NULL, MAVLINK_TYPE_INT8_T, 0, 172, offsetof(mavlink_test_types_t, s8) }, { "s16", NULL, MAVLINK_TYPE_INT16_T, 0, 146, offsetof(mavlink_test_types_t, s16) }, { "s32", NULL, MAVLINK_TYPE_INT32_T, 0, 100, offsetof(mavlink_test_types_t, s32) }, { "s64", NULL, MAVLINK_TYPE_INT64_T, 0, 8, offsetof(mavlink_test_types_t, s64) }, { "f", NULL, MAVLINK_TYPE_FLOAT, 0, 104, offsetof(mavlink_test_types_t, f) }, { "d", NULL, MAVLINK_TYPE_DOUBLE, 0, 16, offsetof(mavlink_test_types_t, d) }, { "u8_array", NULL, MAVLINK_TYPE_UINT8_T, 3, 173, offsetof(mavlink_test_types_t, u8_array) }, { "u16_array", NULL, MAVLINK_TYPE_UINT16_T, 3, 148, offsetof(mavlink_test_types_t, u16_array) }, { "u32_array", NULL, MAVLINK_TYPE_UINT32_T, 3, 108, offsetof(mavlink_test_types_t, u32_array) }, { "u64_array", NULL, MAVLINK_TYPE_UINT64_T, 3, 24, offsetof(mavlink_test_types_t, u64_array) }, { "s8_array", NULL, MAVLINK_TYPE_INT8_T, 3, 176, offsetof(mavlink_test_types_t, s8_array) }, { "s16_array", NULL, MAVLINK_TYPE_INT16_T, 3, 154, offsetof(mavlink_test_types_t, s16_array) }, { "s32_array", NULL, MAVLINK_TYPE_INT32_T, 3, 120, offsetof(mavlink_test_types_t, s32_array) }, { "s64_array", NULL, MAVLINK_TYPE_INT64_T, 3, 48, offsetof(mavlink_test_types_t, s64_array) }, { "f_array", NULL, MAVLINK_TYPE_FLOAT, 3, 132, offsetof(mavlink_test_types_t, f_array) }, { "d_array", NULL, MAVLINK_TYPE_DOUBLE, 3, 72, offsetof(mavlink_test_types_t, d_array) }, } }
#define MAVLINK_MESSAGE_INFO_TIMESYNC { 111, "TIMESYNC", 2, { { "tc1", NULL, MAVLINK_TYPE_INT64_T, 0, 0, offsetof(mavlink_timesync_t, tc1) }, { "ts1", NULL, MAVLINK_TYPE_INT64_T, 0, 8, offsetof(mavlink_timesync_t, ts1) }, } }
#define MAVLINK_MESSAGE_INFO_TRAJECTORY_REPRESENTATION_BEZIER { 333, "TRAJECTORY_REPRESENTATION_BEZIER", 7, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_trajectory_representation_bezier_t, time_usec) }, { "valid_points", NULL, MAVLINK_TYPE_UINT8_T, 0, 108, offsetof(mavlink_trajectory_representation_bezier_t, valid_points) }, { "pos_x", NULL, MAVLINK_TYPE_FLOAT, 5, 8, offsetof(mavlink_trajectory_representation_bezier_t, pos_x) }, { "pos_y", NULL, MAVLINK_TYPE_FLOAT, 5, 28, offsetof(mavlink_trajectory_representation_bezier_t, pos_y) }, { "pos_z", NULL, MAVLINK_TYPE_FLOAT, 5, 48, offsetof(mavlink_trajectory_representation_bezier_t, pos_z) }, { "delta", NULL, MAVLINK_TYPE_FLOAT, 5, 68, offsetof(mavlink_trajectory_representation_bezier_t, delta) }, { "pos_yaw", NULL, MAVLINK_TYPE_FLOAT, 5, 88, offsetof(mavlink_trajectory_representation_bezier_t, pos_yaw) }, } }
#define MAVLINK_MESSAGE_INFO_TRAJECTORY_REPRESENTATION_WAYPOINTS { 332, "TRAJECTORY_REPRESENTATION_WAYPOINTS", 14, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_trajectory_representation_waypoints_t, time_usec) }, { "valid_points", NULL, MAVLINK_TYPE_UINT8_T, 0, 238, offsetof(mavlink_trajectory_representation_waypoints_t, valid_points) }, { "pos_x", NULL, MAVLINK_TYPE_FLOAT, 5, 8, offsetof(mavlink_trajectory_representation_waypoints_t, pos_x) }, { "pos_y", NULL, MAVLINK_TYPE_FLOAT, 5, 28, offsetof(mavlink_trajectory_representation_waypoints_t, pos_y) }, { "pos_z", NULL, MAVLINK_TYPE_FLOAT, 5, 48, offsetof(mavlink_trajectory_representation_waypoints_t, pos_z) }, { "vel_x", NULL, MAVLINK_TYPE_FLOAT, 5, 68, offsetof(mavlink_trajectory_representation_waypoints_t, vel_x) }, { "vel_y", NULL, MAVLINK_TYPE_FLOAT, 5, 88, offsetof(mavlink_trajectory_representation_waypoints_t, vel_y) }, { "vel_z", NULL, MAVLINK_TYPE_FLOAT, 5, 108, offsetof(mavlink_trajectory_representation_waypoints_t, vel_z) }, { "acc_x", NULL, MAVLINK_TYPE_FLOAT, 5, 128, offsetof(mavlink_trajectory_representation_waypoints_t, acc_x) }, { "acc_y", NULL, MAVLINK_TYPE_FLOAT, 5, 148, offsetof(mavlink_trajectory_representation_waypoints_t, acc_y) }, { "acc_z", NULL, MAVLINK_TYPE_FLOAT, 5, 168, offsetof(mavlink_trajectory_representation_waypoints_t, acc_z) }, { "pos_yaw", NULL, MAVLINK_TYPE_FLOAT, 5, 188, offsetof(mavlink_trajectory_representation_waypoints_t, pos_yaw) }, { "vel_yaw", NULL, MAVLINK_TYPE_FLOAT, 5, 208, offsetof(mavlink_trajectory_representation_waypoints_t, vel_yaw) }, { "command", NULL, MAVLINK_TYPE_UINT16_T, 5, 228, offsetof(mavlink_trajectory_representation_waypoints_t, command) }, } }
#define MAVLINK_MESSAGE_INFO_TUNNEL { 385, "TUNNEL", 5, { { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_tunnel_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_tunnel_t, target_component) }, { "payload_type", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_tunnel_t, payload_type) }, { "payload_length", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_tunnel_t, payload_length) }, { "payload", NULL, MAVLINK_TYPE_UINT8_T, 128, 5, offsetof(mavlink_tunnel_t, payload) }, } }
#define MAVLINK_MESSAGE_INFO_UALBERTA_SYS_STATUS { 222, "UALBERTA_SYS_STATUS", 3, { { "mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_ualberta_sys_status_t, mode) }, { "nav_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 1, offsetof(mavlink_ualberta_sys_status_t, nav_mode) }, { "pilot", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_ualberta_sys_status_t, pilot) }, } }
#define MAVLINK_MESSAGE_INFO_UAVCAN_NODE_INFO { 311, "UAVCAN_NODE_INFO", 9, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_uavcan_node_info_t, time_usec) }, { "uptime_sec", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_uavcan_node_info_t, uptime_sec) }, { "name", NULL, MAVLINK_TYPE_CHAR, 80, 16, offsetof(mavlink_uavcan_node_info_t, name) }, { "hw_version_major", NULL, MAVLINK_TYPE_UINT8_T, 0, 96, offsetof(mavlink_uavcan_node_info_t, hw_version_major) }, { "hw_version_minor", NULL, MAVLINK_TYPE_UINT8_T, 0, 97, offsetof(mavlink_uavcan_node_info_t, hw_version_minor) }, { "hw_unique_id", NULL, MAVLINK_TYPE_UINT8_T, 16, 98, offsetof(mavlink_uavcan_node_info_t, hw_unique_id) }, { "sw_version_major", NULL, MAVLINK_TYPE_UINT8_T, 0, 114, offsetof(mavlink_uavcan_node_info_t, sw_version_major) }, { "sw_version_minor", NULL, MAVLINK_TYPE_UINT8_T, 0, 115, offsetof(mavlink_uavcan_node_info_t, sw_version_minor) }, { "sw_vcs_commit", NULL, MAVLINK_TYPE_UINT32_T, 0, 12, offsetof(mavlink_uavcan_node_info_t, sw_vcs_commit) }, } }
#define MAVLINK_MESSAGE_INFO_UAVCAN_NODE_STATUS { 310, "UAVCAN_NODE_STATUS", 6, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_uavcan_node_status_t, time_usec) }, { "uptime_sec", NULL, MAVLINK_TYPE_UINT32_T, 0, 8, offsetof(mavlink_uavcan_node_status_t, uptime_sec) }, { "health", NULL, MAVLINK_TYPE_UINT8_T, 0, 14, offsetof(mavlink_uavcan_node_status_t, health) }, { "mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 15, offsetof(mavlink_uavcan_node_status_t, mode) }, { "sub_mode", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_uavcan_node_status_t, sub_mode) }, { "vendor_specific_status_code", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_uavcan_node_status_t, vendor_specific_status_code) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_GET { 10006, "UAVIONIX_ADSB_GET", 1, { { "ReqMessageId", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_uavionix_adsb_get_t, ReqMessageId) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CFG { 10001, "UAVIONIX_ADSB_OUT_CFG", 8, { { "ICAO", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_uavionix_adsb_out_cfg_t, ICAO) }, { "callsign", NULL, MAVLINK_TYPE_CHAR, 9, 6, offsetof(mavlink_uavionix_adsb_out_cfg_t, callsign) }, { "emitterType", NULL, MAVLINK_TYPE_UINT8_T, 0, 15, offsetof(mavlink_uavionix_adsb_out_cfg_t, emitterType) }, { "aircraftSize", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_uavionix_adsb_out_cfg_t, aircraftSize) }, { "gpsOffsetLat", NULL, MAVLINK_TYPE_UINT8_T, 0, 17, offsetof(mavlink_uavionix_adsb_out_cfg_t, gpsOffsetLat) }, { "gpsOffsetLon", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_uavionix_adsb_out_cfg_t, gpsOffsetLon) }, { "stallSpeed", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_uavionix_adsb_out_cfg_t, stallSpeed) }, { "rfSelect", NULL, MAVLINK_TYPE_UINT8_T, 0, 19, offsetof(mavlink_uavionix_adsb_out_cfg_t, rfSelect) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CFG_FLIGHTID { 10005, "UAVIONIX_ADSB_OUT_CFG_FLIGHTID", 1, { { "flight_id", NULL, MAVLINK_TYPE_CHAR, 9, 0, offsetof(mavlink_uavionix_adsb_out_cfg_flightid_t, flight_id) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CFG_REGISTRATION { 10004, "UAVIONIX_ADSB_OUT_CFG_REGISTRATION", 1, { { "registration", NULL, MAVLINK_TYPE_CHAR, 9, 0, offsetof(mavlink_uavionix_adsb_out_cfg_registration_t, registration) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_CONTROL { 10007, "UAVIONIX_ADSB_OUT_CONTROL", 6, { { "state", NULL, MAVLINK_TYPE_UINT8_T, 0, 6, offsetof(mavlink_uavionix_adsb_out_control_t, state) }, { "baroAltMSL", NULL, MAVLINK_TYPE_INT32_T, 0, 0, offsetof(mavlink_uavionix_adsb_out_control_t, baroAltMSL) }, { "squawk", NULL, MAVLINK_TYPE_UINT16_T, 0, 4, offsetof(mavlink_uavionix_adsb_out_control_t, squawk) }, { "emergencyStatus", NULL, MAVLINK_TYPE_UINT8_T, 0, 7, offsetof(mavlink_uavionix_adsb_out_control_t, emergencyStatus) }, { "flight_id", NULL, MAVLINK_TYPE_CHAR, 8, 8, offsetof(mavlink_uavionix_adsb_out_control_t, flight_id) }, { "x_bit", NULL, MAVLINK_TYPE_UINT8_T, 0, 16, offsetof(mavlink_uavionix_adsb_out_control_t, x_bit) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_DYNAMIC { 10002, "UAVIONIX_ADSB_OUT_DYNAMIC", 16, { { "utcTime", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_uavionix_adsb_out_dynamic_t, utcTime) }, { "gpsLat", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_uavionix_adsb_out_dynamic_t, gpsLat) }, { "gpsLon", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_uavionix_adsb_out_dynamic_t, gpsLon) }, { "gpsAlt", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_uavionix_adsb_out_dynamic_t, gpsAlt) }, { "gpsFix", NULL, MAVLINK_TYPE_UINT8_T, 0, 38, offsetof(mavlink_uavionix_adsb_out_dynamic_t, gpsFix) }, { "numSats", NULL, MAVLINK_TYPE_UINT8_T, 0, 39, offsetof(mavlink_uavionix_adsb_out_dynamic_t, numSats) }, { "baroAltMSL", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_uavionix_adsb_out_dynamic_t, baroAltMSL) }, { "accuracyHor", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_uavionix_adsb_out_dynamic_t, accuracyHor) }, { "accuracyVert", NULL, MAVLINK_TYPE_UINT16_T, 0, 24, offsetof(mavlink_uavionix_adsb_out_dynamic_t, accuracyVert) }, { "accuracyVel", NULL, MAVLINK_TYPE_UINT16_T, 0, 26, offsetof(mavlink_uavionix_adsb_out_dynamic_t, accuracyVel) }, { "velVert", NULL, MAVLINK_TYPE_INT16_T, 0, 28, offsetof(mavlink_uavionix_adsb_out_dynamic_t, velVert) }, { "velNS", NULL, MAVLINK_TYPE_INT16_T, 0, 30, offsetof(mavlink_uavionix_adsb_out_dynamic_t, velNS) }, { "VelEW", NULL, MAVLINK_TYPE_INT16_T, 0, 32, offsetof(mavlink_uavionix_adsb_out_dynamic_t, VelEW) }, { "emergencyStatus", NULL, MAVLINK_TYPE_UINT8_T, 0, 40, offsetof(mavlink_uavionix_adsb_out_dynamic_t, emergencyStatus) }, { "state", NULL, MAVLINK_TYPE_UINT16_T, 0, 34, offsetof(mavlink_uavionix_adsb_out_dynamic_t, state) }, { "squawk", NULL, MAVLINK_TYPE_UINT16_T, 0, 36, offsetof(mavlink_uavionix_adsb_out_dynamic_t, squawk) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_OUT_STATUS { 10008, "UAVIONIX_ADSB_OUT_STATUS", 6, { { "state", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_uavionix_adsb_out_status_t, state) }, { "squawk", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_uavionix_adsb_out_status_t, squawk) }, { "NIC_NACp", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_uavionix_adsb_out_status_t, NIC_NACp) }, { "boardTemp", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_uavionix_adsb_out_status_t, boardTemp) }, { "fault", NULL, MAVLINK_TYPE_UINT8_T, 0, 5, offsetof(mavlink_uavionix_adsb_out_status_t, fault) }, { "flight_id", NULL, MAVLINK_TYPE_CHAR, 8, 6, offsetof(mavlink_uavionix_adsb_out_status_t, flight_id) }, } }
#define MAVLINK_MESSAGE_INFO_UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT { 10003, "UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT", 1, { { "rfHealth", NULL, MAVLINK_TYPE_UINT8_T, 0, 0, offsetof(mavlink_uavionix_adsb_transceiver_health_report_t, rfHealth) }, } }
#define MAVLINK_MESSAGE_INFO_UTM_GLOBAL_POSITION { 340, "UTM_GLOBAL_POSITION", 18, { { "time", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_utm_global_position_t, time) }, { "uas_id", NULL, MAVLINK_TYPE_UINT8_T, 18, 50, offsetof(mavlink_utm_global_position_t, uas_id) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_utm_global_position_t, lat) }, { "lon", NULL, MAVLINK_TYPE_INT32_T, 0, 12, offsetof(mavlink_utm_global_position_t, lon) }, { "alt", NULL, MAVLINK_TYPE_INT32_T, 0, 16, offsetof(mavlink_utm_global_position_t, alt) }, { "relative_alt", NULL, MAVLINK_TYPE_INT32_T, 0, 20, offsetof(mavlink_utm_global_position_t, relative_alt) }, { "vx", NULL, MAVLINK_TYPE_INT16_T, 0, 36, offsetof(mavlink_utm_global_position_t, vx) }, { "vy", NULL, MAVLINK_TYPE_INT16_T, 0, 38, offsetof(mavlink_utm_global_position_t, vy) }, { "vz", NULL, MAVLINK_TYPE_INT16_T, 0, 40, offsetof(mavlink_utm_global_position_t, vz) }, { "h_acc", NULL, MAVLINK_TYPE_UINT16_T, 0, 42, offsetof(mavlink_utm_global_position_t, h_acc) }, { "v_acc", NULL, MAVLINK_TYPE_UINT16_T, 0, 44, offsetof(mavlink_utm_global_position_t, v_acc) }, { "vel_acc", NULL, MAVLINK_TYPE_UINT16_T, 0, 46, offsetof(mavlink_utm_global_position_t, vel_acc) }, { "next_lat", NULL, MAVLINK_TYPE_INT32_T, 0, 24, offsetof(mavlink_utm_global_position_t, next_lat) }, { "next_lon", NULL, MAVLINK_TYPE_INT32_T, 0, 28, offsetof(mavlink_utm_global_position_t, next_lon) }, { "next_alt", NULL, MAVLINK_TYPE_INT32_T, 0, 32, offsetof(mavlink_utm_global_position_t, next_alt) }, { "update_rate", NULL, MAVLINK_TYPE_UINT16_T, 0, 48, offsetof(mavlink_utm_global_position_t, update_rate) }, { "flight_state", NULL, MAVLINK_TYPE_UINT8_T, 0, 68, offsetof(mavlink_utm_global_position_t, flight_state) }, { "flags", NULL, MAVLINK_TYPE_UINT8_T, 0, 69, offsetof(mavlink_utm_global_position_t, flags) }, } }
#define MAVLINK_MESSAGE_INFO_V2_EXTENSION { 248, "V2_EXTENSION", 5, { { "target_network", NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(mavlink_v2_extension_t, target_network) }, { "target_system", NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(mavlink_v2_extension_t, target_system) }, { "target_component", NULL, MAVLINK_TYPE_UINT8_T, 0, 4, offsetof(mavlink_v2_extension_t, target_component) }, { "message_type", NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(mavlink_v2_extension_t, message_type) }, { "payload", NULL, MAVLINK_TYPE_UINT8_T, 249, 5, offsetof(mavlink_v2_extension_t, payload) }, } }
#define MAVLINK_MESSAGE_INFO_VFR_HUD { 74, "VFR_HUD", 6, { { "airspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_vfr_hud_t, airspeed) }, { "groundspeed", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_vfr_hud_t, groundspeed) }, { "heading", NULL, MAVLINK_TYPE_INT16_T, 0, 16, offsetof(mavlink_vfr_hud_t, heading) }, { "throttle", NULL, MAVLINK_TYPE_UINT16_T, 0, 18, offsetof(mavlink_vfr_hud_t, throttle) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_vfr_hud_t, alt) }, { "climb", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_vfr_hud_t, climb) }, } }
#define MAVLINK_MESSAGE_INFO_VIBRATION { 241, "VIBRATION", 7, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_vibration_t, time_usec) }, { "vibration_x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_vibration_t, vibration_x) }, { "vibration_y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_vibration_t, vibration_y) }, { "vibration_z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_vibration_t, vibration_z) }, { "clipping_0", NULL, MAVLINK_TYPE_UINT32_T, 0, 20, offsetof(mavlink_vibration_t, clipping_0) }, { "clipping_1", NULL, MAVLINK_TYPE_UINT32_T, 0, 24, offsetof(mavlink_vibration_t, clipping_1) }, { "clipping_2", NULL, MAVLINK_TYPE_UINT32_T, 0, 28, offsetof(mavlink_vibration_t, clipping_2) }, } }
#define MAVLINK_MESSAGE_INFO_VICON_POSITION_ESTIMATE { 104, "VICON_POSITION_ESTIMATE", 8, { { "usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_vicon_position_estimate_t, usec) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_vicon_position_estimate_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_vicon_position_estimate_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_vicon_position_estimate_t, z) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_vicon_position_estimate_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_vicon_position_estimate_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_vicon_position_estimate_t, yaw) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 21, 32, offsetof(mavlink_vicon_position_estimate_t, covariance) }, } }
#define MAVLINK_MESSAGE_INFO_VIDEO_STREAM_INFORMATION { 269, "VIDEO_STREAM_INFORMATION", 13, { { "stream_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_video_stream_information_t, stream_id) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 19, offsetof(mavlink_video_stream_information_t, count) }, { "type", NULL, MAVLINK_TYPE_UINT8_T, 0, 20, offsetof(mavlink_video_stream_information_t, type) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_video_stream_information_t, flags) }, { "framerate", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_video_stream_information_t, framerate) }, { "resolution_h", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_video_stream_information_t, resolution_h) }, { "resolution_v", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_video_stream_information_t, resolution_v) }, { "bitrate", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_video_stream_information_t, bitrate) }, { "rotation", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_video_stream_information_t, rotation) }, { "hfov", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_video_stream_information_t, hfov) }, { "name", NULL, MAVLINK_TYPE_CHAR, 32, 21, offsetof(mavlink_video_stream_information_t, name) }, { "uri", NULL, MAVLINK_TYPE_CHAR, 160, 53, offsetof(mavlink_video_stream_information_t, uri) }, { "encoding", NULL, MAVLINK_TYPE_UINT8_T, 0, 213, offsetof(mavlink_video_stream_information_t, encoding) }, } }
#define MAVLINK_MESSAGE_INFO_VIDEO_STREAM_STATUS { 270, "VIDEO_STREAM_STATUS", 8, { { "stream_id", NULL, MAVLINK_TYPE_UINT8_T, 0, 18, offsetof(mavlink_video_stream_status_t, stream_id) }, { "flags", NULL, MAVLINK_TYPE_UINT16_T, 0, 8, offsetof(mavlink_video_stream_status_t, flags) }, { "framerate", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_video_stream_status_t, framerate) }, { "resolution_h", NULL, MAVLINK_TYPE_UINT16_T, 0, 10, offsetof(mavlink_video_stream_status_t, resolution_h) }, { "resolution_v", NULL, MAVLINK_TYPE_UINT16_T, 0, 12, offsetof(mavlink_video_stream_status_t, resolution_v) }, { "bitrate", NULL, MAVLINK_TYPE_UINT32_T, 0, 4, offsetof(mavlink_video_stream_status_t, bitrate) }, { "rotation", NULL, MAVLINK_TYPE_UINT16_T, 0, 14, offsetof(mavlink_video_stream_status_t, rotation) }, { "hfov", NULL, MAVLINK_TYPE_UINT16_T, 0, 16, offsetof(mavlink_video_stream_status_t, hfov) }, } }
#define MAVLINK_MESSAGE_INFO_VISION_POSITION_DELTA { 11011, "VISION_POSITION_DELTA", 5, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_vision_position_delta_t, time_usec) }, { "time_delta_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 8, offsetof(mavlink_vision_position_delta_t, time_delta_usec) }, { "angle_delta", NULL, MAVLINK_TYPE_FLOAT, 3, 16, offsetof(mavlink_vision_position_delta_t, angle_delta) }, { "position_delta", NULL, MAVLINK_TYPE_FLOAT, 3, 28, offsetof(mavlink_vision_position_delta_t, position_delta) }, { "confidence", NULL, MAVLINK_TYPE_FLOAT, 0, 40, offsetof(mavlink_vision_position_delta_t, confidence) }, } }
#define MAVLINK_MESSAGE_INFO_VISION_POSITION_ESTIMATE { 102, "VISION_POSITION_ESTIMATE", 9, { { "usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_vision_position_estimate_t, usec) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_vision_position_estimate_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_vision_position_estimate_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_vision_position_estimate_t, z) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_vision_position_estimate_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_vision_position_estimate_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_vision_position_estimate_t, yaw) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 21, 32, offsetof(mavlink_vision_position_estimate_t, covariance) }, { "reset_counter", NULL, MAVLINK_TYPE_UINT8_T, 0, 116, offsetof(mavlink_vision_position_estimate_t, reset_counter) }, } }
#define MAVLINK_MESSAGE_INFO_VISION_SPEED_ESTIMATE { 103, "VISION_SPEED_ESTIMATE", 6, { { "usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_vision_speed_estimate_t, usec) }, { "x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_vision_speed_estimate_t, x) }, { "y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_vision_speed_estimate_t, y) }, { "z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_vision_speed_estimate_t, z) }, { "covariance", NULL, MAVLINK_TYPE_FLOAT, 9, 20, offsetof(mavlink_vision_speed_estimate_t, covariance) }, { "reset_counter", NULL, MAVLINK_TYPE_UINT8_T, 0, 56, offsetof(mavlink_vision_speed_estimate_t, reset_counter) }, } }
#define MAVLINK_MESSAGE_INFO_WATER_DEPTH { 11038, "WATER_DEPTH", 11, { { "time_boot_ms", NULL, MAVLINK_TYPE_UINT32_T, 0, 0, offsetof(mavlink_water_depth_t, time_boot_ms) }, { "id", NULL, MAVLINK_TYPE_UINT8_T, 0, 36, offsetof(mavlink_water_depth_t, id) }, { "healthy", NULL, MAVLINK_TYPE_UINT8_T, 0, 37, offsetof(mavlink_water_depth_t, healthy) }, { "lat", NULL, MAVLINK_TYPE_INT32_T, 0, 4, offsetof(mavlink_water_depth_t, lat) }, { "lng", NULL, MAVLINK_TYPE_INT32_T, 0, 8, offsetof(mavlink_water_depth_t, lng) }, { "alt", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_water_depth_t, alt) }, { "roll", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_water_depth_t, roll) }, { "pitch", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_water_depth_t, pitch) }, { "yaw", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_water_depth_t, yaw) }, { "distance", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_water_depth_t, distance) }, { "temperature", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_water_depth_t, temperature) }, } }
#define MAVLINK_MESSAGE_INFO_WHEEL_DISTANCE { 9000, "WHEEL_DISTANCE", 3, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_wheel_distance_t, time_usec) }, { "count", NULL, MAVLINK_TYPE_UINT8_T, 0, 136, offsetof(mavlink_wheel_distance_t, count) }, { "distance", NULL, MAVLINK_TYPE_DOUBLE, 16, 8, offsetof(mavlink_wheel_distance_t, distance) }, } }
#define MAVLINK_MESSAGE_INFO_WIFI_CONFIG_AP { 299, "WIFI_CONFIG_AP", 2, { { "ssid", NULL, MAVLINK_TYPE_CHAR, 32, 0, offsetof(mavlink_wifi_config_ap_t, ssid) }, { "password", NULL, MAVLINK_TYPE_CHAR, 64, 32, offsetof(mavlink_wifi_config_ap_t, password) }, } }
#define MAVLINK_MESSAGE_INFO_WINCH_STATUS { 9005, "WINCH_STATUS", 8, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_winch_status_t, time_usec) }, { "line_length", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_winch_status_t, line_length) }, { "speed", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_winch_status_t, speed) }, { "tension", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_winch_status_t, tension) }, { "voltage", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_winch_status_t, voltage) }, { "current", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_winch_status_t, current) }, { "temperature", NULL, MAVLINK_TYPE_INT16_T, 0, 32, offsetof(mavlink_winch_status_t, temperature) }, { "status", NULL, MAVLINK_TYPE_UINT32_T, 0, 28, offsetof(mavlink_winch_status_t, status) }, } }
#define MAVLINK_MESSAGE_INFO_WIND { 168, "WIND", 3, { { "direction", NULL, MAVLINK_TYPE_FLOAT, 0, 0, offsetof(mavlink_wind_t, direction) }, { "speed", NULL, MAVLINK_TYPE_FLOAT, 0, 4, offsetof(mavlink_wind_t, speed) }, { "speed_z", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_wind_t, speed_z) }, } }
#define MAVLINK_MESSAGE_INFO_WIND_COV { 231, "WIND_COV", 9, { { "time_usec", NULL, MAVLINK_TYPE_UINT64_T, 0, 0, offsetof(mavlink_wind_cov_t, time_usec) }, { "wind_x", NULL, MAVLINK_TYPE_FLOAT, 0, 8, offsetof(mavlink_wind_cov_t, wind_x) }, { "wind_y", NULL, MAVLINK_TYPE_FLOAT, 0, 12, offsetof(mavlink_wind_cov_t, wind_y) }, { "wind_z", NULL, MAVLINK_TYPE_FLOAT, 0, 16, offsetof(mavlink_wind_cov_t, wind_z) }, { "var_horiz", NULL, MAVLINK_TYPE_FLOAT, 0, 20, offsetof(mavlink_wind_cov_t, var_horiz) }, { "var_vert", NULL, MAVLINK_TYPE_FLOAT, 0, 24, offsetof(mavlink_wind_cov_t, var_vert) }, { "wind_alt", NULL, MAVLINK_TYPE_FLOAT, 0, 28, offsetof(mavlink_wind_cov_t, wind_alt) }, { "horiz_accuracy", NULL, MAVLINK_TYPE_FLOAT, 0, 32, offsetof(mavlink_wind_cov_t, horiz_accuracy) }, { "vert_accuracy", NULL, MAVLINK_TYPE_FLOAT, 0, 36, offsetof(mavlink_wind_cov_t, vert_accuracy) }, } }
#define MAVLINK_MESSAGE_LENGTHS {}
#define MAVLINK_MESSAGE_NAMES {{ "ACTUATOR_CONTROL_TARGET", 140 }, { "ACTUATOR_OUTPUT_STATUS", 375 }, { "ADAP_TUNING", 11010 }, { "ADSB_VEHICLE", 246 }, { "AHRS", 163 }, { "AHRS2", 178 }, { "AHRS3", 182 }, { "AIRLINK_AUTH", 52000 }, { "AIRLINK_AUTH_RESPONSE", 52001 }, { "AIRSPEED", 295 }, { "AIRSPEED_AUTOCAL", 174 }, { "AIS_VESSEL", 301 }, { "ALTITUDE", 141 }, { "AOA_SSA", 11020 }, { "AP_ADC", 153 }, { "ARRAY_TEST_0", 17150 }, { "ARRAY_TEST_1", 17151 }, { "ARRAY_TEST_3", 17153 }, { "ARRAY_TEST_4", 17154 }, { "ARRAY_TEST_5", 17155 }, { "ARRAY_TEST_6", 17156 }, { "ARRAY_TEST_7", 17157 }, { "ARRAY_TEST_8", 17158 }, { "ASLCTRL_DATA", 8004 }, { "ASLCTRL_DEBUG", 8005 }, { "ASLUAV_STATUS", 8006 }, { "ASL_OBCTRL", 8008 }, { "ATTITUDE", 30 }, { "ATTITUDE_QUATERNION", 31 }, { "ATTITUDE_QUATERNION_COV", 61 }, { "ATTITUDE_TARGET", 83 }, { "ATT_POS_MOCAP", 138 }, { "AUTH_KEY", 7 }, { "AUTOPILOT_STATE_FOR_GIMBAL_DEVICE", 286 }, { "AUTOPILOT_VERSION", 148 }, { "AUTOPILOT_VERSION_REQUEST", 183 }, { "AVAILABLE_MODES", 435 }, { "AVAILABLE_MODES_MONITOR", 437 }, { "AVSS_DRONE_IMU", 60052 }, { "AVSS_DRONE_OPERATION_MODE", 60053 }, { "AVSS_DRONE_POSITION", 60051 }, { "AVSS_PRS_SYS_STATUS", 60050 }, { "BATTERY2", 181 }, { "BATTERY_STATUS", 147 }, { "BUTTON_CHANGE", 257 }, { "CAMERA_CAPTURE_STATUS", 262 }, { "CAMERA_FEEDBACK", 180 }, { "CAMERA_FOV_STATUS", 271 }, { "CAMERA_IMAGE_CAPTURED", 263 }, { "CAMERA_INFORMATION", 259 }, { "CAMERA_SETTINGS", 260 }, { "CAMERA_STATUS", 179 }, { "CAMERA_THERMAL_RANGE", 277 }, { "CAMERA_TRACKING_GEO_STATUS", 276 }, { "CAMERA_TRACKING_IMAGE_STATUS", 275 }, { "CAMERA_TRIGGER", 112 }, { "CANFD_FRAME", 387 }, { "CAN_FILTER_MODIFY", 388 }, { "CAN_FRAME", 386 }, { "CHANGE_OPERATOR_CONTROL", 5 }, { "CHANGE_OPERATOR_CONTROL_ACK", 6 }, { "COLLISION", 247 }, { "COMMAND_ACK", 77 }, { "COMMAND_INT", 75 }, { "COMMAND_INT_STAMPED", 223 }, { "COMMAND_LONG", 76 }, { "COMMAND_LONG_STAMPED", 224 }, { "COMPASSMOT_STATUS", 177 }, { "COMPONENT_PREARM_STATUS", 60025 }, { "CONTROL_SYSTEM_STATE", 146 }, { "CUBEPILOT_FIRMWARE_UPDATE_RESP", 50005 }, { "CUBEPILOT_FIRMWARE_UPDATE_START", 50004 }, { "CUBEPILOT_RAW_RC", 50001 }, { "CURRENT_MODE", 436 }, { "DATA16", 169 }, { "DATA32", 170 }, { "DATA64", 171 }, { "DATA96", 172 }, { "DATA_STREAM", 67 }, { "DATA_TRANSMISSION_HANDSHAKE", 130 }, { "DEBUG", 254 }, { "DEBUG_FLOAT_ARRAY", 350 }, { "DEBUG_VECT", 250 }, { "DEEPSTALL", 195 }, { "DEVICE_OP_READ", 11000 }, { "DEVICE_OP_READ_REPLY", 11001 }, { "DEVICE_OP_WRITE", 11002 }, { "DEVICE_OP_WRITE_REPLY", 11003 }, { "DIGICAM_CONFIGURE", 154 }, { "DIGICAM_CONTROL", 155 }, { "DISTANCE_SENSOR", 132 }, { "EFI_STATUS", 225 }, { "EKF_EXT", 8007 }, { "EKF_STATUS_REPORT", 193 }, { "ENCAPSULATED_DATA", 131 }, { "ESC_TELEMETRY_13_TO_16", 11040 }, { "ESC_TELEMETRY_17_TO_20", 11041 }, { "ESC_TELEMETRY_1_TO_4", 11030 }, { "ESC_TELEMETRY_21_TO_24", 11042 }, { "ESC_TELEMETRY_25_TO_28", 11043 }, { "ESC_TELEMETRY_29_TO_32", 11044 }, { "ESC_TELEMETRY_5_TO_8", 11031 }, { "ESC_TELEMETRY_9_TO_12", 11032 }, { "ESTIMATOR_STATUS", 230 }, { "EXTENDED_SYS_STATE", 245 }, { "FENCE_FETCH_POINT", 161 }, { "FENCE_POINT", 160 }, { "FENCE_STATUS", 162 }, { "FILE_TRANSFER_PROTOCOL", 110 }, { "FLIGHT_INFORMATION", 264 }, { "FOLLOW_TARGET", 144 }, { "FW_SOARING_DATA", 8011 }, { "GENERATOR_STATUS", 373 }, { "GIMBAL_CONTROL", 201 }, { "GIMBAL_DEVICE_ATTITUDE_STATUS", 285 }, { "GIMBAL_DEVICE_INFORMATION", 283 }, { "GIMBAL_DEVICE_SET_ATTITUDE", 284 }, { "GIMBAL_MANAGER_INFORMATION", 280 }, { "GIMBAL_MANAGER_SET_ATTITUDE", 282 }, { "GIMBAL_MANAGER_SET_MANUAL_CONTROL", 288 }, { "GIMBAL_MANAGER_SET_PITCHYAW", 287 }, { "GIMBAL_MANAGER_STATUS", 281 }, { "GIMBAL_REPORT", 200 }, { "GIMBAL_TORQUE_CMD_REPORT", 214 }, { "GLOBAL_POSITION_INT", 33 }, { "GLOBAL_POSITION_INT_COV", 63 }, { "GLOBAL_VISION_POSITION_ESTIMATE", 101 }, { "GNSS_INTEGRITY", 441 }, { "GOPRO_GET_REQUEST", 216 }, { "GOPRO_GET_RESPONSE", 217 }, { "GOPRO_HEARTBEAT", 215 }, { "GOPRO_SET_REQUEST", 218 }, { "GOPRO_SET_RESPONSE", 219 }, { "GPS2_RAW", 124 }, { "GPS2_RTK", 128 }, { "GPS_GLOBAL_ORIGIN", 49 }, { "GPS_INJECT_DATA", 123 }, { "GPS_INPUT", 232 }, { "GPS_RAW_INT", 24 }, { "GPS_RTCM_DATA", 233 }, { "GPS_RTK", 127 }, { "GPS_STATUS", 25 }, { "GSM_LINK_STATUS", 8014 }, { "HEARTBEAT", 0 }, { "HERELINK_TELEM", 50003 }, { "HERELINK_VIDEO_STREAM_INFORMATION", 50002 }, { "HIGHRES_IMU", 105 }, { "HIGH_LATENCY", 234 }, { "HIGH_LATENCY2", 235 }, { "HIL_ACTUATOR_CONTROLS", 93 }, { "HIL_CONTROLS", 91 }, { "HIL_GPS", 113 }, { "HIL_OPTICAL_FLOW", 114 }, { "HIL_RC_INPUTS_RAW", 92 }, { "HIL_SENSOR", 107 }, { "HIL_STATE", 90 }, { "HIL_STATE_QUATERNION", 115 }, { "HOME_POSITION", 242 }, { "HWSTATUS", 165 }, { "HYGROMETER_SENSOR", 12920 }, { "ICAROUS_HEARTBEAT", 42000 }, { "ICAROUS_KINEMATIC_BANDS", 42001 }, { "ISBD_LINK_STATUS", 335 }, { "LANDING_TARGET", 149 }, { "LED_CONTROL", 186 }, { "LIMITS_STATUS", 167 }, { "LOCAL_POSITION_NED", 32 }, { "LOCAL_POSITION_NED_COV", 64 }, { "LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET", 89 }, { "LOGGING_ACK", 268 }, { "LOGGING_DATA", 266 }, { "LOGGING_DATA_ACKED", 267 }, { "LOG_DATA", 120 }, { "LOG_ENTRY", 118 }, { "LOG_ERASE", 121 }, { "LOG_REQUEST_DATA", 119 }, { "LOG_REQUEST_END", 122 }, { "LOG_REQUEST_LIST", 117 }, { "LOWEHEISER_GOV_EFI", 10151 }, { "MAG_CAL_PROGRESS", 191 }, { "MAG_CAL_REPORT", 192 }, { "MANUAL_CONTROL", 69 }, { "MANUAL_SETPOINT", 81 }, { "MCU_STATUS", 11039 }, { "MEMINFO", 152 }, { "MEMORY_VECT", 249 }, { "MESSAGE_INTERVAL", 244 }, { "MISSION_ACK", 47 }, { "MISSION_CHECKSUM", 53 }, { "MISSION_CLEAR_ALL", 45 }, { "MISSION_COUNT", 44 }, { "MISSION_CURRENT", 42 }, { "MISSION_ITEM", 39 }, { "MISSION_ITEM_INT", 73 }, { "MISSION_ITEM_REACHED", 46 }, { "MISSION_REQUEST", 40 }, { "MISSION_REQUEST_INT", 51 }, { "MISSION_REQUEST_LIST", 43 }, { "MISSION_REQUEST_PARTIAL_LIST", 37 }, { "MISSION_SET_CURRENT", 41 }, { "MISSION_WRITE_PARTIAL_LIST", 38 }, { "MOUNT_CONFIGURE", 156 }, { "MOUNT_CONTROL", 157 }, { "MOUNT_ORIENTATION", 265 }, { "MOUNT_STATUS", 158 }, { "NAMED_VALUE_FLOAT", 251 }, { "NAMED_VALUE_INT", 252 }, { "NAV_CONTROLLER_OUTPUT", 62 }, { "NAV_FILTER_BIAS", 220 }, { "OBSTACLE_DISTANCE", 330 }, { "OBSTACLE_DISTANCE_3D", 11037 }, { "ODOMETRY", 331 }, { "OPEN_DRONE_ID_ARM_STATUS", 12918 }, { "OPEN_DRONE_ID_AUTHENTICATION", 12902 }, { "OPEN_DRONE_ID_BASIC_ID", 12900 }, { "OPEN_DRONE_ID_LOCATION", 12901 }, { "OPEN_DRONE_ID_MESSAGE_PACK", 12915 }, { "OPEN_DRONE_ID_OPERATOR_ID", 12905 }, { "OPEN_DRONE_ID_SELF_ID", 12903 }, { "OPEN_DRONE_ID_SYSTEM", 12904 }, { "OPEN_DRONE_ID_SYSTEM_UPDATE", 12919 }, { "OPTICAL_FLOW", 100 }, { "OPTICAL_FLOW_RAD", 106 }, { "OSD_PARAM_CONFIG", 11033 }, { "OSD_PARAM_CONFIG_REPLY", 11034 }, { "OSD_PARAM_SHOW_CONFIG", 11035 }, { "OSD_PARAM_SHOW_CONFIG_REPLY", 11036 }, { "PARAM_EXT_ACK", 324 }, { "PARAM_EXT_REQUEST_LIST", 321 }, { "PARAM_EXT_REQUEST_READ", 320 }, { "PARAM_EXT_SET", 323 }, { "PARAM_EXT_VALUE", 322 }, { "PARAM_MAP_RC", 50 }, { "PARAM_REQUEST_LIST", 21 }, { "PARAM_REQUEST_READ", 20 }, { "PARAM_SET", 23 }, { "PARAM_VALUE", 22 }, { "PID_TUNING", 194 }, { "PING", 4 }, { "PLAY_TUNE", 258 }, { "POSITION_TARGET_GLOBAL_INT", 87 }, { "POSITION_TARGET_LOCAL_NED", 85 }, { "POWER_STATUS", 125 }, { "QSHOT_STATUS", 60020 }, { "RADIO", 166 }, { "RADIO_CALIBRATION", 221 }, { "RADIO_RC_CHANNELS", 420 }, { "RADIO_STATUS", 109 }, { "RALLY_FETCH_POINT", 176 }, { "RALLY_POINT", 175 }, { "RANGEFINDER", 173 }, { "RAW_IMU", 27 }, { "RAW_PRESSURE", 28 }, { "RAW_RPM", 339 }, { "RC_CHANNELS", 65 }, { "RC_CHANNELS_OVERRIDE", 70 }, { "RC_CHANNELS_RAW", 35 }, { "RC_CHANNELS_SCALED", 34 }, { "RELAY_STATUS", 376 }, { "REMOTE_LOG_BLOCK_STATUS", 185 }, { "REMOTE_LOG_DATA_BLOCK", 184 }, { "REQUEST_DATA_STREAM", 66 }, { "RESOURCE_REQUEST", 142 }, { "RPM", 226 }, { "SAFETY_ALLOWED_AREA", 55 }, { "SAFETY_SET_ALLOWED_AREA", 54 }, { "SATCOM_LINK_STATUS", 8015 }, { "SCALED_IMU", 26 }, { "SCALED_IMU2", 116 }, { "SCALED_IMU3", 129 }, { "SCALED_PRESSURE", 29 }, { "SCALED_PRESSURE2", 137 }, { "SCALED_PRESSURE3", 143 }, { "SECURE_COMMAND", 11004 }, { "SECURE_COMMAND_REPLY", 11005 }, { "SENSORPOD_STATUS", 8012 }, { "SENSOR_AIRFLOW_ANGLES", 8016 }, { "SENSOR_OFFSETS", 150 }, { "SENS_ATMOS", 8009 }, { "SENS_BATMON", 8010 }, { "SENS_MPPT", 8003 }, { "SENS_POWER", 8002 }, { "SENS_POWER_BOARD", 8013 }, { "SERIAL_CONTROL", 126 }, { "SERVO_OUTPUT_RAW", 36 }, { "SETUP_SIGNING", 256 }, { "SET_ACTUATOR_CONTROL_TARGET", 139 }, { "SET_ATTITUDE_TARGET", 82 }, { "SET_GPS_GLOBAL_ORIGIN", 48 }, { "SET_HOME_POSITION", 243 }, { "SET_MAG_OFFSETS", 151 }, { "SET_MODE", 11 }, { "SET_POSITION_TARGET_GLOBAL_INT", 86 }, { "SET_POSITION_TARGET_LOCAL_NED", 84 }, { "SIMSTATE", 164 }, { "SIM_STATE", 108 }, { "SMART_BATTERY_INFO", 370 }, { "STATUSTEXT", 253 }, { "STORAGE_INFORMATION", 261 }, { "STORM32_GIMBAL_DEVICE_CONTROL", 60002 }, { "STORM32_GIMBAL_DEVICE_STATUS", 60001 }, { "STORM32_GIMBAL_MANAGER_CONTROL", 60012 }, { "STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW", 60013 }, { "STORM32_GIMBAL_MANAGER_CORRECT_ROLL", 60014 }, { "STORM32_GIMBAL_MANAGER_INFORMATION", 60010 }, { "STORM32_GIMBAL_MANAGER_PROFILE", 60015 }, { "STORM32_GIMBAL_MANAGER_STATUS", 60011 }, { "SYSTEM_TIME", 2 }, { "SYS_STATUS", 1 }, { "TERRAIN_CHECK", 135 }, { "TERRAIN_DATA", 134 }, { "TERRAIN_REPORT", 136 }, { "TERRAIN_REQUEST", 133 }, { "TEST_TYPES", 17000 }, { "TIMESYNC", 111 }, { "TRAJECTORY_REPRESENTATION_BEZIER", 333 }, { "TRAJECTORY_REPRESENTATION_WAYPOINTS", 332 }, { "TUNNEL", 385 }, { "UALBERTA_SYS_STATUS", 222 }, { "UAVCAN_NODE_INFO", 311 }, { "UAVCAN_NODE_STATUS", 310 }, { "UAVIONIX_ADSB_GET", 10006 }, { "UAVIONIX_ADSB_OUT_CFG", 10001 }, { "UAVIONIX_ADSB_OUT_CFG_FLIGHTID", 10005 }, { "UAVIONIX_ADSB_OUT_CFG_REGISTRATION", 10004 }, { "UAVIONIX_ADSB_OUT_CONTROL", 10007 }, { "UAVIONIX_ADSB_OUT_DYNAMIC", 10002 }, { "UAVIONIX_ADSB_OUT_STATUS", 10008 }, { "UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT", 10003 }, { "UTM_GLOBAL_POSITION", 340 }, { "V2_EXTENSION", 248 }, { "VFR_HUD", 74 }, { "VIBRATION", 241 }, { "VICON_POSITION_ESTIMATE", 104 }, { "VIDEO_STREAM_INFORMATION", 269 }, { "VIDEO_STREAM_STATUS", 270 }, { "VISION_POSITION_DELTA", 11011 }, { "VISION_POSITION_ESTIMATE", 102 }, { "VISION_SPEED_ESTIMATE", 103 }, { "WATER_DEPTH", 11038 }, { "WHEEL_DISTANCE", 9000 }, { "WIFI_CONFIG_AP", 299 }, { "WINCH_STATUS", 9005 }, { "WIND", 168 }, { "WIND_COV", 231 }}
#define MAVLINK_MINIMAL_H 
#define MAVLINK_MINIMAL_XML_HASH 5503155904165857168
#define MAVLINK_MSG_ACTUATOR_CONTROL_TARGET_FIELD_CONTROLS_LEN 8
#define MAVLINK_MSG_ACTUATOR_OUTPUT_STATUS_FIELD_ACTUATOR_LEN 32
#define MAVLINK_MSG_ADSB_VEHICLE_FIELD_CALLSIGN_LEN 9
#define MAVLINK_MSG_AIRLINK_AUTH_FIELD_LOGIN_LEN 50
#define MAVLINK_MSG_AIRLINK_AUTH_FIELD_PASSWORD_LEN 50
#define MAVLINK_MSG_AIS_VESSEL_FIELD_CALLSIGN_LEN 7
#define MAVLINK_MSG_AIS_VESSEL_FIELD_NAME_LEN 20
#define MAVLINK_MSG_ARRAY_TEST_0_FIELD_AR_I8_LEN 4
#define MAVLINK_MSG_ARRAY_TEST_0_FIELD_AR_U16_LEN 4
#define MAVLINK_MSG_ARRAY_TEST_0_FIELD_AR_U32_LEN 4
#define MAVLINK_MSG_ARRAY_TEST_0_FIELD_AR_U8_LEN 4
#define MAVLINK_MSG_ARRAY_TEST_1_FIELD_AR_U32_LEN 4
#define MAVLINK_MSG_ARRAY_TEST_3_FIELD_AR_U32_LEN 4
#define MAVLINK_MSG_ARRAY_TEST_4_FIELD_AR_U32_LEN 4
#define MAVLINK_MSG_ARRAY_TEST_5_FIELD_C1_LEN 5
#define MAVLINK_MSG_ARRAY_TEST_5_FIELD_C2_LEN 5
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_C_LEN 32
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_D_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_F_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_I16_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_I32_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_I8_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_U16_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_U32_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_6_FIELD_AR_U8_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_C_LEN 32
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_D_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_F_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_I16_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_I32_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_I8_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_U16_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_U32_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_7_FIELD_AR_U8_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_8_FIELD_AR_D_LEN 2
#define MAVLINK_MSG_ARRAY_TEST_8_FIELD_AR_U16_LEN 2
#define MAVLINK_MSG_ASLUAV_STATUS_FIELD_SERVO_STATUS_LEN 8
#define MAVLINK_MSG_ATTITUDE_QUATERNION_COV_FIELD_COVARIANCE_LEN 9
#define MAVLINK_MSG_ATTITUDE_QUATERNION_COV_FIELD_Q_LEN 4
#define MAVLINK_MSG_ATTITUDE_QUATERNION_FIELD_REPR_OFFSET_Q_LEN 4
#define MAVLINK_MSG_ATTITUDE_TARGET_FIELD_Q_LEN 4
#define MAVLINK_MSG_ATT_POS_MOCAP_FIELD_COVARIANCE_LEN 21
#define MAVLINK_MSG_ATT_POS_MOCAP_FIELD_Q_LEN 4
#define MAVLINK_MSG_AUTH_KEY_FIELD_KEY_LEN 32
#define MAVLINK_MSG_AUTOPILOT_STATE_FOR_GIMBAL_DEVICE_FIELD_Q_LEN 4
#define MAVLINK_MSG_AUTOPILOT_VERSION_FIELD_FLIGHT_CUSTOM_VERSION_LEN 8
#define MAVLINK_MSG_AUTOPILOT_VERSION_FIELD_MIDDLEWARE_CUSTOM_VERSION_LEN 8
#define MAVLINK_MSG_AUTOPILOT_VERSION_FIELD_OS_CUSTOM_VERSION_LEN 8
#define MAVLINK_MSG_AUTOPILOT_VERSION_FIELD_UID2_LEN 18
#define MAVLINK_MSG_AVAILABLE_MODES_FIELD_MODE_NAME_LEN 35
#define MAVLINK_MSG_BATTERY_STATUS_FIELD_VOLTAGES_EXT_LEN 4
#define MAVLINK_MSG_BATTERY_STATUS_FIELD_VOLTAGES_LEN 10
#define MAVLINK_MSG_CAMERA_FOV_STATUS_FIELD_Q_LEN 4
#define MAVLINK_MSG_CAMERA_IMAGE_CAPTURED_FIELD_FILE_URL_LEN 205
#define MAVLINK_MSG_CAMERA_IMAGE_CAPTURED_FIELD_Q_LEN 4
#define MAVLINK_MSG_CAMERA_INFORMATION_FIELD_CAM_DEFINITION_URI_LEN 140
#define MAVLINK_MSG_CAMERA_INFORMATION_FIELD_MODEL_NAME_LEN 32
#define MAVLINK_MSG_CAMERA_INFORMATION_FIELD_VENDOR_NAME_LEN 32
#define MAVLINK_MSG_CANFD_FRAME_FIELD_DATA_LEN 64
#define MAVLINK_MSG_CAN_FILTER_MODIFY_FIELD_IDS_LEN 16
#define MAVLINK_MSG_CAN_FRAME_FIELD_DATA_LEN 8
#define MAVLINK_MSG_CHANGE_OPERATOR_CONTROL_FIELD_PASSKEY_LEN 25
#define MAVLINK_MSG_CONTROL_SYSTEM_STATE_FIELD_POS_VARIANCE_LEN 3
#define MAVLINK_MSG_CONTROL_SYSTEM_STATE_FIELD_Q_LEN 4
#define MAVLINK_MSG_CONTROL_SYSTEM_STATE_FIELD_VEL_VARIANCE_LEN 3
#define MAVLINK_MSG_CUBEPILOT_RAW_RC_FIELD_RC_RAW_LEN 32
#define MAVLINK_MSG_DATA16_FIELD_DATA_LEN 16
#define MAVLINK_MSG_DATA32_FIELD_DATA_LEN 32
#define MAVLINK_MSG_DATA64_FIELD_DATA_LEN 64
#define MAVLINK_MSG_DATA96_FIELD_DATA_LEN 96
#define MAVLINK_MSG_DEBUG_FLOAT_ARRAY_FIELD_DATA_LEN 58
#define MAVLINK_MSG_DEBUG_FLOAT_ARRAY_FIELD_NAME_LEN 10
#define MAVLINK_MSG_DEBUG_VECT_FIELD_NAME_LEN 10
#define MAVLINK_MSG_DEVICE_OP_READ_FIELD_BUSNAME_LEN 40
#define MAVLINK_MSG_DEVICE_OP_READ_REPLY_FIELD_DATA_LEN 128
#define MAVLINK_MSG_DEVICE_OP_WRITE_FIELD_BUSNAME_LEN 40
#define MAVLINK_MSG_DEVICE_OP_WRITE_FIELD_DATA_LEN 128
#define MAVLINK_MSG_DISTANCE_SENSOR_FIELD_QUATERNION_LEN 4
#define MAVLINK_MSG_ENCAPSULATED_DATA_FIELD_DATA_LEN 253
#define MAVLINK_MSG_ESC_TELEMETRY_13_TO_16_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_13_TO_16_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_13_TO_16_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_13_TO_16_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_13_TO_16_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_13_TO_16_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_17_TO_20_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_17_TO_20_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_17_TO_20_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_17_TO_20_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_17_TO_20_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_17_TO_20_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_1_TO_4_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_1_TO_4_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_1_TO_4_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_1_TO_4_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_1_TO_4_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_1_TO_4_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_21_TO_24_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_21_TO_24_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_21_TO_24_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_21_TO_24_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_21_TO_24_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_21_TO_24_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_25_TO_28_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_25_TO_28_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_25_TO_28_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_25_TO_28_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_25_TO_28_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_25_TO_28_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_29_TO_32_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_29_TO_32_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_29_TO_32_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_29_TO_32_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_29_TO_32_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_29_TO_32_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_5_TO_8_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_5_TO_8_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_5_TO_8_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_5_TO_8_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_5_TO_8_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_5_TO_8_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_9_TO_12_FIELD_COUNT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_9_TO_12_FIELD_CURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_9_TO_12_FIELD_RPM_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_9_TO_12_FIELD_TEMPERATURE_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_9_TO_12_FIELD_TOTALCURRENT_LEN 4
#define MAVLINK_MSG_ESC_TELEMETRY_9_TO_12_FIELD_VOLTAGE_LEN 4
#define MAVLINK_MSG_FILE_TRANSFER_PROTOCOL_FIELD_PAYLOAD_LEN 251
#define MAVLINK_MSG_FOLLOW_TARGET_FIELD_ACC_LEN 3
#define MAVLINK_MSG_FOLLOW_TARGET_FIELD_ATTITUDE_Q_LEN 4
#define MAVLINK_MSG_FOLLOW_TARGET_FIELD_POSITION_COV_LEN 3
#define MAVLINK_MSG_FOLLOW_TARGET_FIELD_RATES_LEN 3
#define MAVLINK_MSG_FOLLOW_TARGET_FIELD_VEL_LEN 3
#define MAVLINK_MSG_GIMBAL_DEVICE_ATTITUDE_STATUS_FIELD_Q_LEN 4
#define MAVLINK_MSG_GIMBAL_DEVICE_INFORMATION_FIELD_CUSTOM_NAME_LEN 32
#define MAVLINK_MSG_GIMBAL_DEVICE_INFORMATION_FIELD_MODEL_NAME_LEN 32
#define MAVLINK_MSG_GIMBAL_DEVICE_INFORMATION_FIELD_VENDOR_NAME_LEN 32
#define MAVLINK_MSG_GIMBAL_DEVICE_SET_ATTITUDE_FIELD_Q_LEN 4
#define MAVLINK_MSG_GIMBAL_MANAGER_SET_ATTITUDE_FIELD_Q_LEN 4
#define MAVLINK_MSG_GLOBAL_POSITION_INT_COV_FIELD_COVARIANCE_LEN 36
#define MAVLINK_MSG_GLOBAL_VISION_POSITION_ESTIMATE_FIELD_COVARIANCE_LEN 21
#define MAVLINK_MSG_GOPRO_GET_RESPONSE_FIELD_VALUE_LEN 4
#define MAVLINK_MSG_GOPRO_SET_REQUEST_FIELD_VALUE_LEN 4
#define MAVLINK_MSG_GPS_INJECT_DATA_FIELD_DATA_LEN 110
#define MAVLINK_MSG_GPS_RTCM_DATA_FIELD_DATA_LEN 180
#define MAVLINK_MSG_GPS_STATUS_FIELD_SATELLITE_AZIMUTH_LEN 20
#define MAVLINK_MSG_GPS_STATUS_FIELD_SATELLITE_ELEVATION_LEN 20
#define MAVLINK_MSG_GPS_STATUS_FIELD_SATELLITE_PRN_LEN 20
#define MAVLINK_MSG_GPS_STATUS_FIELD_SATELLITE_SNR_LEN 20
#define MAVLINK_MSG_GPS_STATUS_FIELD_SATELLITE_USED_LEN 20
#define MAVLINK_MSG_HERELINK_VIDEO_STREAM_INFORMATION_FIELD_URI_LEN 230
#define MAVLINK_MSG_HIL_ACTUATOR_CONTROLS_FIELD_CONTROLS_LEN 16
#define MAVLINK_MSG_HIL_STATE_QUATERNION_FIELD_ATTITUDE_QUATERNION_LEN 4
#define MAVLINK_MSG_HOME_POSITION_FIELD_Q_LEN 4
#define MAVLINK_MSG_ID_0_CRC 50
#define MAVLINK_MSG_ID_0_LEN 9
#define MAVLINK_MSG_ID_0_MIN_LEN 9
#define MAVLINK_MSG_ID_10001_CRC 209
#define MAVLINK_MSG_ID_10001_LEN 20
#define MAVLINK_MSG_ID_10001_MIN_LEN 20
#define MAVLINK_MSG_ID_10002_CRC 186
#define MAVLINK_MSG_ID_10002_LEN 41
#define MAVLINK_MSG_ID_10002_MIN_LEN 41
#define MAVLINK_MSG_ID_10003_CRC 4
#define MAVLINK_MSG_ID_10003_LEN 1
#define MAVLINK_MSG_ID_10003_MIN_LEN 1
#define MAVLINK_MSG_ID_10004_CRC 133
#define MAVLINK_MSG_ID_10004_LEN 9
#define MAVLINK_MSG_ID_10004_MIN_LEN 9
#define MAVLINK_MSG_ID_10005_CRC 103
#define MAVLINK_MSG_ID_10005_LEN 9
#define MAVLINK_MSG_ID_10005_MIN_LEN 9
#define MAVLINK_MSG_ID_10006_CRC 193
#define MAVLINK_MSG_ID_10006_LEN 4
#define MAVLINK_MSG_ID_10006_MIN_LEN 4
#define MAVLINK_MSG_ID_10007_CRC 71
#define MAVLINK_MSG_ID_10007_LEN 17
#define MAVLINK_MSG_ID_10007_MIN_LEN 17
#define MAVLINK_MSG_ID_10008_CRC 240
#define MAVLINK_MSG_ID_10008_LEN 14
#define MAVLINK_MSG_ID_10008_MIN_LEN 14
#define MAVLINK_MSG_ID_100_CRC 175
#define MAVLINK_MSG_ID_100_LEN 34
#define MAVLINK_MSG_ID_100_MIN_LEN 26
#define MAVLINK_MSG_ID_10151_CRC 195
#define MAVLINK_MSG_ID_10151_LEN 85
#define MAVLINK_MSG_ID_10151_MIN_LEN 85
#define MAVLINK_MSG_ID_101_CRC 102
#define MAVLINK_MSG_ID_101_LEN 117
#define MAVLINK_MSG_ID_101_MIN_LEN 32
#define MAVLINK_MSG_ID_102_CRC 158
#define MAVLINK_MSG_ID_102_LEN 117
#define MAVLINK_MSG_ID_102_MIN_LEN 32
#define MAVLINK_MSG_ID_103_CRC 208
#define MAVLINK_MSG_ID_103_LEN 57
#define MAVLINK_MSG_ID_103_MIN_LEN 20
#define MAVLINK_MSG_ID_104_CRC 56
#define MAVLINK_MSG_ID_104_LEN 116
#define MAVLINK_MSG_ID_104_MIN_LEN 32
#define MAVLINK_MSG_ID_105_CRC 93
#define MAVLINK_MSG_ID_105_LEN 63
#define MAVLINK_MSG_ID_105_MIN_LEN 62
#define MAVLINK_MSG_ID_106_CRC 138
#define MAVLINK_MSG_ID_106_LEN 44
#define MAVLINK_MSG_ID_106_MIN_LEN 44
#define MAVLINK_MSG_ID_107_CRC 108
#define MAVLINK_MSG_ID_107_LEN 65
#define MAVLINK_MSG_ID_107_MIN_LEN 64
#define MAVLINK_MSG_ID_108_CRC 32
#define MAVLINK_MSG_ID_108_LEN 92
#define MAVLINK_MSG_ID_108_MIN_LEN 84
#define MAVLINK_MSG_ID_109_CRC 185
#define MAVLINK_MSG_ID_109_LEN 9
#define MAVLINK_MSG_ID_109_MIN_LEN 9
#define MAVLINK_MSG_ID_11000_CRC 134
#define MAVLINK_MSG_ID_11000_LEN 52
#define MAVLINK_MSG_ID_11000_MIN_LEN 51
#define MAVLINK_MSG_ID_11001_CRC 15
#define MAVLINK_MSG_ID_11001_LEN 136
#define MAVLINK_MSG_ID_11001_MIN_LEN 135
#define MAVLINK_MSG_ID_11002_CRC 234
#define MAVLINK_MSG_ID_11002_LEN 180
#define MAVLINK_MSG_ID_11002_MIN_LEN 179
#define MAVLINK_MSG_ID_11003_CRC 64
#define MAVLINK_MSG_ID_11003_LEN 5
#define MAVLINK_MSG_ID_11003_MIN_LEN 5
#define MAVLINK_MSG_ID_11004_CRC 11
#define MAVLINK_MSG_ID_11004_LEN 232
#define MAVLINK_MSG_ID_11004_MIN_LEN 232
#define MAVLINK_MSG_ID_11005_CRC 93
#define MAVLINK_MSG_ID_11005_LEN 230
#define MAVLINK_MSG_ID_11005_MIN_LEN 230
#define MAVLINK_MSG_ID_11010_CRC 46
#define MAVLINK_MSG_ID_11010_LEN 49
#define MAVLINK_MSG_ID_11010_MIN_LEN 49
#define MAVLINK_MSG_ID_11011_CRC 106
#define MAVLINK_MSG_ID_11011_LEN 44
#define MAVLINK_MSG_ID_11011_MIN_LEN 44
#define MAVLINK_MSG_ID_11020_CRC 205
#define MAVLINK_MSG_ID_11020_LEN 16
#define MAVLINK_MSG_ID_11020_MIN_LEN 16
#define MAVLINK_MSG_ID_11030_CRC 144
#define MAVLINK_MSG_ID_11030_LEN 44
#define MAVLINK_MSG_ID_11030_MIN_LEN 44
#define MAVLINK_MSG_ID_11031_CRC 133
#define MAVLINK_MSG_ID_11031_LEN 44
#define MAVLINK_MSG_ID_11031_MIN_LEN 44
#define MAVLINK_MSG_ID_11032_CRC 85
#define MAVLINK_MSG_ID_11032_LEN 44
#define MAVLINK_MSG_ID_11032_MIN_LEN 44
#define MAVLINK_MSG_ID_11033_CRC 195
#define MAVLINK_MSG_ID_11033_LEN 37
#define MAVLINK_MSG_ID_11033_MIN_LEN 37
#define MAVLINK_MSG_ID_11034_CRC 79
#define MAVLINK_MSG_ID_11034_LEN 5
#define MAVLINK_MSG_ID_11034_MIN_LEN 5
#define MAVLINK_MSG_ID_11035_CRC 128
#define MAVLINK_MSG_ID_11035_LEN 8
#define MAVLINK_MSG_ID_11035_MIN_LEN 8
#define MAVLINK_MSG_ID_11036_CRC 177
#define MAVLINK_MSG_ID_11036_LEN 34
#define MAVLINK_MSG_ID_11036_MIN_LEN 34
#define MAVLINK_MSG_ID_11037_CRC 130
#define MAVLINK_MSG_ID_11037_LEN 28
#define MAVLINK_MSG_ID_11037_MIN_LEN 28
#define MAVLINK_MSG_ID_11038_CRC 47
#define MAVLINK_MSG_ID_11038_LEN 38
#define MAVLINK_MSG_ID_11038_MIN_LEN 38
#define MAVLINK_MSG_ID_11039_CRC 142
#define MAVLINK_MSG_ID_11039_LEN 9
#define MAVLINK_MSG_ID_11039_MIN_LEN 9
#define MAVLINK_MSG_ID_11040_CRC 132
#define MAVLINK_MSG_ID_11040_LEN 44
#define MAVLINK_MSG_ID_11040_MIN_LEN 44
#define MAVLINK_MSG_ID_11041_CRC 208
#define MAVLINK_MSG_ID_11041_LEN 44
#define MAVLINK_MSG_ID_11041_MIN_LEN 44
#define MAVLINK_MSG_ID_11042_CRC 201
#define MAVLINK_MSG_ID_11042_LEN 44
#define MAVLINK_MSG_ID_11042_MIN_LEN 44
#define MAVLINK_MSG_ID_11043_CRC 193
#define MAVLINK_MSG_ID_11043_LEN 44
#define MAVLINK_MSG_ID_11043_MIN_LEN 44
#define MAVLINK_MSG_ID_11044_CRC 189
#define MAVLINK_MSG_ID_11044_LEN 44
#define MAVLINK_MSG_ID_11044_MIN_LEN 44
#define MAVLINK_MSG_ID_110_CRC 84
#define MAVLINK_MSG_ID_110_LEN 254
#define MAVLINK_MSG_ID_110_MIN_LEN 254
#define MAVLINK_MSG_ID_111_CRC 34
#define MAVLINK_MSG_ID_111_LEN 16
#define MAVLINK_MSG_ID_111_MIN_LEN 16
#define MAVLINK_MSG_ID_112_CRC 174
#define MAVLINK_MSG_ID_112_LEN 12
#define MAVLINK_MSG_ID_112_MIN_LEN 12
#define MAVLINK_MSG_ID_113_CRC 124
#define MAVLINK_MSG_ID_113_LEN 39
#define MAVLINK_MSG_ID_113_MIN_LEN 36
#define MAVLINK_MSG_ID_114_CRC 237
#define MAVLINK_MSG_ID_114_LEN 44
#define MAVLINK_MSG_ID_114_MIN_LEN 44
#define MAVLINK_MSG_ID_115_CRC 4
#define MAVLINK_MSG_ID_115_LEN 64
#define MAVLINK_MSG_ID_115_MIN_LEN 64
#define MAVLINK_MSG_ID_116_CRC 76
#define MAVLINK_MSG_ID_116_LEN 24
#define MAVLINK_MSG_ID_116_MIN_LEN 22
#define MAVLINK_MSG_ID_117_CRC 128
#define MAVLINK_MSG_ID_117_LEN 6
#define MAVLINK_MSG_ID_117_MIN_LEN 6
#define MAVLINK_MSG_ID_118_CRC 56
#define MAVLINK_MSG_ID_118_LEN 14
#define MAVLINK_MSG_ID_118_MIN_LEN 14
#define MAVLINK_MSG_ID_119_CRC 116
#define MAVLINK_MSG_ID_119_LEN 12
#define MAVLINK_MSG_ID_119_MIN_LEN 12
#define MAVLINK_MSG_ID_11_CRC 89
#define MAVLINK_MSG_ID_11_LEN 6
#define MAVLINK_MSG_ID_11_MIN_LEN 6
#define MAVLINK_MSG_ID_120_CRC 134
#define MAVLINK_MSG_ID_120_LEN 97
#define MAVLINK_MSG_ID_120_MIN_LEN 97
#define MAVLINK_MSG_ID_121_CRC 237
#define MAVLINK_MSG_ID_121_LEN 2
#define MAVLINK_MSG_ID_121_MIN_LEN 2
#define MAVLINK_MSG_ID_122_CRC 203
#define MAVLINK_MSG_ID_122_LEN 2
#define MAVLINK_MSG_ID_122_MIN_LEN 2
#define MAVLINK_MSG_ID_123_CRC 250
#define MAVLINK_MSG_ID_123_LEN 113
#define MAVLINK_MSG_ID_123_MIN_LEN 113
#define MAVLINK_MSG_ID_124_CRC 87
#define MAVLINK_MSG_ID_124_LEN 57
#define MAVLINK_MSG_ID_124_MIN_LEN 35
#define MAVLINK_MSG_ID_125_CRC 203
#define MAVLINK_MSG_ID_125_LEN 6
#define MAVLINK_MSG_ID_125_MIN_LEN 6
#define MAVLINK_MSG_ID_126_CRC 220
#define MAVLINK_MSG_ID_126_LEN 79
#define MAVLINK_MSG_ID_126_MIN_LEN 79
#define MAVLINK_MSG_ID_127_CRC 25
#define MAVLINK_MSG_ID_127_LEN 35
#define MAVLINK_MSG_ID_127_MIN_LEN 35
#define MAVLINK_MSG_ID_128_CRC 226
#define MAVLINK_MSG_ID_128_LEN 35
#define MAVLINK_MSG_ID_128_MIN_LEN 35
#define MAVLINK_MSG_ID_12900_CRC 114
#define MAVLINK_MSG_ID_12900_LEN 44
#define MAVLINK_MSG_ID_12900_MIN_LEN 44
#define MAVLINK_MSG_ID_12901_CRC 254
#define MAVLINK_MSG_ID_12901_LEN 59
#define MAVLINK_MSG_ID_12901_MIN_LEN 59
#define MAVLINK_MSG_ID_12902_CRC 140
#define MAVLINK_MSG_ID_12902_LEN 53
#define MAVLINK_MSG_ID_12902_MIN_LEN 53
#define MAVLINK_MSG_ID_12903_CRC 249
#define MAVLINK_MSG_ID_12903_LEN 46
#define MAVLINK_MSG_ID_12903_MIN_LEN 46
#define MAVLINK_MSG_ID_12904_CRC 77
#define MAVLINK_MSG_ID_12904_LEN 54
#define MAVLINK_MSG_ID_12904_MIN_LEN 54
#define MAVLINK_MSG_ID_12905_CRC 49
#define MAVLINK_MSG_ID_12905_LEN 43
#define MAVLINK_MSG_ID_12905_MIN_LEN 43
#define MAVLINK_MSG_ID_12915_CRC 94
#define MAVLINK_MSG_ID_12915_LEN 249
#define MAVLINK_MSG_ID_12915_MIN_LEN 249
#define MAVLINK_MSG_ID_12918_CRC 139
#define MAVLINK_MSG_ID_12918_LEN 51
#define MAVLINK_MSG_ID_12918_MIN_LEN 51
#define MAVLINK_MSG_ID_12919_CRC 7
#define MAVLINK_MSG_ID_12919_LEN 18
#define MAVLINK_MSG_ID_12919_MIN_LEN 18
#define MAVLINK_MSG_ID_12920_CRC 20
#define MAVLINK_MSG_ID_12920_LEN 5
#define MAVLINK_MSG_ID_12920_MIN_LEN 5
#define MAVLINK_MSG_ID_129_CRC 46
#define MAVLINK_MSG_ID_129_LEN 24
#define MAVLINK_MSG_ID_129_MIN_LEN 22
#define MAVLINK_MSG_ID_130_CRC 29
#define MAVLINK_MSG_ID_130_LEN 13
#define MAVLINK_MSG_ID_130_MIN_LEN 13
#define MAVLINK_MSG_ID_131_CRC 223
#define MAVLINK_MSG_ID_131_LEN 255
#define MAVLINK_MSG_ID_131_MIN_LEN 255
#define MAVLINK_MSG_ID_132_CRC 85
#define MAVLINK_MSG_ID_132_LEN 39
#define MAVLINK_MSG_ID_132_MIN_LEN 14
#define MAVLINK_MSG_ID_133_CRC 6
#define MAVLINK_MSG_ID_133_LEN 18
#define MAVLINK_MSG_ID_133_MIN_LEN 18
#define MAVLINK_MSG_ID_134_CRC 229
#define MAVLINK_MSG_ID_134_LEN 43
#define MAVLINK_MSG_ID_134_MIN_LEN 43
#define MAVLINK_MSG_ID_135_CRC 203
#define MAVLINK_MSG_ID_135_LEN 8
#define MAVLINK_MSG_ID_135_MIN_LEN 8
#define MAVLINK_MSG_ID_136_CRC 1
#define MAVLINK_MSG_ID_136_LEN 22
#define MAVLINK_MSG_ID_136_MIN_LEN 22
#define MAVLINK_MSG_ID_137_CRC 195
#define MAVLINK_MSG_ID_137_LEN 16
#define MAVLINK_MSG_ID_137_MIN_LEN 14
#define MAVLINK_MSG_ID_138_CRC 109
#define MAVLINK_MSG_ID_138_LEN 120
#define MAVLINK_MSG_ID_138_MIN_LEN 36
#define MAVLINK_MSG_ID_139_CRC 168
#define MAVLINK_MSG_ID_139_LEN 43
#define MAVLINK_MSG_ID_139_MIN_LEN 43
#define MAVLINK_MSG_ID_140_CRC 181
#define MAVLINK_MSG_ID_140_LEN 41
#define MAVLINK_MSG_ID_140_MIN_LEN 41
#define MAVLINK_MSG_ID_141_CRC 47
#define MAVLINK_MSG_ID_141_LEN 32
#define MAVLINK_MSG_ID_141_MIN_LEN 32
#define MAVLINK_MSG_ID_142_CRC 72
#define MAVLINK_MSG_ID_142_LEN 243
#define MAVLINK_MSG_ID_142_MIN_LEN 243
#define MAVLINK_MSG_ID_143_CRC 131
#define MAVLINK_MSG_ID_143_LEN 16
#define MAVLINK_MSG_ID_143_MIN_LEN 14
#define MAVLINK_MSG_ID_144_CRC 127
#define MAVLINK_MSG_ID_144_LEN 93
#define MAVLINK_MSG_ID_144_MIN_LEN 93
#define MAVLINK_MSG_ID_146_CRC 103
#define MAVLINK_MSG_ID_146_LEN 100
#define MAVLINK_MSG_ID_146_MIN_LEN 100
#define MAVLINK_MSG_ID_147_CRC 154
#define MAVLINK_MSG_ID_147_LEN 54
#define MAVLINK_MSG_ID_147_MIN_LEN 36
#define MAVLINK_MSG_ID_148_CRC 178
#define MAVLINK_MSG_ID_148_LEN 78
#define MAVLINK_MSG_ID_148_MIN_LEN 60
#define MAVLINK_MSG_ID_149_CRC 200
#define MAVLINK_MSG_ID_149_LEN 60
#define MAVLINK_MSG_ID_149_MIN_LEN 30
#define MAVLINK_MSG_ID_150_CRC 134
#define MAVLINK_MSG_ID_150_LEN 42
#define MAVLINK_MSG_ID_150_MIN_LEN 42
#define MAVLINK_MSG_ID_151_CRC 219
#define MAVLINK_MSG_ID_151_LEN 8
#define MAVLINK_MSG_ID_151_MIN_LEN 8
#define MAVLINK_MSG_ID_152_CRC 208
#define MAVLINK_MSG_ID_152_LEN 8
#define MAVLINK_MSG_ID_152_MIN_LEN 4
#define MAVLINK_MSG_ID_153_CRC 188
#define MAVLINK_MSG_ID_153_LEN 12
#define MAVLINK_MSG_ID_153_MIN_LEN 12
#define MAVLINK_MSG_ID_154_CRC 84
#define MAVLINK_MSG_ID_154_LEN 15
#define MAVLINK_MSG_ID_154_MIN_LEN 15
#define MAVLINK_MSG_ID_155_CRC 22
#define MAVLINK_MSG_ID_155_LEN 13
#define MAVLINK_MSG_ID_155_MIN_LEN 13
#define MAVLINK_MSG_ID_156_CRC 19
#define MAVLINK_MSG_ID_156_LEN 6
#define MAVLINK_MSG_ID_156_MIN_LEN 6
#define MAVLINK_MSG_ID_157_CRC 21
#define MAVLINK_MSG_ID_157_LEN 15
#define MAVLINK_MSG_ID_157_MIN_LEN 15
#define MAVLINK_MSG_ID_158_CRC 134
#define MAVLINK_MSG_ID_158_LEN 15
#define MAVLINK_MSG_ID_158_MIN_LEN 14
#define MAVLINK_MSG_ID_160_CRC 78
#define MAVLINK_MSG_ID_160_LEN 12
#define MAVLINK_MSG_ID_160_MIN_LEN 12
#define MAVLINK_MSG_ID_161_CRC 68
#define MAVLINK_MSG_ID_161_LEN 3
#define MAVLINK_MSG_ID_161_MIN_LEN 3
#define MAVLINK_MSG_ID_162_CRC 189
#define MAVLINK_MSG_ID_162_LEN 9
#define MAVLINK_MSG_ID_162_MIN_LEN 8
#define MAVLINK_MSG_ID_163_CRC 127
#define MAVLINK_MSG_ID_163_LEN 28
#define MAVLINK_MSG_ID_163_MIN_LEN 28
#define MAVLINK_MSG_ID_164_CRC 154
#define MAVLINK_MSG_ID_164_LEN 44
#define MAVLINK_MSG_ID_164_MIN_LEN 44
#define MAVLINK_MSG_ID_165_CRC 21
#define MAVLINK_MSG_ID_165_LEN 3
#define MAVLINK_MSG_ID_165_MIN_LEN 3
#define MAVLINK_MSG_ID_166_CRC 21
#define MAVLINK_MSG_ID_166_LEN 9
#define MAVLINK_MSG_ID_166_MIN_LEN 9
#define MAVLINK_MSG_ID_167_CRC 144
#define MAVLINK_MSG_ID_167_LEN 22
#define MAVLINK_MSG_ID_167_MIN_LEN 22
#define MAVLINK_MSG_ID_168_CRC 1
#define MAVLINK_MSG_ID_168_LEN 12
#define MAVLINK_MSG_ID_168_MIN_LEN 12
#define MAVLINK_MSG_ID_169_CRC 234
#define MAVLINK_MSG_ID_169_LEN 18
#define MAVLINK_MSG_ID_169_MIN_LEN 18
#define MAVLINK_MSG_ID_17000_CRC 103
#define MAVLINK_MSG_ID_17000_LEN 179
#define MAVLINK_MSG_ID_17000_MIN_LEN 179
#define MAVLINK_MSG_ID_170_CRC 73
#define MAVLINK_MSG_ID_170_LEN 34
#define MAVLINK_MSG_ID_170_MIN_LEN 34
#define MAVLINK_MSG_ID_17150_CRC 26
#define MAVLINK_MSG_ID_17150_LEN 33
#define MAVLINK_MSG_ID_17150_MIN_LEN 33
#define MAVLINK_MSG_ID_17151_CRC 72
#define MAVLINK_MSG_ID_17151_LEN 16
#define MAVLINK_MSG_ID_17151_MIN_LEN 16
#define MAVLINK_MSG_ID_17153_CRC 19
#define MAVLINK_MSG_ID_17153_LEN 17
#define MAVLINK_MSG_ID_17153_MIN_LEN 17
#define MAVLINK_MSG_ID_17154_CRC 89
#define MAVLINK_MSG_ID_17154_LEN 17
#define MAVLINK_MSG_ID_17154_MIN_LEN 17
#define MAVLINK_MSG_ID_17155_CRC 27
#define MAVLINK_MSG_ID_17155_LEN 10
#define MAVLINK_MSG_ID_17155_MIN_LEN 10
#define MAVLINK_MSG_ID_17156_CRC 14
#define MAVLINK_MSG_ID_17156_LEN 91
#define MAVLINK_MSG_ID_17156_MIN_LEN 91
#define MAVLINK_MSG_ID_17157_CRC 187
#define MAVLINK_MSG_ID_17157_LEN 84
#define MAVLINK_MSG_ID_17157_MIN_LEN 84
#define MAVLINK_MSG_ID_17158_CRC 106
#define MAVLINK_MSG_ID_17158_LEN 24
#define MAVLINK_MSG_ID_17158_MIN_LEN 24
#define MAVLINK_MSG_ID_171_CRC 181
#define MAVLINK_MSG_ID_171_LEN 66
#define MAVLINK_MSG_ID_171_MIN_LEN 66
#define MAVLINK_MSG_ID_172_CRC 22
#define MAVLINK_MSG_ID_172_LEN 98
#define MAVLINK_MSG_ID_172_MIN_LEN 98
#define MAVLINK_MSG_ID_173_CRC 83
#define MAVLINK_MSG_ID_173_LEN 8
#define MAVLINK_MSG_ID_173_MIN_LEN 8
#define MAVLINK_MSG_ID_174_CRC 167
#define MAVLINK_MSG_ID_174_LEN 48
#define MAVLINK_MSG_ID_174_MIN_LEN 48
#define MAVLINK_MSG_ID_175_CRC 138
#define MAVLINK_MSG_ID_175_LEN 19
#define MAVLINK_MSG_ID_175_MIN_LEN 19
#define MAVLINK_MSG_ID_176_CRC 234
#define MAVLINK_MSG_ID_176_LEN 3
#define MAVLINK_MSG_ID_176_MIN_LEN 3
#define MAVLINK_MSG_ID_177_CRC 240
#define MAVLINK_MSG_ID_177_LEN 20
#define MAVLINK_MSG_ID_177_MIN_LEN 20
#define MAVLINK_MSG_ID_178_CRC 47
#define MAVLINK_MSG_ID_178_LEN 24
#define MAVLINK_MSG_ID_178_MIN_LEN 24
#define MAVLINK_MSG_ID_179_CRC 189
#define MAVLINK_MSG_ID_179_LEN 29
#define MAVLINK_MSG_ID_179_MIN_LEN 29
#define MAVLINK_MSG_ID_180_CRC 52
#define MAVLINK_MSG_ID_180_LEN 47
#define MAVLINK_MSG_ID_180_MIN_LEN 45
#define MAVLINK_MSG_ID_181_CRC 174
#define MAVLINK_MSG_ID_181_LEN 4
#define MAVLINK_MSG_ID_181_MIN_LEN 4
#define MAVLINK_MSG_ID_182_CRC 229
#define MAVLINK_MSG_ID_182_LEN 40
#define MAVLINK_MSG_ID_182_MIN_LEN 40
#define MAVLINK_MSG_ID_183_CRC 85
#define MAVLINK_MSG_ID_183_LEN 2
#define MAVLINK_MSG_ID_183_MIN_LEN 2
#define MAVLINK_MSG_ID_184_CRC 159
#define MAVLINK_MSG_ID_184_LEN 206
#define MAVLINK_MSG_ID_184_MIN_LEN 206
#define MAVLINK_MSG_ID_185_CRC 186
#define MAVLINK_MSG_ID_185_LEN 7
#define MAVLINK_MSG_ID_185_MIN_LEN 7
#define MAVLINK_MSG_ID_186_CRC 72
#define MAVLINK_MSG_ID_186_LEN 29
#define MAVLINK_MSG_ID_186_MIN_LEN 29
#define MAVLINK_MSG_ID_191_CRC 92
#define MAVLINK_MSG_ID_191_LEN 27
#define MAVLINK_MSG_ID_191_MIN_LEN 27
#define MAVLINK_MSG_ID_192_CRC 36
#define MAVLINK_MSG_ID_192_LEN 54
#define MAVLINK_MSG_ID_192_MIN_LEN 44
#define MAVLINK_MSG_ID_193_CRC 71
#define MAVLINK_MSG_ID_193_LEN 26
#define MAVLINK_MSG_ID_193_MIN_LEN 22
#define MAVLINK_MSG_ID_194_CRC 98
#define MAVLINK_MSG_ID_194_LEN 33
#define MAVLINK_MSG_ID_194_MIN_LEN 25
#define MAVLINK_MSG_ID_195_CRC 120
#define MAVLINK_MSG_ID_195_LEN 37
#define MAVLINK_MSG_ID_195_MIN_LEN 37
#define MAVLINK_MSG_ID_1_CRC 124
#define MAVLINK_MSG_ID_1_LEN 31
#define MAVLINK_MSG_ID_1_MIN_LEN 31
#define MAVLINK_MSG_ID_200_CRC 134
#define MAVLINK_MSG_ID_200_LEN 42
#define MAVLINK_MSG_ID_200_MIN_LEN 42
#define MAVLINK_MSG_ID_201_CRC 205
#define MAVLINK_MSG_ID_201_LEN 14
#define MAVLINK_MSG_ID_201_MIN_LEN 14
#define MAVLINK_MSG_ID_20_CRC 214
#define MAVLINK_MSG_ID_20_LEN 20
#define MAVLINK_MSG_ID_20_MIN_LEN 20
#define MAVLINK_MSG_ID_214_CRC 69
#define MAVLINK_MSG_ID_214_LEN 8
#define MAVLINK_MSG_ID_214_MIN_LEN 8
#define MAVLINK_MSG_ID_215_CRC 101
#define MAVLINK_MSG_ID_215_LEN 3
#define MAVLINK_MSG_ID_215_MIN_LEN 3
#define MAVLINK_MSG_ID_216_CRC 50
#define MAVLINK_MSG_ID_216_LEN 3
#define MAVLINK_MSG_ID_216_MIN_LEN 3
#define MAVLINK_MSG_ID_217_CRC 202
#define MAVLINK_MSG_ID_217_LEN 6
#define MAVLINK_MSG_ID_217_MIN_LEN 6
#define MAVLINK_MSG_ID_218_CRC 17
#define MAVLINK_MSG_ID_218_LEN 7
#define MAVLINK_MSG_ID_218_MIN_LEN 7
#define MAVLINK_MSG_ID_219_CRC 162
#define MAVLINK_MSG_ID_219_LEN 2
#define MAVLINK_MSG_ID_219_MIN_LEN 2
#define MAVLINK_MSG_ID_21_CRC 159
#define MAVLINK_MSG_ID_21_LEN 2
#define MAVLINK_MSG_ID_21_MIN_LEN 2
#define MAVLINK_MSG_ID_220_CRC 34
#define MAVLINK_MSG_ID_220_LEN 32
#define MAVLINK_MSG_ID_220_MIN_LEN 32
#define MAVLINK_MSG_ID_221_CRC 71
#define MAVLINK_MSG_ID_221_LEN 42
#define MAVLINK_MSG_ID_221_MIN_LEN 42
#define MAVLINK_MSG_ID_222_CRC 15
#define MAVLINK_MSG_ID_222_LEN 3
#define MAVLINK_MSG_ID_222_MIN_LEN 3
#define MAVLINK_MSG_ID_223_CRC 119
#define MAVLINK_MSG_ID_223_LEN 47
#define MAVLINK_MSG_ID_223_MIN_LEN 47
#define MAVLINK_MSG_ID_224_CRC 102
#define MAVLINK_MSG_ID_224_LEN 45
#define MAVLINK_MSG_ID_224_MIN_LEN 45
#define MAVLINK_MSG_ID_225_CRC 208
#define MAVLINK_MSG_ID_225_LEN 73
#define MAVLINK_MSG_ID_225_MIN_LEN 65
#define MAVLINK_MSG_ID_226_CRC 207
#define MAVLINK_MSG_ID_226_LEN 8
#define MAVLINK_MSG_ID_226_MIN_LEN 8
#define MAVLINK_MSG_ID_22_CRC 220
#define MAVLINK_MSG_ID_22_LEN 25
#define MAVLINK_MSG_ID_22_MIN_LEN 25
#define MAVLINK_MSG_ID_230_CRC 163
#define MAVLINK_MSG_ID_230_LEN 42
#define MAVLINK_MSG_ID_230_MIN_LEN 42
#define MAVLINK_MSG_ID_231_CRC 105
#define MAVLINK_MSG_ID_231_LEN 40
#define MAVLINK_MSG_ID_231_MIN_LEN 40
#define MAVLINK_MSG_ID_232_CRC 151
#define MAVLINK_MSG_ID_232_LEN 65
#define MAVLINK_MSG_ID_232_MIN_LEN 63
#define MAVLINK_MSG_ID_233_CRC 35
#define MAVLINK_MSG_ID_233_LEN 182
#define MAVLINK_MSG_ID_233_MIN_LEN 182
#define MAVLINK_MSG_ID_234_CRC 150
#define MAVLINK_MSG_ID_234_LEN 40
#define MAVLINK_MSG_ID_234_MIN_LEN 40
#define MAVLINK_MSG_ID_235_CRC 179
#define MAVLINK_MSG_ID_235_LEN 42
#define MAVLINK_MSG_ID_235_MIN_LEN 42
#define MAVLINK_MSG_ID_23_CRC 168
#define MAVLINK_MSG_ID_23_LEN 23
#define MAVLINK_MSG_ID_23_MIN_LEN 23
#define MAVLINK_MSG_ID_241_CRC 90
#define MAVLINK_MSG_ID_241_LEN 32
#define MAVLINK_MSG_ID_241_MIN_LEN 32
#define MAVLINK_MSG_ID_242_CRC 104
#define MAVLINK_MSG_ID_242_LEN 60
#define MAVLINK_MSG_ID_242_MIN_LEN 52
#define MAVLINK_MSG_ID_243_CRC 85
#define MAVLINK_MSG_ID_243_LEN 61
#define MAVLINK_MSG_ID_243_MIN_LEN 53
#define MAVLINK_MSG_ID_244_CRC 95
#define MAVLINK_MSG_ID_244_LEN 6
#define MAVLINK_MSG_ID_244_MIN_LEN 6
#define MAVLINK_MSG_ID_245_CRC 130
#define MAVLINK_MSG_ID_245_LEN 2
#define MAVLINK_MSG_ID_245_MIN_LEN 2
#define MAVLINK_MSG_ID_246_CRC 184
#define MAVLINK_MSG_ID_246_LEN 38
#define MAVLINK_MSG_ID_246_MIN_LEN 38
#define MAVLINK_MSG_ID_247_CRC 81
#define MAVLINK_MSG_ID_247_LEN 19
#define MAVLINK_MSG_ID_247_MIN_LEN 19
#define MAVLINK_MSG_ID_248_CRC 8
#define MAVLINK_MSG_ID_248_LEN 254
#define MAVLINK_MSG_ID_248_MIN_LEN 254
#define MAVLINK_MSG_ID_249_CRC 204
#define MAVLINK_MSG_ID_249_LEN 36
#define MAVLINK_MSG_ID_249_MIN_LEN 36
#define MAVLINK_MSG_ID_24_CRC 24
#define MAVLINK_MSG_ID_24_LEN 52
#define MAVLINK_MSG_ID_24_MIN_LEN 30
#define MAVLINK_MSG_ID_250_CRC 49
#define MAVLINK_MSG_ID_250_LEN 30
#define MAVLINK_MSG_ID_250_MIN_LEN 30
#define MAVLINK_MSG_ID_251_CRC 170
#define MAVLINK_MSG_ID_251_LEN 18
#define MAVLINK_MSG_ID_251_MIN_LEN 18
#define MAVLINK_MSG_ID_252_CRC 44
#define MAVLINK_MSG_ID_252_LEN 18
#define MAVLINK_MSG_ID_252_MIN_LEN 18
#define MAVLINK_MSG_ID_253_CRC 83
#define MAVLINK_MSG_ID_253_LEN 54
#define MAVLINK_MSG_ID_253_MIN_LEN 51
#define MAVLINK_MSG_ID_254_CRC 46
#define MAVLINK_MSG_ID_254_LEN 9
#define MAVLINK_MSG_ID_254_MIN_LEN 9
#define MAVLINK_MSG_ID_256_CRC 71
#define MAVLINK_MSG_ID_256_LEN 42
#define MAVLINK_MSG_ID_256_MIN_LEN 42
#define MAVLINK_MSG_ID_257_CRC 131
#define MAVLINK_MSG_ID_257_LEN 9
#define MAVLINK_MSG_ID_257_MIN_LEN 9
#define MAVLINK_MSG_ID_258_CRC 187
#define MAVLINK_MSG_ID_258_LEN 232
#define MAVLINK_MSG_ID_258_MIN_LEN 32
#define MAVLINK_MSG_ID_259_CRC 92
#define MAVLINK_MSG_ID_259_LEN 236
#define MAVLINK_MSG_ID_259_MIN_LEN 235
#define MAVLINK_MSG_ID_25_CRC 23
#define MAVLINK_MSG_ID_25_LEN 101
#define MAVLINK_MSG_ID_25_MIN_LEN 101
#define MAVLINK_MSG_ID_260_CRC 146
#define MAVLINK_MSG_ID_260_LEN 13
#define MAVLINK_MSG_ID_260_MIN_LEN 5
#define MAVLINK_MSG_ID_261_CRC 179
#define MAVLINK_MSG_ID_261_LEN 60
#define MAVLINK_MSG_ID_261_MIN_LEN 27
#define MAVLINK_MSG_ID_262_CRC 12
#define MAVLINK_MSG_ID_262_LEN 22
#define MAVLINK_MSG_ID_262_MIN_LEN 18
#define MAVLINK_MSG_ID_263_CRC 133
#define MAVLINK_MSG_ID_263_LEN 255
#define MAVLINK_MSG_ID_263_MIN_LEN 255
#define MAVLINK_MSG_ID_264_CRC 49
#define MAVLINK_MSG_ID_264_LEN 28
#define MAVLINK_MSG_ID_264_MIN_LEN 28
#define MAVLINK_MSG_ID_265_CRC 26
#define MAVLINK_MSG_ID_265_LEN 20
#define MAVLINK_MSG_ID_265_MIN_LEN 16
#define MAVLINK_MSG_ID_266_CRC 193
#define MAVLINK_MSG_ID_266_LEN 255
#define MAVLINK_MSG_ID_266_MIN_LEN 255
#define MAVLINK_MSG_ID_267_CRC 35
#define MAVLINK_MSG_ID_267_LEN 255
#define MAVLINK_MSG_ID_267_MIN_LEN 255
#define MAVLINK_MSG_ID_268_CRC 14
#define MAVLINK_MSG_ID_268_LEN 4
#define MAVLINK_MSG_ID_268_MIN_LEN 4
#define MAVLINK_MSG_ID_269_CRC 109
#define MAVLINK_MSG_ID_269_LEN 214
#define MAVLINK_MSG_ID_269_MIN_LEN 213
#define MAVLINK_MSG_ID_26_CRC 170
#define MAVLINK_MSG_ID_26_LEN 24
#define MAVLINK_MSG_ID_26_MIN_LEN 22
#define MAVLINK_MSG_ID_270_CRC 59
#define MAVLINK_MSG_ID_270_LEN 19
#define MAVLINK_MSG_ID_270_MIN_LEN 19
#define MAVLINK_MSG_ID_271_CRC 22
#define MAVLINK_MSG_ID_271_LEN 52
#define MAVLINK_MSG_ID_271_MIN_LEN 52
#define MAVLINK_MSG_ID_275_CRC 126
#define MAVLINK_MSG_ID_275_LEN 31
#define MAVLINK_MSG_ID_275_MIN_LEN 31
#define MAVLINK_MSG_ID_276_CRC 18
#define MAVLINK_MSG_ID_276_LEN 49
#define MAVLINK_MSG_ID_276_MIN_LEN 49
#define MAVLINK_MSG_ID_277_CRC 62
#define MAVLINK_MSG_ID_277_LEN 30
#define MAVLINK_MSG_ID_277_MIN_LEN 30
#define MAVLINK_MSG_ID_27_CRC 144
#define MAVLINK_MSG_ID_27_LEN 29
#define MAVLINK_MSG_ID_27_MIN_LEN 26
#define MAVLINK_MSG_ID_280_CRC 70
#define MAVLINK_MSG_ID_280_LEN 33
#define MAVLINK_MSG_ID_280_MIN_LEN 33
#define MAVLINK_MSG_ID_281_CRC 48
#define MAVLINK_MSG_ID_281_LEN 13
#define MAVLINK_MSG_ID_281_MIN_LEN 13
#define MAVLINK_MSG_ID_282_CRC 123
#define MAVLINK_MSG_ID_282_LEN 35
#define MAVLINK_MSG_ID_282_MIN_LEN 35
#define MAVLINK_MSG_ID_283_CRC 74
#define MAVLINK_MSG_ID_283_LEN 145
#define MAVLINK_MSG_ID_283_MIN_LEN 144
#define MAVLINK_MSG_ID_284_CRC 99
#define MAVLINK_MSG_ID_284_LEN 32
#define MAVLINK_MSG_ID_284_MIN_LEN 32
#define MAVLINK_MSG_ID_285_CRC 137
#define MAVLINK_MSG_ID_285_LEN 49
#define MAVLINK_MSG_ID_285_MIN_LEN 40
#define MAVLINK_MSG_ID_286_CRC 210
#define MAVLINK_MSG_ID_286_LEN 57
#define MAVLINK_MSG_ID_286_MIN_LEN 53
#define MAVLINK_MSG_ID_287_CRC 1
#define MAVLINK_MSG_ID_287_LEN 23
#define MAVLINK_MSG_ID_287_MIN_LEN 23
#define MAVLINK_MSG_ID_288_CRC 20
#define MAVLINK_MSG_ID_288_LEN 23
#define MAVLINK_MSG_ID_288_MIN_LEN 23
#define MAVLINK_MSG_ID_28_CRC 67
#define MAVLINK_MSG_ID_28_LEN 16
#define MAVLINK_MSG_ID_28_MIN_LEN 16
#define MAVLINK_MSG_ID_295_CRC 234
#define MAVLINK_MSG_ID_295_LEN 12
#define MAVLINK_MSG_ID_295_MIN_LEN 12
#define MAVLINK_MSG_ID_299_CRC 19
#define MAVLINK_MSG_ID_299_LEN 96
#define MAVLINK_MSG_ID_299_MIN_LEN 96
#define MAVLINK_MSG_ID_29_CRC 115
#define MAVLINK_MSG_ID_29_LEN 16
#define MAVLINK_MSG_ID_29_MIN_LEN 14
#define MAVLINK_MSG_ID_2_CRC 137
#define MAVLINK_MSG_ID_2_LEN 12
#define MAVLINK_MSG_ID_2_MIN_LEN 12
#define MAVLINK_MSG_ID_301_CRC 243
#define MAVLINK_MSG_ID_301_LEN 58
#define MAVLINK_MSG_ID_301_MIN_LEN 58
#define MAVLINK_MSG_ID_30_CRC 39
#define MAVLINK_MSG_ID_30_LEN 28
#define MAVLINK_MSG_ID_30_MIN_LEN 28
#define MAVLINK_MSG_ID_310_CRC 28
#define MAVLINK_MSG_ID_310_LEN 17
#define MAVLINK_MSG_ID_310_MIN_LEN 17
#define MAVLINK_MSG_ID_311_CRC 95
#define MAVLINK_MSG_ID_311_LEN 116
#define MAVLINK_MSG_ID_311_MIN_LEN 116
#define MAVLINK_MSG_ID_31_CRC 246
#define MAVLINK_MSG_ID_31_LEN 48
#define MAVLINK_MSG_ID_31_MIN_LEN 32
#define MAVLINK_MSG_ID_320_CRC 243
#define MAVLINK_MSG_ID_320_LEN 20
#define MAVLINK_MSG_ID_320_MIN_LEN 20
#define MAVLINK_MSG_ID_321_CRC 88
#define MAVLINK_MSG_ID_321_LEN 2
#define MAVLINK_MSG_ID_321_MIN_LEN 2
#define MAVLINK_MSG_ID_322_CRC 243
#define MAVLINK_MSG_ID_322_LEN 149
#define MAVLINK_MSG_ID_322_MIN_LEN 149
#define MAVLINK_MSG_ID_323_CRC 78
#define MAVLINK_MSG_ID_323_LEN 147
#define MAVLINK_MSG_ID_323_MIN_LEN 147
#define MAVLINK_MSG_ID_324_CRC 132
#define MAVLINK_MSG_ID_324_LEN 146
#define MAVLINK_MSG_ID_324_MIN_LEN 146
#define MAVLINK_MSG_ID_32_CRC 185
#define MAVLINK_MSG_ID_32_LEN 28
#define MAVLINK_MSG_ID_32_MIN_LEN 28
#define MAVLINK_MSG_ID_330_CRC 23
#define MAVLINK_MSG_ID_330_LEN 167
#define MAVLINK_MSG_ID_330_MIN_LEN 158
#define MAVLINK_MSG_ID_331_CRC 91
#define MAVLINK_MSG_ID_331_LEN 233
#define MAVLINK_MSG_ID_331_MIN_LEN 230
#define MAVLINK_MSG_ID_332_CRC 236
#define MAVLINK_MSG_ID_332_LEN 239
#define MAVLINK_MSG_ID_332_MIN_LEN 239
#define MAVLINK_MSG_ID_333_CRC 231
#define MAVLINK_MSG_ID_333_LEN 109
#define MAVLINK_MSG_ID_333_MIN_LEN 109
#define MAVLINK_MSG_ID_335_CRC 225
#define MAVLINK_MSG_ID_335_LEN 24
#define MAVLINK_MSG_ID_335_MIN_LEN 24
#define MAVLINK_MSG_ID_339_CRC 199
#define MAVLINK_MSG_ID_339_LEN 5
#define MAVLINK_MSG_ID_339_MIN_LEN 5
#define MAVLINK_MSG_ID_33_CRC 104
#define MAVLINK_MSG_ID_33_LEN 28
#define MAVLINK_MSG_ID_33_MIN_LEN 28
#define MAVLINK_MSG_ID_340_CRC 99
#define MAVLINK_MSG_ID_340_LEN 70
#define MAVLINK_MSG_ID_340_MIN_LEN 70
#define MAVLINK_MSG_ID_34_CRC 237
#define MAVLINK_MSG_ID_34_LEN 22
#define MAVLINK_MSG_ID_34_MIN_LEN 22
#define MAVLINK_MSG_ID_350_CRC 232
#define MAVLINK_MSG_ID_350_LEN 252
#define MAVLINK_MSG_ID_350_MIN_LEN 20
#define MAVLINK_MSG_ID_35_CRC 244
#define MAVLINK_MSG_ID_35_LEN 22
#define MAVLINK_MSG_ID_35_MIN_LEN 22
#define MAVLINK_MSG_ID_36_CRC 222
#define MAVLINK_MSG_ID_36_LEN 37
#define MAVLINK_MSG_ID_36_MIN_LEN 21
#define MAVLINK_MSG_ID_370_CRC 75
#define MAVLINK_MSG_ID_370_LEN 109
#define MAVLINK_MSG_ID_370_MIN_LEN 87
#define MAVLINK_MSG_ID_373_CRC 117
#define MAVLINK_MSG_ID_373_LEN 42
#define MAVLINK_MSG_ID_373_MIN_LEN 42
#define MAVLINK_MSG_ID_375_CRC 251
#define MAVLINK_MSG_ID_375_LEN 140
#define MAVLINK_MSG_ID_375_MIN_LEN 140
#define MAVLINK_MSG_ID_376_CRC 199
#define MAVLINK_MSG_ID_376_LEN 8
#define MAVLINK_MSG_ID_376_MIN_LEN 8
#define MAVLINK_MSG_ID_37_CRC 212
#define MAVLINK_MSG_ID_37_LEN 7
#define MAVLINK_MSG_ID_37_MIN_LEN 6
#define MAVLINK_MSG_ID_385_CRC 147
#define MAVLINK_MSG_ID_385_LEN 133
#define MAVLINK_MSG_ID_385_MIN_LEN 133
#define MAVLINK_MSG_ID_386_CRC 132
#define MAVLINK_MSG_ID_386_LEN 16
#define MAVLINK_MSG_ID_386_MIN_LEN 16
#define MAVLINK_MSG_ID_387_CRC 4
#define MAVLINK_MSG_ID_387_LEN 72
#define MAVLINK_MSG_ID_387_MIN_LEN 72
#define MAVLINK_MSG_ID_388_CRC 8
#define MAVLINK_MSG_ID_388_LEN 37
#define MAVLINK_MSG_ID_388_MIN_LEN 37
#define MAVLINK_MSG_ID_38_CRC 9
#define MAVLINK_MSG_ID_38_LEN 7
#define MAVLINK_MSG_ID_38_MIN_LEN 6
#define MAVLINK_MSG_ID_39_CRC 254
#define MAVLINK_MSG_ID_39_LEN 38
#define MAVLINK_MSG_ID_39_MIN_LEN 37
#define MAVLINK_MSG_ID_40_CRC 230
#define MAVLINK_MSG_ID_40_LEN 5
#define MAVLINK_MSG_ID_40_MIN_LEN 4
#define MAVLINK_MSG_ID_41_CRC 28
#define MAVLINK_MSG_ID_41_LEN 4
#define MAVLINK_MSG_ID_41_MIN_LEN 4
#define MAVLINK_MSG_ID_42000_CRC 227
#define MAVLINK_MSG_ID_42000_LEN 1
#define MAVLINK_MSG_ID_42000_MIN_LEN 1
#define MAVLINK_MSG_ID_42001_CRC 239
#define MAVLINK_MSG_ID_42001_LEN 46
#define MAVLINK_MSG_ID_42001_MIN_LEN 46
#define MAVLINK_MSG_ID_420_CRC 20
#define MAVLINK_MSG_ID_420_LEN 73
#define MAVLINK_MSG_ID_420_MIN_LEN 9
#define MAVLINK_MSG_ID_42_CRC 28
#define MAVLINK_MSG_ID_42_LEN 6
#define MAVLINK_MSG_ID_42_MIN_LEN 2
#define MAVLINK_MSG_ID_435_CRC 134
#define MAVLINK_MSG_ID_435_LEN 46
#define MAVLINK_MSG_ID_435_MIN_LEN 46
#define MAVLINK_MSG_ID_436_CRC 193
#define MAVLINK_MSG_ID_436_LEN 9
#define MAVLINK_MSG_ID_436_MIN_LEN 9
#define MAVLINK_MSG_ID_437_CRC 30
#define MAVLINK_MSG_ID_437_LEN 1
#define MAVLINK_MSG_ID_437_MIN_LEN 1
#define MAVLINK_MSG_ID_43_CRC 132
#define MAVLINK_MSG_ID_43_LEN 3
#define MAVLINK_MSG_ID_43_MIN_LEN 2
#define MAVLINK_MSG_ID_441_CRC 169
#define MAVLINK_MSG_ID_441_LEN 17
#define MAVLINK_MSG_ID_441_MIN_LEN 17
#define MAVLINK_MSG_ID_44_CRC 221
#define MAVLINK_MSG_ID_44_LEN 5
#define MAVLINK_MSG_ID_44_MIN_LEN 4
#define MAVLINK_MSG_ID_45_CRC 232
#define MAVLINK_MSG_ID_45_LEN 3
#define MAVLINK_MSG_ID_45_MIN_LEN 2
#define MAVLINK_MSG_ID_46_CRC 11
#define MAVLINK_MSG_ID_46_LEN 2
#define MAVLINK_MSG_ID_46_MIN_LEN 2
#define MAVLINK_MSG_ID_47_CRC 153
#define MAVLINK_MSG_ID_47_LEN 4
#define MAVLINK_MSG_ID_47_MIN_LEN 3
#define MAVLINK_MSG_ID_48_CRC 41
#define MAVLINK_MSG_ID_48_LEN 21
#define MAVLINK_MSG_ID_48_MIN_LEN 13
#define MAVLINK_MSG_ID_49_CRC 39
#define MAVLINK_MSG_ID_49_LEN 20
#define MAVLINK_MSG_ID_49_MIN_LEN 12
#define MAVLINK_MSG_ID_4_CRC 237
#define MAVLINK_MSG_ID_4_LEN 14
#define MAVLINK_MSG_ID_4_MIN_LEN 14
#define MAVLINK_MSG_ID_50001_CRC 246
#define MAVLINK_MSG_ID_50001_LEN 32
#define MAVLINK_MSG_ID_50001_MIN_LEN 32
#define MAVLINK_MSG_ID_50002_CRC 181
#define MAVLINK_MSG_ID_50002_LEN 246
#define MAVLINK_MSG_ID_50002_MIN_LEN 246
#define MAVLINK_MSG_ID_50003_CRC 62
#define MAVLINK_MSG_ID_50003_LEN 19
#define MAVLINK_MSG_ID_50003_MIN_LEN 19
#define MAVLINK_MSG_ID_50004_CRC 240
#define MAVLINK_MSG_ID_50004_LEN 10
#define MAVLINK_MSG_ID_50004_MIN_LEN 10
#define MAVLINK_MSG_ID_50005_CRC 152
#define MAVLINK_MSG_ID_50005_LEN 6
#define MAVLINK_MSG_ID_50005_MIN_LEN 6
#define MAVLINK_MSG_ID_50_CRC 78
#define MAVLINK_MSG_ID_50_LEN 37
#define MAVLINK_MSG_ID_50_MIN_LEN 37
#define MAVLINK_MSG_ID_51_CRC 196
#define MAVLINK_MSG_ID_51_LEN 5
#define MAVLINK_MSG_ID_51_MIN_LEN 4
#define MAVLINK_MSG_ID_52000_CRC 13
#define MAVLINK_MSG_ID_52000_LEN 100
#define MAVLINK_MSG_ID_52000_MIN_LEN 100
#define MAVLINK_MSG_ID_52001_CRC 239
#define MAVLINK_MSG_ID_52001_LEN 1
#define MAVLINK_MSG_ID_52001_MIN_LEN 1
#define MAVLINK_MSG_ID_53_CRC 3
#define MAVLINK_MSG_ID_53_LEN 5
#define MAVLINK_MSG_ID_53_MIN_LEN 5
#define MAVLINK_MSG_ID_54_CRC 15
#define MAVLINK_MSG_ID_54_LEN 27
#define MAVLINK_MSG_ID_54_MIN_LEN 27
#define MAVLINK_MSG_ID_55_CRC 3
#define MAVLINK_MSG_ID_55_LEN 25
#define MAVLINK_MSG_ID_55_MIN_LEN 25
#define MAVLINK_MSG_ID_5_CRC 217
#define MAVLINK_MSG_ID_5_LEN 28
#define MAVLINK_MSG_ID_5_MIN_LEN 28
#define MAVLINK_MSG_ID_60001_CRC 186
#define MAVLINK_MSG_ID_60001_LEN 42
#define MAVLINK_MSG_ID_60001_MIN_LEN 42
#define MAVLINK_MSG_ID_60002_CRC 69
#define MAVLINK_MSG_ID_60002_LEN 32
#define MAVLINK_MSG_ID_60002_MIN_LEN 32
#define MAVLINK_MSG_ID_60010_CRC 208
#define MAVLINK_MSG_ID_60010_LEN 33
#define MAVLINK_MSG_ID_60010_MIN_LEN 33
#define MAVLINK_MSG_ID_60011_CRC 183
#define MAVLINK_MSG_ID_60011_LEN 7
#define MAVLINK_MSG_ID_60011_MIN_LEN 7
#define MAVLINK_MSG_ID_60012_CRC 99
#define MAVLINK_MSG_ID_60012_LEN 36
#define MAVLINK_MSG_ID_60012_MIN_LEN 36
#define MAVLINK_MSG_ID_60013_CRC 129
#define MAVLINK_MSG_ID_60013_LEN 24
#define MAVLINK_MSG_ID_60013_MIN_LEN 24
#define MAVLINK_MSG_ID_60014_CRC 134
#define MAVLINK_MSG_ID_60014_LEN 8
#define MAVLINK_MSG_ID_60014_MIN_LEN 8
#define MAVLINK_MSG_ID_60015_CRC 78
#define MAVLINK_MSG_ID_60015_LEN 22
#define MAVLINK_MSG_ID_60015_MIN_LEN 22
#define MAVLINK_MSG_ID_60020_CRC 202
#define MAVLINK_MSG_ID_60020_LEN 4
#define MAVLINK_MSG_ID_60020_MIN_LEN 4
#define MAVLINK_MSG_ID_60025_CRC 20
#define MAVLINK_MSG_ID_60025_LEN 10
#define MAVLINK_MSG_ID_60025_MIN_LEN 10
#define MAVLINK_MSG_ID_60050_CRC 220
#define MAVLINK_MSG_ID_60050_LEN 14
#define MAVLINK_MSG_ID_60050_MIN_LEN 14
#define MAVLINK_MSG_ID_60051_CRC 245
#define MAVLINK_MSG_ID_60051_LEN 24
#define MAVLINK_MSG_ID_60051_MIN_LEN 24
#define MAVLINK_MSG_ID_60052_CRC 101
#define MAVLINK_MSG_ID_60052_LEN 44
#define MAVLINK_MSG_ID_60052_MIN_LEN 44
#define MAVLINK_MSG_ID_60053_CRC 45
#define MAVLINK_MSG_ID_60053_LEN 6
#define MAVLINK_MSG_ID_60053_MIN_LEN 6
#define MAVLINK_MSG_ID_61_CRC 167
#define MAVLINK_MSG_ID_61_LEN 72
#define MAVLINK_MSG_ID_61_MIN_LEN 72
#define MAVLINK_MSG_ID_62_CRC 183
#define MAVLINK_MSG_ID_62_LEN 26
#define MAVLINK_MSG_ID_62_MIN_LEN 26
#define MAVLINK_MSG_ID_63_CRC 119
#define MAVLINK_MSG_ID_63_LEN 181
#define MAVLINK_MSG_ID_63_MIN_LEN 181
#define MAVLINK_MSG_ID_64_CRC 191
#define MAVLINK_MSG_ID_64_LEN 225
#define MAVLINK_MSG_ID_64_MIN_LEN 225
#define MAVLINK_MSG_ID_65_CRC 118
#define MAVLINK_MSG_ID_65_LEN 42
#define MAVLINK_MSG_ID_65_MIN_LEN 42
#define MAVLINK_MSG_ID_66_CRC 148
#define MAVLINK_MSG_ID_66_LEN 6
#define MAVLINK_MSG_ID_66_MIN_LEN 6
#define MAVLINK_MSG_ID_67_CRC 21
#define MAVLINK_MSG_ID_67_LEN 4
#define MAVLINK_MSG_ID_67_MIN_LEN 4
#define MAVLINK_MSG_ID_69_CRC 243
#define MAVLINK_MSG_ID_69_LEN 30
#define MAVLINK_MSG_ID_69_MIN_LEN 11
#define MAVLINK_MSG_ID_6_CRC 104
#define MAVLINK_MSG_ID_6_LEN 3
#define MAVLINK_MSG_ID_6_MIN_LEN 3
#define MAVLINK_MSG_ID_70_CRC 124
#define MAVLINK_MSG_ID_70_LEN 38
#define MAVLINK_MSG_ID_70_MIN_LEN 18
#define MAVLINK_MSG_ID_73_CRC 38
#define MAVLINK_MSG_ID_73_LEN 38
#define MAVLINK_MSG_ID_73_MIN_LEN 37
#define MAVLINK_MSG_ID_74_CRC 20
#define MAVLINK_MSG_ID_74_LEN 20
#define MAVLINK_MSG_ID_74_MIN_LEN 20
#define MAVLINK_MSG_ID_75_CRC 158
#define MAVLINK_MSG_ID_75_LEN 35
#define MAVLINK_MSG_ID_75_MIN_LEN 35
#define MAVLINK_MSG_ID_76_CRC 152
#define MAVLINK_MSG_ID_76_LEN 33
#define MAVLINK_MSG_ID_76_MIN_LEN 33
#define MAVLINK_MSG_ID_77_CRC 143
#define MAVLINK_MSG_ID_77_LEN 10
#define MAVLINK_MSG_ID_77_MIN_LEN 3
#define MAVLINK_MSG_ID_7_CRC 119
#define MAVLINK_MSG_ID_7_LEN 32
#define MAVLINK_MSG_ID_7_MIN_LEN 32
#define MAVLINK_MSG_ID_8002_CRC 218
#define MAVLINK_MSG_ID_8002_LEN 16
#define MAVLINK_MSG_ID_8002_MIN_LEN 16
#define MAVLINK_MSG_ID_8003_CRC 231
#define MAVLINK_MSG_ID_8003_LEN 41
#define MAVLINK_MSG_ID_8003_MIN_LEN 41
#define MAVLINK_MSG_ID_8004_CRC 172
#define MAVLINK_MSG_ID_8004_LEN 98
#define MAVLINK_MSG_ID_8004_MIN_LEN 98
#define MAVLINK_MSG_ID_8005_CRC 251
#define MAVLINK_MSG_ID_8005_LEN 38
#define MAVLINK_MSG_ID_8005_MIN_LEN 38
#define MAVLINK_MSG_ID_8006_CRC 97
#define MAVLINK_MSG_ID_8006_LEN 14
#define MAVLINK_MSG_ID_8006_MIN_LEN 14
#define MAVLINK_MSG_ID_8007_CRC 64
#define MAVLINK_MSG_ID_8007_LEN 32
#define MAVLINK_MSG_ID_8007_MIN_LEN 32
#define MAVLINK_MSG_ID_8008_CRC 234
#define MAVLINK_MSG_ID_8008_LEN 33
#define MAVLINK_MSG_ID_8008_MIN_LEN 33
#define MAVLINK_MSG_ID_8009_CRC 144
#define MAVLINK_MSG_ID_8009_LEN 16
#define MAVLINK_MSG_ID_8009_MIN_LEN 16
#define MAVLINK_MSG_ID_8010_CRC 155
#define MAVLINK_MSG_ID_8010_LEN 41
#define MAVLINK_MSG_ID_8010_MIN_LEN 41
#define MAVLINK_MSG_ID_8011_CRC 20
#define MAVLINK_MSG_ID_8011_LEN 102
#define MAVLINK_MSG_ID_8011_MIN_LEN 102
#define MAVLINK_MSG_ID_8012_CRC 54
#define MAVLINK_MSG_ID_8012_LEN 16
#define MAVLINK_MSG_ID_8012_MIN_LEN 16
#define MAVLINK_MSG_ID_8013_CRC 222
#define MAVLINK_MSG_ID_8013_LEN 46
#define MAVLINK_MSG_ID_8013_MIN_LEN 46
#define MAVLINK_MSG_ID_8014_CRC 200
#define MAVLINK_MSG_ID_8014_LEN 14
#define MAVLINK_MSG_ID_8014_MIN_LEN 14
#define MAVLINK_MSG_ID_8015_CRC 23
#define MAVLINK_MSG_ID_8015_LEN 24
#define MAVLINK_MSG_ID_8015_MIN_LEN 24
#define MAVLINK_MSG_ID_8016_CRC 149
#define MAVLINK_MSG_ID_8016_LEN 18
#define MAVLINK_MSG_ID_8016_MIN_LEN 18
#define MAVLINK_MSG_ID_81_CRC 106
#define MAVLINK_MSG_ID_81_LEN 22
#define MAVLINK_MSG_ID_81_MIN_LEN 22
#define MAVLINK_MSG_ID_82_CRC 49
#define MAVLINK_MSG_ID_82_LEN 39
#define MAVLINK_MSG_ID_82_MIN_LEN 39
#define MAVLINK_MSG_ID_83_CRC 22
#define MAVLINK_MSG_ID_83_LEN 37
#define MAVLINK_MSG_ID_83_MIN_LEN 37
#define MAVLINK_MSG_ID_84_CRC 143
#define MAVLINK_MSG_ID_84_LEN 53
#define MAVLINK_MSG_ID_84_MIN_LEN 53
#define MAVLINK_MSG_ID_85_CRC 140
#define MAVLINK_MSG_ID_85_LEN 51
#define MAVLINK_MSG_ID_85_MIN_LEN 51
#define MAVLINK_MSG_ID_86_CRC 5
#define MAVLINK_MSG_ID_86_LEN 53
#define MAVLINK_MSG_ID_86_MIN_LEN 53
#define MAVLINK_MSG_ID_87_CRC 150
#define MAVLINK_MSG_ID_87_LEN 51
#define MAVLINK_MSG_ID_87_MIN_LEN 51
#define MAVLINK_MSG_ID_89_CRC 231
#define MAVLINK_MSG_ID_89_LEN 28
#define MAVLINK_MSG_ID_89_MIN_LEN 28
#define MAVLINK_MSG_ID_9000_CRC 113
#define MAVLINK_MSG_ID_9000_LEN 137
#define MAVLINK_MSG_ID_9000_MIN_LEN 137
#define MAVLINK_MSG_ID_9005_CRC 117
#define MAVLINK_MSG_ID_9005_LEN 34
#define MAVLINK_MSG_ID_9005_MIN_LEN 34
#define MAVLINK_MSG_ID_90_CRC 183
#define MAVLINK_MSG_ID_90_LEN 56
#define MAVLINK_MSG_ID_90_MIN_LEN 56
#define MAVLINK_MSG_ID_91_CRC 63
#define MAVLINK_MSG_ID_91_LEN 42
#define MAVLINK_MSG_ID_91_MIN_LEN 42
#define MAVLINK_MSG_ID_92_CRC 54
#define MAVLINK_MSG_ID_92_LEN 33
#define MAVLINK_MSG_ID_92_MIN_LEN 33
#define MAVLINK_MSG_ID_93_CRC 47
#define MAVLINK_MSG_ID_93_LEN 81
#define MAVLINK_MSG_ID_93_MIN_LEN 81
#define MAVLINK_MSG_ID_ACTUATOR_CONTROL_TARGET 140
#define MAVLINK_MSG_ID_ACTUATOR_CONTROL_TARGET_CRC 181
#define MAVLINK_MSG_ID_ACTUATOR_CONTROL_TARGET_LEN 41
#define MAVLINK_MSG_ID_ACTUATOR_CONTROL_TARGET_MIN_LEN 41
#define MAVLINK_MSG_ID_ACTUATOR_OUTPUT_STATUS 375
#define MAVLINK_MSG_ID_ACTUATOR_OUTPUT_STATUS_CRC 251
#define MAVLINK_MSG_ID_ACTUATOR_OUTPUT_STATUS_LEN 140
#define MAVLINK_MSG_ID_ACTUATOR_OUTPUT_STATUS_MIN_LEN 140
#define MAVLINK_MSG_ID_ADAP_TUNING 11010
#define MAVLINK_MSG_ID_ADAP_TUNING_CRC 46
#define MAVLINK_MSG_ID_ADAP_TUNING_LEN 49
#define MAVLINK_MSG_ID_ADAP_TUNING_MIN_LEN 49
#define MAVLINK_MSG_ID_ADSB_VEHICLE 246
#define MAVLINK_MSG_ID_ADSB_VEHICLE_CRC 184
#define MAVLINK_MSG_ID_ADSB_VEHICLE_LEN 38
#define MAVLINK_MSG_ID_ADSB_VEHICLE_MIN_LEN 38
#define MAVLINK_MSG_ID_AHRS 163
#define MAVLINK_MSG_ID_AHRS2 178
#define MAVLINK_MSG_ID_AHRS2_CRC 47
#define MAVLINK_MSG_ID_AHRS2_LEN 24
#define MAVLINK_MSG_ID_AHRS2_MIN_LEN 24
#define MAVLINK_MSG_ID_AHRS3 182
#define MAVLINK_MSG_ID_AHRS3_CRC 229
#define MAVLINK_MSG_ID_AHRS3_LEN 40
#define MAVLINK_MSG_ID_AHRS3_MIN_LEN 40
#define MAVLINK_MSG_ID_AHRS_CRC 127
#define MAVLINK_MSG_ID_AHRS_LEN 28
#define MAVLINK_MSG_ID_AHRS_MIN_LEN 28
#define MAVLINK_MSG_ID_AIRLINK_AUTH 52000
#define MAVLINK_MSG_ID_AIRLINK_AUTH_CRC 13
#define MAVLINK_MSG_ID_AIRLINK_AUTH_LEN 100
#define MAVLINK_MSG_ID_AIRLINK_AUTH_MIN_LEN 100
#define MAVLINK_MSG_ID_AIRLINK_AUTH_RESPONSE 52001
#define MAVLINK_MSG_ID_AIRLINK_AUTH_RESPONSE_CRC 239
#define MAVLINK_MSG_ID_AIRLINK_AUTH_RESPONSE_LEN 1
#define MAVLINK_MSG_ID_AIRLINK_AUTH_RESPONSE_MIN_LEN 1
#define MAVLINK_MSG_ID_AIRSPEED 295
#define MAVLINK_MSG_ID_AIRSPEED_AUTOCAL 174
#define MAVLINK_MSG_ID_AIRSPEED_AUTOCAL_CRC 167
#define MAVLINK_MSG_ID_AIRSPEED_AUTOCAL_LEN 48
#define MAVLINK_MSG_ID_AIRSPEED_AUTOCAL_MIN_LEN 48
#define MAVLINK_MSG_ID_AIRSPEED_CRC 234
#define MAVLINK_MSG_ID_AIRSPEED_LEN 12
#define MAVLINK_MSG_ID_AIRSPEED_MIN_LEN 12
#define MAVLINK_MSG_ID_AIS_VESSEL 301
#define MAVLINK_MSG_ID_AIS_VESSEL_CRC 243
#define MAVLINK_MSG_ID_AIS_VESSEL_LEN 58
#define MAVLINK_MSG_ID_AIS_VESSEL_MIN_LEN 58
#define MAVLINK_MSG_ID_ALTITUDE 141
#define MAVLINK_MSG_ID_ALTITUDE_CRC 47
#define MAVLINK_MSG_ID_ALTITUDE_LEN 32
#define MAVLINK_MSG_ID_ALTITUDE_MIN_LEN 32
#define MAVLINK_MSG_ID_AOA_SSA 11020
#define MAVLINK_MSG_ID_AOA_SSA_CRC 205
#define MAVLINK_MSG_ID_AOA_SSA_LEN 16
#define MAVLINK_MSG_ID_AOA_SSA_MIN_LEN 16
#define MAVLINK_MSG_ID_AP_ADC 153
#define MAVLINK_MSG_ID_AP_ADC_CRC 188
#define MAVLINK_MSG_ID_AP_ADC_LEN 12
#define MAVLINK_MSG_ID_AP_ADC_MIN_LEN 12
#define MAVLINK_MSG_ID_ARRAY_TEST_0 17150
#define MAVLINK_MSG_ID_ARRAY_TEST_0_CRC 26
#define MAVLINK_MSG_ID_ARRAY_TEST_0_LEN 33
#define MAVLINK_MSG_ID_ARRAY_TEST_0_MIN_LEN 33
#define MAVLINK_MSG_ID_ARRAY_TEST_1 17151
#define MAVLINK_MSG_ID_ARRAY_TEST_1_CRC 72
#define MAVLINK_MSG_ID_ARRAY_TEST_1_LEN 16
#define MAVLINK_MSG_ID_ARRAY_TEST_1_MIN_LEN 16
#define MAVLINK_MSG_ID_ARRAY_TEST_3 17153
#define MAVLINK_MSG_ID_ARRAY_TEST_3_CRC 19
#define MAVLINK_MSG_ID_ARRAY_TEST_3_LEN 17
#define MAVLINK_MSG_ID_ARRAY_TEST_3_MIN_LEN 17
#define MAVLINK_MSG_ID_ARRAY_TEST_4 17154
#define MAVLINK_MSG_ID_ARRAY_TEST_4_CRC 89
#define MAVLINK_MSG_ID_ARRAY_TEST_4_LEN 17
#define MAVLINK_MSG_ID_ARRAY_TEST_4_MIN_LEN 17
#define MAVLINK_MSG_ID_ARRAY_TEST_5 17155
#define MAVLINK_MSG_ID_ARRAY_TEST_5_CRC 27
#define MAVLINK_MSG_ID_ARRAY_TEST_5_LEN 10
#define MAVLINK_MSG_ID_ARRAY_TEST_5_MIN_LEN 10
#define MAVLINK_MSG_ID_ARRAY_TEST_6 17156
#define MAVLINK_MSG_ID_ARRAY_TEST_6_CRC 14
#define MAVLINK_MSG_ID_ARRAY_TEST_6_LEN 91
#define MAVLINK_MSG_ID_ARRAY_TEST_6_MIN_LEN 91
#define MAVLINK_MSG_ID_ARRAY_TEST_7 17157
#define MAVLINK_MSG_ID_ARRAY_TEST_7_CRC 187
#define MAVLINK_MSG_ID_ARRAY_TEST_7_LEN 84
#define MAVLINK_MSG_ID_ARRAY_TEST_7_MIN_LEN 84
#define MAVLINK_MSG_ID_ARRAY_TEST_8 17158
#define MAVLINK_MSG_ID_ARRAY_TEST_8_CRC 106
#define MAVLINK_MSG_ID_ARRAY_TEST_8_LEN 24
#define MAVLINK_MSG_ID_ARRAY_TEST_8_MIN_LEN 24
#define MAVLINK_MSG_ID_ASLCTRL_DATA 8004
#define MAVLINK_MSG_ID_ASLCTRL_DATA_CRC 172
#define MAVLINK_MSG_ID_ASLCTRL_DATA_LEN 98
#define MAVLINK_MSG_ID_ASLCTRL_DATA_MIN_LEN 98
#define MAVLINK_MSG_ID_ASLCTRL_DEBUG 8005
#define MAVLINK_MSG_ID_ASLCTRL_DEBUG_CRC 251
#define MAVLINK_MSG_ID_ASLCTRL_DEBUG_LEN 38
#define MAVLINK_MSG_ID_ASLCTRL_DEBUG_MIN_LEN 38
#define MAVLINK_MSG_ID_ASLUAV_STATUS 8006
#define MAVLINK_MSG_ID_ASLUAV_STATUS_CRC 97
#define MAVLINK_MSG_ID_ASLUAV_STATUS_LEN 14
#define MAVLINK_MSG_ID_ASLUAV_STATUS_MIN_LEN 14
#define MAVLINK_MSG_ID_ASL_OBCTRL 8008
#define MAVLINK_MSG_ID_ASL_OBCTRL_CRC 234
#define MAVLINK_MSG_ID_ASL_OBCTRL_LEN 33
#define MAVLINK_MSG_ID_ASL_OBCTRL_MIN_LEN 33
#define MAVLINK_MSG_ID_ATTITUDE 30
#define MAVLINK_MSG_ID_ATTITUDE_CRC 39
#define MAVLINK_MSG_ID_ATTITUDE_LEN 28
#define MAVLINK_MSG_ID_ATTITUDE_MIN_LEN 28
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION 31
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION_COV 61
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION_COV_CRC 167
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION_COV_LEN 72
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION_COV_MIN_LEN 72
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION_CRC 246
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION_LEN 48
#define MAVLINK_MSG_ID_ATTITUDE_QUATERNION_MIN_LEN 32
#define MAVLINK_MSG_ID_ATTITUDE_TARGET 83
#define MAVLINK_MSG_ID_ATTITUDE_TARGET_CRC 22
#define MAVLINK_MSG_ID_ATTITUDE_TARGET_LEN 37
#define MAVLINK_MSG_ID_ATTITUDE_TARGET_MIN_LEN 37
#define MAVLINK_MSG_ID_ATT_POS_MOCAP 138
#define MAVLINK_MSG_ID_ATT_POS_MOCAP_CRC 109
#define MAVLINK_MSG_ID_ATT_POS_MOCAP_LEN 120
#define MAVLINK_MSG_ID_ATT_POS_MOCAP_MIN_LEN 36
#define MAVLINK_MSG_ID_AUTH_KEY 7
#define MAVLINK_MSG_ID_AUTH_KEY_CRC 119
#define MAVLINK_MSG_ID_AUTH_KEY_LEN 32
#define MAVLINK_MSG_ID_AUTH_KEY_MIN_LEN 32
#define MAVLINK_MSG_ID_AUTOPILOT_STATE_FOR_GIMBAL_DEVICE 286
#define MAVLINK_MSG_ID_AUTOPILOT_STATE_FOR_GIMBAL_DEVICE_CRC 210
#define MAVLINK_MSG_ID_AUTOPILOT_STATE_FOR_GIMBAL_DEVICE_LEN 57
#define MAVLINK_MSG_ID_AUTOPILOT_STATE_FOR_GIMBAL_DEVICE_MIN_LEN 53
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION 148
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION_CRC 178
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION_LEN 78
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION_MIN_LEN 60
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION_REQUEST 183
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION_REQUEST_CRC 85
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION_REQUEST_LEN 2
#define MAVLINK_MSG_ID_AUTOPILOT_VERSION_REQUEST_MIN_LEN 2
#define MAVLINK_MSG_ID_AVAILABLE_MODES 435
#define MAVLINK_MSG_ID_AVAILABLE_MODES_CRC 134
#define MAVLINK_MSG_ID_AVAILABLE_MODES_LEN 46
#define MAVLINK_MSG_ID_AVAILABLE_MODES_MIN_LEN 46
#define MAVLINK_MSG_ID_AVAILABLE_MODES_MONITOR 437
#define MAVLINK_MSG_ID_AVAILABLE_MODES_MONITOR_CRC 30
#define MAVLINK_MSG_ID_AVAILABLE_MODES_MONITOR_LEN 1
#define MAVLINK_MSG_ID_AVAILABLE_MODES_MONITOR_MIN_LEN 1
#define MAVLINK_MSG_ID_AVSS_DRONE_IMU 60052
#define MAVLINK_MSG_ID_AVSS_DRONE_IMU_CRC 101
#define MAVLINK_MSG_ID_AVSS_DRONE_IMU_LEN 44
#define MAVLINK_MSG_ID_AVSS_DRONE_IMU_MIN_LEN 44
#define MAVLINK_MSG_ID_AVSS_DRONE_OPERATION_MODE 60053
#define MAVLINK_MSG_ID_AVSS_DRONE_OPERATION_MODE_CRC 45
#define MAVLINK_MSG_ID_AVSS_DRONE_OPERATION_MODE_LEN 6
#define MAVLINK_MSG_ID_AVSS_DRONE_OPERATION_MODE_MIN_LEN 6
#define MAVLINK_MSG_ID_AVSS_DRONE_POSITION 60051
#define MAVLINK_MSG_ID_AVSS_DRONE_POSITION_CRC 245
#define MAVLINK_MSG_ID_AVSS_DRONE_POSITION_LEN 24
#define MAVLINK_MSG_ID_AVSS_DRONE_POSITION_MIN_LEN 24
#define MAVLINK_MSG_ID_AVSS_PRS_SYS_STATUS 60050
#define MAVLINK_MSG_ID_AVSS_PRS_SYS_STATUS_CRC 220
#define MAVLINK_MSG_ID_AVSS_PRS_SYS_STATUS_LEN 14
#define MAVLINK_MSG_ID_AVSS_PRS_SYS_STATUS_MIN_LEN 14
#define MAVLINK_MSG_ID_BATTERY2 181
#define MAVLINK_MSG_ID_BATTERY2_CRC 174
#define MAVLINK_MSG_ID_BATTERY2_LEN 4
#define MAVLINK_MSG_ID_BATTERY2_MIN_LEN 4
#define MAVLINK_MSG_ID_BATTERY_STATUS 147
#define MAVLINK_MSG_ID_BATTERY_STATUS_CRC 154
#define MAVLINK_MSG_ID_BATTERY_STATUS_LEN 54
#define MAVLINK_MSG_ID_BATTERY_STATUS_MIN_LEN 36
#define MAVLINK_MSG_ID_BUTTON_CHANGE 257
#define MAVLINK_MSG_ID_BUTTON_CHANGE_CRC 131
#define MAVLINK_MSG_ID_BUTTON_CHANGE_LEN 9
#define MAVLINK_MSG_ID_BUTTON_CHANGE_MIN_LEN 9
#define MAVLINK_MSG_ID_CAMERA_CAPTURE_STATUS 262
#define MAVLINK_MSG_ID_CAMERA_CAPTURE_STATUS_CRC 12
#define MAVLINK_MSG_ID_CAMERA_CAPTURE_STATUS_LEN 22
#define MAVLINK_MSG_ID_CAMERA_CAPTURE_STATUS_MIN_LEN 18
#define MAVLINK_MSG_ID_CAMERA_FEEDBACK 180
#define MAVLINK_MSG_ID_CAMERA_FEEDBACK_CRC 52
#define MAVLINK_MSG_ID_CAMERA_FEEDBACK_LEN 47
#define MAVLINK_MSG_ID_CAMERA_FEEDBACK_MIN_LEN 45
#define MAVLINK_MSG_ID_CAMERA_FOV_STATUS 271
#define MAVLINK_MSG_ID_CAMERA_FOV_STATUS_CRC 22
#define MAVLINK_MSG_ID_CAMERA_FOV_STATUS_LEN 52
#define MAVLINK_MSG_ID_CAMERA_FOV_STATUS_MIN_LEN 52
#define MAVLINK_MSG_ID_CAMERA_IMAGE_CAPTURED 263
#define MAVLINK_MSG_ID_CAMERA_IMAGE_CAPTURED_CRC 133
#define MAVLINK_MSG_ID_CAMERA_IMAGE_CAPTURED_LEN 255
#define MAVLINK_MSG_ID_CAMERA_IMAGE_CAPTURED_MIN_LEN 255
#define MAVLINK_MSG_ID_CAMERA_INFORMATION 259
#define MAVLINK_MSG_ID_CAMERA_INFORMATION_CRC 92
#define MAVLINK_MSG_ID_CAMERA_INFORMATION_LEN 236
#define MAVLINK_MSG_ID_CAMERA_INFORMATION_MIN_LEN 235
#define MAVLINK_MSG_ID_CAMERA_SETTINGS 260
#define MAVLINK_MSG_ID_CAMERA_SETTINGS_CRC 146
#define MAVLINK_MSG_ID_CAMERA_SETTINGS_LEN 13
#define MAVLINK_MSG_ID_CAMERA_SETTINGS_MIN_LEN 5
#define MAVLINK_MSG_ID_CAMERA_STATUS 179
#define MAVLINK_MSG_ID_CAMERA_STATUS_CRC 189
#define MAVLINK_MSG_ID_CAMERA_STATUS_LEN 29
#define MAVLINK_MSG_ID_CAMERA_STATUS_MIN_LEN 29
#define MAVLINK_MSG_ID_CAMERA_THERMAL_RANGE 277
#define MAVLINK_MSG_ID_CAMERA_THERMAL_RANGE_CRC 62
#define MAVLINK_MSG_ID_CAMERA_THERMAL_RANGE_LEN 30
#define MAVLINK_MSG_ID_CAMERA_THERMAL_RANGE_MIN_LEN 30
#define MAVLINK_MSG_ID_CAMERA_TRACKING_GEO_STATUS 276
#define MAVLINK_MSG_ID_CAMERA_TRACKING_GEO_STATUS_CRC 18
#define MAVLINK_MSG_ID_CAMERA_TRACKING_GEO_STATUS_LEN 49
#define MAVLINK_MSG_ID_CAMERA_TRACKING_GEO_STATUS_MIN_LEN 49
#define MAVLINK_MSG_ID_CAMERA_TRACKING_IMAGE_STATUS 275
#define MAVLINK_MSG_ID_CAMERA_TRACKING_IMAGE_STATUS_CRC 126
#define MAVLINK_MSG_ID_CAMERA_TRACKING_IMAGE_STATUS_LEN 31
#define MAVLINK_MSG_ID_CAMERA_TRACKING_IMAGE_STATUS_MIN_LEN 31
#define MAVLINK_MSG_ID_CAMERA_TRIGGER 112
#define MAVLINK_MSG_ID_CAMERA_TRIGGER_CRC 174
#define MAVLINK_MSG_ID_CAMERA_TRIGGER_LEN 12
#define MAVLINK_MSG_ID_CAMERA_TRIGGER_MIN_LEN 12
#define MAVLINK_MSG_ID_CANFD_FRAME 387
#define MAVLINK_MSG_ID_CANFD_FRAME_CRC 4
#define MAVLINK_MSG_ID_CANFD_FRAME_LEN 72
#define MAVLINK_MSG_ID_CANFD_FRAME_MIN_LEN 72
#define MAVLINK_MSG_ID_CAN_FILTER_MODIFY 388
#define MAVLINK_MSG_ID_CAN_FILTER_MODIFY_CRC 8
#define MAVLINK_MSG_ID_CAN_FILTER_MODIFY_LEN 37
#define MAVLINK_MSG_ID_CAN_FILTER_MODIFY_MIN_LEN 37
#define MAVLINK_MSG_ID_CAN_FRAME 386
#define MAVLINK_MSG_ID_CAN_FRAME_CRC 132
#define MAVLINK_MSG_ID_CAN_FRAME_LEN 16
#define MAVLINK_MSG_ID_CAN_FRAME_MIN_LEN 16
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL 5
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL_ACK 6
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL_ACK_CRC 104
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL_ACK_LEN 3
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL_ACK_MIN_LEN 3
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL_CRC 217
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL_LEN 28
#define MAVLINK_MSG_ID_CHANGE_OPERATOR_CONTROL_MIN_LEN 28
#define MAVLINK_MSG_ID_COLLISION 247
#define MAVLINK_MSG_ID_COLLISION_CRC 81
#define MAVLINK_MSG_ID_COLLISION_LEN 19
#define MAVLINK_MSG_ID_COLLISION_MIN_LEN 19
#define MAVLINK_MSG_ID_COMMAND_ACK 77
#define MAVLINK_MSG_ID_COMMAND_ACK_CRC 143
#define MAVLINK_MSG_ID_COMMAND_ACK_LEN 10
#define MAVLINK_MSG_ID_COMMAND_ACK_MIN_LEN 3
#define MAVLINK_MSG_ID_COMMAND_INT 75
#define MAVLINK_MSG_ID_COMMAND_INT_CRC 158
#define MAVLINK_MSG_ID_COMMAND_INT_LEN 35
#define MAVLINK_MSG_ID_COMMAND_INT_MIN_LEN 35
#define MAVLINK_MSG_ID_COMMAND_INT_STAMPED 223
#define MAVLINK_MSG_ID_COMMAND_INT_STAMPED_CRC 119
#define MAVLINK_MSG_ID_COMMAND_INT_STAMPED_LEN 47
#define MAVLINK_MSG_ID_COMMAND_INT_STAMPED_MIN_LEN 47
#define MAVLINK_MSG_ID_COMMAND_LONG 76
#define MAVLINK_MSG_ID_COMMAND_LONG_CRC 152
#define MAVLINK_MSG_ID_COMMAND_LONG_LEN 33
#define MAVLINK_MSG_ID_COMMAND_LONG_MIN_LEN 33
#define MAVLINK_MSG_ID_COMMAND_LONG_STAMPED 224
#define MAVLINK_MSG_ID_COMMAND_LONG_STAMPED_CRC 102
#define MAVLINK_MSG_ID_COMMAND_LONG_STAMPED_LEN 45
#define MAVLINK_MSG_ID_COMMAND_LONG_STAMPED_MIN_LEN 45
#define MAVLINK_MSG_ID_COMPASSMOT_STATUS 177
#define MAVLINK_MSG_ID_COMPASSMOT_STATUS_CRC 240
#define MAVLINK_MSG_ID_COMPASSMOT_STATUS_LEN 20
#define MAVLINK_MSG_ID_COMPASSMOT_STATUS_MIN_LEN 20
#define MAVLINK_MSG_ID_COMPONENT_PREARM_STATUS 60025
#define MAVLINK_MSG_ID_COMPONENT_PREARM_STATUS_CRC 20
#define MAVLINK_MSG_ID_COMPONENT_PREARM_STATUS_LEN 10
#define MAVLINK_MSG_ID_COMPONENT_PREARM_STATUS_MIN_LEN 10
#define MAVLINK_MSG_ID_CONTROL_SYSTEM_STATE 146
#define MAVLINK_MSG_ID_CONTROL_SYSTEM_STATE_CRC 103
#define MAVLINK_MSG_ID_CONTROL_SYSTEM_STATE_LEN 100
#define MAVLINK_MSG_ID_CONTROL_SYSTEM_STATE_MIN_LEN 100
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_RESP 50005
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_RESP_CRC 152
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_RESP_LEN 6
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_RESP_MIN_LEN 6
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_START 50004
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_START_CRC 240
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_START_LEN 10
#define MAVLINK_MSG_ID_CUBEPILOT_FIRMWARE_UPDATE_START_MIN_LEN 10
#define MAVLINK_MSG_ID_CUBEPILOT_RAW_RC 50001
#define MAVLINK_MSG_ID_CUBEPILOT_RAW_RC_CRC 246
#define MAVLINK_MSG_ID_CUBEPILOT_RAW_RC_LEN 32
#define MAVLINK_MSG_ID_CUBEPILOT_RAW_RC_MIN_LEN 32
#define MAVLINK_MSG_ID_CURRENT_MODE 436
#define MAVLINK_MSG_ID_CURRENT_MODE_CRC 193
#define MAVLINK_MSG_ID_CURRENT_MODE_LEN 9
#define MAVLINK_MSG_ID_CURRENT_MODE_MIN_LEN 9
#define MAVLINK_MSG_ID_DATA16 169
#define MAVLINK_MSG_ID_DATA16_CRC 234
#define MAVLINK_MSG_ID_DATA16_LEN 18
#define MAVLINK_MSG_ID_DATA16_MIN_LEN 18
#define MAVLINK_MSG_ID_DATA32 170
#define MAVLINK_MSG_ID_DATA32_CRC 73
#define MAVLINK_MSG_ID_DATA32_LEN 34
#define MAVLINK_MSG_ID_DATA32_MIN_LEN 34
#define MAVLINK_MSG_ID_DATA64 171
#define MAVLINK_MSG_ID_DATA64_CRC 181
#define MAVLINK_MSG_ID_DATA64_LEN 66
#define MAVLINK_MSG_ID_DATA64_MIN_LEN 66
#define MAVLINK_MSG_ID_DATA96 172
#define MAVLINK_MSG_ID_DATA96_CRC 22
#define MAVLINK_MSG_ID_DATA96_LEN 98
#define MAVLINK_MSG_ID_DATA96_MIN_LEN 98
#define MAVLINK_MSG_ID_DATA_STREAM 67
#define MAVLINK_MSG_ID_DATA_STREAM_CRC 21
#define MAVLINK_MSG_ID_DATA_STREAM_LEN 4
#define MAVLINK_MSG_ID_DATA_STREAM_MIN_LEN 4
#define MAVLINK_MSG_ID_DATA_TRANSMISSION_HANDSHAKE 130
#define MAVLINK_MSG_ID_DATA_TRANSMISSION_HANDSHAKE_CRC 29
#define MAVLINK_MSG_ID_DATA_TRANSMISSION_HANDSHAKE_LEN 13
#define MAVLINK_MSG_ID_DATA_TRANSMISSION_HANDSHAKE_MIN_LEN 13
#define MAVLINK_MSG_ID_DEBUG 254
#define MAVLINK_MSG_ID_DEBUG_CRC 46
#define MAVLINK_MSG_ID_DEBUG_FLOAT_ARRAY 350
#define MAVLINK_MSG_ID_DEBUG_FLOAT_ARRAY_CRC 232
#define MAVLINK_MSG_ID_DEBUG_FLOAT_ARRAY_LEN 252
#define MAVLINK_MSG_ID_DEBUG_FLOAT_ARRAY_MIN_LEN 20
#define MAVLINK_MSG_ID_DEBUG_LEN 9
#define MAVLINK_MSG_ID_DEBUG_MIN_LEN 9
#define MAVLINK_MSG_ID_DEBUG_VECT 250
#define MAVLINK_MSG_ID_DEBUG_VECT_CRC 49
#define MAVLINK_MSG_ID_DEBUG_VECT_LEN 30
#define MAVLINK_MSG_ID_DEBUG_VECT_MIN_LEN 30
#define MAVLINK_MSG_ID_DEEPSTALL 195
#define MAVLINK_MSG_ID_DEEPSTALL_CRC 120
#define MAVLINK_MSG_ID_DEEPSTALL_LEN 37
#define MAVLINK_MSG_ID_DEEPSTALL_MIN_LEN 37
#define MAVLINK_MSG_ID_DEVICE_OP_READ 11000
#define MAVLINK_MSG_ID_DEVICE_OP_READ_CRC 134
#define MAVLINK_MSG_ID_DEVICE_OP_READ_LEN 52
#define MAVLINK_MSG_ID_DEVICE_OP_READ_MIN_LEN 51
#define MAVLINK_MSG_ID_DEVICE_OP_READ_REPLY 11001
#define MAVLINK_MSG_ID_DEVICE_OP_READ_REPLY_CRC 15
#define MAVLINK_MSG_ID_DEVICE_OP_READ_REPLY_LEN 136
#define MAVLINK_MSG_ID_DEVICE_OP_READ_REPLY_MIN_LEN 135
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE 11002
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE_CRC 234
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE_LEN 180
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE_MIN_LEN 179
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE_REPLY 11003
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE_REPLY_CRC 64
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE_REPLY_LEN 5
#define MAVLINK_MSG_ID_DEVICE_OP_WRITE_REPLY_MIN_LEN 5
#define MAVLINK_MSG_ID_DIGICAM_CONFIGURE 154
#define MAVLINK_MSG_ID_DIGICAM_CONFIGURE_CRC 84
#define MAVLINK_MSG_ID_DIGICAM_CONFIGURE_LEN 15
#define MAVLINK_MSG_ID_DIGICAM_CONFIGURE_MIN_LEN 15
#define MAVLINK_MSG_ID_DIGICAM_CONTROL 155
#define MAVLINK_MSG_ID_DIGICAM_CONTROL_CRC 22
#define MAVLINK_MSG_ID_DIGICAM_CONTROL_LEN 13
#define MAVLINK_MSG_ID_DIGICAM_CONTROL_MIN_LEN 13
#define MAVLINK_MSG_ID_DISTANCE_SENSOR 132
#define MAVLINK_MSG_ID_DISTANCE_SENSOR_CRC 85
#define MAVLINK_MSG_ID_DISTANCE_SENSOR_LEN 39
#define MAVLINK_MSG_ID_DISTANCE_SENSOR_MIN_LEN 14
#define MAVLINK_MSG_ID_EFI_STATUS 225
#define MAVLINK_MSG_ID_EFI_STATUS_CRC 208
#define MAVLINK_MSG_ID_EFI_STATUS_LEN 73
#define MAVLINK_MSG_ID_EFI_STATUS_MIN_LEN 65
#define MAVLINK_MSG_ID_EKF_EXT 8007
#define MAVLINK_MSG_ID_EKF_EXT_CRC 64
#define MAVLINK_MSG_ID_EKF_EXT_LEN 32
#define MAVLINK_MSG_ID_EKF_EXT_MIN_LEN 32
#define MAVLINK_MSG_ID_EKF_STATUS_REPORT 193
#define MAVLINK_MSG_ID_EKF_STATUS_REPORT_CRC 71
#define MAVLINK_MSG_ID_EKF_STATUS_REPORT_LEN 26
#define MAVLINK_MSG_ID_EKF_STATUS_REPORT_MIN_LEN 22
#define MAVLINK_MSG_ID_ENCAPSULATED_DATA 131
#define MAVLINK_MSG_ID_ENCAPSULATED_DATA_CRC 223
#define MAVLINK_MSG_ID_ENCAPSULATED_DATA_LEN 255
#define MAVLINK_MSG_ID_ENCAPSULATED_DATA_MIN_LEN 255
#define MAVLINK_MSG_ID_ESC_TELEMETRY_13_TO_16 11040
#define MAVLINK_MSG_ID_ESC_TELEMETRY_13_TO_16_CRC 132
#define MAVLINK_MSG_ID_ESC_TELEMETRY_13_TO_16_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_13_TO_16_MIN_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_17_TO_20 11041
#define MAVLINK_MSG_ID_ESC_TELEMETRY_17_TO_20_CRC 208
#define MAVLINK_MSG_ID_ESC_TELEMETRY_17_TO_20_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_17_TO_20_MIN_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_1_TO_4 11030
#define MAVLINK_MSG_ID_ESC_TELEMETRY_1_TO_4_CRC 144
#define MAVLINK_MSG_ID_ESC_TELEMETRY_1_TO_4_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_1_TO_4_MIN_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_21_TO_24 11042
#define MAVLINK_MSG_ID_ESC_TELEMETRY_21_TO_24_CRC 201
#define MAVLINK_MSG_ID_ESC_TELEMETRY_21_TO_24_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_21_TO_24_MIN_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_25_TO_28 11043
#define MAVLINK_MSG_ID_ESC_TELEMETRY_25_TO_28_CRC 193
#define MAVLINK_MSG_ID_ESC_TELEMETRY_25_TO_28_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_25_TO_28_MIN_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_29_TO_32 11044
#define MAVLINK_MSG_ID_ESC_TELEMETRY_29_TO_32_CRC 189
#define MAVLINK_MSG_ID_ESC_TELEMETRY_29_TO_32_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_29_TO_32_MIN_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_5_TO_8 11031
#define MAVLINK_MSG_ID_ESC_TELEMETRY_5_TO_8_CRC 133
#define MAVLINK_MSG_ID_ESC_TELEMETRY_5_TO_8_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_5_TO_8_MIN_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_9_TO_12 11032
#define MAVLINK_MSG_ID_ESC_TELEMETRY_9_TO_12_CRC 85
#define MAVLINK_MSG_ID_ESC_TELEMETRY_9_TO_12_LEN 44
#define MAVLINK_MSG_ID_ESC_TELEMETRY_9_TO_12_MIN_LEN 44
#define MAVLINK_MSG_ID_ESTIMATOR_STATUS 230
#define MAVLINK_MSG_ID_ESTIMATOR_STATUS_CRC 163
#define MAVLINK_MSG_ID_ESTIMATOR_STATUS_LEN 42
#define MAVLINK_MSG_ID_ESTIMATOR_STATUS_MIN_LEN 42
#define MAVLINK_MSG_ID_EXTENDED_SYS_STATE 245
#define MAVLINK_MSG_ID_EXTENDED_SYS_STATE_CRC 130
#define MAVLINK_MSG_ID_EXTENDED_SYS_STATE_LEN 2
#define MAVLINK_MSG_ID_EXTENDED_SYS_STATE_MIN_LEN 2
#define MAVLINK_MSG_ID_FENCE_FETCH_POINT 161
#define MAVLINK_MSG_ID_FENCE_FETCH_POINT_CRC 68
#define MAVLINK_MSG_ID_FENCE_FETCH_POINT_LEN 3
#define MAVLINK_MSG_ID_FENCE_FETCH_POINT_MIN_LEN 3
#define MAVLINK_MSG_ID_FENCE_POINT 160
#define MAVLINK_MSG_ID_FENCE_POINT_CRC 78
#define MAVLINK_MSG_ID_FENCE_POINT_LEN 12
#define MAVLINK_MSG_ID_FENCE_POINT_MIN_LEN 12
#define MAVLINK_MSG_ID_FENCE_STATUS 162
#define MAVLINK_MSG_ID_FENCE_STATUS_CRC 189
#define MAVLINK_MSG_ID_FENCE_STATUS_LEN 9
#define MAVLINK_MSG_ID_FENCE_STATUS_MIN_LEN 8
#define MAVLINK_MSG_ID_FILE_TRANSFER_PROTOCOL 110
#define MAVLINK_MSG_ID_FILE_TRANSFER_PROTOCOL_CRC 84
#define MAVLINK_MSG_ID_FILE_TRANSFER_PROTOCOL_LEN 254
#define MAVLINK_MSG_ID_FILE_TRANSFER_PROTOCOL_MIN_LEN 254
#define MAVLINK_MSG_ID_FLIGHT_INFORMATION 264
#define MAVLINK_MSG_ID_FLIGHT_INFORMATION_CRC 49
#define MAVLINK_MSG_ID_FLIGHT_INFORMATION_LEN 28
#define MAVLINK_MSG_ID_FLIGHT_INFORMATION_MIN_LEN 28
#define MAVLINK_MSG_ID_FOLLOW_TARGET 144
#define MAVLINK_MSG_ID_FOLLOW_TARGET_CRC 127
#define MAVLINK_MSG_ID_FOLLOW_TARGET_LEN 93
#define MAVLINK_MSG_ID_FOLLOW_TARGET_MIN_LEN 93
#define MAVLINK_MSG_ID_FW_SOARING_DATA 8011
#define MAVLINK_MSG_ID_FW_SOARING_DATA_CRC 20
#define MAVLINK_MSG_ID_FW_SOARING_DATA_LEN 102
#define MAVLINK_MSG_ID_FW_SOARING_DATA_MIN_LEN 102
#define MAVLINK_MSG_ID_GENERATOR_STATUS 373
#define MAVLINK_MSG_ID_GENERATOR_STATUS_CRC 117
#define MAVLINK_MSG_ID_GENERATOR_STATUS_LEN 42
#define MAVLINK_MSG_ID_GENERATOR_STATUS_MIN_LEN 42
#define MAVLINK_MSG_ID_GIMBAL_CONTROL 201
#define MAVLINK_MSG_ID_GIMBAL_CONTROL_CRC 205
#define MAVLINK_MSG_ID_GIMBAL_CONTROL_LEN 14
#define MAVLINK_MSG_ID_GIMBAL_CONTROL_MIN_LEN 14
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_ATTITUDE_STATUS 285
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_ATTITUDE_STATUS_CRC 137
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_ATTITUDE_STATUS_LEN 49
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_ATTITUDE_STATUS_MIN_LEN 40
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_INFORMATION 283
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_INFORMATION_CRC 74
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_INFORMATION_LEN 145
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_INFORMATION_MIN_LEN 144
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_SET_ATTITUDE 284
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_SET_ATTITUDE_CRC 99
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_SET_ATTITUDE_LEN 32
#define MAVLINK_MSG_ID_GIMBAL_DEVICE_SET_ATTITUDE_MIN_LEN 32
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_INFORMATION 280
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_INFORMATION_CRC 70
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_INFORMATION_LEN 33
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_INFORMATION_MIN_LEN 33
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_ATTITUDE 282
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_ATTITUDE_CRC 123
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_ATTITUDE_LEN 35
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_ATTITUDE_MIN_LEN 35
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_MANUAL_CONTROL 288
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_MANUAL_CONTROL_CRC 20
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_MANUAL_CONTROL_LEN 23
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_MANUAL_CONTROL_MIN_LEN 23
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_PITCHYAW 287
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_PITCHYAW_CRC 1
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_PITCHYAW_LEN 23
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_SET_PITCHYAW_MIN_LEN 23
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_STATUS 281
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_STATUS_CRC 48
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_STATUS_LEN 13
#define MAVLINK_MSG_ID_GIMBAL_MANAGER_STATUS_MIN_LEN 13
#define MAVLINK_MSG_ID_GIMBAL_REPORT 200
#define MAVLINK_MSG_ID_GIMBAL_REPORT_CRC 134
#define MAVLINK_MSG_ID_GIMBAL_REPORT_LEN 42
#define MAVLINK_MSG_ID_GIMBAL_REPORT_MIN_LEN 42
#define MAVLINK_MSG_ID_GIMBAL_TORQUE_CMD_REPORT 214
#define MAVLINK_MSG_ID_GIMBAL_TORQUE_CMD_REPORT_CRC 69
#define MAVLINK_MSG_ID_GIMBAL_TORQUE_CMD_REPORT_LEN 8
#define MAVLINK_MSG_ID_GIMBAL_TORQUE_CMD_REPORT_MIN_LEN 8
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT 33
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT_COV 63
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT_COV_CRC 119
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT_COV_LEN 181
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT_COV_MIN_LEN 181
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT_CRC 104
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN 28
#define MAVLINK_MSG_ID_GLOBAL_POSITION_INT_MIN_LEN 28
#define MAVLINK_MSG_ID_GLOBAL_VISION_POSITION_ESTIMATE 101
#define MAVLINK_MSG_ID_GLOBAL_VISION_POSITION_ESTIMATE_CRC 102
#define MAVLINK_MSG_ID_GLOBAL_VISION_POSITION_ESTIMATE_LEN 117
#define MAVLINK_MSG_ID_GLOBAL_VISION_POSITION_ESTIMATE_MIN_LEN 32
#define MAVLINK_MSG_ID_GNSS_INTEGRITY 441
#define MAVLINK_MSG_ID_GNSS_INTEGRITY_CRC 169
#define MAVLINK_MSG_ID_GNSS_INTEGRITY_LEN 17
#define MAVLINK_MSG_ID_GNSS_INTEGRITY_MIN_LEN 17
#define MAVLINK_MSG_ID_GOPRO_GET_REQUEST 216
#define MAVLINK_MSG_ID_GOPRO_GET_REQUEST_CRC 50
#define MAVLINK_MSG_ID_GOPRO_GET_REQUEST_LEN 3
#define MAVLINK_MSG_ID_GOPRO_GET_REQUEST_MIN_LEN 3
#define MAVLINK_MSG_ID_GOPRO_GET_RESPONSE 217
#define MAVLINK_MSG_ID_GOPRO_GET_RESPONSE_CRC 202
#define MAVLINK_MSG_ID_GOPRO_GET_RESPONSE_LEN 6
#define MAVLINK_MSG_ID_GOPRO_GET_RESPONSE_MIN_LEN 6
#define MAVLINK_MSG_ID_GOPRO_HEARTBEAT 215
#define MAVLINK_MSG_ID_GOPRO_HEARTBEAT_CRC 101
#define MAVLINK_MSG_ID_GOPRO_HEARTBEAT_LEN 3
#define MAVLINK_MSG_ID_GOPRO_HEARTBEAT_MIN_LEN 3
#define MAVLINK_MSG_ID_GOPRO_SET_REQUEST 218
#define MAVLINK_MSG_ID_GOPRO_SET_REQUEST_CRC 17
#define MAVLINK_MSG_ID_GOPRO_SET_REQUEST_LEN 7
#define MAVLINK_MSG_ID_GOPRO_SET_REQUEST_MIN_LEN 7
#define MAVLINK_MSG_ID_GOPRO_SET_RESPONSE 219
#define MAVLINK_MSG_ID_GOPRO_SET_RESPONSE_CRC 162
#define MAVLINK_MSG_ID_GOPRO_SET_RESPONSE_LEN 2
#define MAVLINK_MSG_ID_GOPRO_SET_RESPONSE_MIN_LEN 2
#define MAVLINK_MSG_ID_GPS2_RAW 124
#define MAVLINK_MSG_ID_GPS2_RAW_CRC 87
#define MAVLINK_MSG_ID_GPS2_RAW_LEN 57
#define MAVLINK_MSG_ID_GPS2_RAW_MIN_LEN 35
#define MAVLINK_MSG_ID_GPS2_RTK 128
#define MAVLINK_MSG_ID_GPS2_RTK_CRC 226
#define MAVLINK_MSG_ID_GPS2_RTK_LEN 35
#define MAVLINK_MSG_ID_GPS2_RTK_MIN_LEN 35
#define MAVLINK_MSG_ID_GPS_GLOBAL_ORIGIN 49
#define MAVLINK_MSG_ID_GPS_GLOBAL_ORIGIN_CRC 39
#define MAVLINK_MSG_ID_GPS_GLOBAL_ORIGIN_LEN 20
#define MAVLINK_MSG_ID_GPS_GLOBAL_ORIGIN_MIN_LEN 12
#define MAVLINK_MSG_ID_GPS_INJECT_DATA 123
#define MAVLINK_MSG_ID_GPS_INJECT_DATA_CRC 250
#define MAVLINK_MSG_ID_GPS_INJECT_DATA_LEN 113
#define MAVLINK_MSG_ID_GPS_INJECT_DATA_MIN_LEN 113
#define MAVLINK_MSG_ID_GPS_INPUT 232
#define MAVLINK_MSG_ID_GPS_INPUT_CRC 151
#define MAVLINK_MSG_ID_GPS_INPUT_LEN 65
#define MAVLINK_MSG_ID_GPS_INPUT_MIN_LEN 63
#define MAVLINK_MSG_ID_GPS_RAW_INT 24
#define MAVLINK_MSG_ID_GPS_RAW_INT_CRC 24
#define MAVLINK_MSG_ID_GPS_RAW_INT_LEN 52
#define MAVLINK_MSG_ID_GPS_RAW_INT_MIN_LEN 30
#define MAVLINK_MSG_ID_GPS_RTCM_DATA 233
#define MAVLINK_MSG_ID_GPS_RTCM_DATA_CRC 35
#define MAVLINK_MSG_ID_GPS_RTCM_DATA_LEN 182
#define MAVLINK_MSG_ID_GPS_RTCM_DATA_MIN_LEN 182
#define MAVLINK_MSG_ID_GPS_RTK 127
#define MAVLINK_MSG_ID_GPS_RTK_CRC 25
#define MAVLINK_MSG_ID_GPS_RTK_LEN 35
#define MAVLINK_MSG_ID_GPS_RTK_MIN_LEN 35
#define MAVLINK_MSG_ID_GPS_STATUS 25
#define MAVLINK_MSG_ID_GPS_STATUS_CRC 23
#define MAVLINK_MSG_ID_GPS_STATUS_LEN 101
#define MAVLINK_MSG_ID_GPS_STATUS_MIN_LEN 101
#define MAVLINK_MSG_ID_GSM_LINK_STATUS 8014
#define MAVLINK_MSG_ID_GSM_LINK_STATUS_CRC 200
#define MAVLINK_MSG_ID_GSM_LINK_STATUS_LEN 14
#define MAVLINK_MSG_ID_GSM_LINK_STATUS_MIN_LEN 14
#define MAVLINK_MSG_ID_HEARTBEAT 0
#define MAVLINK_MSG_ID_HEARTBEAT_CRC 50
#define MAVLINK_MSG_ID_HEARTBEAT_LEN 9
#define MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN 9
#define MAVLINK_MSG_ID_HERELINK_TELEM 50003
#define MAVLINK_MSG_ID_HERELINK_TELEM_CRC 62
#define MAVLINK_MSG_ID_HERELINK_TELEM_LEN 19
#define MAVLINK_MSG_ID_HERELINK_TELEM_MIN_LEN 19
#define MAVLINK_MSG_ID_HERELINK_VIDEO_STREAM_INFORMATION 50002
#define MAVLINK_MSG_ID_HERELINK_VIDEO_STREAM_INFORMATION_CRC 181
#define MAVLINK_MSG_ID_HERELINK_VIDEO_STREAM_INFORMATION_LEN 246
#define MAVLINK_MSG_ID_HERELINK_VIDEO_STREAM_INFORMATION_MIN_LEN 246
#define MAVLINK_MSG_ID_HIGHRES_IMU 105
#define MAVLINK_MSG_ID_HIGHRES_IMU_CRC 93
#define MAVLINK_MSG_ID_HIGHRES_IMU_LEN 63
#define MAVLINK_MSG_ID_HIGHRES_IMU_MIN_LEN 62
#define MAVLINK_MSG_ID_HIGH_LATENCY 234
#define MAVLINK_MSG_ID_HIGH_LATENCY2 235
#define MAVLINK_MSG_ID_HIGH_LATENCY2_CRC 179
#define MAVLINK_MSG_ID_HIGH_LATENCY2_LEN 42
#define MAVLINK_MSG_ID_HIGH_LATENCY2_MIN_LEN 42
#define MAVLINK_MSG_ID_HIGH_LATENCY_CRC 150
#define MAVLINK_MSG_ID_HIGH_LATENCY_LEN 40
#define MAVLINK_MSG_ID_HIGH_LATENCY_MIN_LEN 40
#define MAVLINK_MSG_ID_HIL_ACTUATOR_CONTROLS 93
#define MAVLINK_MSG_ID_HIL_ACTUATOR_CONTROLS_CRC 47
#define MAVLINK_MSG_ID_HIL_ACTUATOR_CONTROLS_LEN 81
#define MAVLINK_MSG_ID_HIL_ACTUATOR_CONTROLS_MIN_LEN 81
#define MAVLINK_MSG_ID_HIL_CONTROLS 91
#define MAVLINK_MSG_ID_HIL_CONTROLS_CRC 63
#define MAVLINK_MSG_ID_HIL_CONTROLS_LEN 42
#define MAVLINK_MSG_ID_HIL_CONTROLS_MIN_LEN 42
#define MAVLINK_MSG_ID_HIL_GPS 113
#define MAVLINK_MSG_ID_HIL_GPS_CRC 124
#define MAVLINK_MSG_ID_HIL_GPS_LEN 39
#define MAVLINK_MSG_ID_HIL_GPS_MIN_LEN 36
#define MAVLINK_MSG_ID_HIL_OPTICAL_FLOW 114
#define MAVLINK_MSG_ID_HIL_OPTICAL_FLOW_CRC 237
#define MAVLINK_MSG_ID_HIL_OPTICAL_FLOW_LEN 44
#define MAVLINK_MSG_ID_HIL_OPTICAL_FLOW_MIN_LEN 44
#define MAVLINK_MSG_ID_HIL_RC_INPUTS_RAW 92
#define MAVLINK_MSG_ID_HIL_RC_INPUTS_RAW_CRC 54
#define MAVLINK_MSG_ID_HIL_RC_INPUTS_RAW_LEN 33
#define MAVLINK_MSG_ID_HIL_RC_INPUTS_RAW_MIN_LEN 33
#define MAVLINK_MSG_ID_HIL_SENSOR 107
#define MAVLINK_MSG_ID_HIL_SENSOR_CRC 108
#define MAVLINK_MSG_ID_HIL_SENSOR_LEN 65
#define MAVLINK_MSG_ID_HIL_SENSOR_MIN_LEN 64
#define MAVLINK_MSG_ID_HIL_STATE 90
#define MAVLINK_MSG_ID_HIL_STATE_CRC 183
#define MAVLINK_MSG_ID_HIL_STATE_LEN 56
#define MAVLINK_MSG_ID_HIL_STATE_MIN_LEN 56
#define MAVLINK_MSG_ID_HIL_STATE_QUATERNION 115
#define MAVLINK_MSG_ID_HIL_STATE_QUATERNION_CRC 4
#define MAVLINK_MSG_ID_HIL_STATE_QUATERNION_LEN 64
#define MAVLINK_MSG_ID_HIL_STATE_QUATERNION_MIN_LEN 64
#define MAVLINK_MSG_ID_HOME_POSITION 242
#define MAVLINK_MSG_ID_HOME_POSITION_CRC 104
#define MAVLINK_MSG_ID_HOME_POSITION_LEN 60
#define MAVLINK_MSG_ID_HOME_POSITION_MIN_LEN 52
#define MAVLINK_MSG_ID_HWSTATUS 165
#define MAVLINK_MSG_ID_HWSTATUS_CRC 21
#define MAVLINK_MSG_ID_HWSTATUS_LEN 3
#define MAVLINK_MSG_ID_HWSTATUS_MIN_LEN 3
#define MAVLINK_MSG_ID_HYGROMETER_SENSOR 12920
#define MAVLINK_MSG_ID_HYGROMETER_SENSOR_CRC 20
#define MAVLINK_MSG_ID_HYGROMETER_SENSOR_LEN 5
#define MAVLINK_MSG_ID_HYGROMETER_SENSOR_MIN_LEN 5
#define MAVLINK_MSG_ID_ICAROUS_HEARTBEAT 42000
#define MAVLINK_MSG_ID_ICAROUS_HEARTBEAT_CRC 227
#define MAVLINK_MSG_ID_ICAROUS_HEARTBEAT_LEN 1
#define MAVLINK_MSG_ID_ICAROUS_HEARTBEAT_MIN_LEN 1
#define MAVLINK_MSG_ID_ICAROUS_KINEMATIC_BANDS 42001
#define MAVLINK_MSG_ID_ICAROUS_KINEMATIC_BANDS_CRC 239
#define MAVLINK_MSG_ID_ICAROUS_KINEMATIC_BANDS_LEN 46
#define MAVLINK_MSG_ID_ICAROUS_KINEMATIC_BANDS_MIN_LEN 46
#define MAVLINK_MSG_ID_ISBD_LINK_STATUS 335
#define MAVLINK_MSG_ID_ISBD_LINK_STATUS_CRC 225
#define MAVLINK_MSG_ID_ISBD_LINK_STATUS_LEN 24
#define MAVLINK_MSG_ID_ISBD_LINK_STATUS_MIN_LEN 24
#define MAVLINK_MSG_ID_LANDING_TARGET 149
#define MAVLINK_MSG_ID_LANDING_TARGET_CRC 200
#define MAVLINK_MSG_ID_LANDING_TARGET_LEN 60
#define MAVLINK_MSG_ID_LANDING_TARGET_MIN_LEN 30
#define MAVLINK_MSG_ID_LED_CONTROL 186
#define MAVLINK_MSG_ID_LED_CONTROL_CRC 72
#define MAVLINK_MSG_ID_LED_CONTROL_LEN 29
#define MAVLINK_MSG_ID_LED_CONTROL_MIN_LEN 29
#define MAVLINK_MSG_ID_LIMITS_STATUS 167
#define MAVLINK_MSG_ID_LIMITS_STATUS_CRC 144
#define MAVLINK_MSG_ID_LIMITS_STATUS_LEN 22
#define MAVLINK_MSG_ID_LIMITS_STATUS_MIN_LEN 22
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED 32
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_COV 64
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_COV_CRC 191
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_COV_LEN 225
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_COV_MIN_LEN 225
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_CRC 185
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_LEN 28
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_MIN_LEN 28
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET 89
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET_CRC 231
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET_LEN 28
#define MAVLINK_MSG_ID_LOCAL_POSITION_NED_SYSTEM_GLOBAL_OFFSET_MIN_LEN 28
#define MAVLINK_MSG_ID_LOGGING_ACK 268
#define MAVLINK_MSG_ID_LOGGING_ACK_CRC 14
#define MAVLINK_MSG_ID_LOGGING_ACK_LEN 4
#define MAVLINK_MSG_ID_LOGGING_ACK_MIN_LEN 4
#define MAVLINK_MSG_ID_LOGGING_DATA 266
#define MAVLINK_MSG_ID_LOGGING_DATA_ACKED 267
#define MAVLINK_MSG_ID_LOGGING_DATA_ACKED_CRC 35
#define MAVLINK_MSG_ID_LOGGING_DATA_ACKED_LEN 255
#define MAVLINK_MSG_ID_LOGGING_DATA_ACKED_MIN_LEN 255
#define MAVLINK_MSG_ID_LOGGING_DATA_CRC 193
#define MAVLINK_MSG_ID_LOGGING_DATA_LEN 255
#define MAVLINK_MSG_ID_LOGGING_DATA_MIN_LEN 255
#define MAVLINK_MSG_ID_LOG_DATA 120
#define MAVLINK_MSG_ID_LOG_DATA_CRC 134
#define MAVLINK_MSG_ID_LOG_DATA_LEN 97
#define MAVLINK_MSG_ID_LOG_DATA_MIN_LEN 97
#define MAVLINK_MSG_ID_LOG_ENTRY 118
#define MAVLINK_MSG_ID_LOG_ENTRY_CRC 56
#define MAVLINK_MSG_ID_LOG_ENTRY_LEN 14
#define MAVLINK_MSG_ID_LOG_ENTRY_MIN_LEN 14
#define MAVLINK_MSG_ID_LOG_ERASE 121
#define MAVLINK_MSG_ID_LOG_ERASE_CRC 237
#define MAVLINK_MSG_ID_LOG_ERASE_LEN 2
#define MAVLINK_MSG_ID_LOG_ERASE_MIN_LEN 2
#define MAVLINK_MSG_ID_LOG_REQUEST_DATA 119
#define MAVLINK_MSG_ID_LOG_REQUEST_DATA_CRC 116
#define MAVLINK_MSG_ID_LOG_REQUEST_DATA_LEN 12
#define MAVLINK_MSG_ID_LOG_REQUEST_DATA_MIN_LEN 12
#define MAVLINK_MSG_ID_LOG_REQUEST_END 122
#define MAVLINK_MSG_ID_LOG_REQUEST_END_CRC 203
#define MAVLINK_MSG_ID_LOG_REQUEST_END_LEN 2
#define MAVLINK_MSG_ID_LOG_REQUEST_END_MIN_LEN 2
#define MAVLINK_MSG_ID_LOG_REQUEST_LIST 117
#define MAVLINK_MSG_ID_LOG_REQUEST_LIST_CRC 128
#define MAVLINK_MSG_ID_LOG_REQUEST_LIST_LEN 6
#define MAVLINK_MSG_ID_LOG_REQUEST_LIST_MIN_LEN 6
#define MAVLINK_MSG_ID_LOWEHEISER_GOV_EFI 10151
#define MAVLINK_MSG_ID_LOWEHEISER_GOV_EFI_CRC 195
#define MAVLINK_MSG_ID_LOWEHEISER_GOV_EFI_LEN 85
#define MAVLINK_MSG_ID_LOWEHEISER_GOV_EFI_MIN_LEN 85
#define MAVLINK_MSG_ID_MAG_CAL_PROGRESS 191
#define MAVLINK_MSG_ID_MAG_CAL_PROGRESS_CRC 92
#define MAVLINK_MSG_ID_MAG_CAL_PROGRESS_LEN 27
#define MAVLINK_MSG_ID_MAG_CAL_PROGRESS_MIN_LEN 27
#define MAVLINK_MSG_ID_MAG_CAL_REPORT 192
#define MAVLINK_MSG_ID_MAG_CAL_REPORT_CRC 36
#define MAVLINK_MSG_ID_MAG_CAL_REPORT_LEN 54
#define MAVLINK_MSG_ID_MAG_CAL_REPORT_MIN_LEN 44
#define MAVLINK_MSG_ID_MANUAL_CONTROL 69
#define MAVLINK_MSG_ID_MANUAL_CONTROL_CRC 243
#define MAVLINK_MSG_ID_MANUAL_CONTROL_LEN 30
#define MAVLINK_MSG_ID_MANUAL_CONTROL_MIN_LEN 11
#define MAVLINK_MSG_ID_MANUAL_SETPOINT 81
#define MAVLINK_MSG_ID_MANUAL_SETPOINT_CRC 106
#define MAVLINK_MSG_ID_MANUAL_SETPOINT_LEN 22
#define MAVLINK_MSG_ID_MANUAL_SETPOINT_MIN_LEN 22
#define MAVLINK_MSG_ID_MCU_STATUS 11039
#define MAVLINK_MSG_ID_MCU_STATUS_CRC 142
#define MAVLINK_MSG_ID_MCU_STATUS_LEN 9
#define MAVLINK_MSG_ID_MCU_STATUS_MIN_LEN 9
#define MAVLINK_MSG_ID_MEMINFO 152
#define MAVLINK_MSG_ID_MEMINFO_CRC 208
#define MAVLINK_MSG_ID_MEMINFO_LEN 8
#define MAVLINK_MSG_ID_MEMINFO_MIN_LEN 4
#define MAVLINK_MSG_ID_MEMORY_VECT 249
#define MAVLINK_MSG_ID_MEMORY_VECT_CRC 204
#define MAVLINK_MSG_ID_MEMORY_VECT_LEN 36
#define MAVLINK_MSG_ID_MEMORY_VECT_MIN_LEN 36
#define MAVLINK_MSG_ID_MESSAGE_INTERVAL 244
#define MAVLINK_MSG_ID_MESSAGE_INTERVAL_CRC 95
#define MAVLINK_MSG_ID_MESSAGE_INTERVAL_LEN 6
#define MAVLINK_MSG_ID_MESSAGE_INTERVAL_MIN_LEN 6
#define MAVLINK_MSG_ID_MISSION_ACK 47
#define MAVLINK_MSG_ID_MISSION_ACK_CRC 153
#define MAVLINK_MSG_ID_MISSION_ACK_LEN 4
#define MAVLINK_MSG_ID_MISSION_ACK_MIN_LEN 3
#define MAVLINK_MSG_ID_MISSION_CHECKSUM 53
#define MAVLINK_MSG_ID_MISSION_CHECKSUM_CRC 3
#define MAVLINK_MSG_ID_MISSION_CHECKSUM_LEN 5
#define MAVLINK_MSG_ID_MISSION_CHECKSUM_MIN_LEN 5
#define MAVLINK_MSG_ID_MISSION_CLEAR_ALL 45
#define MAVLINK_MSG_ID_MISSION_CLEAR_ALL_CRC 232
#define MAVLINK_MSG_ID_MISSION_CLEAR_ALL_LEN 3
#define MAVLINK_MSG_ID_MISSION_CLEAR_ALL_MIN_LEN 2
#define MAVLINK_MSG_ID_MISSION_COUNT 44
#define MAVLINK_MSG_ID_MISSION_COUNT_CRC 221
#define MAVLINK_MSG_ID_MISSION_COUNT_LEN 5
#define MAVLINK_MSG_ID_MISSION_COUNT_MIN_LEN 4
#define MAVLINK_MSG_ID_MISSION_CURRENT 42
#define MAVLINK_MSG_ID_MISSION_CURRENT_CRC 28
#define MAVLINK_MSG_ID_MISSION_CURRENT_LEN 6
#define MAVLINK_MSG_ID_MISSION_CURRENT_MIN_LEN 2
#define MAVLINK_MSG_ID_MISSION_ITEM 39
#define MAVLINK_MSG_ID_MISSION_ITEM_CRC 254
#define MAVLINK_MSG_ID_MISSION_ITEM_INT 73
#define MAVLINK_MSG_ID_MISSION_ITEM_INT_CRC 38
#define MAVLINK_MSG_ID_MISSION_ITEM_INT_LEN 38
#define MAVLINK_MSG_ID_MISSION_ITEM_INT_MIN_LEN 37
#define MAVLINK_MSG_ID_MISSION_ITEM_LEN 38
#define MAVLINK_MSG_ID_MISSION_ITEM_MIN_LEN 37
#define MAVLINK_MSG_ID_MISSION_ITEM_REACHED 46
#define MAVLINK_MSG_ID_MISSION_ITEM_REACHED_CRC 11
#define MAVLINK_MSG_ID_MISSION_ITEM_REACHED_LEN 2
#define MAVLINK_MSG_ID_MISSION_ITEM_REACHED_MIN_LEN 2
#define MAVLINK_MSG_ID_MISSION_REQUEST 40
#define MAVLINK_MSG_ID_MISSION_REQUEST_CRC 230
#define MAVLINK_MSG_ID_MISSION_REQUEST_INT 51
#define MAVLINK_MSG_ID_MISSION_REQUEST_INT_CRC 196
#define MAVLINK_MSG_ID_MISSION_REQUEST_INT_LEN 5
#define MAVLINK_MSG_ID_MISSION_REQUEST_INT_MIN_LEN 4
#define MAVLINK_MSG_ID_MISSION_REQUEST_LEN 5
#define MAVLINK_MSG_ID_MISSION_REQUEST_LIST 43
#define MAVLINK_MSG_ID_MISSION_REQUEST_LIST_CRC 132
#define MAVLINK_MSG_ID_MISSION_REQUEST_LIST_LEN 3
#define MAVLINK_MSG_ID_MISSION_REQUEST_LIST_MIN_LEN 2
#define MAVLINK_MSG_ID_MISSION_REQUEST_MIN_LEN 4
#define MAVLINK_MSG_ID_MISSION_REQUEST_PARTIAL_LIST 37
#define MAVLINK_MSG_ID_MISSION_REQUEST_PARTIAL_LIST_CRC 212
#define MAVLINK_MSG_ID_MISSION_REQUEST_PARTIAL_LIST_LEN 7
#define MAVLINK_MSG_ID_MISSION_REQUEST_PARTIAL_LIST_MIN_LEN 6
#define MAVLINK_MSG_ID_MISSION_SET_CURRENT 41
#define MAVLINK_MSG_ID_MISSION_SET_CURRENT_CRC 28
#define MAVLINK_MSG_ID_MISSION_SET_CURRENT_LEN 4
#define MAVLINK_MSG_ID_MISSION_SET_CURRENT_MIN_LEN 4
#define MAVLINK_MSG_ID_MISSION_WRITE_PARTIAL_LIST 38
#define MAVLINK_MSG_ID_MISSION_WRITE_PARTIAL_LIST_CRC 9
#define MAVLINK_MSG_ID_MISSION_WRITE_PARTIAL_LIST_LEN 7
#define MAVLINK_MSG_ID_MISSION_WRITE_PARTIAL_LIST_MIN_LEN 6
#define MAVLINK_MSG_ID_MOUNT_CONFIGURE 156
#define MAVLINK_MSG_ID_MOUNT_CONFIGURE_CRC 19
#define MAVLINK_MSG_ID_MOUNT_CONFIGURE_LEN 6
#define MAVLINK_MSG_ID_MOUNT_CONFIGURE_MIN_LEN 6
#define MAVLINK_MSG_ID_MOUNT_CONTROL 157
#define MAVLINK_MSG_ID_MOUNT_CONTROL_CRC 21
#define MAVLINK_MSG_ID_MOUNT_CONTROL_LEN 15
#define MAVLINK_MSG_ID_MOUNT_CONTROL_MIN_LEN 15
#define MAVLINK_MSG_ID_MOUNT_ORIENTATION 265
#define MAVLINK_MSG_ID_MOUNT_ORIENTATION_CRC 26
#define MAVLINK_MSG_ID_MOUNT_ORIENTATION_LEN 20
#define MAVLINK_MSG_ID_MOUNT_ORIENTATION_MIN_LEN 16
#define MAVLINK_MSG_ID_MOUNT_STATUS 158
#define MAVLINK_MSG_ID_MOUNT_STATUS_CRC 134
#define MAVLINK_MSG_ID_MOUNT_STATUS_LEN 15
#define MAVLINK_MSG_ID_MOUNT_STATUS_MIN_LEN 14
#define MAVLINK_MSG_ID_NAMED_VALUE_FLOAT 251
#define MAVLINK_MSG_ID_NAMED_VALUE_FLOAT_CRC 170
#define MAVLINK_MSG_ID_NAMED_VALUE_FLOAT_LEN 18
#define MAVLINK_MSG_ID_NAMED_VALUE_FLOAT_MIN_LEN 18
#define MAVLINK_MSG_ID_NAMED_VALUE_INT 252
#define MAVLINK_MSG_ID_NAMED_VALUE_INT_CRC 44
#define MAVLINK_MSG_ID_NAMED_VALUE_INT_LEN 18
#define MAVLINK_MSG_ID_NAMED_VALUE_INT_MIN_LEN 18
#define MAVLINK_MSG_ID_NAV_CONTROLLER_OUTPUT 62
#define MAVLINK_MSG_ID_NAV_CONTROLLER_OUTPUT_CRC 183
#define MAVLINK_MSG_ID_NAV_CONTROLLER_OUTPUT_LEN 26
#define MAVLINK_MSG_ID_NAV_CONTROLLER_OUTPUT_MIN_LEN 26
#define MAVLINK_MSG_ID_NAV_FILTER_BIAS 220
#define MAVLINK_MSG_ID_NAV_FILTER_BIAS_CRC 34
#define MAVLINK_MSG_ID_NAV_FILTER_BIAS_LEN 32
#define MAVLINK_MSG_ID_NAV_FILTER_BIAS_MIN_LEN 32
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE 330
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE_3D 11037
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE_3D_CRC 130
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE_3D_LEN 28
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE_3D_MIN_LEN 28
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE_CRC 23
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE_LEN 167
#define MAVLINK_MSG_ID_OBSTACLE_DISTANCE_MIN_LEN 158
#define MAVLINK_MSG_ID_ODOMETRY 331
#define MAVLINK_MSG_ID_ODOMETRY_CRC 91
#define MAVLINK_MSG_ID_ODOMETRY_LEN 233
#define MAVLINK_MSG_ID_ODOMETRY_MIN_LEN 230
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_ARM_STATUS 12918
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_ARM_STATUS_CRC 139
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_ARM_STATUS_LEN 51
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_ARM_STATUS_MIN_LEN 51
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_AUTHENTICATION 12902
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_AUTHENTICATION_CRC 140
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_AUTHENTICATION_LEN 53
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_AUTHENTICATION_MIN_LEN 53
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_BASIC_ID 12900
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_BASIC_ID_CRC 114
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_BASIC_ID_LEN 44
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_BASIC_ID_MIN_LEN 44
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_LOCATION 12901
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_LOCATION_CRC 254
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_LOCATION_LEN 59
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_LOCATION_MIN_LEN 59
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_MESSAGE_PACK 12915
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_MESSAGE_PACK_CRC 94
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_MESSAGE_PACK_LEN 249
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_MESSAGE_PACK_MIN_LEN 249
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_OPERATOR_ID 12905
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_OPERATOR_ID_CRC 49
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_OPERATOR_ID_LEN 43
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_OPERATOR_ID_MIN_LEN 43
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SELF_ID 12903
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SELF_ID_CRC 249
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SELF_ID_LEN 46
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SELF_ID_MIN_LEN 46
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM 12904
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM_CRC 77
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM_LEN 54
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM_MIN_LEN 54
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM_UPDATE 12919
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM_UPDATE_CRC 7
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM_UPDATE_LEN 18
#define MAVLINK_MSG_ID_OPEN_DRONE_ID_SYSTEM_UPDATE_MIN_LEN 18
#define MAVLINK_MSG_ID_OPTICAL_FLOW 100
#define MAVLINK_MSG_ID_OPTICAL_FLOW_CRC 175
#define MAVLINK_MSG_ID_OPTICAL_FLOW_LEN 34
#define MAVLINK_MSG_ID_OPTICAL_FLOW_MIN_LEN 26
#define MAVLINK_MSG_ID_OPTICAL_FLOW_RAD 106
#define MAVLINK_MSG_ID_OPTICAL_FLOW_RAD_CRC 138
#define MAVLINK_MSG_ID_OPTICAL_FLOW_RAD_LEN 44
#define MAVLINK_MSG_ID_OPTICAL_FLOW_RAD_MIN_LEN 44
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG 11033
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG_CRC 195
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG_LEN 37
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG_MIN_LEN 37
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG_REPLY 11034
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG_REPLY_CRC 79
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG_REPLY_LEN 5
#define MAVLINK_MSG_ID_OSD_PARAM_CONFIG_REPLY_MIN_LEN 5
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG 11035
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG_CRC 128
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG_LEN 8
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG_MIN_LEN 8
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG_REPLY 11036
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG_REPLY_CRC 177
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG_REPLY_LEN 34
#define MAVLINK_MSG_ID_OSD_PARAM_SHOW_CONFIG_REPLY_MIN_LEN 34
#define MAVLINK_MSG_ID_PARAM_EXT_ACK 324
#define MAVLINK_MSG_ID_PARAM_EXT_ACK_CRC 132
#define MAVLINK_MSG_ID_PARAM_EXT_ACK_LEN 146
#define MAVLINK_MSG_ID_PARAM_EXT_ACK_MIN_LEN 146
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_LIST 321
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_LIST_CRC 88
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_LIST_LEN 2
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_LIST_MIN_LEN 2
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_READ 320
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_READ_CRC 243
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_READ_LEN 20
#define MAVLINK_MSG_ID_PARAM_EXT_REQUEST_READ_MIN_LEN 20
#define MAVLINK_MSG_ID_PARAM_EXT_SET 323
#define MAVLINK_MSG_ID_PARAM_EXT_SET_CRC 78
#define MAVLINK_MSG_ID_PARAM_EXT_SET_LEN 147
#define MAVLINK_MSG_ID_PARAM_EXT_SET_MIN_LEN 147
#define MAVLINK_MSG_ID_PARAM_EXT_VALUE 322
#define MAVLINK_MSG_ID_PARAM_EXT_VALUE_CRC 243
#define MAVLINK_MSG_ID_PARAM_EXT_VALUE_LEN 149
#define MAVLINK_MSG_ID_PARAM_EXT_VALUE_MIN_LEN 149
#define MAVLINK_MSG_ID_PARAM_MAP_RC 50
#define MAVLINK_MSG_ID_PARAM_MAP_RC_CRC 78
#define MAVLINK_MSG_ID_PARAM_MAP_RC_LEN 37
#define MAVLINK_MSG_ID_PARAM_MAP_RC_MIN_LEN 37
#define MAVLINK_MSG_ID_PARAM_REQUEST_LIST 21
#define MAVLINK_MSG_ID_PARAM_REQUEST_LIST_CRC 159
#define MAVLINK_MSG_ID_PARAM_REQUEST_LIST_LEN 2
#define MAVLINK_MSG_ID_PARAM_REQUEST_LIST_MIN_LEN 2
#define MAVLINK_MSG_ID_PARAM_REQUEST_READ 20
#define MAVLINK_MSG_ID_PARAM_REQUEST_READ_CRC 214
#define MAVLINK_MSG_ID_PARAM_REQUEST_READ_LEN 20
#define MAVLINK_MSG_ID_PARAM_REQUEST_READ_MIN_LEN 20
#define MAVLINK_MSG_ID_PARAM_SET 23
#define MAVLINK_MSG_ID_PARAM_SET_CRC 168
#define MAVLINK_MSG_ID_PARAM_SET_LEN 23
#define MAVLINK_MSG_ID_PARAM_SET_MIN_LEN 23
#define MAVLINK_MSG_ID_PARAM_VALUE 22
#define MAVLINK_MSG_ID_PARAM_VALUE_CRC 220
#define MAVLINK_MSG_ID_PARAM_VALUE_LEN 25
#define MAVLINK_MSG_ID_PARAM_VALUE_MIN_LEN 25
#define MAVLINK_MSG_ID_PID_TUNING 194
#define MAVLINK_MSG_ID_PID_TUNING_CRC 98
#define MAVLINK_MSG_ID_PID_TUNING_LEN 33
#define MAVLINK_MSG_ID_PID_TUNING_MIN_LEN 25
#define MAVLINK_MSG_ID_PING 4
#define MAVLINK_MSG_ID_PING_CRC 237
#define MAVLINK_MSG_ID_PING_LEN 14
#define MAVLINK_MSG_ID_PING_MIN_LEN 14
#define MAVLINK_MSG_ID_PLAY_TUNE 258
#define MAVLINK_MSG_ID_PLAY_TUNE_CRC 187
#define MAVLINK_MSG_ID_PLAY_TUNE_LEN 232
#define MAVLINK_MSG_ID_PLAY_TUNE_MIN_LEN 32
#define MAVLINK_MSG_ID_POSITION_TARGET_GLOBAL_INT 87
#define MAVLINK_MSG_ID_POSITION_TARGET_GLOBAL_INT_CRC 150
#define MAVLINK_MSG_ID_POSITION_TARGET_GLOBAL_INT_LEN 51
#define MAVLINK_MSG_ID_POSITION_TARGET_GLOBAL_INT_MIN_LEN 51
#define MAVLINK_MSG_ID_POSITION_TARGET_LOCAL_NED 85
#define MAVLINK_MSG_ID_POSITION_TARGET_LOCAL_NED_CRC 140
#define MAVLINK_MSG_ID_POSITION_TARGET_LOCAL_NED_LEN 51
#define MAVLINK_MSG_ID_POSITION_TARGET_LOCAL_NED_MIN_LEN 51
#define MAVLINK_MSG_ID_POWER_STATUS 125
#define MAVLINK_MSG_ID_POWER_STATUS_CRC 203
#define MAVLINK_MSG_ID_POWER_STATUS_LEN 6
#define MAVLINK_MSG_ID_POWER_STATUS_MIN_LEN 6
#define MAVLINK_MSG_ID_QSHOT_STATUS 60020
#define MAVLINK_MSG_ID_QSHOT_STATUS_CRC 202
#define MAVLINK_MSG_ID_QSHOT_STATUS_LEN 4
#define MAVLINK_MSG_ID_QSHOT_STATUS_MIN_LEN 4
#define MAVLINK_MSG_ID_RADIO 166
#define MAVLINK_MSG_ID_RADIO_CALIBRATION 221
#define MAVLINK_MSG_ID_RADIO_CALIBRATION_CRC 71
#define MAVLINK_MSG_ID_RADIO_CALIBRATION_LEN 42
#define MAVLINK_MSG_ID_RADIO_CALIBRATION_MIN_LEN 42
#define MAVLINK_MSG_ID_RADIO_CRC 21
#define MAVLINK_MSG_ID_RADIO_LEN 9
#define MAVLINK_MSG_ID_RADIO_MIN_LEN 9
#define MAVLINK_MSG_ID_RADIO_RC_CHANNELS 420
#define MAVLINK_MSG_ID_RADIO_RC_CHANNELS_CRC 20
#define MAVLINK_MSG_ID_RADIO_RC_CHANNELS_LEN 73
#define MAVLINK_MSG_ID_RADIO_RC_CHANNELS_MIN_LEN 9
#define MAVLINK_MSG_ID_RADIO_STATUS 109
#define MAVLINK_MSG_ID_RADIO_STATUS_CRC 185
#define MAVLINK_MSG_ID_RADIO_STATUS_LEN 9
#define MAVLINK_MSG_ID_RADIO_STATUS_MIN_LEN 9
#define MAVLINK_MSG_ID_RALLY_FETCH_POINT 176
#define MAVLINK_MSG_ID_RALLY_FETCH_POINT_CRC 234
#define MAVLINK_MSG_ID_RALLY_FETCH_POINT_LEN 3
#define MAVLINK_MSG_ID_RALLY_FETCH_POINT_MIN_LEN 3
#define MAVLINK_MSG_ID_RALLY_POINT 175
#define MAVLINK_MSG_ID_RALLY_POINT_CRC 138
#define MAVLINK_MSG_ID_RALLY_POINT_LEN 19
#define MAVLINK_MSG_ID_RALLY_POINT_MIN_LEN 19
#define MAVLINK_MSG_ID_RANGEFINDER 173
#define MAVLINK_MSG_ID_RANGEFINDER_CRC 83
#define MAVLINK_MSG_ID_RANGEFINDER_LEN 8
#define MAVLINK_MSG_ID_RANGEFINDER_MIN_LEN 8
#define MAVLINK_MSG_ID_RAW_IMU 27
#define MAVLINK_MSG_ID_RAW_IMU_CRC 144
#define MAVLINK_MSG_ID_RAW_IMU_LEN 29
#define MAVLINK_MSG_ID_RAW_IMU_MIN_LEN 26
#define MAVLINK_MSG_ID_RAW_PRESSURE 28
#define MAVLINK_MSG_ID_RAW_PRESSURE_CRC 67
#define MAVLINK_MSG_ID_RAW_PRESSURE_LEN 16
#define MAVLINK_MSG_ID_RAW_PRESSURE_MIN_LEN 16
#define MAVLINK_MSG_ID_RAW_RPM 339
#define MAVLINK_MSG_ID_RAW_RPM_CRC 199
#define MAVLINK_MSG_ID_RAW_RPM_LEN 5
#define MAVLINK_MSG_ID_RAW_RPM_MIN_LEN 5
#define MAVLINK_MSG_ID_RC_CHANNELS 65
#define MAVLINK_MSG_ID_RC_CHANNELS_CRC 118
#define MAVLINK_MSG_ID_RC_CHANNELS_LEN 42
#define MAVLINK_MSG_ID_RC_CHANNELS_MIN_LEN 42
#define MAVLINK_MSG_ID_RC_CHANNELS_OVERRIDE 70
#define MAVLINK_MSG_ID_RC_CHANNELS_OVERRIDE_CRC 124
#define MAVLINK_MSG_ID_RC_CHANNELS_OVERRIDE_LEN 38
#define MAVLINK_MSG_ID_RC_CHANNELS_OVERRIDE_MIN_LEN 18
#define MAVLINK_MSG_ID_RC_CHANNELS_RAW 35
#define MAVLINK_MSG_ID_RC_CHANNELS_RAW_CRC 244
#define MAVLINK_MSG_ID_RC_CHANNELS_RAW_LEN 22
#define MAVLINK_MSG_ID_RC_CHANNELS_RAW_MIN_LEN 22
#define MAVLINK_MSG_ID_RC_CHANNELS_SCALED 34
#define MAVLINK_MSG_ID_RC_CHANNELS_SCALED_CRC 237
#define MAVLINK_MSG_ID_RC_CHANNELS_SCALED_LEN 22
#define MAVLINK_MSG_ID_RC_CHANNELS_SCALED_MIN_LEN 22
#define MAVLINK_MSG_ID_RELAY_STATUS 376
#define MAVLINK_MSG_ID_RELAY_STATUS_CRC 199
#define MAVLINK_MSG_ID_RELAY_STATUS_LEN 8
#define MAVLINK_MSG_ID_RELAY_STATUS_MIN_LEN 8
#define MAVLINK_MSG_ID_REMOTE_LOG_BLOCK_STATUS 185
#define MAVLINK_MSG_ID_REMOTE_LOG_BLOCK_STATUS_CRC 186
#define MAVLINK_MSG_ID_REMOTE_LOG_BLOCK_STATUS_LEN 7
#define MAVLINK_MSG_ID_REMOTE_LOG_BLOCK_STATUS_MIN_LEN 7
#define MAVLINK_MSG_ID_REMOTE_LOG_DATA_BLOCK 184
#define MAVLINK_MSG_ID_REMOTE_LOG_DATA_BLOCK_CRC 159
#define MAVLINK_MSG_ID_REMOTE_LOG_DATA_BLOCK_LEN 206
#define MAVLINK_MSG_ID_REMOTE_LOG_DATA_BLOCK_MIN_LEN 206
#define MAVLINK_MSG_ID_REQUEST_DATA_STREAM 66
#define MAVLINK_MSG_ID_REQUEST_DATA_STREAM_CRC 148
#define MAVLINK_MSG_ID_REQUEST_DATA_STREAM_LEN 6
#define MAVLINK_MSG_ID_REQUEST_DATA_STREAM_MIN_LEN 6
#define MAVLINK_MSG_ID_RESOURCE_REQUEST 142
#define MAVLINK_MSG_ID_RESOURCE_REQUEST_CRC 72
#define MAVLINK_MSG_ID_RESOURCE_REQUEST_LEN 243
#define MAVLINK_MSG_ID_RESOURCE_REQUEST_MIN_LEN 243
#define MAVLINK_MSG_ID_RPM 226
#define MAVLINK_MSG_ID_RPM_CRC 207
#define MAVLINK_MSG_ID_RPM_LEN 8
#define MAVLINK_MSG_ID_RPM_MIN_LEN 8
#define MAVLINK_MSG_ID_SAFETY_ALLOWED_AREA 55
#define MAVLINK_MSG_ID_SAFETY_ALLOWED_AREA_CRC 3
#define MAVLINK_MSG_ID_SAFETY_ALLOWED_AREA_LEN 25
#define MAVLINK_MSG_ID_SAFETY_ALLOWED_AREA_MIN_LEN 25
#define MAVLINK_MSG_ID_SAFETY_SET_ALLOWED_AREA 54
#define MAVLINK_MSG_ID_SAFETY_SET_ALLOWED_AREA_CRC 15
#define MAVLINK_MSG_ID_SAFETY_SET_ALLOWED_AREA_LEN 27
#define MAVLINK_MSG_ID_SAFETY_SET_ALLOWED_AREA_MIN_LEN 27
#define MAVLINK_MSG_ID_SATCOM_LINK_STATUS 8015
#define MAVLINK_MSG_ID_SATCOM_LINK_STATUS_CRC 23
#define MAVLINK_MSG_ID_SATCOM_LINK_STATUS_LEN 24
#define MAVLINK_MSG_ID_SATCOM_LINK_STATUS_MIN_LEN 24
#define MAVLINK_MSG_ID_SCALED_IMU 26
#define MAVLINK_MSG_ID_SCALED_IMU2 116
#define MAVLINK_MSG_ID_SCALED_IMU2_CRC 76
#define MAVLINK_MSG_ID_SCALED_IMU2_LEN 24
#define MAVLINK_MSG_ID_SCALED_IMU2_MIN_LEN 22
#define MAVLINK_MSG_ID_SCALED_IMU3 129
#define MAVLINK_MSG_ID_SCALED_IMU3_CRC 46
#define MAVLINK_MSG_ID_SCALED_IMU3_LEN 24
#define MAVLINK_MSG_ID_SCALED_IMU3_MIN_LEN 22
#define MAVLINK_MSG_ID_SCALED_IMU_CRC 170
#define MAVLINK_MSG_ID_SCALED_IMU_LEN 24
#define MAVLINK_MSG_ID_SCALED_IMU_MIN_LEN 22
#define MAVLINK_MSG_ID_SCALED_PRESSURE 29
#define MAVLINK_MSG_ID_SCALED_PRESSURE2 137
#define MAVLINK_MSG_ID_SCALED_PRESSURE2_CRC 195
#define MAVLINK_MSG_ID_SCALED_PRESSURE2_LEN 16
#define MAVLINK_MSG_ID_SCALED_PRESSURE2_MIN_LEN 14
#define MAVLINK_MSG_ID_SCALED_PRESSURE3 143
#define MAVLINK_MSG_ID_SCALED_PRESSURE3_CRC 131
#define MAVLINK_MSG_ID_SCALED_PRESSURE3_LEN 16
#define MAVLINK_MSG_ID_SCALED_PRESSURE3_MIN_LEN 14
#define MAVLINK_MSG_ID_SCALED_PRESSURE_CRC 115
#define MAVLINK_MSG_ID_SCALED_PRESSURE_LEN 16
#define MAVLINK_MSG_ID_SCALED_PRESSURE_MIN_LEN 14
#define MAVLINK_MSG_ID_SECURE_COMMAND 11004
#define MAVLINK_MSG_ID_SECURE_COMMAND_CRC 11
#define MAVLINK_MSG_ID_SECURE_COMMAND_LEN 232
#define MAVLINK_MSG_ID_SECURE_COMMAND_MIN_LEN 232
#define MAVLINK_MSG_ID_SECURE_COMMAND_REPLY 11005
#define MAVLINK_MSG_ID_SECURE_COMMAND_REPLY_CRC 93
#define MAVLINK_MSG_ID_SECURE_COMMAND_REPLY_LEN 230
#define MAVLINK_MSG_ID_SECURE_COMMAND_REPLY_MIN_LEN 230
#define MAVLINK_MSG_ID_SENSORPOD_STATUS 8012
#define MAVLINK_MSG_ID_SENSORPOD_STATUS_CRC 54
#define MAVLINK_MSG_ID_SENSORPOD_STATUS_LEN 16
#define MAVLINK_MSG_ID_SENSORPOD_STATUS_MIN_LEN 16
#define MAVLINK_MSG_ID_SENSOR_AIRFLOW_ANGLES 8016
#define MAVLINK_MSG_ID_SENSOR_AIRFLOW_ANGLES_CRC 149
#define MAVLINK_MSG_ID_SENSOR_AIRFLOW_ANGLES_LEN 18
#define MAVLINK_MSG_ID_SENSOR_AIRFLOW_ANGLES_MIN_LEN 18
#define MAVLINK_MSG_ID_SENSOR_OFFSETS 150
#define MAVLINK_MSG_ID_SENSOR_OFFSETS_CRC 134
#define MAVLINK_MSG_ID_SENSOR_OFFSETS_LEN 42
#define MAVLINK_MSG_ID_SENSOR_OFFSETS_MIN_LEN 42
#define MAVLINK_MSG_ID_SENS_ATMOS 8009
#define MAVLINK_MSG_ID_SENS_ATMOS_CRC 144
#define MAVLINK_MSG_ID_SENS_ATMOS_LEN 16
#define MAVLINK_MSG_ID_SENS_ATMOS_MIN_LEN 16
#define MAVLINK_MSG_ID_SENS_BATMON 8010
#define MAVLINK_MSG_ID_SENS_BATMON_CRC 155
#define MAVLINK_MSG_ID_SENS_BATMON_LEN 41
#define MAVLINK_MSG_ID_SENS_BATMON_MIN_LEN 41
#define MAVLINK_MSG_ID_SENS_MPPT 8003
#define MAVLINK_MSG_ID_SENS_MPPT_CRC 231
#define MAVLINK_MSG_ID_SENS_MPPT_LEN 41
#define MAVLINK_MSG_ID_SENS_MPPT_MIN_LEN 41
#define MAVLINK_MSG_ID_SENS_POWER 8002
#define MAVLINK_MSG_ID_SENS_POWER_BOARD 8013
#define MAVLINK_MSG_ID_SENS_POWER_BOARD_CRC 222
#define MAVLINK_MSG_ID_SENS_POWER_BOARD_LEN 46
#define MAVLINK_MSG_ID_SENS_POWER_BOARD_MIN_LEN 46
#define MAVLINK_MSG_ID_SENS_POWER_CRC 218
#define MAVLINK_MSG_ID_SENS_POWER_LEN 16
#define MAVLINK_MSG_ID_SENS_POWER_MIN_LEN 16
#define MAVLINK_MSG_ID_SERIAL_CONTROL 126
#define MAVLINK_MSG_ID_SERIAL_CONTROL_CRC 220
#define MAVLINK_MSG_ID_SERIAL_CONTROL_LEN 79
#define MAVLINK_MSG_ID_SERIAL_CONTROL_MIN_LEN 79
#define MAVLINK_MSG_ID_SERVO_OUTPUT_RAW 36
#define MAVLINK_MSG_ID_SERVO_OUTPUT_RAW_CRC 222
#define MAVLINK_MSG_ID_SERVO_OUTPUT_RAW_LEN 37
#define MAVLINK_MSG_ID_SERVO_OUTPUT_RAW_MIN_LEN 21
#define MAVLINK_MSG_ID_SETUP_SIGNING 256
#define MAVLINK_MSG_ID_SETUP_SIGNING_CRC 71
#define MAVLINK_MSG_ID_SETUP_SIGNING_LEN 42
#define MAVLINK_MSG_ID_SETUP_SIGNING_MIN_LEN 42
#define MAVLINK_MSG_ID_SET_ACTUATOR_CONTROL_TARGET 139
#define MAVLINK_MSG_ID_SET_ACTUATOR_CONTROL_TARGET_CRC 168
#define MAVLINK_MSG_ID_SET_ACTUATOR_CONTROL_TARGET_LEN 43
#define MAVLINK_MSG_ID_SET_ACTUATOR_CONTROL_TARGET_MIN_LEN 43
#define MAVLINK_MSG_ID_SET_ATTITUDE_TARGET 82
#define MAVLINK_MSG_ID_SET_ATTITUDE_TARGET_CRC 49
#define MAVLINK_MSG_ID_SET_ATTITUDE_TARGET_LEN 39
#define MAVLINK_MSG_ID_SET_ATTITUDE_TARGET_MIN_LEN 39
#define MAVLINK_MSG_ID_SET_GPS_GLOBAL_ORIGIN 48
#define MAVLINK_MSG_ID_SET_GPS_GLOBAL_ORIGIN_CRC 41
#define MAVLINK_MSG_ID_SET_GPS_GLOBAL_ORIGIN_LEN 21
#define MAVLINK_MSG_ID_SET_GPS_GLOBAL_ORIGIN_MIN_LEN 13
#define MAVLINK_MSG_ID_SET_HOME_POSITION 243
#define MAVLINK_MSG_ID_SET_HOME_POSITION_CRC 85
#define MAVLINK_MSG_ID_SET_HOME_POSITION_LEN 61
#define MAVLINK_MSG_ID_SET_HOME_POSITION_MIN_LEN 53
#define MAVLINK_MSG_ID_SET_MAG_OFFSETS 151
#define MAVLINK_MSG_ID_SET_MAG_OFFSETS_CRC 219
#define MAVLINK_MSG_ID_SET_MAG_OFFSETS_LEN 8
#define MAVLINK_MSG_ID_SET_MAG_OFFSETS_MIN_LEN 8
#define MAVLINK_MSG_ID_SET_MODE 11
#define MAVLINK_MSG_ID_SET_MODE_CRC 89
#define MAVLINK_MSG_ID_SET_MODE_LEN 6
#define MAVLINK_MSG_ID_SET_MODE_MIN_LEN 6
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_GLOBAL_INT 86
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_GLOBAL_INT_CRC 5
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_GLOBAL_INT_LEN 53
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_GLOBAL_INT_MIN_LEN 53
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_LOCAL_NED 84
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_LOCAL_NED_CRC 143
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_LOCAL_NED_LEN 53
#define MAVLINK_MSG_ID_SET_POSITION_TARGET_LOCAL_NED_MIN_LEN 53
#define MAVLINK_MSG_ID_SIMSTATE 164
#define MAVLINK_MSG_ID_SIMSTATE_CRC 154
#define MAVLINK_MSG_ID_SIMSTATE_LEN 44
#define MAVLINK_MSG_ID_SIMSTATE_MIN_LEN 44
#define MAVLINK_MSG_ID_SIM_STATE 108
#define MAVLINK_MSG_ID_SIM_STATE_CRC 32
#define MAVLINK_MSG_ID_SIM_STATE_LEN 92
#define MAVLINK_MSG_ID_SIM_STATE_MIN_LEN 84
#define MAVLINK_MSG_ID_SMART_BATTERY_INFO 370
#define MAVLINK_MSG_ID_SMART_BATTERY_INFO_CRC 75
#define MAVLINK_MSG_ID_SMART_BATTERY_INFO_LEN 109
#define MAVLINK_MSG_ID_SMART_BATTERY_INFO_MIN_LEN 87
#define MAVLINK_MSG_ID_STATUSTEXT 253
#define MAVLINK_MSG_ID_STATUSTEXT_CRC 83
#define MAVLINK_MSG_ID_STATUSTEXT_LEN 54
#define MAVLINK_MSG_ID_STATUSTEXT_MIN_LEN 51
#define MAVLINK_MSG_ID_STORAGE_INFORMATION 261
#define MAVLINK_MSG_ID_STORAGE_INFORMATION_CRC 179
#define MAVLINK_MSG_ID_STORAGE_INFORMATION_LEN 60
#define MAVLINK_MSG_ID_STORAGE_INFORMATION_MIN_LEN 27
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_CONTROL 60002
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_CONTROL_CRC 69
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_CONTROL_LEN 32
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_CONTROL_MIN_LEN 32
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_STATUS 60001
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_STATUS_CRC 186
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_STATUS_LEN 42
#define MAVLINK_MSG_ID_STORM32_GIMBAL_DEVICE_STATUS_MIN_LEN 42
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL 60012
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL_CRC 99
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL_LEN 36
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL_MIN_LEN 36
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW 60013
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW_CRC 129
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW_LEN 24
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CONTROL_PITCHYAW_MIN_LEN 24
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CORRECT_ROLL 60014
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CORRECT_ROLL_CRC 134
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CORRECT_ROLL_LEN 8
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_CORRECT_ROLL_MIN_LEN 8
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_INFORMATION 60010
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_INFORMATION_CRC 208
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_INFORMATION_LEN 33
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_INFORMATION_MIN_LEN 33
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_PROFILE 60015
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_PROFILE_CRC 78
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_PROFILE_LEN 22
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_PROFILE_MIN_LEN 22
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_STATUS 60011
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_STATUS_CRC 183
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_STATUS_LEN 7
#define MAVLINK_MSG_ID_STORM32_GIMBAL_MANAGER_STATUS_MIN_LEN 7
#define MAVLINK_MSG_ID_SYSTEM_TIME 2
#define MAVLINK_MSG_ID_SYSTEM_TIME_CRC 137
#define MAVLINK_MSG_ID_SYSTEM_TIME_LEN 12
#define MAVLINK_MSG_ID_SYSTEM_TIME_MIN_LEN 12
#define MAVLINK_MSG_ID_SYS_STATUS 1
#define MAVLINK_MSG_ID_SYS_STATUS_CRC 124
#define MAVLINK_MSG_ID_SYS_STATUS_LEN 31
#define MAVLINK_MSG_ID_SYS_STATUS_MIN_LEN 31
#define MAVLINK_MSG_ID_TERRAIN_CHECK 135
#define MAVLINK_MSG_ID_TERRAIN_CHECK_CRC 203
#define MAVLINK_MSG_ID_TERRAIN_CHECK_LEN 8
#define MAVLINK_MSG_ID_TERRAIN_CHECK_MIN_LEN 8
#define MAVLINK_MSG_ID_TERRAIN_DATA 134
#define MAVLINK_MSG_ID_TERRAIN_DATA_CRC 229
#define MAVLINK_MSG_ID_TERRAIN_DATA_LEN 43
#define MAVLINK_MSG_ID_TERRAIN_DATA_MIN_LEN 43
#define MAVLINK_MSG_ID_TERRAIN_REPORT 136
#define MAVLINK_MSG_ID_TERRAIN_REPORT_CRC 1
#define MAVLINK_MSG_ID_TERRAIN_REPORT_LEN 22
#define MAVLINK_MSG_ID_TERRAIN_REPORT_MIN_LEN 22
#define MAVLINK_MSG_ID_TERRAIN_REQUEST 133
#define MAVLINK_MSG_ID_TERRAIN_REQUEST_CRC 6
#define MAVLINK_MSG_ID_TERRAIN_REQUEST_LEN 18
#define MAVLINK_MSG_ID_TERRAIN_REQUEST_MIN_LEN 18
#define MAVLINK_MSG_ID_TEST_TYPES 17000
#define MAVLINK_MSG_ID_TEST_TYPES_CRC 103
#define MAVLINK_MSG_ID_TEST_TYPES_LEN 179
#define MAVLINK_MSG_ID_TEST_TYPES_MIN_LEN 179
#define MAVLINK_MSG_ID_TIMESYNC 111
#define MAVLINK_MSG_ID_TIMESYNC_CRC 34
#define MAVLINK_MSG_ID_TIMESYNC_LEN 16
#define MAVLINK_MSG_ID_TIMESYNC_MIN_LEN 16
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_BEZIER 333
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_BEZIER_CRC 231
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_BEZIER_LEN 109
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_BEZIER_MIN_LEN 109
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_WAYPOINTS 332
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_WAYPOINTS_CRC 236
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_WAYPOINTS_LEN 239
#define MAVLINK_MSG_ID_TRAJECTORY_REPRESENTATION_WAYPOINTS_MIN_LEN 239
#define MAVLINK_MSG_ID_TUNNEL 385
#define MAVLINK_MSG_ID_TUNNEL_CRC 147
#define MAVLINK_MSG_ID_TUNNEL_LEN 133
#define MAVLINK_MSG_ID_TUNNEL_MIN_LEN 133
#define MAVLINK_MSG_ID_UALBERTA_SYS_STATUS 222
#define MAVLINK_MSG_ID_UALBERTA_SYS_STATUS_CRC 15
#define MAVLINK_MSG_ID_UALBERTA_SYS_STATUS_LEN 3
#define MAVLINK_MSG_ID_UALBERTA_SYS_STATUS_MIN_LEN 3
#define MAVLINK_MSG_ID_UAVCAN_NODE_INFO 311
#define MAVLINK_MSG_ID_UAVCAN_NODE_INFO_CRC 95
#define MAVLINK_MSG_ID_UAVCAN_NODE_INFO_LEN 116
#define MAVLINK_MSG_ID_UAVCAN_NODE_INFO_MIN_LEN 116
#define MAVLINK_MSG_ID_UAVCAN_NODE_STATUS 310
#define MAVLINK_MSG_ID_UAVCAN_NODE_STATUS_CRC 28
#define MAVLINK_MSG_ID_UAVCAN_NODE_STATUS_LEN 17
#define MAVLINK_MSG_ID_UAVCAN_NODE_STATUS_MIN_LEN 17
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_GET 10006
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_GET_CRC 193
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_GET_LEN 4
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_GET_MIN_LEN 4
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG 10001
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_CRC 209
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_FLIGHTID 10005
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_FLIGHTID_CRC 103
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_FLIGHTID_LEN 9
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_FLIGHTID_MIN_LEN 9
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_LEN 20
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_MIN_LEN 20
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_REGISTRATION 10004
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_REGISTRATION_CRC 133
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_REGISTRATION_LEN 9
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CFG_REGISTRATION_MIN_LEN 9
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CONTROL 10007
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CONTROL_CRC 71
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CONTROL_LEN 17
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_CONTROL_MIN_LEN 17
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_DYNAMIC 10002
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_DYNAMIC_CRC 186
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_DYNAMIC_LEN 41
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_DYNAMIC_MIN_LEN 41
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_STATUS 10008
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_STATUS_CRC 240
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_STATUS_LEN 14
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_OUT_STATUS_MIN_LEN 14
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT 10003
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT_CRC 4
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT_LEN 1
#define MAVLINK_MSG_ID_UAVIONIX_ADSB_TRANSCEIVER_HEALTH_REPORT_MIN_LEN 1
#define MAVLINK_MSG_ID_UTM_GLOBAL_POSITION 340
#define MAVLINK_MSG_ID_UTM_GLOBAL_POSITION_CRC 99
#define MAVLINK_MSG_ID_UTM_GLOBAL_POSITION_LEN 70
#define MAVLINK_MSG_ID_UTM_GLOBAL_POSITION_MIN_LEN 70
#define MAVLINK_MSG_ID_V2_EXTENSION 248
#define MAVLINK_MSG_ID_V2_EXTENSION_CRC 8
#define MAVLINK_MSG_ID_V2_EXTENSION_LEN 254
#define MAVLINK_MSG_ID_V2_EXTENSION_MIN_LEN 254
#define MAVLINK_MSG_ID_VFR_HUD 74
#define MAVLINK_MSG_ID_VFR_HUD_CRC 20
#define MAVLINK_MSG_ID_VFR_HUD_LEN 20
#define MAVLINK_MSG_ID_VFR_HUD_MIN_LEN 20
#define MAVLINK_MSG_ID_VIBRATION 241
#define MAVLINK_MSG_ID_VIBRATION_CRC 90
#define MAVLINK_MSG_ID_VIBRATION_LEN 32
#define MAVLINK_MSG_ID_VIBRATION_MIN_LEN 32
#define MAVLINK_MSG_ID_VICON_POSITION_ESTIMATE 104
#define MAVLINK_MSG_ID_VICON_POSITION_ESTIMATE_CRC 56
#define MAVLINK_MSG_ID_VICON_POSITION_ESTIMATE_LEN 116
#define MAVLINK_MSG_ID_VICON_POSITION_ESTIMATE_MIN_LEN 32
#define MAVLINK_MSG_ID_VIDEO_STREAM_INFORMATION 269
#define MAVLINK_MSG_ID_VIDEO_STREAM_INFORMATION_CRC 109
#define MAVLINK_MSG_ID_VIDEO_STREAM_INFORMATION_LEN 214
#define MAVLINK_MSG_ID_VIDEO_STREAM_INFORMATION_MIN_LEN 213
#define MAVLINK_MSG_ID_VIDEO_STREAM_STATUS 270
#define MAVLINK_MSG_ID_VIDEO_STREAM_STATUS_CRC 59
#define MAVLINK_MSG_ID_VIDEO_STREAM_STATUS_LEN 19
#define MAVLINK_MSG_ID_VIDEO_STREAM_STATUS_MIN_LEN 19
#define MAVLINK_MSG_ID_VISION_POSITION_DELTA 11011
#define MAVLINK_MSG_ID_VISION_POSITION_DELTA_CRC 106
#define MAVLINK_MSG_ID_VISION_POSITION_DELTA_LEN 44
#define MAVLINK_MSG_ID_VISION_POSITION_DELTA_MIN_LEN 44
#define MAVLINK_MSG_ID_VISION_POSITION_ESTIMATE 102
#define MAVLINK_MSG_ID_VISION_POSITION_ESTIMATE_CRC 158
#define MAVLINK_MSG_ID_VISION_POSITION_ESTIMATE_LEN 117
#define MAVLINK_MSG_ID_VISION_POSITION_ESTIMATE_MIN_LEN 32
#define MAVLINK_MSG_ID_VISION_SPEED_ESTIMATE 103
#define MAVLINK_MSG_ID_VISION_SPEED_ESTIMATE_CRC 208
#define MAVLINK_MSG_ID_VISION_SPEED_ESTIMATE_LEN 57
#define MAVLINK_MSG_ID_VISION_SPEED_ESTIMATE_MIN_LEN 20
#define MAVLINK_MSG_ID_WATER_DEPTH 11038
#define MAVLINK_MSG_ID_WATER_DEPTH_CRC 47
#define MAVLINK_MSG_ID_WATER_DEPTH_LEN 38
#define MAVLINK_MSG_ID_WATER_DEPTH_MIN_LEN 38
#define MAVLINK_MSG_ID_WHEEL_DISTANCE 9000
#define MAVLINK_MSG_ID_WHEEL_DISTANCE_CRC 113
#define MAVLINK_MSG_ID_WHEEL_DISTANCE_LEN 137
#define MAVLINK_MSG_ID_WHEEL_DISTANCE_MIN_LEN 137
#define MAVLINK_MSG_ID_WIFI_CONFIG_AP 299
#define MAVLINK_MSG_ID_WIFI_CONFIG_AP_CRC 19
#define MAVLINK_MSG_ID_WIFI_CONFIG_AP_LEN 96
#define MAVLINK_MSG_ID_WIFI_CONFIG_AP_MIN_LEN 96
#define MAVLINK_MSG_ID_WINCH_STATUS 9005
#define MAVLINK_MSG_ID_WINCH_STATUS_CRC 117
#define MAVLINK_MSG_ID_WINCH_STATUS_LEN 34
#define MAVLINK_MSG_ID_WINCH_STATUS_MIN_LEN 34
#define MAVLINK_MSG_ID_WIND 168
#define MAVLINK_MSG_ID_WIND_COV 231
#define MAVLINK_MSG_ID_WIND_COV_CRC 105
#define MAVLINK_MSG_ID_WIND_COV_LEN 40
#define MAVLINK_MSG_ID_WIND_COV_MIN_LEN 40
#define MAVLINK_MSG_ID_WIND_CRC 1
#define MAVLINK_MSG_ID_WIND_LEN 12
#define MAVLINK_MSG_ID_WIND_MIN_LEN 12
#define MAVLINK_MSG_LANDING_TARGET_FIELD_Q_LEN 4
#define MAVLINK_MSG_LED_CONTROL_FIELD_CUSTOM_BYTES_LEN 24
#define MAVLINK_MSG_LOCAL_POSITION_NED_COV_FIELD_COVARIANCE_LEN 45
#define MAVLINK_MSG_LOGGING_DATA_ACKED_FIELD_DATA_LEN 249
#define MAVLINK_MSG_LOGGING_DATA_FIELD_DATA_LEN 249
#define MAVLINK_MSG_LOG_DATA_FIELD_DATA_LEN 90
#define MAVLINK_MSG_MAG_CAL_PROGRESS_FIELD_COMPLETION_MASK_LEN 10
#define MAVLINK_MSG_MEMORY_VECT_FIELD_VALUE_LEN 32
#define MAVLINK_MSG_NAMED_VALUE_FLOAT_FIELD_NAME_LEN 10
#define MAVLINK_MSG_NAMED_VALUE_INT_FIELD_NAME_LEN 10
#define MAVLINK_MSG_OBSTACLE_DISTANCE_FIELD_DISTANCES_LEN 72
#define MAVLINK_MSG_ODOMETRY_FIELD_POSE_COVARIANCE_LEN 21
#define MAVLINK_MSG_ODOMETRY_FIELD_Q_LEN 4
#define MAVLINK_MSG_ODOMETRY_FIELD_VELOCITY_COVARIANCE_LEN 21
#define MAVLINK_MSG_OPEN_DRONE_ID_ARM_STATUS_FIELD_ERROR_LEN 50
#define MAVLINK_MSG_OPEN_DRONE_ID_AUTHENTICATION_FIELD_AUTHENTICATION_DATA_LEN 23
#define MAVLINK_MSG_OPEN_DRONE_ID_AUTHENTICATION_FIELD_ID_OR_MAC_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_BASIC_ID_FIELD_ID_OR_MAC_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_BASIC_ID_FIELD_UAS_ID_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_LOCATION_FIELD_ID_OR_MAC_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_MESSAGE_PACK_FIELD_ID_OR_MAC_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_MESSAGE_PACK_FIELD_MESSAGES_LEN 225
#define MAVLINK_MSG_OPEN_DRONE_ID_OPERATOR_ID_FIELD_ID_OR_MAC_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_OPERATOR_ID_FIELD_OPERATOR_ID_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_SELF_ID_FIELD_DESCRIPTION_LEN 23
#define MAVLINK_MSG_OPEN_DRONE_ID_SELF_ID_FIELD_ID_OR_MAC_LEN 20
#define MAVLINK_MSG_OPEN_DRONE_ID_SYSTEM_FIELD_ID_OR_MAC_LEN 20
#define MAVLINK_MSG_OSD_PARAM_CONFIG_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_OSD_PARAM_SHOW_CONFIG_REPLY_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_EXT_ACK_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_EXT_ACK_FIELD_PARAM_VALUE_LEN 128
#define MAVLINK_MSG_PARAM_EXT_REQUEST_READ_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_EXT_SET_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_EXT_SET_FIELD_PARAM_VALUE_LEN 128
#define MAVLINK_MSG_PARAM_EXT_VALUE_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_EXT_VALUE_FIELD_PARAM_VALUE_LEN 128
#define MAVLINK_MSG_PARAM_MAP_RC_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_REQUEST_READ_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_SET_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PARAM_VALUE_FIELD_PARAM_ID_LEN 16
#define MAVLINK_MSG_PLAY_TUNE_FIELD_TUNE2_LEN 200
#define MAVLINK_MSG_PLAY_TUNE_FIELD_TUNE_LEN 30
#define MAVLINK_MSG_RADIO_CALIBRATION_FIELD_AILERON_LEN 3
#define MAVLINK_MSG_RADIO_CALIBRATION_FIELD_ELEVATOR_LEN 3
#define MAVLINK_MSG_RADIO_CALIBRATION_FIELD_GYRO_LEN 2
#define MAVLINK_MSG_RADIO_CALIBRATION_FIELD_PITCH_LEN 5
#define MAVLINK_MSG_RADIO_CALIBRATION_FIELD_RUDDER_LEN 3
#define MAVLINK_MSG_RADIO_CALIBRATION_FIELD_THROTTLE_LEN 5
#define MAVLINK_MSG_RADIO_RC_CHANNELS_FIELD_CHANNELS_LEN 32
#define MAVLINK_MSG_REMOTE_LOG_DATA_BLOCK_FIELD_DATA_LEN 200
#define MAVLINK_MSG_RESOURCE_REQUEST_FIELD_STORAGE_LEN 120
#define MAVLINK_MSG_RESOURCE_REQUEST_FIELD_URI_LEN 120
#define MAVLINK_MSG_SECURE_COMMAND_FIELD_DATA_LEN 220
#define MAVLINK_MSG_SECURE_COMMAND_REPLY_FIELD_DATA_LEN 220
#define MAVLINK_MSG_SERIAL_CONTROL_FIELD_DATA_LEN 70
#define MAVLINK_MSG_SETUP_SIGNING_FIELD_SECRET_KEY_LEN 32
#define MAVLINK_MSG_SET_ACTUATOR_CONTROL_TARGET_FIELD_CONTROLS_LEN 8
#define MAVLINK_MSG_SET_ATTITUDE_TARGET_FIELD_Q_LEN 4
#define MAVLINK_MSG_SET_HOME_POSITION_FIELD_Q_LEN 4
#define MAVLINK_MSG_SMART_BATTERY_INFO_FIELD_DEVICE_NAME_LEN 50
#define MAVLINK_MSG_SMART_BATTERY_INFO_FIELD_MANUFACTURE_DATE_LEN 11
#define MAVLINK_MSG_SMART_BATTERY_INFO_FIELD_SERIAL_NUMBER_LEN 16
#define MAVLINK_MSG_STATUSTEXT_FIELD_TEXT_LEN 50
#define MAVLINK_MSG_STORAGE_INFORMATION_FIELD_NAME_LEN 32
#define MAVLINK_MSG_STORM32_GIMBAL_DEVICE_CONTROL_FIELD_Q_LEN 4
#define MAVLINK_MSG_STORM32_GIMBAL_DEVICE_STATUS_FIELD_Q_LEN 4
#define MAVLINK_MSG_STORM32_GIMBAL_MANAGER_CONTROL_FIELD_Q_LEN 4
#define MAVLINK_MSG_STORM32_GIMBAL_MANAGER_PROFILE_FIELD_PRIORITIES_LEN 8
#define MAVLINK_MSG_STORM32_GIMBAL_MANAGER_PROFILE_FIELD_TIMEOUTS_LEN 8
#define MAVLINK_MSG_TERRAIN_DATA_FIELD_DATA_LEN 16
#define MAVLINK_MSG_TEST_TYPES_FIELD_D_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_F_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_S16_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_S32_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_S64_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_S8_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_S_LEN 10
#define MAVLINK_MSG_TEST_TYPES_FIELD_U16_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_U32_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_U64_ARRAY_LEN 3
#define MAVLINK_MSG_TEST_TYPES_FIELD_U8_ARRAY_LEN 3
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_BEZIER_FIELD_DELTA_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_BEZIER_FIELD_POS_X_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_BEZIER_FIELD_POS_YAW_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_BEZIER_FIELD_POS_Y_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_BEZIER_FIELD_POS_Z_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_ACC_X_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_ACC_Y_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_ACC_Z_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_COMMAND_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_POS_X_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_POS_YAW_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_POS_Y_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_POS_Z_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_VEL_X_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_VEL_YAW_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_VEL_Y_LEN 5
#define MAVLINK_MSG_TRAJECTORY_REPRESENTATION_WAYPOINTS_FIELD_VEL_Z_LEN 5
#define MAVLINK_MSG_TUNNEL_FIELD_PAYLOAD_LEN 128
#define MAVLINK_MSG_UAVCAN_NODE_INFO_FIELD_HW_UNIQUE_ID_LEN 16
#define MAVLINK_MSG_UAVCAN_NODE_INFO_FIELD_NAME_LEN 80
#define MAVLINK_MSG_UAVIONIX_ADSB_OUT_CFG_FIELD_CALLSIGN_LEN 9
#define MAVLINK_MSG_UAVIONIX_ADSB_OUT_CFG_FLIGHTID_FIELD_FLIGHT_ID_LEN 9
#define MAVLINK_MSG_UAVIONIX_ADSB_OUT_CFG_REGISTRATION_FIELD_REGISTRATION_LEN 9
#define MAVLINK_MSG_UAVIONIX_ADSB_OUT_CONTROL_FIELD_FLIGHT_ID_LEN 8
#define MAVLINK_MSG_UAVIONIX_ADSB_OUT_STATUS_FIELD_FLIGHT_ID_LEN 8
#define MAVLINK_MSG_UTM_GLOBAL_POSITION_FIELD_UAS_ID_LEN 18
#define MAVLINK_MSG_V2_EXTENSION_FIELD_PAYLOAD_LEN 249
#define MAVLINK_MSG_VICON_POSITION_ESTIMATE_FIELD_COVARIANCE_LEN 21
#define MAVLINK_MSG_VIDEO_STREAM_INFORMATION_FIELD_NAME_LEN 32
#define MAVLINK_MSG_VIDEO_STREAM_INFORMATION_FIELD_URI_LEN 160
#define MAVLINK_MSG_VISION_POSITION_DELTA_FIELD_ANGLE_DELTA_LEN 3
#define MAVLINK_MSG_VISION_POSITION_DELTA_FIELD_POSITION_DELTA_LEN 3
#define MAVLINK_MSG_VISION_POSITION_ESTIMATE_FIELD_COVARIANCE_LEN 21
#define MAVLINK_MSG_VISION_SPEED_ESTIMATE_FIELD_COVARIANCE_LEN 9
#define MAVLINK_MSG_WHEEL_DISTANCE_FIELD_DISTANCE_LEN 16
#define MAVLINK_MSG_WIFI_CONFIG_AP_FIELD_PASSWORD_LEN 64
#define MAVLINK_MSG_WIFI_CONFIG_AP_FIELD_SSID_LEN 32
#define MAVLINK_NEED_BYTE_SWAP (MAVLINK_ENDIAN != MAVLINK_LITTLE_ENDIAN)
#define MAVLINK_NO_CONVERSION_HELPERS 
#define MAVLINK_NUM_CHECKSUM_BYTES 2
#define MAVLINK_NUM_HEADER_BYTES (MAVLINK_CORE_HEADER_LEN + 1)
#define MAVLINK_NUM_NON_PAYLOAD_BYTES (MAVLINK_NUM_HEADER_BYTES + MAVLINK_NUM_CHECKSUM_BYTES)
#define MAVLINK_PRIMARY_XML_HASH 8444654347177883208
#define MAVLINK_PYTHON_ARRAY_TEST_H 
#define MAVLINK_PYTHON_ARRAY_TEST_XML_HASH 279669288119511801
#define MAVLINK_SEND_UART_BYTES(chan,buf,len) comm_send_buffer(chan, buf, len)
#define MAVLINK_SEPARATE_HELPERS 
#define MAVLINK_SET_ATT_TYPE_MASK_ATTITUDE_IGNORE (1<<7)
#define MAVLINK_SET_ATT_TYPE_MASK_PITCH_RATE_IGNORE (1<<1)
#define MAVLINK_SET_ATT_TYPE_MASK_ROLL_RATE_IGNORE (1<<0)
#define MAVLINK_SET_ATT_TYPE_MASK_THROTTLE_IGNORE (1<<6)
#define MAVLINK_SET_ATT_TYPE_MASK_YAW_RATE_IGNORE (1<<2)
#define MAVLINK_SET_POS_TYPE_MASK_ACC_IGNORE ((1<<6) | (1<<7))
#define MAVLINK_SET_POS_TYPE_MASK_FORCE (1<<9)
#define MAVLINK_SET_POS_TYPE_MASK_POS_IGNORE ((1<<0) | (1<<1))
#define MAVLINK_SET_POS_TYPE_MASK_VEL_IGNORE ((1<<3) | (1<<4))
#define MAVLINK_SET_POS_TYPE_MASK_YAW_IGNORE (1<<10)
#define MAVLINK_SET_POS_TYPE_MASK_YAW_RATE_IGNORE (1<<11)
#define MAVLINK_SIGNATURE_BLOCK_LEN 13
#define MAVLINK_SIGNING_FLAG_SIGN_OUTGOING 1
#define MAVLINK_STACK_BUFFER 0
#define MAVLINK_STANDARD_H 
#define MAVLINK_STANDARD_XML_HASH 6398010849230400772
#define MAVLINK_START_UART_SEND(chan,size) comm_send_lock(chan, size)
#define MAVLINK_STATUS_FLAG_IN_BADSIG 8
#define MAVLINK_STATUS_FLAG_IN_MAVLINK1 1
#define MAVLINK_STATUS_FLAG_IN_SIGNED 4
#define MAVLINK_STATUS_FLAG_OUT_MAVLINK1 2
#define MAVLINK_STORM32_H 
#define MAVLINK_STORM32_XML_HASH 2733147638500586838
#define MAVLINK_STX 253
#define MAVLINK_STX_MAVLINK1 0xFE
#define MAVLINK_TEST_H 
#define MAVLINK_TEST_XML_HASH -7011031638050934687
#define MAVLINK_UALBERTA_H 
#define MAVLINK_UALBERTA_XML_HASH 8107613946850312316
#define MAVLINK_UAVIONIX_H 
#define MAVLINK_UAVIONIX_XML_HASH -4549450358751212285
#define MAVLINK_USE_CONVENIENCE_FUNCTIONS 
#define MAVLINK_VERSION 2
#define MAVLINK_VERSION_H 
#define MAVLINK_WIRE_PROTOCOL_VERSION "2.0"
#define MAVLITE_MAX_PAYLOAD_LEN 31
#define MAVLITE_MSG_SPORT_PACKETS_COUNT(LEN) static_cast<uint8_t>(1 + ceilf((LEN-2)/5.0f))
#define MAVPACKED(__Declaration__) __Declaration__ __attribute__((packed))
#define MAV_MSG_ENTRY_FLAG_HAVE_TARGET_COMPONENT 2
#define MAV_MSG_ENTRY_FLAG_HAVE_TARGET_SYSTEM 1
#define MAV_STREAM_ENTRY(stream_name) { GCS_MAVLINK::stream_name, stream_name ## _msgs, ARRAY_SIZE(stream_name ## _msgs) }
#define MAV_STREAM_TERMINATOR { (streams)0, nullptr, 0 }
#define MAV_SYSTEM_ID 1
#define MAX(a,b) (((a) > (b)) ? (a) : (b))
#define MAX(a,b) ((a) >= (b) ? (a) : (b))
#define MAX31865_CONFIG_VALUE (0b11000010)
#define MAX31865_DEBUGGING 0
#define MAX31865_REG_CONFIG_READ 0x00
#define MAX31865_REG_CONFIG_WRITE (MAX31865_REG_CONFIG_READ | MAX31865_REG_WRITE_ADDR_OFFSET)
#define MAX31865_REG_DATA_LSB 0x02
#define MAX31865_REG_DATA_MSB 0x01
#define MAX31865_REG_FAULT_STATUS_READ 0x07
#define MAX31865_REG_FAULT_STATUS_WRITE (MAX31865_REG_FAULT_STATUS_READ | MAX31865_REG_WRITE_ADDR_OFFSET)
#define MAX31865_REG_HIGH_FAULT_THRESH_LSB 0x04
#define MAX31865_REG_HIGH_FAULT_THRESH_MSB 0x03
#define MAX31865_REG_LOW_FAULT_THRESH_LSB 0x06
#define MAX31865_REG_LOW_FAULT_THRESH_MSB 0x05
#define MAX31865_REG_WRITE_ADDR_OFFSET 0x80
#define MAXABITS cast_int(sizeof(int) * CHAR_BIT - 1)
#define MAXALIGN (offsetof(struct cD, u))
#define MAXARGLINE 250
#define MAXARG_A ((1<<SIZE_A)-1)
#define MAXARG_Ax ((1<<SIZE_Ax)-1)
#define MAXARG_B ((1<<SIZE_B)-1)
#define MAXARG_Bx ((1<<SIZE_Bx)-1)
#define MAXARG_C ((1<<SIZE_C)-1)
#define MAXARG_sBx (MAXARG_Bx>>1)
#define MAXASIZE (1u << MAXABITS)
#define MAXBY10 cast(lua_Unsigned, LUA_MAXINTEGER / 10)
#define MAXCCALLS 200
#define MAXFLOAT 3.40282347e+38F
#define MAXHBITS (MAXABITS - 1)
#define MAXINDEXRK (BITRK - 1)
#define MAXINTSIZE 16
#define MAXLASTD cast_int(LUA_MAXINTEGER % 10)
#define MAXNAMELEN 256
#define MAXNUMBER2STR 50
#define MAXREGS 255
#define MAXSECRETLEN 256
#define MAXSIZE (sizeof(size_t) < sizeof(int) ? MAX_SIZET : (size_t)(INT_MAX))
#define MAXSONAR_SERIAL_LV_BAUD_RATE 9600
#define MAXTAGLOOP 2000
#define MAXUNICODE 0x10FFFF
#define MAXUPVAL 127
#define MAXVARS 100
#define MAX_CANON 255
#define MAX_CHANNELS 16
#define MAX_CHANNELS 24
#define MAX_CONFLICTS 10
#define MAX_CONNECTED_MAGS (COMPASS_MAX_UNREG_DEV+COMPASS_MAX_INSTANCES)
#define MAX_EKF_CORES 3
#define MAX_ENDP_LEN 20
#define MAX_FD_PER_BACKEND 256U
#define MAX_FILES 16
#define MAX_FORMAT 32
#define MAX_FPORT_CONSECUTIVE_FRAMES 2
#define MAX_HEAPS 10
#define MAX_ID 0xFC
#define MAX_INPUT 255
#define MAX_INT INT_MAX
#define MAX_IO_SIZE 4096
#define MAX_ITEM (120 + l_mathlim(MAX_10_EXP))
#define MAX_ITERATIONS 50
#define MAX_LMEM ((l_mem)(MAX_LUMEM >> 1))
#define MAX_LUMEM ((lu_mem)(~(lu_mem)0))
#define MAX_NAME_LEN 255
#define MAX_NODE_ID 125
#define MAX_RCIN_CHANNELS 18
#define MAX_READ_DISTANCE_LD06 12.0f
#define MAX_SIZE (sizeof(size_t) < sizeof(lua_Integer) ? MAX_SIZET : (size_t)(LUA_MAXINTEGER))
#define MAX_SIZET ((size_t)(~(size_t)0))
#define MAX_TEXTGEN_LEN 13
#define MAX_YAW_ERROR radians(5)
#define MB_CUR_MAX __locale_mb_cur_max()
#define MB_Debug(fmt,args...) 
#define MB_LEN_MAX _MB_LEN_MAX
#define MB_to_B 1000000
#define MC ((1 << NB) - 1)
#define MCP9600_ADDR_HIGH 0x67
#define MCP9600_ADDR_LOW 0x60
#define MD5_SUPPORT 0
#define MDIOS ((MDIOS_TypeDef *) MDIOS_BASE)
#define MDIOS_BASE (APB2PERIPH_BASE + 0x7800UL)
#define MDIOS_CLRFR_CPERF MDIOS_CLRFR_CPERF_Msk
#define MDIOS_CLRFR_CPERF_Msk (0x1UL << MDIOS_CLRFR_CPERF_Pos)
#define MDIOS_CLRFR_CPERF_Pos (0U)
#define MDIOS_CLRFR_CSERF MDIOS_CLRFR_CSERF_Msk
#define MDIOS_CLRFR_CSERF_Msk (0x1UL << MDIOS_CLRFR_CSERF_Pos)
#define MDIOS_CLRFR_CSERF_Pos (1U)
#define MDIOS_CLRFR_CTERF MDIOS_CLRFR_CTERF_Msk
#define MDIOS_CLRFR_CTERF_Msk (0x1UL << MDIOS_CLRFR_CTERF_Pos)
#define MDIOS_CLRFR_CTERF_Pos (2U)
#define MDIOS_CRDFR_CRDF MDIOS_CRDFR_CRDF_Msk
#define MDIOS_CRDFR_CRDF_Msk (0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)
#define MDIOS_CRDFR_CRDF_Pos (0U)
#define MDIOS_CR_DPC MDIOS_CR_DPC_Msk
#define MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos)
#define MDIOS_CR_DPC_Pos (7U)
#define MDIOS_CR_EIE MDIOS_CR_EIE_Msk
#define MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos)
#define MDIOS_CR_EIE_Pos (3U)
#define MDIOS_CR_EN MDIOS_CR_EN_Msk
#define MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos)
#define MDIOS_CR_EN_Pos (0U)
#define MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk
#define MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)
#define MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)
#define MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)
#define MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)
#define MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)
#define MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)
#define MDIOS_CR_PORT_ADDRESS_Pos (8U)
#define MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk
#define MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos)
#define MDIOS_CR_RDIE_Pos (2U)
#define MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk
#define MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos)
#define MDIOS_CR_WRIE_Pos (1U)
#define MDIOS_CWRFR_CWRF MDIOS_CWRFR_CWRF_Msk
#define MDIOS_CWRFR_CWRF_Msk (0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)
#define MDIOS_CWRFR_CWRF_Pos (0U)
#define MDIOS_RDFR_RDF MDIOS_RDFR_RDF_Msk
#define MDIOS_RDFR_RDF_Msk (0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)
#define MDIOS_RDFR_RDF_Pos (0U)
#define MDIOS_SR_PERF MDIOS_SR_PERF_Msk
#define MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos)
#define MDIOS_SR_PERF_Pos (0U)
#define MDIOS_SR_SERF MDIOS_SR_SERF_Msk
#define MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos)
#define MDIOS_SR_SERF_Pos (1U)
#define MDIOS_SR_TERF MDIOS_SR_TERF_Msk
#define MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos)
#define MDIOS_SR_TERF_Pos (2U)
#define MDIOS_WRFR_WRF MDIOS_WRFR_WRF_Msk
#define MDIOS_WRFR_WRF_Msk (0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)
#define MDIOS_WRFR_WRF_Pos (0U)
#define MEASUREMENT_PAYLOAD_LENGTH 3
#define MEASUREMENT_TIMEOUT_MS 200
#define MEASUREMENT_TIME_MAX_MS 17
#define MEASURE_TIME_USEC 16667
#define MEMCPY(dst,src,len) memcpy(dst,src,len)
#define MEMERRMSG "not enough mem, increase SCR_HEAP_SIZE"
#define MEMMOVE(dst,src,len) memmove(dst,src,len)
#define MEMP_ALIGN_SIZE(x) (LWIP_MEM_ALIGN_SIZE(x))
#define MEMP_DEBUG LWIP_DBG_OFF
#define MEMP_MEM_INIT 0
#define MEMP_MEM_MALLOC 1
#define MEMP_NUM_ALTCP_PCB MEMP_NUM_TCP_PCB
#define MEMP_NUM_API_MSG MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_ARP_QUEUE 30
#define MEMP_NUM_DNS_API_MSG MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_FRAG_PBUF 15
#define MEMP_NUM_IGMP_GROUP 8
#define MEMP_NUM_LOCALHOSTLIST 1
#define MEMP_NUM_MLD6_GROUP 4
#define MEMP_NUM_ND6_QUEUE 20
#define MEMP_NUM_NETBUF 100
#define MEMP_NUM_NETCONN 64
#define MEMP_NUM_NETDB 1
#define MEMP_NUM_NETIFAPI_MSG MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_PBUF 64
#define MEMP_NUM_PPPOE_INTERFACES 1
#define MEMP_NUM_PPPOL2TP_INTERFACES 1
#define MEMP_NUM_PPPOS_INTERFACES MEMP_NUM_PPP_PCB
#define MEMP_NUM_PPP_API_MSG 5
#define MEMP_NUM_PPP_PCB 1
#define MEMP_NUM_RAW_PCB 3
#define MEMP_NUM_REASSDATA IP_REASS_MAX_PBUFS
#define MEMP_NUM_SELECT_CB 4
#define MEMP_NUM_SOCKET_SETGETSOCKOPT_DATA MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_SYS_TIMEOUT 17
#define MEMP_NUM_TCPIP_MSG_API 16
#define MEMP_NUM_TCPIP_MSG_INPKT 16
#define MEMP_NUM_TCP_PCB 5
#define MEMP_NUM_TCP_PCB_LISTEN 8
#define MEMP_NUM_TCP_SEG 16
#define MEMP_NUM_UDP_PCB 8
#define MEMP_OVERFLOW_CHECK 0
#define MEMP_SANITY_CHECK 0
#define MEMP_SIZE 0
#define MEMP_STATS 0
#define MEMP_STATS_DEC(x,i) 
#define MEMP_STATS_DISPLAY(i) 
#define MEMP_STATS_GET(x,i) 0
#define MEMP_USE_CUSTOM_POOLS 0
#define MEM_ALIGNMENT 4U
#define MEM_ALIGN_MASK(a) ((size_t)(a) - 1U)
#define MEM_ALIGN_NEXT(p,a) MEM_ALIGN_PREV((size_t)(p) + MEM_ALIGN_MASK(a), (a))
#define MEM_ALIGN_PREV(p,a) ((size_t)(p) & ~MEM_ALIGN_MASK(a))
#define MEM_DEBUG LWIP_DBG_OFF
#define MEM_IS_ALIGNED(p,a) (((size_t)(p) & MEM_ALIGN_MASK(a)) == 0U)
#define MEM_IS_VALID_ALIGNMENT(a) (((size_t)(a) != 0U) && (((size_t)(a) & ((size_t)(a) - 1U)) == 0U))
#define MEM_LIBC_MALLOC 1
#define MEM_LIBC_STATSHELPER_SIZE 0
#define MEM_OVERFLOW_CHECK 0
#define MEM_SANITY_CHECK 0
#define MEM_SANITY_OFFSET 0
#define MEM_SANITY_OVERHEAD 0
#define MEM_SIZE 10240
#define MEM_SIZE_F SZT_F
#define MEM_STATS 0
#define MEM_STATS_AVAIL(x,y) 
#define MEM_STATS_DEC_USED(x,y) 
#define MEM_STATS_DEC_USED_LOCKED(x,y) SYS_ARCH_LOCKED(MEM_STATS_DEC_USED(x, y))
#define MEM_STATS_DISPLAY() 
#define MEM_STATS_INC(x) 
#define MEM_STATS_INC_LOCKED(x) SYS_ARCH_LOCKED(MEM_STATS_INC(x))
#define MEM_STATS_INC_USED(x,y) 
#define MEM_STATS_INC_USED_LOCKED(x,y) SYS_ARCH_LOCKED(MEM_STATS_INC_USED(x, y))
#define MEM_USE_POOLS 0
#define MEM_USE_POOLS_TRY_BIGGER_POOL 0
#define MESSAGE_LENGTH_LD06 47
#define METRES_TO_FEET 3.280839895013123
#define MHZ (1000U*1000U)
#define MIB2_COPY_SYSUPTIME_TO(ptrToVal) 
#define MIB2_INIT_NETIF(netif,type,speed) 
#define MIB2_STATS 0
#define MIB2_STATS_INC(x) 
#define MIB2_STATS_NETIF_ADD(n,x,val) 
#define MIB2_STATS_NETIF_INC(n,x) 
#define MICROSEC_PER_MINUTE 60000000
#define MIN(a,b) (((a) < (b)) ? (a) : (b))
#define MIN(a,b) ((a) <= (b) ? (a) : (b))
#define MINSIGSTKSZ 2048
#define MINSIZEARRAY 4
#define MINSTRTABSIZE 128
#define MIN_DELAY_SET_RESET 50
#define MIN_FRAME_SIZE 12
#define MIN_LOOP_TIME_REMAINING_FOR_MESSAGE_WRITE_US 50
#define MIN_RCIN_CHANNELS 5
#define MIN_READ_DISTANCE_LD06 0.02f
#define MIX_UPDATE(a,b) do { if ((a) != (b)) { a = b; changed = true; }} while (0)
#define MLD6_STATS 0
#define MLD6_STATS_DISPLAY() 
#define MLD6_STATS_INC(x) 
#define MLX90614_BROADCASTADDR 0
#define MLX90614_I2CDEFAULTADDR 0x5A
#define MLX90614_RAWIR1 0x04
#define MLX90614_RAWIR2 0x05
#define MLX90614_TA 0x06
#define MLX90614_TOBJ1 0x07
#define MLX90614_TOBJ2 0x08
#define MMC5983_ID 0x30
#define MMCSD_BLOCK_SIZE 512U
#define MMCSD_CID_MMC_CRC_SLICE 7U, 1U
#define MMCSD_CID_MMC_MDT_M_SLICE 15U, 12U
#define MMCSD_CID_MMC_MDT_Y_SLICE 11U, 8U
#define MMCSD_CID_MMC_MID_SLICE 127U, 120U
#define MMCSD_CID_MMC_OID_SLICE 119U, 104U
#define MMCSD_CID_MMC_PNM0_SLICE 63U, 56U
#define MMCSD_CID_MMC_PNM1_SLICE 71U, 64U
#define MMCSD_CID_MMC_PNM2_SLICE 79U, 72U
#define MMCSD_CID_MMC_PNM3_SLICE 87U, 80U
#define MMCSD_CID_MMC_PNM4_SLICE 95U, 88U
#define MMCSD_CID_MMC_PNM5_SLICE 103U, 96U
#define MMCSD_CID_MMC_PRV_M_SLICE 51U, 48U
#define MMCSD_CID_MMC_PRV_N_SLICE 55U, 52U
#define MMCSD_CID_MMC_PSN_SLICE 47U, 16U
#define MMCSD_CID_SDC_CRC_SLICE 7U, 1U
#define MMCSD_CID_SDC_MDT_M_SLICE 11U, 8U
#define MMCSD_CID_SDC_MDT_Y_SLICE 19U, 12U
#define MMCSD_CID_SDC_MID_SLICE 127U, 120U
#define MMCSD_CID_SDC_OID_SLICE 119U, 104U
#define MMCSD_CID_SDC_PNM0_SLICE 71U, 64U
#define MMCSD_CID_SDC_PNM1_SLICE 79U, 72U
#define MMCSD_CID_SDC_PNM2_SLICE 87U, 80U
#define MMCSD_CID_SDC_PNM3_SLICE 95U, 88U
#define MMCSD_CID_SDC_PNM4_SLICE 103U, 96U
#define MMCSD_CID_SDC_PRV_M_SLICE 59U, 56U
#define MMCSD_CID_SDC_PRV_N_SLICE 63U, 60U
#define MMCSD_CID_SDC_PSN_SLICE 55U, 24U
#define MMCSD_CMD8_PATTERN 0x000001AAU
#define MMCSD_CMD_ALL_SEND_CID 2U
#define MMCSD_CMD_APP_CMD 55U
#define MMCSD_CMD_APP_OP_COND 41U
#define MMCSD_CMD_ERASE 38U
#define MMCSD_CMD_ERASE_RW_BLK_END 33U
#define MMCSD_CMD_ERASE_RW_BLK_START 32U
#define MMCSD_CMD_GO_IDLE_STATE 0U
#define MMCSD_CMD_INIT 1U
#define MMCSD_CMD_LOCK_UNLOCK 42U
#define MMCSD_CMD_READ_MULTIPLE_BLOCK 18U
#define MMCSD_CMD_READ_OCR 58U
#define MMCSD_CMD_READ_SINGLE_BLOCK 17U
#define MMCSD_CMD_SEL_DESEL_CARD 7U
#define MMCSD_CMD_SEND_CID 10U
#define MMCSD_CMD_SEND_CSD 9U
#define MMCSD_CMD_SEND_EXT_CSD MMCSD_CMD_SEND_IF_COND
#define MMCSD_CMD_SEND_IF_COND 8U
#define MMCSD_CMD_SEND_RELATIVE_ADDR 3U
#define MMCSD_CMD_SEND_STATUS 13U
#define MMCSD_CMD_SET_BLOCKLEN 16U
#define MMCSD_CMD_SET_BLOCK_COUNT 23U
#define MMCSD_CMD_SET_BUS_WIDTH 6U
#define MMCSD_CMD_SET_RELATIVE_ADDR MMCSD_CMD_SEND_RELATIVE_ADDR
#define MMCSD_CMD_STOP_TRANSMISSION 12U
#define MMCSD_CMD_SWITCH MMCSD_CMD_SET_BUS_WIDTH
#define MMCSD_CMD_WRITE_BLOCK 24U
#define MMCSD_CMD_WRITE_MULTIPLE_BLOCK 25U
#define MMCSD_CSD_10_CCC_SLICE MMCSD_CSD_20_CCC_SLICE
#define MMCSD_CSD_10_COPY_SLICE MMCSD_CSD_20_COPY_SLICE
#define MMCSD_CSD_10_CRC_SLICE MMCSD_CSD_20_CRC_SLICE
#define MMCSD_CSD_10_CSD_STRUCTURE_SLICE MMCSD_CSD_20_CSD_STRUCTURE_SLICE
#define MMCSD_CSD_10_C_SIZE_MULT_SLICE 49U, 47U
#define MMCSD_CSD_10_C_SIZE_SLICE 73U, 62U
#define MMCSD_CSD_10_DSR_IMP_SLICE MMCSD_CSD_20_DSR_IMP_SLICE
#define MMCSD_CSD_10_ERASE_BLK_EN_SLICE MMCSD_CSD_20_ERASE_BLK_EN_SLICE
#define MMCSD_CSD_10_ERASE_SECTOR_SIZE_SLICE MMCSD_CSD_20_ERASE_SECTOR_SIZE_SLICE
#define MMCSD_CSD_10_FILE_FORMAT_GRP_SLICE MMCSD_CSD_20_FILE_FORMAT_GRP_SLICE
#define MMCSD_CSD_10_FILE_FORMAT_SLICE MMCSD_CSD_20_FILE_FORMAT_SLICE
#define MMCSD_CSD_10_NSAC_SLICE MMCSD_CSD_20_NSAC_SLICE
#define MMCSD_CSD_10_PERM_WRITE_PROTECT_SLICE MMCSD_CSD_20_PERM_WRITE_PROTECT_SLICE
#define MMCSD_CSD_10_R2W_FACTOR_SLICE MMCSD_CSD_20_R2W_FACTOR_SLICE
#define MMCSD_CSD_10_READ_BLK_MISALIGN_SLICE MMCSD_CSD_20_READ_BLK_MISALIGN_SLICE
#define MMCSD_CSD_10_READ_BL_LEN_SLICE 83U, 80U
#define MMCSD_CSD_10_READ_BL_PARTIAL_SLICE MMCSD_CSD_20_READ_BL_PARTIAL_SLICE
#define MMCSD_CSD_10_TAAC_SLICE MMCSD_CSD_20_TAAC_SLICE
#define MMCSD_CSD_10_TMP_WRITE_PROTECT_SLICE MMCSD_CSD_20_TMP_WRITE_PROTECT_SLICE
#define MMCSD_CSD_10_TRANS_SPEED_SLICE MMCSD_CSD_20_TRANS_SPEED_SLICE
#define MMCSD_CSD_10_VDD_R_CURR_MAX_SLICE 58U, 56U
#define MMCSD_CSD_10_VDD_R_CURR_MIX_SLICE 61U, 59U
#define MMCSD_CSD_10_VDD_W_CURR_MAX_SLICE 52U, 50U
#define MMCSD_CSD_10_VDD_W_CURR_MIN_SLICE 55U, 53U
#define MMCSD_CSD_10_WP_GRP_ENABLE_SLICE MMCSD_CSD_20_WP_GRP_ENABLE_SLICE
#define MMCSD_CSD_10_WP_GRP_SIZE_SLICE MMCSD_CSD_20_WP_GRP_SIZE_SLICE
#define MMCSD_CSD_10_WRITE_BLK_MISALIGN_SLICE MMCSD_CSD_20_WRITE_BLK_MISALIGN_SLICE
#define MMCSD_CSD_10_WRITE_BL_LEN_SLICE MMCSD_CSD_20_WRITE_BL_LEN_SLICE
#define MMCSD_CSD_10_WRITE_BL_PARTIAL_SLICE MMCSD_CSD_20_WRITE_BL_PARTIAL_SLICE
#define MMCSD_CSD_20_CCC_SLICE 95U, 84U
#define MMCSD_CSD_20_COPY_SLICE 14U, 14U
#define MMCSD_CSD_20_CRC_SLICE 7U, 1U
#define MMCSD_CSD_20_CSD_STRUCTURE_SLICE 127U, 126U
#define MMCSD_CSD_20_C_SIZE_SLICE 69U, 48U
#define MMCSD_CSD_20_DSR_IMP_SLICE 76U, 76U
#define MMCSD_CSD_20_ERASE_BLK_EN_SLICE 46U, 46U
#define MMCSD_CSD_20_ERASE_SECTOR_SIZE_SLICE 45U, 39U
#define MMCSD_CSD_20_FILE_FORMAT_GRP_SLICE 15U, 15U
#define MMCSD_CSD_20_FILE_FORMAT_SLICE 11U, 10U
#define MMCSD_CSD_20_NSAC_SLICE 111U, 104U
#define MMCSD_CSD_20_PERM_WRITE_PROTECT_SLICE 13U, 13U
#define MMCSD_CSD_20_R2W_FACTOR_SLICE 28U, 26U
#define MMCSD_CSD_20_READ_BLK_MISALIGN_SLICE 77U, 77U
#define MMCSD_CSD_20_READ_BL_LEN_SLICE 83U, 80U
#define MMCSD_CSD_20_READ_BL_PARTIAL_SLICE 79U, 79U
#define MMCSD_CSD_20_TAAC_SLICE 119U, 112U
#define MMCSD_CSD_20_TMP_WRITE_PROTECT_SLICE 12U, 12U
#define MMCSD_CSD_20_TRANS_SPEED_SLICE 103U, 96U
#define MMCSD_CSD_20_WP_GRP_ENABLE_SLICE 31U, 31U
#define MMCSD_CSD_20_WP_GRP_SIZE_SLICE 38U, 32U
#define MMCSD_CSD_20_WRITE_BLK_MISALIGN_SLICE 78U, 78U
#define MMCSD_CSD_20_WRITE_BL_LEN_SLICE 25U, 12U
#define MMCSD_CSD_20_WRITE_BL_PARTIAL_SLICE 21U, 21U
#define MMCSD_CSD_MMC_CCC_SLICE 95U, 84U
#define MMCSD_CSD_MMC_CONTENT_PROT_APP_SLICE 16U, 16U
#define MMCSD_CSD_MMC_COPY_SLICE 14U, 14U
#define MMCSD_CSD_MMC_CRC_SLICE 7U, 1U
#define MMCSD_CSD_MMC_CSD_STRUCTURE_SLICE 127U, 126U
#define MMCSD_CSD_MMC_C_SIZE_MULT_SLICE 49U, 47U
#define MMCSD_CSD_MMC_C_SIZE_SLICE 73U, 62U
#define MMCSD_CSD_MMC_DEFAULT_ECC_SLICE 30U, 29U
#define MMCSD_CSD_MMC_DSR_IMP_SLICE 76U, 76U
#define MMCSD_CSD_MMC_ECC_SLICE 9U, 8U
#define MMCSD_CSD_MMC_ERASE_GRP_MULT_SLICE 41U, 37U
#define MMCSD_CSD_MMC_ERASE_GRP_SIZE_SLICE 46U, 42U
#define MMCSD_CSD_MMC_FILE_FORMAT_GRP_SLICE 15U, 15U
#define MMCSD_CSD_MMC_FILE_FORMAT_SLICE 11U, 10U
#define MMCSD_CSD_MMC_NSAC_SLICE 111U, 104U
#define MMCSD_CSD_MMC_PERM_WRITE_PROTECT_SLICE 13U, 13U
#define MMCSD_CSD_MMC_R2W_FACTOR_SLICE 28U, 26U
#define MMCSD_CSD_MMC_READ_BLK_MISALIGN_SLICE 77U, 77U
#define MMCSD_CSD_MMC_READ_BL_LEN_SLICE 83U, 80U
#define MMCSD_CSD_MMC_READ_BL_PARTIAL_SLICE 79U, 79U
#define MMCSD_CSD_MMC_SPEC_VERS_SLICE 125U, 122U
#define MMCSD_CSD_MMC_TAAC_SLICE 119U, 112U
#define MMCSD_CSD_MMC_TMP_WRITE_PROTECT_SLICE 12U, 12U
#define MMCSD_CSD_MMC_TRAN_SPEED_SLICE 103U, 96U
#define MMCSD_CSD_MMC_VDD_R_CURR_MAX_SLICE 58U, 56U
#define MMCSD_CSD_MMC_VDD_R_CURR_MIN_SLICE 61U, 59U
#define MMCSD_CSD_MMC_VDD_W_CURR_MAX_SLICE 52U, 50U
#define MMCSD_CSD_MMC_VDD_W_CURR_MIN_SLICE 55U, 53U
#define MMCSD_CSD_MMC_WP_GRP_ENABLE_SLICE 31U, 31U
#define MMCSD_CSD_MMC_WP_GRP_SIZE_SLICE 36U, 32U
#define MMCSD_CSD_MMC_WRITE_BLK_MISALIGN_SLICE 78U, 78U
#define MMCSD_CSD_MMC_WRITE_BL_LEN_SLICE 25U, 22U
#define MMCSD_CSD_MMC_WRITE_BL_PARTIAL_SLICE 21U, 21U
#define MMCSD_R1_ERROR(r1) (((r1) & MMCSD_R1_ERROR_MASK) != 0U)
#define MMCSD_R1_ERROR_MASK 0xFDFFE008U
#define MMCSD_R1_IS_CARD_LOCKED(r1) ((((r1) >> 21U) & 1U) != 0U)
#define MMCSD_R1_STS(r1) (((r1) >> 9U) & 15U)
#define MMCSD_STS_DATA 5U
#define MMCSD_STS_DIS 8U
#define MMCSD_STS_IDENT 2U
#define MMCSD_STS_IDLE 0U
#define MMCSD_STS_PRG 7U
#define MMCSD_STS_RCV 6U
#define MMCSD_STS_READY 1U
#define MMCSD_STS_STBY 3U
#define MMCSD_STS_TRAN 4U
#define MMC_IDLE_TIMEOUT_MS 1000
#define MMC_USE_MUTUAL_EXCLUSION TRUE
#define MM_DEBUG_LEVEL 0
#define MODE_ACRO_ENABLED 1
#define MODE_AUTOROTATE_ENABLED 0
#define MODE_AUTO_ENABLED 1
#define MODE_BRAKE_ENABLED 1
#define MODE_CHANNEL 8
#define MODE_CIRCLE_ENABLED 1
#define MODE_DOCK_ENABLED AC_PRECLAND_ENABLED
#define MODE_DRIFT_ENABLED 1
#define MODE_FLIP_ENABLED 1
#define MODE_FLOWHOLD_ENABLED AP_OPTICALFLOW_ENABLED
#define MODE_FOLLOW_ENABLED 1
#define MODE_FOLLOW_ENABLED AP_FOLLOW_ENABLED
#define MODE_GUIDED_ENABLED 1
#define MODE_GUIDED_NOGPS_ENABLED 1
#define MODE_LOITER_ENABLED 1
#define MODE_NORM 0x0000
#define MODE_POSHOLD_ENABLED 1
#define MODE_REG_CONTINOUS_MODE (0 << 0)
#define MODE_REG_SINGLE_MODE (1 << 0)
#define MODE_RTL_ENABLED 1
#define MODE_SMARTRTL_ENABLED 1
#define MODE_SPORT_ENABLED 0
#define MODE_SYSTEMID_ENABLED HAL_LOGGING_ENABLED
#define MODE_THROW_ENABLED 1
#define MODE_TURTLE_ENABLED HAL_DSHOT_ENABLED && FRAME_CONFIG != HELI_FRAME
#define MODE_ZIGZAG_ENABLED 1
#define MODIFIER_GAIN 1.5f
#define MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
#define MONITOR_THD_WA_SIZE 1024
#define MONOCYPHER_ARGON2_ENABLE 0
#define MONOCYPHER_H 
#define MOTOR_ACTIVE_TIMEOUT 1000
#define MOTOR_CLASS AP_MotorsMulticopter
#define MOTOR_TEST_TIMEOUT_SEC 600
#define MOVING_AVERAGE_WEIGHT 0.20f
#define MPPE_SUPPORT 0
#define MPPT_OUTPUTENABLE_ID 240
#define MPPT_OUTPUTENABLE_REQUEST_ID 240
#define MPPT_OUTPUTENABLE_REQUEST_MAX_SIZE 1
#define MPPT_OUTPUTENABLE_REQUEST_SIGNATURE (0xEA251F2A6DD1D8A5ULL)
#define MPPT_OUTPUTENABLE_RESPONSE_ID 240
#define MPPT_OUTPUTENABLE_RESPONSE_MAX_SIZE 1
#define MPPT_OUTPUTENABLE_RESPONSE_SIGNATURE (0xEA251F2A6DD1D8A5ULL)
#define MPPT_OUTPUTENABLE_SIGNATURE (0xEA251F2A6DD1D8A5ULL)
#define MPPT_STREAM_ID 20009
#define MPPT_STREAM_MAX_SIZE 14
#define MPPT_STREAM_OC_FAULT 4
#define MPPT_STREAM_OT_FAULT 8
#define MPPT_STREAM_OV_FAULT 1
#define MPPT_STREAM_SIGNATURE (0xDD7096B255FB6358ULL)
#define MPPT_STREAM_UV_FAULT 2
#define MPU ((MPU_Type *) MPU_BASE )
#define MPU6000ES_REV_C4 0x14
#define MPU6000ES_REV_C5 0x15
#define MPU6000ES_REV_D6 0x16
#define MPU6000ES_REV_D7 0x17
#define MPU6000ES_REV_D8 0x18
#define MPU6000_REV_C4 0x54
#define MPU6000_REV_C5 0x55
#define MPU6000_REV_D6 0x56
#define MPU6000_REV_D7 0x57
#define MPU6000_REV_D8 0x58
#define MPU6000_REV_D9 0x59
#define MPUREG_ACCEL_CONFIG 0x1C
#define MPUREG_ACCEL_XOUT_H 0x3B
#define MPUREG_ACCEL_XOUT_L 0x3C
#define MPUREG_ACCEL_YOUT_H 0x3D
#define MPUREG_ACCEL_YOUT_L 0x3E
#define MPUREG_ACCEL_ZOUT_H 0x3F
#define MPUREG_ACCEL_ZOUT_L 0x40
#define MPUREG_ACC_OFF_X_H 0x77
#define MPUREG_ACC_OFF_X_L 0x78
#define MPUREG_ACC_OFF_Y_H 0x7a
#define MPUREG_ACC_OFF_Y_L 0x7b
#define MPUREG_ACC_OFF_Z_H 0x7d
#define MPUREG_ACC_OFF_Z_L 0x7e
#define MPUREG_BANK_SEL 0x6D
#define MPUREG_CONFIG 0x1A
#define MPUREG_CONFIG_EXT_SYNC_AX 0x05
#define MPUREG_CONFIG_EXT_SYNC_AY 0x06
#define MPUREG_CONFIG_EXT_SYNC_AZ 0x07
#define MPUREG_CONFIG_EXT_SYNC_GX 0x02
#define MPUREG_CONFIG_EXT_SYNC_GY 0x03
#define MPUREG_CONFIG_EXT_SYNC_GZ 0x04
#define MPUREG_CONFIG_EXT_SYNC_SHIFT 3
#define MPUREG_CONFIG_FIFO_MODE_STOP 0x40
#define MPUREG_DMP_CFG_1 0x70
#define MPUREG_DMP_CFG_2 0x71
#define MPUREG_EXT_SENS_DATA_00 0x49
#define MPUREG_FIFO_COUNTH 0x72
#define MPUREG_FIFO_COUNTL 0x73
#define MPUREG_FIFO_EN 0x23
#define MPUREG_FIFO_R_W 0x74
#define MPUREG_GYRO_CONFIG 0x1B
#define MPUREG_GYRO_XOUT_H 0x43
#define MPUREG_GYRO_XOUT_L 0x44
#define MPUREG_GYRO_YOUT_H 0x45
#define MPUREG_GYRO_YOUT_L 0x46
#define MPUREG_GYRO_ZOUT_H 0x47
#define MPUREG_GYRO_ZOUT_L 0x48
#define MPUREG_I2C_MST_CTRL 0x24
#define MPUREG_I2C_MST_DELAY_CTRL 0x67
#define MPUREG_I2C_SLV0_ADDR 0x25
#define MPUREG_I2C_SLV0_DO 0x63
#define MPUREG_I2C_SLV1_ADDR 0x28
#define MPUREG_I2C_SLV2_ADDR 0x2B
#define MPUREG_I2C_SLV3_ADDR 0x2E
#define MPUREG_I2C_SLV4_CTRL 0x34
#define MPUREG_ICM_UNDOC1 0x11
#define MPUREG_ICM_UNDOC1_VALUE 0xc9
#define MPUREG_INT_ENABLE 0x38
#define MPUREG_INT_PIN_CFG 0x37
#define MPUREG_INT_STATUS 0x3A
#define MPUREG_MEM_R_W 0x6F
#define MPUREG_MEM_START_ADDR 0x6E
#define MPUREG_MOT_DUR 0x20
#define MPUREG_MOT_THR 0x1F
#define MPUREG_PRODUCT_ID 0x0C
#define MPUREG_PWR_MGMT_1 0x6B
#define MPUREG_PWR_MGMT_2 0x6C
#define MPUREG_SIGNAL_PATH_RESET 0x68
#define MPUREG_SMPLRT_1000HZ 0x00
#define MPUREG_SMPLRT_100HZ 0x09
#define MPUREG_SMPLRT_200HZ 0x04
#define MPUREG_SMPLRT_250HZ 0x03
#define MPUREG_SMPLRT_500HZ 0x01
#define MPUREG_SMPLRT_50HZ 0x13
#define MPUREG_SMPLRT_DIV 0x19
#define MPUREG_TEMP_OUT_H 0x41
#define MPUREG_TEMP_OUT_L 0x42
#define MPUREG_USER_CTRL 0x6A
#define MPUREG_WHOAMI 0x75
#define MPUREG_XA_OFFS_H 0x06
#define MPUREG_XA_OFFS_L 0x07
#define MPUREG_XG_OFFS_TC 0x00
#define MPUREG_XG_OFFS_USRH 0x13
#define MPUREG_XG_OFFS_USRL 0x14
#define MPUREG_X_FINE_GAIN 0x03
#define MPUREG_YA_OFFS_H 0x08
#define MPUREG_YA_OFFS_L 0x09
#define MPUREG_YG_OFFS_TC 0x01
#define MPUREG_YG_OFFS_USRH 0x15
#define MPUREG_YG_OFFS_USRL 0x16
#define MPUREG_Y_FINE_GAIN 0x04
#define MPUREG_ZA_OFFS_H 0x0A
#define MPUREG_ZA_OFFS_L 0x0B
#define MPUREG_ZG_OFFS_TC 0x02
#define MPUREG_ZG_OFFS_USRH 0x17
#define MPUREG_ZG_OFFS_USRL 0x18
#define MPUREG_ZRMOT_DUR 0x22
#define MPUREG_ZRMOT_THR 0x21
#define MPUREG_Z_FINE_GAIN 0x05
#define MPUV7M_H 
#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define MPU_CTRL_ENABLE (1U << 0U)
#define MPU_CTRL_ENABLE_Msk (1UL )
#define MPU_CTRL_ENABLE_Pos 0U
#define MPU_CTRL_HFNMIENA (1U << 1U)
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
#define MPU_CTRL_HFNMIENA_Pos 1U
#define MPU_CTRL_PRIVDEFENA (1U << 2U)
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
#define MPU_CTRL_PRIVDEFENA_Pos 2U
#define MPU_FIFO_BUFFER_LEN 8
#define MPU_FIFO_FASTSAMPLE_DEFAULT 1
#define MPU_H 
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
#define MPU_RASR_AP_Pos 24U
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
#define MPU_RASR_ATTRS_Pos 16U
#define MPU_RASR_ATTR_AP(n) ((n) << 24U)
#define MPU_RASR_ATTR_AP_MASK (7U << 24U)
#define MPU_RASR_ATTR_AP_NA_NA (0U << 24U)
#define MPU_RASR_ATTR_AP_RO_NA (5U << 24U)
#define MPU_RASR_ATTR_AP_RO_RO (6U << 24U)
#define MPU_RASR_ATTR_AP_RW_NA (1U << 24U)
#define MPU_RASR_ATTR_AP_RW_RO (2U << 24U)
#define MPU_RASR_ATTR_AP_RW_RW (3U << 24U)
#define MPU_RASR_ATTR_B (1U << 16U)
#define MPU_RASR_ATTR_C (1U << 17U)
#define MPU_RASR_ATTR_CACHEABLE_WB_NWA (MPU_RASR_ATTR_TEX(0) | MPU_RASR_ATTR_B | MPU_RASR_ATTR_C)
#define MPU_RASR_ATTR_CACHEABLE_WB_WA (MPU_RASR_ATTR_TEX(1) | MPU_RASR_ATTR_B | MPU_RASR_ATTR_C)
#define MPU_RASR_ATTR_CACHEABLE_WT_NWA (MPU_RASR_ATTR_TEX(0) | MPU_RASR_ATTR_C)
#define MPU_RASR_ATTR_NON_CACHEABLE (MPU_RASR_ATTR_TEX(1))
#define MPU_RASR_ATTR_NON_SHARED_DEVICE (MPU_RASR_ATTR_TEX(2))
#define MPU_RASR_ATTR_S (1U << 18U)
#define MPU_RASR_ATTR_SHARED_DEVICE (MPU_RASR_ATTR_TEX(0) | MPU_RASR_ATTR_B)
#define MPU_RASR_ATTR_STRONGLY_ORDERED (MPU_RASR_ATTR_TEX(0))
#define MPU_RASR_ATTR_TEX(n) ((n) << 19U)
#define MPU_RASR_ATTR_TEX_MASK (7U << 19U)
#define MPU_RASR_ATTR_XN (1U << 28U)
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
#define MPU_RASR_B_Pos 16U
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
#define MPU_RASR_C_Pos 17U
#define MPU_RASR_ENABLE (1U << 0U)
#define MPU_RASR_ENABLE_Msk (1UL )
#define MPU_RASR_ENABLE_Pos 0U
#define MPU_RASR_SIZE(n) ((n) << 1U)
#define MPU_RASR_SIZE_128 MPU_RASR_SIZE(6U)
#define MPU_RASR_SIZE_128K MPU_RASR_SIZE(16U)
#define MPU_RASR_SIZE_128M MPU_RASR_SIZE(26U)
#define MPU_RASR_SIZE_16K MPU_RASR_SIZE(13U)
#define MPU_RASR_SIZE_16M MPU_RASR_SIZE(23U)
#define MPU_RASR_SIZE_1G MPU_RASR_SIZE(29U)
#define MPU_RASR_SIZE_1K MPU_RASR_SIZE(9U)
#define MPU_RASR_SIZE_1M MPU_RASR_SIZE(19U)
#define MPU_RASR_SIZE_256 MPU_RASR_SIZE(7U)
#define MPU_RASR_SIZE_256K MPU_RASR_SIZE(17U)
#define MPU_RASR_SIZE_256M MPU_RASR_SIZE(27U)
#define MPU_RASR_SIZE_2G MPU_RASR_SIZE(30U)
#define MPU_RASR_SIZE_2K MPU_RASR_SIZE(10U)
#define MPU_RASR_SIZE_2M MPU_RASR_SIZE(20U)
#define MPU_RASR_SIZE_32 MPU_RASR_SIZE(4U)
#define MPU_RASR_SIZE_32K MPU_RASR_SIZE(14U)
#define MPU_RASR_SIZE_32M MPU_RASR_SIZE(24U)
#define MPU_RASR_SIZE_4G MPU_RASR_SIZE(31U)
#define MPU_RASR_SIZE_4K MPU_RASR_SIZE(11U)
#define MPU_RASR_SIZE_4M MPU_RASR_SIZE(21U)
#define MPU_RASR_SIZE_512 MPU_RASR_SIZE(8U)
#define MPU_RASR_SIZE_512K MPU_RASR_SIZE(18U)
#define MPU_RASR_SIZE_512M MPU_RASR_SIZE(28U)
#define MPU_RASR_SIZE_64 MPU_RASR_SIZE(5U)
#define MPU_RASR_SIZE_64K MPU_RASR_SIZE(15U)
#define MPU_RASR_SIZE_64M MPU_RASR_SIZE(25U)
#define MPU_RASR_SIZE_8K MPU_RASR_SIZE(12U)
#define MPU_RASR_SIZE_8M MPU_RASR_SIZE(22U)
#define MPU_RASR_SIZE_MASK (31U << 1U)
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
#define MPU_RASR_SIZE_Pos 1U
#define MPU_RASR_SRD(n) ((n) << 8U)
#define MPU_RASR_SRD_ALL (0U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB0 (1U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB1 (2U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB2 (4U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB3 (8U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB4 (16U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB5 (32U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB6 (64U << 8U)
#define MPU_RASR_SRD_DISABLE_SUB7 (128U << 8U)
#define MPU_RASR_SRD_MASK (255U << 8U)
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
#define MPU_RASR_SRD_Pos 8U
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
#define MPU_RASR_S_Pos 18U
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
#define MPU_RASR_TEX_Pos 19U
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
#define MPU_RASR_XN_Pos 28U
#define MPU_RBAR_ADDR(n) ((n) << 5U)
#define MPU_RBAR_ADDR_MASK 0xFFFFFFE0U
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
#define MPU_RBAR_ADDR_Pos 5U
#define MPU_RBAR_REGION(n) ((n) << 0U)
#define MPU_RBAR_REGION_MASK (15U << 0U)
#define MPU_RBAR_REGION_Msk (0xFUL )
#define MPU_RBAR_REGION_Pos 0U
#define MPU_RBAR_VALID (1U << 4U)
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
#define MPU_RBAR_VALID_Pos 4U
#define MPU_REGION_0 0U
#define MPU_REGION_1 1U
#define MPU_REGION_2 2U
#define MPU_REGION_3 3U
#define MPU_REGION_4 4U
#define MPU_REGION_5 5U
#define MPU_REGION_6 6U
#define MPU_REGION_7 7U
#define MPU_RNR_REGION(n) ((n) << 0U)
#define MPU_RNR_REGION_MASK (255U << 0U)
#define MPU_RNR_REGION_Msk (0xFFUL )
#define MPU_RNR_REGION_Pos 0U
#define MPU_SAMPLE_SIZE 14
#define MPU_TYPE_DREGION(n) (((n) >> 8U) & 255U)
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
#define MPU_TYPE_DREGION_Pos 8U
#define MPU_TYPE_IREGION(n) (((n) >> 16U) & 255U)
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
#define MPU_TYPE_IREGION_Pos 16U
#define MPU_TYPE_RALIASES 4U
#define MPU_TYPE_SEPARATED (1U << 0U)
#define MPU_TYPE_SEPARATE_Msk (1UL )
#define MPU_TYPE_SEPARATE_Pos 0U
#define MPU_WHOAMI_20601 0xac
#define MPU_WHOAMI_20602 0x12
#define MPU_WHOAMI_20608D 0xae
#define MPU_WHOAMI_20608G 0xaf
#define MPU_WHOAMI_6000 0x68
#define MPU_WHOAMI_6500 0x70
#define MPU_WHOAMI_ICM20689 0x98
#define MPU_WHOAMI_ICM20789 0x03
#define MPU_WHOAMI_ICM20789_R1 0x02
#define MPU_WHOAMI_MPU9250 0x71
#define MPU_WHOAMI_MPU9255 0x73
#define MR72_MAX_RANGE_M 50.0f
#define MR72_MIN_RANGE_M 0.2f
#define MS2RTC(freq,msec) (rtcnt_t)((((freq) + 999UL) / 1000UL) * (msec))
#define MS4525D0_I2C_ADDR1 0x28
#define MS4525D0_I2C_ADDR2 0x36
#define MS4525D0_I2C_ADDR3 0x46
#define MS5525D0_I2C_ADDR_1 0x76
#define MS5525D0_I2C_ADDR_2 0x77
#define MSCHAP_SUPPORT 0
#define MSG_CTRUNC 0x08
#define MSG_DONTWAIT 0x08
#define MSG_MORE 0x10
#define MSG_NOSIGNAL 0x20
#define MSG_OK (msg_t)0
#define MSG_OOB 0x04
#define MSG_PEEK 0x01
#define MSG_RESET (msg_t)-2
#define MSG_TIMEOUT (msg_t)-1
#define MSG_TRUNC 0x04
#define MSG_TYPE_FROM_ID(x) ((uint16_t)(((x) >> 8U) & 0xFFFFU))
#define MSG_WAITALL 0x02
#define MSP2_IS_SENSOR_MESSAGE(x) ((x) >= 0x1F00U && (x) <= 0x1FFFU)
#define MSP2_SENSOR_AIRSPEED 0x1F06
#define MSP2_SENSOR_BAROMETER 0x1F05
#define MSP2_SENSOR_COMPASS 0x1F04
#define MSP2_SENSOR_GPS 0x1F03
#define MSP2_SENSOR_OPTIC_FLOW 0x1F02
#define MSP2_SENSOR_RANGEFINDER 0x1F01
#define MSP_ACC_CALIBRATION 205
#define MSP_ACC_TRIM 240
#define MSP_ADJUSTMENT_RANGES 52
#define MSP_ADVANCED_CONFIG 90
#define MSP_ALTITUDE 109
#define MSP_ANALOG 110
#define MSP_API_VERSION 1
#define MSP_ARMING_CONFIG 61
#define MSP_ARRAYEND(x) (&(x)[ARRAY_SIZE(x)])
#define MSP_ATTITUDE 108
#define MSP_BATTERY_CONFIG 32
#define MSP_BATTERY_STATE 130
#define MSP_BEEPER_CONFIG 184
#define MSP_BLACKBOX_CONFIG 80
#define MSP_BOARD_ALIGNMENT_CONFIG 38
#define MSP_BOARD_INFO 4
#define MSP_BOXIDS 119
#define MSP_BOXNAMES 116
#define MSP_BUILD_INFO 5
#define MSP_CAMERA_CONTROL 98
#define MSP_CF_SERIAL_CONFIG 54
#define MSP_COMPASS_CONFIG 133
#define MSP_COMP_GPS 107
#define MSP_COPY_PROFILE 183
#define MSP_CURRENT_METERS 129
#define MSP_CURRENT_METER_CONFIG 40
#define MSP_DATAFLASH_ERASE 72
#define MSP_DATAFLASH_READ 71
#define MSP_DATAFLASH_SUMMARY 70
#define MSP_DEBUG 254
#define MSP_DEBUGMSG 253
#define MSP_DISPLAYPORT 182
#define MSP_EEPROM_WRITE 250
#define MSP_ESC_SENSOR_DATA 134
#define MSP_FAILSAFE_CONFIG 75
#define MSP_FC_VARIANT 2
#define MSP_FC_VERSION 3
#define MSP_FEATURE_CONFIG 36
#define MSP_FILTER_CONFIG 92
#define MSP_GPSSTATISTICS 166
#define MSP_GPSSVINFO 164
#define MSP_GPS_CONFIG 132
#define MSP_GPS_RESCUE 135
#define MSP_GPS_RESCUE_PIDS 136
#define MSP_LED_COLORS 46
#define MSP_LED_STRIP_CONFIG 48
#define MSP_LED_STRIP_MODECOLOR 127
#define MSP_MAG_CALIBRATION 206
#define MSP_MAX_HEADER_SIZE 9
#define MSP_MAX_INSTANCES 3
#define MSP_MIXER_CONFIG 42
#define MSP_MODE_RANGES 34
#define MSP_MODE_RANGES_EXTRA 238
#define MSP_MOTOR 104
#define MSP_MOTOR_3D_CONFIG 124
#define MSP_MOTOR_CONFIG 131
#define MSP_MOTOR_TELEMETRY 139
#define MSP_MULTIPLE_MSP 230
#define MSP_NAME 10
#define MSP_NAV_CONFIG 122
#define MSP_NAV_STATUS 121
#define MSP_OSD_CHAR_READ 86
#define MSP_OSD_CHAR_WRITE 87
#define MSP_OSD_CONFIG 84
#define MSP_OSD_POS(osd_setting) (MSP_OSD_START + osd_setting->xpos*MSP_OSD_STEP_X + osd_setting->ypos*MSP_OSD_STEP_Y)
#define MSP_OSD_START 2048
#define MSP_OSD_STEP_X 1
#define MSP_OSD_STEP_Y 32
#define MSP_OSD_VIDEO_CONFIG 180
#define MSP_PID 112
#define MSP_PIDNAMES 117
#define MSP_PID_ADVANCED 94
#define MSP_PID_CONTROLLER 59
#define MSP_PORT_INBUF_SIZE 192
#define MSP_PORT_OUTBUF_SIZE 512
#define MSP_PROTOCOL_VERSION 0
#define MSP_RAW_GPS 106
#define MSP_RAW_IMU 102
#define MSP_RC 105
#define MSP_RC_DEADBAND 125
#define MSP_RC_TUNING 111
#define MSP_REBOOT 68
#define MSP_RESERVE_1 251
#define MSP_RESERVE_2 252
#define MSP_RESET_CONF 208
#define MSP_RSSI_CONFIG 50
#define MSP_RTC 247
#define MSP_RXFAIL_CONFIG 77
#define MSP_RX_CONFIG 44
#define MSP_RX_MAP 64
#define MSP_SDCARD_SUMMARY 79
#define MSP_SELECT_SETTING 210
#define MSP_SENSOR_ALIGNMENT 126
#define MSP_SENSOR_CONFIG 96
#define MSP_SERVO 103
#define MSP_SERVO_CONFIGURATIONS 120
#define MSP_SERVO_MIX_RULES 241
#define MSP_SET_ACC_TRIM 239
#define MSP_SET_ADJUSTMENT_RANGE 53
#define MSP_SET_ADVANCED_CONFIG 91
#define MSP_SET_ARMING_CONFIG 62
#define MSP_SET_ARMING_DISABLED 99
#define MSP_SET_BATTERY_CONFIG 33
#define MSP_SET_BEEPER_CONFIG 185
#define MSP_SET_BLACKBOX_CONFIG 81
#define MSP_SET_BOARD_ALIGNMENT_CONFIG 39
#define MSP_SET_BOARD_INFO 248
#define MSP_SET_CF_SERIAL_CONFIG 55
#define MSP_SET_COMPASS_CONFIG 224
#define MSP_SET_CURRENT_METER_CONFIG 41
#define MSP_SET_FAILSAFE_CONFIG 76
#define MSP_SET_FEATURE_CONFIG 37
#define MSP_SET_FILTER_CONFIG 93
#define MSP_SET_GPS_CONFIG 223
#define MSP_SET_GPS_RESCUE 225
#define MSP_SET_GPS_RESCUE_PIDS 226
#define MSP_SET_HEADING 211
#define MSP_SET_LED_COLORS 47
#define MSP_SET_LED_STRIP_CONFIG 49
#define MSP_SET_LED_STRIP_MODECOLOR 221
#define MSP_SET_MIXER_CONFIG 43
#define MSP_SET_MODE_RANGE 35
#define MSP_SET_MOTOR 214
#define MSP_SET_MOTOR_3D_CONFIG 217
#define MSP_SET_MOTOR_CONFIG 222
#define MSP_SET_NAME 11
#define MSP_SET_NAV_CONFIG 215
#define MSP_SET_OSD_CONFIG 85
#define MSP_SET_OSD_VIDEO_CONFIG 181
#define MSP_SET_PASSTHROUGH 245
#define MSP_SET_PID 202
#define MSP_SET_PID_ADVANCED 95
#define MSP_SET_PID_CONTROLLER 60
#define MSP_SET_RAW_GPS 201
#define MSP_SET_RAW_RC 200
#define MSP_SET_RC_DEADBAND 218
#define MSP_SET_RC_TUNING 204
#define MSP_SET_RESET_CURR_PID 219
#define MSP_SET_RSSI_CONFIG 51
#define MSP_SET_RTC 246
#define MSP_SET_RXFAIL_CONFIG 78
#define MSP_SET_RX_CONFIG 45
#define MSP_SET_RX_MAP 65
#define MSP_SET_SENSOR_ALIGNMENT 220
#define MSP_SET_SENSOR_CONFIG 97
#define MSP_SET_SERVO_CONFIGURATION 212
#define MSP_SET_SERVO_MIX_RULE 242
#define MSP_SET_SIGNATURE 249
#define MSP_SET_TRANSPONDER_CONFIG 83
#define MSP_SET_TX_INFO 186
#define MSP_SET_VOLTAGE_METER_CONFIG 57
#define MSP_SET_VTXTABLE_BAND 227
#define MSP_SET_VTXTABLE_POWERLEVEL 228
#define MSP_SET_VTX_CONFIG 89
#define MSP_SET_WP 209
#define MSP_SONAR_ALTITUDE 58
#define MSP_STATUS 101
#define MSP_STATUS_EX 150
#define MSP_TIME_SLOT_MAX 12
#define MSP_TRANSPONDER_CONFIG 82
#define MSP_TXT_BUFFER_SIZE 15U
#define MSP_TXT_VISIBLE_CHARS 11U
#define MSP_TX_INFO 187
#define MSP_UID 160
#define MSP_UNUSED(x) (void)(x)
#define MSP_V2_FRAME 255
#define MSP_V2_FRAME_ID 255
#define MSP_VERSION_MAGIC_INITIALIZER { 'M', 'M', 'X' }
#define MSP_VOLTAGE_METERS 128
#define MSP_VOLTAGE_METER_CONFIG 56
#define MSP_VTXTABLE_BAND 137
#define MSP_VTXTABLE_POWERLEVEL 138
#define MSP_VTX_CONFIG 88
#define MSP_WP 118
#define MS_CAP_ADSB (1 << 6)
#define MS_CAP_ARV (1 << 5)
#define MS_CAP_B2LOW (1 << 3)
#define MS_CAP_TCAS (1 << 7)
#define MS_CAP_TCR ((1 << 2) | (1 << 3))
#define MS_CAP_TSR (1 << 4)
#define MS_CAP_UAT (1 << 1)
#define MS_OP_GPS_LATFMT (1 << 7)
#define MS_OP_GPS_LONFMT (1 << 6)
#define MS_OP_IDENT (1 << 4)
#define MS_OP_SINGLE_ANT (1 << 2)
#define MS_OP_TCAS_RA (1 << 5)
#define MS_PARAM_ADSBVER (1 << 2)
#define MS_PARAM_AVLEN (1 << 7)
#define MS_PARAM_CALLSIGN (1 << 1)
#define MS_PARAM_CAPCODES (1 << 5)
#define MS_PARAM_CATEMITTER (1 << 0)
#define MS_PARAM_GVA (1 << 0)
#define MS_PARAM_HEADING (1 << 6)
#define MS_PARAM_NACP (1 << 3)
#define MS_PARAM_NACV (1 << 2)
#define MS_PARAM_NIC (1 << 7)
#define MS_PARAM_OPMODE (1 << 4)
#define MS_PARAM_PRIORITY (1 << 6)
#define MS_PARAM_SDA (1 << 1)
#define MS_PARAM_TOA (1 << 3)
#define MS_PARAM_VRATE (1 << 5)
#define MULTICOPTER_FRAME 1
#define MULTIWII_IDENTIFIER "MWII";
#define MUTEX_DECL(name) mutex_t name = __MUTEX_DATA(name)
#define MYINT(s) (s[0]-'0')
#define MYK(x) (-1-(x))
#define M_1_PI 0.31830988618379067154
#define M_2PI (M_PI * 2)
#define M_2_PI 0.63661977236758134308
#define M_2_SQRTPI 1.12837916709551257390
#define M_3PI_4 2.3561944901923448370E0
#define M_E 2.7182818284590452354
#define M_GOLDEN 1.6180339f
#define M_INVLN2 1.4426950408889633870E0
#define M_IVLN10 0.43429448190325182765
#define M_LN10 2.30258509299404568402
#define M_LN2 _M_LN2
#define M_LN2HI 6.9314718036912381649E-1
#define M_LN2LO 1.9082149292705877000E-10
#define M_LOG10E 0.43429448190325182765
#define M_LOG2E 1.4426950408889634074
#define M_LOG2_E _M_LN2
#define M_PER_SEC_TO_KNOTS 1.94384449f
#define M_PI (3.141592653589793238462643383279502884)
#define M_PI 3.14159265358979323846
#define M_PI_2 (M_PI / 2)
#define M_PI_2 1.57079632679489661923
#define M_PI_4 0.78539816339744830962
#define M_SQRT1_2 0.70710678118654752440
#define M_SQRT2 1.41421356237309504880
#define M_SQRT3 1.73205080756887719000
#define M_SQRTPI 1.77245385090551602792981
#define M_TWOPI (M_PI * 2.0)
#define Maj(x,y,z) (((x) & (y)) ^ ((x) & (z)) ^ ((y) & (z)))
#define NAKCIADDR(opt,neg,code) if (go->neg && (cilen = p[1]) == CILEN_ADDR && len >= cilen && p[0] == opt) { len -= cilen; INCPTR(2, p); GETLONG(l, p); ciaddr1 = lwip_htonl(l); no.neg = 1; code }
#define NAKCIADDRS(opt,neg,code) if ((neg) && (cilen = p[1]) == CILEN_ADDRS && len >= cilen && p[0] == opt) { len -= cilen; INCPTR(2, p); GETLONG(l, p); ciaddr1 = lwip_htonl(l); GETLONG(l, p); ciaddr2 = lwip_htonl(l); no.old_addrs = 1; code }
#define NAKCICHAR(opt,neg,code) if (go->neg && len >= CILEN_CHAR && p[1] == CILEN_CHAR && p[0] == opt) { len -= CILEN_CHAR; INCPTR(2, p); GETCHAR(cichar, p); no.neg = 1; code }
#define NAKCIENDP(opt,neg) if (go->neg && len >= CILEN_CHAR && p[0] == opt && p[1] >= CILEN_CHAR && p[1] <= len) { len -= p[1]; INCPTR(p[1], p); no.neg = 1; try_.neg = 0; }
#define NAKCILONG(opt,neg,code) if (go->neg && len >= CILEN_LONG && p[1] == CILEN_LONG && p[0] == opt) { len -= CILEN_LONG; INCPTR(2, p); GETLONG(cilong, p); no.neg = 1; code }
#define NAKCISHORT(opt,neg,code) if (go->neg && len >= CILEN_SHORT && p[1] == CILEN_SHORT && p[0] == opt) { len -= CILEN_SHORT; INCPTR(2, p); GETSHORT(cishort, p); no.neg = 1; code }
#define NAKCIVOID(opt,neg) if (go->neg && len >= CILEN_VOID && p[1] == CILEN_VOID && p[0] == opt) { len -= CILEN_VOID; INCPTR(CILEN_VOID, p); no.neg = 1; try_.neg = 0; }
#define NAME_MAX 255
#define NAN (__builtin_nanf(""))
#define NATIVE_TIME_OFFSET 0
#define NAVIO_LED_BRIGHT 0x0
#define NAVIO_LED_DIM 0x4F
#define NAVIO_LED_MEDIUM 0x7F
#define NAVIO_LED_OFF 0xFF
#define NAVL1_PERIOD 8
#define NB CHAR_BIT
#define NBITS cast_int(sizeof(lua_Integer) * CHAR_BIT)
#define NBM (l_mathlim(MANT_DIG))
#define NCP5623_C_LED_I2C_ADDR 0x39
#define NCP5623_LED_BRIGHT 0x1f
#define NCP5623_LED_DIM 0x0f
#define NCP5623_LED_ENABLE 0x20
#define NCP5623_LED_I2C_ADDR 0x38
#define NCP5623_LED_MEDIUM 0x18
#define NCP5623_LED_OFF 0x00
#define NCP5623_LED_PWM0 0x40
#define NCP5623_LED_PWM1 0x60
#define NCP5623_LED_PWM2 0x80
#define ND6_STATS 0
#define ND6_STATS_DISPLAY() 
#define ND6_STATS_INC(x) 
#define NDEBUG 1
#define NEED_CMATH_ISFINITE_STD_NAMESPACE 1
#define NEED_CMATH_ISINF_STD_NAMESPACE 1
#define NEED_CMATH_ISNAN_STD_NAMESPACE 1
#define NEOPIXEL_LED_HIGH 0xFF
#define NEOPIXEL_LED_LOW 0x33
#define NEOPIXEL_LED_MEDIUM 0x7F
#define NEOPIXEL_LED_OFF 0x00
#define NETBUF_FLAG_CHKSUM 0x02
#define NETBUF_FLAG_DESTADDR 0x01
#define NETCONNTYPE_DATAGRAM(t) ((t)&0xE0)
#define NETCONNTYPE_GROUP(t) ((t)&0xF0)
#define NETCONNTYPE_ISIPV6(t) (0)
#define NETCONNTYPE_ISUDPLITE(t) ((t) == NETCONN_UDPLITE)
#define NETCONNTYPE_ISUDPNOCHKSUM(t) ((t) == NETCONN_UDPNOCHKSUM)
#define NETCONN_ACCEPTMBOX_WAITABLE(conn) (sys_mbox_valid(&(conn)->acceptmbox) && (((conn)->flags & NETCONN_FLAG_MBOXCLOSED) == 0))
#define NETCONN_COPY 0x01
#define NETCONN_DONTBLOCK 0x04
#define NETCONN_FIN_RX_PENDING 0x80
#define NETCONN_FLAG_CHECK_WRITESPACE 0x10
#define NETCONN_FLAG_IN_NONBLOCKING_CONNECT 0x04
#define NETCONN_FLAG_MBOXCLOSED 0x01
#define NETCONN_FLAG_NON_BLOCKING 0x02
#define NETCONN_MBOX_VALID(conn,mbox) sys_mbox_valid(mbox)
#define NETCONN_MBOX_WAITING_DEC(conn) 
#define NETCONN_MBOX_WAITING_INC(conn) 
#define NETCONN_MORE 0x02
#define NETCONN_NOAUTORCVD 0x08
#define NETCONN_NOCOPY 0x00
#define NETCONN_NOFIN 0x10
#define NETCONN_NOFLAG 0x00
#define NETCONN_RECVMBOX_WAITABLE(conn) sys_mbox_valid(&(conn)->recvmbox)
#define NETCONN_SHUT_RD 1
#define NETCONN_SHUT_RDWR (NETCONN_SHUT_RD | NETCONN_SHUT_WR)
#define NETCONN_SHUT_WR 2
#define NETCONN_TCP_POLL_INTERVAL 2
#define NETIFAPI_IPADDR_DEF(type,m) const type * m
#define NETIFAPI_VAR_ALLOC(name) API_VAR_ALLOC(struct netifapi_msg, MEMP_NETIFAPI_MSG, name, ERR_MEM)
#define NETIFAPI_VAR_DECLARE(name) API_VAR_DECLARE(struct netifapi_msg, name)
#define NETIFAPI_VAR_FREE(name) API_VAR_FREE(MEMP_NETIFAPI_MSG, name)
#define NETIFAPI_VAR_REF(name) API_VAR_REF(name)
#define NETIF_ADDR_IDX_MAX 0x7F
#define NETIF_CHECKSUM_ENABLED(netif,chksumflag) 0
#define NETIF_DEBUG LWIP_DBG_OFF
#define NETIF_DECLARE_EXT_CALLBACK(name) static netif_ext_callback_t name;
#define NETIF_FLAG_BROADCAST 0x02U
#define NETIF_FLAG_ETHARP 0x08U
#define NETIF_FLAG_ETHERNET 0x10U
#define NETIF_FLAG_IGMP 0x20U
#define NETIF_FLAG_LINK_UP 0x04U
#define NETIF_FLAG_MLD6 0x40U
#define NETIF_FLAG_PROXYARP 0x80U
#define NETIF_FLAG_UP 0x01U
#define NETIF_FOREACH(netif) for ((netif) = netif_list; (netif) != NULL; (netif) = (netif)->next)
#define NETIF_INIT_SNMP MIB2_INIT_NETIF
#define NETIF_LINK_CALLBACK(n) do{ if (n->link_callback) { (n->link_callback)(n); }}while(0)
#define NETIF_MAX_HWADDR_LEN 6U
#define NETIF_NAMESIZE 6
#define NETIF_NO_INDEX (0)
#define NETIF_REPORT_TYPE_IPV4 0x01
#define NETIF_REPORT_TYPE_IPV6 0x02
#define NETIF_RESET_HINTS(netif) 
#define NETIF_SET_CHECKSUM_CTRL(netif,chksumflags) 
#define NETIF_SET_HINTS(netif,netifhint) 
#define NETIF_STATUS_CALLBACK(n) do{ if (n->status_callback) { (n->status_callback)(n); }}while(0)
#define NEW_NOTHROW new
#define NFDBITS _NFDBITS
#define NGROUPS_MAX 16
#define NILCONSTANT {NULL}, LUA_TNIL
#define NL_ARGMAX 32
#define NMEA_MAX_OUTPUTS 3
#define NMEA_UNICORE_SETUP "CONFIG COM1 230400 8 n 1\r\nCONFIG COM2 230400 8 n 1\r\nCONFIG COM3 230400 8 n 1\r\nGPGGA 0.2\r\n"
#define NODERECORD_LOC(node_id) ((node_id * sizeof(NodeRecord)) + NODERECORD_MAGIC_LEN)
#define NODERECORD_MAGIC 0xAC01
#define NODERECORD_MAGIC_LEN 2
#define NOINLINE CC_NO_INLINE
#define NOINLINE __attribute__((noinline))
#define NOINLINE_FUNC __attribute__((noinline))
#define NONVALIDVALUE cast(TValue *, luaO_nilobject)
#define NOOPLOOP_DIST_MAX_MM 8000
#define NOOPLOOP_FRAME_HEADER 0x57
#define NOOPLOOP_FRAME_HEADER_1 0x00
#define NOOPLOOP_FRAME_LENGTH 16
#define NOOPLOOP_FUNCTION_MARK_NODE_FRAME2 4
#define NOOPLOOP_FUNCTION_MARK_SETTING_FRAME0 0
#define NOOPLOOP_HEADER 0x55
#define NOOPLOOP_HEADER2 0x54
#define NOOPLOOP_INVALID_VAL -8388000
#define NOOPLOOP_MSG_BUF_MAX 256
#define NOOPLOOP_NODE_FRAME2_FRAMELEN_MAX 4096
#define NOOPLOOP_NODE_FRAME2_NODE_BLOCK 119
#define NOOPLOOP_NODE_FRAME2_POSX 13
#define NOOPLOOP_NODE_FRAME2_POSY 16
#define NOOPLOOP_NODE_FRAME2_POSZ 19
#define NOOPLOOP_NODE_FRAME2_PRECISION_X 10
#define NOOPLOOP_NODE_FRAME2_PRECISION_Y 11
#define NOOPLOOP_NODE_FRAME2_PRECISION_Z 12
#define NOOPLOOP_NODE_FRAME2_SYSTIME 6
#define NOOPLOOP_NODE_FRAME2_VALID_NODES 118
#define NOOPLOOP_SETTING_FRAME0_A0 37
#define NOOPLOOP_SF0_SZ 128
#define NOPRIO (tprio_t)0
#define NORETURN __attribute__ ((noreturn))
#define NORMALPRIO (tprio_t)128
#define NORMAL_MODE (0 << 1)
#define NOTCHFILTER_ATTENUATION_CUTOFF 0.25
#define NOTCHFILTER_DEFAULT_MODE float(HarmonicNotchDynamicMode::UpdateThrottle)
#define NOTCH_DEBUG_LOGGING 0
#define NOTIFY_DISPLAY_I2C_ADDR 0x3C
#define NOTIFY_LED_BRIGHT_DEFAULT RGB_LED_HIGH
#define NOTIFY_LED_LEN_DEFAULT 1
#define NOTIFY_LED_OVERRIDE_DEFAULT 0
#define NOTIFY_TEXT_BUFFER_SIZE 51
#define NOVA_DEBUGGING 0
#define NO_JUMP (-1)
#define NO_REG MAXARG_A
#define NO_SYS 0
#define NSIG 32
#define NTESLA_TO_MGAUSS 0.01f
#define NULL ((void *)0)
#define NULL __null
#define NUM_ACTUATORS 4
#define NUM_BACKENDS ARRAY_SIZE(backends)
#define NUM_CUST_ROT ROTATION_CUSTOM_END - ROTATION_CUSTOM_1
#define NUM_OPCODES (cast(int, OP_EXTRAARG) + 1)
#define NUM_PPP 1
#define NUM_RC_CHANNELS 16
#define NUM_RESERVED (cast(int, TK_WHILE-FIRST_RESERVED+1))
#define NUM_SERVO_CHANNELS 32
#define NUM_SF20_DATA_STREAMS 1
#define NUM_SOCKETS MEMP_NUM_NETCONN
#define NUM_TCP_PCB_LISTS 4
#define NUM_TCP_PCB_LISTS_NO_TIME_WAIT 3
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
#define NVIC_DisableIRQ __NVIC_DisableIRQ
#define NVIC_EnableIRQ __NVIC_EnableIRQ
#define NVIC_GetActive __NVIC_GetActive
#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
#define NVIC_GetPriority __NVIC_GetPriority
#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
#define NVIC_GetVector __NVIC_GetVector
#define NVIC_H 
#define NVIC_PRIORITY_MASK(prio) ((prio) << (8U - (unsigned)__NVIC_PRIO_BITS))
#define NVIC_STIR_INTID_Msk (0x1FFUL )
#define NVIC_STIR_INTID_Pos 0U
#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
#define NVIC_SetPriority __NVIC_SetPriority
#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
#define NVIC_SetVector __NVIC_SetVector
#define NVIC_SystemReset __NVIC_SystemReset
#define NVIC_USER_IRQ_OFFSET 16
#define N_MODELS_EKFGSF 5U
#define OA_DIJKSTRA_ERROR_REPORTING_INTERVAL_MS 5000
#define OA_DIJKSTRA_EXPANDING_ARRAY_ELEMENTS_PER_CHUNK 32
#define OA_DIJKSTRA_POLYGON_SHORTPATH_NOTSET_IDX 255
#define ODID_AREA_COUNT_MAX 65000
#define ODID_AREA_COUNT_MIN 1
#define ODID_COPY(name) msg.name = pkt.name
#define ODID_COPY_STR(name) do { msg.name.len = strncpy_noterm((char*)msg.name.data, (const char*)pkt.name, sizeof(msg.name.data)); } while(0)
#define ODID_HAVE_PAYLOAD_SPACE(id) (_chan == MAV_CHAN_INVALID || HAVE_PAYLOAD_SPACE(_chan, id))
#define ODID_ID_SIZE 20
#define ODID_INV_ALT ODID_MIN_ALT
#define ODID_INV_DIR 361
#define ODID_INV_SPEED_H 255
#define ODID_INV_SPEED_V 63
#define ODID_INV_TIMESTAMP 0xFFFF
#define ODID_MAX_ALT 31767.5f
#define ODID_MAX_AREA_RADIUS 2550
#define ODID_MAX_DIR 360
#define ODID_MAX_SPEED_H 254.25f
#define ODID_MAX_SPEED_V 62
#define ODID_MAX_TIMESTAMP (60 * 60)
#define ODID_MIN_ALT (-1000)
#define ODID_MIN_DIR 0
#define ODID_MIN_SPEED_H 0
#define ODID_MIN_SPEED_V (-62)
#define ODID_STR_SIZE 23
#define ODR_20HZ (1 << 3 | 0 << 4 | 1 << 5)
#define ODR_30HZ (1 << 3 | 1 << 4 | 1 << 5)
#define OFFSET_AIRSPEED 10
#define OFFSET_ALT 4
#define OFFSET_COM0 12
#define OFFSET_COM1 13
#define OFFSET_CONFIG 2
#define OFFSET_CONFIG 33
#define OFFSET_EMIT_SET 25
#define OFFSET_EMIT_TYPE 26
#define OFFSET_EMRG_ID 3
#define OFFSET_ENCODER 29
#define OFFSET_GPS 24
#define OFFSET_HEADING 8
#define OFFSET_HEIGHT 46
#define OFFSET_HFOM 54
#define OFFSET_HPL 50
#define OFFSET_ICAO 0
#define OFFSET_ICAO 3
#define OFFSET_ID 0
#define OFFSET_IP 14
#define OFFSET_LATITUDE 11
#define OFFSET_LONGITUDE 0
#define OFFSET_MASK 18
#define OFFSET_MAX_TARGETS 1
#define OFFSET_NACV 62
#define OFFSET_PORT 22
#define OFFSET_RATE 6
#define OFFSET_REG 3
#define OFFSET_REPORTS 6
#define OFFSET_REQ_TYPE 0
#define OFFSET_RSVD 8
#define OFFSET_RSVD1 10
#define OFFSET_RSVD2 31
#define OFFSET_RSVD3 34
#define OFFSET_RSVD_1 1
#define OFFSET_RSVD_2 2
#define OFFSET_RSVD_3 3
#define OFFSET_SIZE 27
#define OFFSET_SPEED 21
#define OFFSET_SPEED 28
#define OFFSET_SQUAWK 0
#define OFFSET_STATUS 35
#define OFFSET_TIME 36
#define OFFSET_TRACK 27
#define OFFSET_VFOM 58
#define OFFSET_X_H_M 0x17
#define OFFSET_X_L_M 0x16
#define OFFSET_Y_H_M 0x19
#define OFFSET_Y_L_M 0x18
#define OFFSET_Z_H_M 0x1B
#define OFFSET_Z_L_M 0x1A
#define ON_DEVICE_PORT(func,...) (((AP_Scripting_SerialDevice::Port*)stream)->device_ ##func (__VA_ARGS__))
#define OPEN_MAX 64
#define OPMODE_CURR_CONTROL 0
#define OPMODE_EXT_POS_CONTROL 4
#define OPMODE_POS_CONTROL 3
#define OPMODE_VEL_CONTROL 1
#define OPTFLOW_MAV_TIMEOUT_SEC 0.5f
#define OPTFLOW_MSP_TIMEOUT_SEC 0.5f
#define OPTICAL_FLOW_TYPE_DEFAULT Type::NONE
#define OPTIMIZE(level) __attribute__((optimize(level)))
#define OPTIONS_DEFAULT AP_Airspeed::OptionsMask::ON_FAILURE_AHRS_WIND_MAX_DO_DISABLE | AP_Airspeed::OptionsMask::ON_FAILURE_AHRS_WIND_MAX_RECOVERY_DO_REENABLE | AP_Airspeed::OptionsMask::USE_EKF_CONSISTENCY
#define OPT_PASSIVE 1
#define OPT_RESTART 2
#define OPT_SILENT 4
#define OP_MODE_SELF_TEST_ODR_REG 0x4C
#define ORIGINAL_FWSTR nullptr
#define OSAL_FAILED true
#define OSAL_H 
#define OSAL_I2MS(interval) TIME_I2MS(interval)
#define OSAL_I2S(interval) TIME_I2S(interval)
#define OSAL_I2US(interval) TIME_I2US(interval)
#define OSAL_IRQ_EPILOGUE() CH_IRQ_EPILOGUE()
#define OSAL_IRQ_HANDLER(id) CH_IRQ_HANDLER(id)
#define OSAL_IRQ_IS_VALID_PRIORITY(n) CH_IRQ_IS_VALID_KERNEL_PRIORITY(n)
#define OSAL_IRQ_PROLOGUE() CH_IRQ_PROLOGUE()
#define OSAL_MS2I(msecs) TIME_MS2I(msecs)
#define OSAL_MS2RTC(freq,msec) MS2RTC(freq, msec)
#define OSAL_S2I(secs) TIME_S2I(secs)
#define OSAL_S2RTC(freq,sec) S2RTC(freq, sec)
#define OSAL_ST_FREQUENCY CH_CFG_ST_FREQUENCY
#define OSAL_ST_MODE OSAL_ST_MODE_FREERUNNING
#define OSAL_ST_MODE_FREERUNNING 2
#define OSAL_ST_MODE_NONE 0
#define OSAL_ST_MODE_PERIODIC 1
#define OSAL_ST_RESOLUTION CH_CFG_ST_RESOLUTION
#define OSAL_SUCCESS false
#define OSAL_US2I(usecs) TIME_US2I(usecs)
#define OSAL_US2RTC(freq,usec) US2RTC(freq, usec)
#define OSD_ENABLED 1
#define OSD_FLAGS_OSD_FEATURE (1U << 0)
#define OSD_HOLD_BUTTON_PRESS_COUNT 18
#define OSD_HOLD_BUTTON_PRESS_DELAY 100
#define OSD_MAX_INSTANCES 2
#define OSD_MSP_DISPLAYPORT_MAX_STRING_LENGTH 30
#define OSD_PARAM_DEBUG 0
#define OSD_PARAM_ENABLED 1
#define OSRCNTL_REG 0x41
#define OSRCNTL_VAL_XZ_1 (0)
#define OSRCNTL_VAL_XZ_16 (4)
#define OSRCNTL_VAL_XZ_2 (1)
#define OSRCNTL_VAL_XZ_32 (4)
#define OSRCNTL_VAL_XZ_4 (2)
#define OSRCNTL_VAL_XZ_8 (3)
#define OSRCNTL_VAL_Y_1 (0 << 3)
#define OSRCNTL_VAL_Y_16 (4 << 3)
#define OSRCNTL_VAL_Y_2 (1 << 3)
#define OSRCNTL_VAL_Y_32 (5 << 3)
#define OSRCNTL_VAL_Y_4 (2 << 3)
#define OSRCNTL_VAL_Y_8 (3 << 3)
#define OTG_FS ((stm32_otg_t *)OTG_FS_ADDR)
#define OTG_FS_ADDR 0x50000000
#define OTG_HS ((stm32_otg_t *)OTG_HS_ADDR)
#define OTG_HS_ADDR 0x40040000
#define OTP_BASE FLASH_OTP_BASE
#define OTP_SIZE (FLASH_OTP_END-FLASH_OTP_BASE)
#define OUTCHAR(c) (buflen > 0? (--buflen, *buf++ = (c)): 0)
#define OUTPUT PROGNAME ".out"
#define OUTPUT_X_H_REG 0x4
#define OUTPUT_X_L_REG 0x3
#define OUTPUT_Y_H_REG 0x6
#define OUTPUT_Y_L_REG 0x5
#define OUTPUT_Z_H_REG 0x8
#define OUTPUT_Z_L_REG 0x7
#define OUT_OF_RANGE_ADD 1.0
#define OUT_OF_RANGE_ADD 10.00
#define OUT_TEMP_H_XM 0x06
#define OUT_TEMP_L_XM 0x05
#define OUT_X_H_A 0x29
#define OUT_X_H_G 0x29
#define OUT_X_H_M 0x09
#define OUT_X_L_A 0x28
#define OUT_X_L_G 0x28
#define OUT_X_L_M 0x08
#define OUT_Y_H_A 0x2B
#define OUT_Y_H_G 0x2B
#define OUT_Y_H_M 0x0B
#define OUT_Y_L_A 0x2A
#define OUT_Y_L_G 0x2A
#define OUT_Y_L_M 0x0A
#define OUT_Z_H_A 0x2D
#define OUT_Z_H_G 0x2D
#define OUT_Z_H_M 0x0D
#define OUT_Z_L_A 0x2C
#define OUT_Z_L_G 0x2C
#define OUT_Z_L_M 0x0C
#define OVERSAMPLING BMP085_OVERSAMPLING_ULTRAHIGHRES
#define O_ACCMODE (O_RDONLY|O_WRONLY|O_RDWR)
#define O_APPEND _FAPPEND
#define O_BINARY _FBINARY
#define O_CLOEXEC _FNOINHERIT
#define O_CREAT _FCREAT
#define O_DIRECT _FDIRECT
#define O_DIRECTORY _FDIRECTORY
#define O_EXCL _FEXCL
#define O_EXEC _FEXECSRCH
#define O_NDELAY O_NONBLOCK
#define O_NOCTTY _FNOCTTY
#define O_NOFOLLOW _FNOFOLLOW
#define O_NONBLOCK 1
#define O_NONBLOCK _FNONBLOCK
#define O_RDONLY 0
#define O_RDONLY 2
#define O_RDWR (O_RDONLY|O_WRONLY)
#define O_RDWR 2
#define O_SEARCH _FEXECSRCH
#define O_SYNC _FSYNC
#define O_TRUNC _FTRUNC
#define O_WRONLY 1
#define O_WRONLY 4
#define PACKAGESIZE_BASE PACKAGE_BASE
#define PACKAGE_BASE 0x1FF0F7E0UL
#define PACKED __attribute__((__packed__))
#define PACKED_NAME "param.pck"
#define PACKED_STRUCT_TEST_EXPECTED_SIZE 5
#define PACK_STRUCT_BEGIN 
#define PACK_STRUCT_END 
#define PACK_STRUCT_FIELD(x) x
#define PACK_STRUCT_FLD_8(x) PACK_STRUCT_FIELD(x)
#define PACK_STRUCT_FLD_S(x) PACK_STRUCT_FIELD(x)
#define PACK_STRUCT_STRUCT __attribute__((packed))
#define PAGE_CONFIG_PROTOCOL_VERSION 0
#define PAGE_CONFIG_PROTOCOL_VERSION2 1
#define PAGE_REG_SETUP_ALTRATE 4
#define PAGE_REG_SETUP_ARMING 1
#define PAGE_REG_SETUP_CHANNEL_MASK 27
#define PAGE_REG_SETUP_CRC 11
#define PAGE_REG_SETUP_DEFAULTRATE 3
#define PAGE_REG_SETUP_DSHOT_PERIOD 25
#define PAGE_REG_SETUP_DSM_BIND 22
#define PAGE_REG_SETUP_FEATURES 0
#define PAGE_REG_SETUP_FORCE_SAFETY_OFF 12
#define PAGE_REG_SETUP_FORCE_SAFETY_ON 14
#define PAGE_REG_SETUP_HEATER_DUTY_CYCLE 21
#define PAGE_REG_SETUP_IGNORE_SAFETY 20
#define PAGE_REG_SETUP_OUTPUT_MODE 5
#define PAGE_REG_SETUP_PWM_RATE_MASK 2
#define PAGE_REG_SETUP_RC_PROTOCOLS 23
#define PAGE_REG_SETUP_REBOOT_BL 10
#define PAGE_REG_SETUP_SBUS_RATE 19
#define PAL_EVENT_MODE_BOTH_EDGES 3U
#define PAL_EVENT_MODE_DISABLED 0U
#define PAL_EVENT_MODE_EDGES_MASK 3U
#define PAL_EVENT_MODE_FALLING_EDGE 2U
#define PAL_EVENT_MODE_RISING_EDGE 1U
#define PAL_GROUP_MASK(width) ((ioportmask_t)(1U << (width)) - 1U)
#define PAL_HIGH 1U
#define PAL_IOPORTS_WIDTH 16
#define PAL_LINE(port,pad) ((ioline_t)((uint32_t)(port)) | ((uint32_t)(pad)))
#define PAL_LOW 0U
#define PAL_MODE_ALTERNATE(n) (PAL_STM32_MODE_ALTERNATE | PAL_STM32_ALTERNATE(n))
#define PAL_MODE_INPUT PAL_STM32_MODE_INPUT
#define PAL_MODE_INPUT_ANALOG PAL_STM32_MODE_ANALOG
#define PAL_MODE_INPUT_PULLDOWN (PAL_STM32_MODE_INPUT | PAL_STM32_PUPDR_PULLDOWN)
#define PAL_MODE_INPUT_PULLUP (PAL_STM32_MODE_INPUT | PAL_STM32_PUPDR_PULLUP)
#define PAL_MODE_OUTPUT_OPENDRAIN (PAL_STM32_MODE_OUTPUT | PAL_STM32_OTYPE_OPENDRAIN)
#define PAL_MODE_OUTPUT_PUSHPULL (PAL_STM32_MODE_OUTPUT | PAL_STM32_OTYPE_PUSHPULL)
#define PAL_MODE_RESET PAL_STM32_MODE_INPUT
#define PAL_MODE_UNCONNECTED PAL_MODE_INPUT_PULLUP
#define PAL_NEW_INIT 
#define PAL_NOLINE 0U
#define PAL_PAD(line) ((uint32_t)((uint32_t)(line) & 0x0000000FU))
#define PAL_PORT(line) ((stm32_gpio_t *)(((uint32_t)(line)) & 0xFFFFFFF0U))
#define PAL_PORT_BIT(n) ((ioportmask_t)(1U << (n)))
#define PAL_STM32_ALTERNATE(n) ((n) << 7U)
#define PAL_STM32_ALTERNATE_MASK (15U << 7U)
#define PAL_STM32_MODE_ALTERNATE (2U << 0U)
#define PAL_STM32_MODE_ANALOG (3U << 0U)
#define PAL_STM32_MODE_INPUT (0U << 0U)
#define PAL_STM32_MODE_MASK (3U << 0U)
#define PAL_STM32_MODE_OUTPUT (1U << 0U)
#define PAL_STM32_OSPEED_HIGHEST (3U << 3U)
#define PAL_STM32_OSPEED_LOWEST (0U << 3U)
#define PAL_STM32_OSPEED_MASK (3U << 3U)
#define PAL_STM32_OSPEED_MID1 (1U << 3U)
#define PAL_STM32_OSPEED_MID2 (2U << 3U)
#define PAL_STM32_OTYPE_MASK (1U << 2U)
#define PAL_STM32_OTYPE_OPENDRAIN (1U << 2U)
#define PAL_STM32_OTYPE_PUSHPULL (0U << 2U)
#define PAL_STM32_PUPDR_FLOATING (0U << 5U)
#define PAL_STM32_PUPDR_MASK (3U << 5U)
#define PAL_STM32_PUPDR_PULLDOWN (2U << 5U)
#define PAL_STM32_PUPDR_PULLUP (1U << 5U)
#define PAL_USE_CALLBACKS TRUE
#define PAL_USE_WAIT FALSE
#define PAL_WHOLE_PORT ((ioportmask_t)0xFFFF)
#define PAP_SUPPORT 0
#define PARACHUTE_CHECK_ANGLE_DEVIATION_DEG 30.0f
#define PARACHUTE_CHECK_TRIGGER_SEC 1
#define PARAM_COMPOSITE_INDEX(key,idx,group) (uint32_t((uint32_t(key) << 23) | (uint32_t(idx) << 18) | uint32_t(group)))
#define PARAM_ID_OFFSET 24
#define PARAM_INDEX(key,idx,group) (uint32_t(uint32_t(key) << 23 | uint32_t(idx) << 18 | uint32_t(group)))
#define PARAM_TOKEN_INDEX(token) PARAM_INDEX(AP_Param::get_persistent_key(token.key), token.idx, token.group_element)
#define PARAM_VALUE_LIMIT 0xFFFFFF
#define PARAM_VEHICLE_INFO { "", (const void *)&AP_PARAM_VEHICLE_NAME, {group_info : AP_Vehicle::var_info}, 0, Parameters::k_param_vehicle, AP_PARAM_GROUP }
#define PATH_MAX 1024
#define PAUSEADJ 100
#define PAYLOAD_COUNT 12
#define PAYLOAD_SIZE(chan,id) (unsigned(GCS_MAVLINK::packet_overhead_chan(chan)+MAVLINK_MSG_ID_ ## id ## _LEN))
#define PBASE 4
#define PBUF_ALLOC_FLAG_DATA_CONTIGUOUS 0x0200
#define PBUF_ALLOC_FLAG_RX 0x0100
#define PBUF_CHECK_FREE_OOSEQ() 
#define PBUF_DEBUG LWIP_DBG_OFF
#define PBUF_FLAG_IS_CUSTOM 0x02U
#define PBUF_FLAG_LLBCAST 0x08U
#define PBUF_FLAG_LLMCAST 0x10U
#define PBUF_FLAG_MCASTLOOP 0x04U
#define PBUF_FLAG_PUSH 0x01U
#define PBUF_FLAG_TCP_FIN 0x20U
#define PBUF_IP_HLEN 20
#define PBUF_LINK_ENCAPSULATION_HLEN 0
#define PBUF_LINK_HLEN 16
#define PBUF_NEEDS_COPY(p) ((p)->type_internal & PBUF_TYPE_FLAG_DATA_VOLATILE)
#define PBUF_POOL_BUFSIZE 256
#define PBUF_POOL_BUFSIZE_ALIGNED LWIP_MEM_ALIGN_SIZE(PBUF_POOL_BUFSIZE)
#define PBUF_POOL_FREE_OOSEQ 1
#define PBUF_POOL_FREE_OOSEQ_QUEUE_CALL() do { if (tcpip_try_callback(pbuf_free_ooseq_callback, NULL) != ERR_OK) { SYS_ARCH_PROTECT(old_level); pbuf_free_ooseq_pending = 0; SYS_ARCH_UNPROTECT(old_level); } } while(0)
#define PBUF_POOL_IS_EMPTY() pbuf_pool_is_empty()
#define PBUF_POOL_SIZE 120
#define PBUF_TRANSPORT_HLEN 20
#define PBUF_TYPE_ALLOC_SRC_MASK 0x0F
#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MAX PBUF_TYPE_ALLOC_SRC_MASK
#define PBUF_TYPE_ALLOC_SRC_MASK_APP_MIN 0x03
#define PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP 0x00
#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF 0x01
#define PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL 0x02
#define PBUF_TYPE_FLAG_DATA_VOLATILE 0x40
#define PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS 0x80
#define PCA9685_ADDRESS 0x40
#define PCA9685_MODE1 0x00
#define PCA9685_MODE_AUTO_INCREMENT (1 << 5)
#define PCA9685_MODE_SLEEP (1 << 4)
#define PCA9685_PWM 0x6
#define PCGCCTL_GATEHCLK (1U << 1)
#define PCGCCTL_PHYSUSP (1U << 4)
#define PCGCCTL_STPPCLK (1U << 0)
#define PDCNTL_REG 0x42
#define PDCNTL_VAL_PULSE_DURATION_NORMAL 0xC0
#define PDP_ENDIAN _PDP_ENDIAN
#define PERF_START 
#define PERF_STATS(x) (x++)
#define PERF_STOP(x) 
#define PERIPH_BASE 0x40000000UL
#define PF_INET AF_INET
#define PF_INET6 AF_INET6
#define PF_UNSPEC AF_UNSPEC
#define PI (l_mathop(3.141592653589793238462643383279502884))
#define PI 3.14159265358979f
#define PI 3.14159265359
#define PICCOLO_CAN_ECU_ID_DEFAULT 0
#define PICCOLO_CAN_MAX_GROUP_ESC (PICCOLO_CAN_MAX_NUM_ESC / 4)
#define PICCOLO_CAN_MAX_GROUP_SERVO (PICCOLO_CAN_MAX_NUM_SERVO / 4)
#define PICCOLO_CAN_MAX_NUM_ESC 16
#define PICCOLO_CAN_MAX_NUM_SERVO 16
#define PICCOLO_MSG_RATE_HZ_DEFAULT 50
#define PICCOLO_MSG_RATE_HZ_MAX 500
#define PICCOLO_MSG_RATE_HZ_MIN 1
#define PID_FMT "QffffffffffB"
#define PID_LABELS "TimeUS,Tar,Act,Err,P,I,D,FF,DFF,Dmod,SRate,Flags"
#define PID_MULTS "F-----------"
#define PID_UNITS "s-----------"
#define PILOT_ACCEL_Z_DEFAULT 250
#define PILOT_TKOFF_ALT_DEFAULT 0
#define PILOT_VELZ_MAX 250
#define PILOT_Y_EXPO_DEFAULT 0.0
#define PILOT_Y_RATE_DEFAULT 202.5
#define PIN_AFIO_AF(n,v) ((v) << (((n) % 8U) * 4U))
#define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2U))
#define PIN_MODE_ANALOG(n) (3U << ((n) * 2U))
#define PIN_MODE_INPUT(n) (0U << ((n) * 2U))
#define PIN_MODE_OUTPUT(n) (1U << ((n) * 2U))
#define PIN_ODR_HIGH(n) (1U << (n))
#define PIN_ODR_LOW(n) (0U << (n))
#define PIN_OSPEED_HIGH(n) (3U << ((n) * 2U))
#define PIN_OSPEED_LOW(n) (1U << ((n) * 2U))
#define PIN_OSPEED_MEDIUM(n) (2U << ((n) * 2U))
#define PIN_OSPEED_VERYLOW(n) (0U << ((n) * 2U))
#define PIN_OTYPE_OPENDRAIN(n) (1U << (n))
#define PIN_OTYPE_PUSHPULL(n) (0U << (n))
#define PIN_PUPDR_FLOATING(n) (0U << ((n) * 2U))
#define PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2U))
#define PIN_PUPDR_PULLUP(n) (1U << ((n) * 2U))
#define PIPE_BUF 512
#define PIXART_REG_CONFIG1 0x0F
#define PIXART_REG_CONFIG2 0x10
#define PIXART_REG_DELTA_X_H 0x04
#define PIXART_REG_DELTA_X_L 0x03
#define PIXART_REG_DELTA_Y_H 0x06
#define PIXART_REG_DELTA_Y_L 0x05
#define PIXART_REG_DOUT_H 0x26
#define PIXART_REG_DOUT_L 0x25
#define PIXART_REG_FRAME_CAP 0x12
#define PIXART_REG_INV_PROD_ID 0x3F
#define PIXART_REG_INV_PROD_ID2 0x5F
#define PIXART_REG_MOTION 0x02
#define PIXART_REG_MOT_BURST 0x50
#define PIXART_REG_MOT_BURST2 0x16
#define PIXART_REG_OBS 0x24
#define PIXART_REG_POWER_RST 0x3A
#define PIXART_REG_PRODUCT_ID 0x00
#define PIXART_REG_RAWDATA_MAX 0x09
#define PIXART_REG_RAWDATA_MIN 0x0A
#define PIXART_REG_RAWDATA_SUM 0x08
#define PIXART_REG_RAW_BURST 0x64
#define PIXART_REG_RAW_GRAB 0x29
#define PIXART_REG_REST1_DS 0x16
#define PIXART_REG_REST1_RATE 0x15
#define PIXART_REG_REST2_DS 0x18
#define PIXART_REG_REST2_RATE 0x17
#define PIXART_REG_REST3_RATE 0x19
#define PIXART_REG_REVISION_ID 0x01
#define PIXART_REG_RUN_DS 0x14
#define PIXART_REG_SHUTDOWN 0x3B
#define PIXART_REG_SHUTTER_HI 0x0C
#define PIXART_REG_SHUTTER_LOW 0x0B
#define PIXART_REG_SQUAL 0x07
#define PIXART_REG_SROM_BURST 0x62
#define PIXART_REG_SROM_EN 0x13
#define PIXART_REG_SROM_ID 0x2A
#define PIXART_SROM_CRC_RESULT 0xBEEF
#define PIXART_Tsrad 300
#define PIXART_WRITE_FLAG 0x80
#define PKT_ERROR 8
#define PKT_HEADER0 0
#define PKT_HEADER1 1
#define PKT_HEADER2 2
#define PKT_ID 4
#define PKT_INSTRUCTION 7
#define PKT_LENGTH_H 6
#define PKT_LENGTH_L 5
#define PKT_MAX_REGS 22
#define PKT_PARAMETER0 8
#define PKT_RESERVED 3
#define PLATFORM_NAME "STM32F767 Very High Performance with DSP and DP FPU"
#define POLLERR 0x4
#define POLLHUP 0x200
#define POLLIN 0x1
#define POLLNVAL 0x8
#define POLLOUT 0x2
#define POLLPRI 0x40
#define POLLRDBAND 0x20
#define POLLRDNORM 0x10
#define POLLWRBAND 0x100
#define POLLWRNORM 0x80
#define POLYFENCE_LOADER_DEBUGGING 0
#define PORT_ARCHITECTURE_ARM 
#define PORT_ARCHITECTURE_ARM_v7ME 
#define PORT_ARCHITECTURE_NAME "ARMv7E-M"
#define PORT_ARCH_REGISTERS_WIDTH 32
#define PORT_ARCH_REVERSE_ORDER 1
#define PORT_ARCH_SIZEOF_CODE_PTR 4
#define PORT_ARCH_SIZEOF_DATA_PTR 4
#define PORT_COMPILER_NAME "GCC " __VERSION__
#define PORT_CORES_NUMBER 1
#define PORT_CORE_VARIANT_NAME "Cortex-M7F"
#define PORT_DOES_NOT_PROVIDE_TYPES 
#define PORT_ENABLE_GUARD_PAGES FALSE
#define PORT_FAST_IRQ_HANDLER(id) extern "C" void id(void)
#define PORT_FAST_IRQ_HANDLER(id) void id(void)
#define PORT_GUARD_PAGE_SIZE 0U
#define PORT_IDLE_THREAD_STACK_SIZE 64
#define PORT_INFO "Advanced kernel mode"
#define PORT_INT_REQUIRED_STACK 128
#define PORT_IRQ_ATTRIBUTES 
#define PORT_IRQ_EPILOGUE() __port_irq_epilogue()
#define PORT_IRQ_HANDLER(id) PORT_IRQ_ATTRIBUTES void id(void)
#define PORT_IRQ_HANDLER(id) extern "C" PORT_IRQ_ATTRIBUTES void id(void)
#define PORT_IRQ_IS_VALID_KERNEL_PRIORITY(n) (((n) >= CORTEX_MAX_KERNEL_PRIORITY) && ((n) <= CORTEX_MIN_KERNEL_PRIORITY))
#define PORT_IRQ_IS_VALID_PRIORITY(n) (((n) >= 0U) && ((n) < CORTEX_PRIORITY_LEVELS))
#define PORT_IRQ_PROLOGUE() 
#define PORT_LIKELY(x) CC_LIKELY(x)
#define PORT_NATURAL_ALIGN sizeof (void *)
#define PORT_SETUP_CONTEXT(tp,wbase,wtop,pf,arg) do { (tp)->ctx.sp = (struct port_intctx *)(void *) ((uint8_t *)(wtop) - sizeof (struct port_intctx)); (tp)->ctx.sp->r4 = (uint32_t)(pf); (tp)->ctx.sp->r5 = (uint32_t)(arg); (tp)->ctx.sp->lr = (uint32_t)__port_thread_start; __PORT_SETUP_CONTEXT_MPU(tp); __PORT_SETUP_CONTEXT_SYSCALL(tp, wtop); } while (false)
#define PORT_STACK_ALIGN sizeof (stkalign_t)
#define PORT_SUPPORTS_RT TRUE
#define PORT_SWITCHED_REGIONS_NUMBER 0
#define PORT_THD_FUNCTION(tname,arg) void tname(void *arg)
#define PORT_UNLIKELY(x) CC_UNLIKELY(x)
#define PORT_USE_GUARD_MPU_REGION MPU_REGION_7
#define PORT_USE_SYSCALL FALSE
#define PORT_WA_CTX_SIZE (sizeof (struct port_intctx) + sizeof (struct port_extctx) + sizeof (struct port_extctx))
#define PORT_WA_SIZE(n) ((size_t)PORT_GUARD_PAGE_SIZE + (size_t)PORT_WA_CTX_SIZE + (size_t)(n) + (size_t)PORT_INT_REQUIRED_STACK)
#define PORT_WORKING_AREA(s,n) stkalign_t s[THD_WORKING_AREA_SIZE(n) / sizeof (stkalign_t)]
#define PORT_WORKING_AREA_ALIGN ((PORT_ENABLE_GUARD_PAGES == TRUE) ? 32U : PORT_STACK_ALIGN)
#define POS "\"]"
#define POSCONTROL_ACCEL_XY 100.0f
#define POSCONTROL_ACCEL_Z 250.0f
#define POSCONTROL_ACC_Z_D 0.0f
#define POSCONTROL_ACC_Z_DT 0.0025f
#define POSCONTROL_ACC_Z_FILT_HZ 20.0f
#define POSCONTROL_ACC_Z_I 1.0f
#define POSCONTROL_ACC_Z_IMAX 800
#define POSCONTROL_ACC_Z_P 0.5f
#define POSCONTROL_JERK_XY 5.0f
#define POSCONTROL_JERK_Z 5.0f
#define POSCONTROL_OVERSPEED_GAIN_Z 2.0f
#define POSCONTROL_POSVELACCEL_OFFSET_TARGET_TIMEOUT_MS 3000
#define POSCONTROL_POS_XY_P 1.0f
#define POSCONTROL_POS_Z_P 1.0f
#define POSCONTROL_RELAX_TC 0.16f
#define POSCONTROL_SPEED 500.0f
#define POSCONTROL_SPEED_DOWN -150.0f
#define POSCONTROL_SPEED_UP 250.0f
#define POSCONTROL_STOPPING_DIST_DOWN_MAX 200.0f
#define POSCONTROL_STOPPING_DIST_UP_MAX 300.0f
#define POSCONTROL_THROTTLE_CUTOFF_FREQ_HZ 2.0f
#define POSCONTROL_VEL_XY_D 0.5f
#define POSCONTROL_VEL_XY_FILT_D_HZ 5.0f
#define POSCONTROL_VEL_XY_FILT_HZ 5.0f
#define POSCONTROL_VEL_XY_I 1.0f
#define POSCONTROL_VEL_XY_IMAX 1000.0f
#define POSCONTROL_VEL_XY_P 2.0f
#define POSCONTROL_VEL_Z_FILT_D_HZ 5.0f
#define POSCONTROL_VEL_Z_FILT_HZ 5.0f
#define POSCONTROL_VEL_Z_IMAX 1000.0f
#define POSCONTROL_VEL_Z_P 5.0f
#define POSCONTROL_VIBE_COMP_I_GAIN 0.125f
#define POSCONTROL_VIBE_COMP_P_GAIN 0.250f
#define POSHOLD_BRAKE_ANGLE_DEFAULT 3000
#define POSHOLD_BRAKE_RATE_DEFAULT 8
#define POSHOLD_BRAKE_TIME_ESTIMATE_MAX (600*4)
#define POSHOLD_BRAKE_TO_LOITER_TIMER (150*4)
#define POSHOLD_CONTROLLER_TO_PILOT_MIX_TIMER (50*4)
#define POSHOLD_SMOOTH_RATE_FACTOR 0.0125f
#define POSHOLD_SPEED_0 10
#define POSHOLD_STICK_RELEASE_SMOOTH_ANGLE 1800
#define POSHOLD_WIND_COMP_ESTIMATE_SPEED_MAX 10
#define POSHOLD_WIND_COMP_LEAN_PCT_MAX 0.6666f
#define POSHOLD_WIND_COMP_START_TIMER (150*4)
#define POSHOLD_WIND_COMP_TIMER_10HZ 40
#define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))
#define POSNE_M_NSE_DEFAULT 0.5f
#define POSNE_M_NSE_DEFAULT 1.0f
#define POS_A (POS_OP + SIZE_OP)
#define POS_Ax POS_A
#define POS_B (POS_C + SIZE_C)
#define POS_Bx POS_C
#define POS_C (POS_A + SIZE_A)
#define POS_I_GATE_DEFAULT 500
#define POS_OP 0
#define POS_STATE_MIN_VARIANCE 1E-4
#define POWER_AND_OPERATIONS_REG 0x4B
#define POWER_CONTROL_VAL (1 << 0)
#define PPPAPI_VAR_ALLOC(name) API_VAR_ALLOC_POOL(struct pppapi_msg, PPPAPI_MSG, name, ERR_MEM)
#define PPPAPI_VAR_ALLOC_RETURN_NULL(name) API_VAR_ALLOC_POOL(struct pppapi_msg, PPPAPI_MSG, name, NULL)
#define PPPAPI_VAR_DECLARE(name) API_VAR_DECLARE(struct pppapi_msg, name)
#define PPPAPI_VAR_FREE(name) API_VAR_FREE_POOL(PPPAPI_MSG, name)
#define PPPAPI_VAR_REF(name) API_VAR_REF(name)
#define PPPCTLG_ERRCODE 1
#define PPPCTLG_FD 2
#define PPPCTLG_UPSTATUS 0
#define PPPDEBUG(a,b) 
#define PPPDEBUG_H 
#define PPPERR_ALLOC 4
#define PPPERR_AUTHFAIL 7
#define PPPERR_CONNECT 6
#define PPPERR_CONNECTTIME 11
#define PPPERR_DEVICE 3
#define PPPERR_IDLETIMEOUT 10
#define PPPERR_LOOPBACK 12
#define PPPERR_NONE 0
#define PPPERR_OPEN 2
#define PPPERR_PARAM 1
#define PPPERR_PEERDEAD 9
#define PPPERR_PROTOCOL 8
#define PPPERR_USER 5
#define PPPOE_SCNAME_SUPPORT 0
#define PPPOE_SUPPORT 0
#define PPPOL2TP_AUTH_SUPPORT PPPOL2TP_SUPPORT
#define PPPOL2TP_SUPPORT 0
#define PPPOS_DECL_PROTECT(lev) 
#define PPPOS_H 
#define PPPOS_PROTECT(lev) 
#define PPPOS_SUPPORT PPP_SUPPORT
#define PPPOS_UNPROTECT(lev) 
#define PPP_ADDRESS(p) (((u_char *)(p))[0])
#define PPP_ALLOWED_ADDRS 0
#define PPP_ALLSTATIONS 0xff
#define PPP_AUTH_SUPPORT (PAP_SUPPORT || CHAP_SUPPORT || EAP_SUPPORT)
#define PPP_CONTROL(p) (((u_char *)(p))[1])
#define PPP_CTRL_PBUF_UNKNOWN_SIZE 512
#define PPP_DATAINPUT 0
#define PPP_DEBUG LWIP_DBG_OFF
#define PPP_DEFMRU 1500
#define PPP_ESCAPE 0x7d
#define PPP_FCS(fcs,c) (((fcs) >> 8) ^ fcstab[((fcs) ^ (c)) & 0xff])
#define PPP_FCSLEN 2
#define PPP_FCS_TABLE 1
#define PPP_FLAG 0x7e
#define PPP_FSM_ACKRCVD 7
#define PPP_FSM_ACKSENT 8
#define PPP_FSM_CLOSED 2
#define PPP_FSM_CLOSING 4
#define PPP_FSM_INITIAL 0
#define PPP_FSM_OPENED 9
#define PPP_FSM_REQSENT 6
#define PPP_FSM_STARTING 1
#define PPP_FSM_STOPPED 3
#define PPP_FSM_STOPPING 5
#define PPP_GOODFCS 0xf0b8
#define PPP_H 
#define PPP_HDRLEN 4
#define PPP_IDLETIMELIMIT 0
#define PPP_INITFCS 0xffff
#define PPP_INPROC_IRQ_SAFE 0
#define PPP_IP 0x21
#define PPP_IPCP 0x8021
#define PPP_IPV4_SUPPORT (LWIP_IPV4)
#define PPP_IPV6_SUPPORT (LWIP_IPV6)
#define PPP_LCP 0xc021
#define PPP_LCP_ADAPTIVE 0
#define PPP_MAXCONNECT 0
#define PPP_MAXIDLEFLAG 100
#define PPP_MAXMRU 1500
#define PPP_MD5_RANDM (CHAP_SUPPORT || EAP_SUPPORT || PPPOL2TP_AUTH_SUPPORT)
#define PPP_MINMRU 128
#define PPP_MRU 1500
#define PPP_NOTIFY 0
#define PPP_NOTIFY_PHASE 0
#define PPP_NUM_TIMEOUTS (PPP_SUPPORT * PPP_NUM_TIMEOUTS_PER_PCB * MEMP_NUM_PPP_PCB)
#define PPP_NUM_TIMEOUTS_PER_PCB (2 + PPP_IPV4_SUPPORT + PPP_IPV6_SUPPORT + CCP_SUPPORT)
#define PPP_OPTIONS 0
#define PPP_PHASE_AUTHENTICATE 7
#define PPP_PHASE_CALLBACK 8
#define PPP_PHASE_DEAD 0
#define PPP_PHASE_DISCONNECT 12
#define PPP_PHASE_DORMANT 5
#define PPP_PHASE_ESTABLISH 6
#define PPP_PHASE_HOLDOFF 2
#define PPP_PHASE_INITIALIZE 3
#define PPP_PHASE_MASTER 1
#define PPP_PHASE_NETWORK 9
#define PPP_PHASE_RUNNING 10
#define PPP_PHASE_SERIALCONN 4
#define PPP_PHASE_TERMINATE 11
#define PPP_PROTOCOL(p) ((((u_char *)(p))[2] << 8) + ((u_char *)(p))[3])
#define PPP_PROTOCOLNAME 0
#define PPP_REMOTENAME 0
#define PPP_SERVER 0
#define PPP_STATS_SUPPORT 0
#define PPP_SUPPORT 1
#define PPP_TRANS 0x20
#define PPP_UI 0x03
#define PP_HTONL(x) ((((x) & (u32_t)0x000000ffUL) << 24) | (((x) & (u32_t)0x0000ff00UL) << 8) | (((x) & (u32_t)0x00ff0000UL) >> 8) | (((x) & (u32_t)0xff000000UL) >> 24))
#define PP_HTONS(x) ((u16_t)((((x) & (u16_t)0x00ffU) << 8) | (((x) & (u16_t)0xff00U) >> 8)))
#define PP_NTOHL(x) PP_HTONL(x)
#define PP_NTOHS(x) PP_HTONS(x)
#define PR1 PR
#define PRE "[string \""
#define PREARM_DISPLAY_PERIOD 30
#define PREARM_MAX_ALT_DISPARITY_CM 100
#define PREDICTOR_SUPPORT 0
#define PRESSURE_MASK ((1 << 14) - 1)
#define PRESSURE_SHIFT 16
#define PRESS_OUT_XL_ADDR 0x28
#define PRIMARY_UPDATE_TIMEOUT_US 200000UL
#define PRINTBIT 2
#define PRINTMSG(m,l) { ppp_info(("Remote message: %0.*v", l, m)); }
#define PRINTPKT_SUPPORT 0
#define PRIORITY_FROM_ID(x) ((uint8_t) (((x) >> 24U) & 0x1FU))
#define PRIX16 __PRI16(X)
#define PRIX32 __PRI32(X)
#define PRIX64 __PRI64(X)
#define PRIX8 __PRI8(X)
#define PRIXFAST16 __PRI16FAST(X)
#define PRIXFAST32 __PRI32FAST(X)
#define PRIXFAST64 __PRI64FAST(X)
#define PRIXFAST8 __PRI8FAST(X)
#define PRIXLEAST16 __PRI16LEAST(X)
#define PRIXLEAST32 __PRI32LEAST(X)
#define PRIXLEAST64 __PRI64LEAST(X)
#define PRIXLEAST8 __PRI8LEAST(X)
#define PRIXMAX __PRIMAX(X)
#define PRIXPTR __PRIPTR(X)
#define PRId16 __PRI16(d)
#define PRId32 __PRI32(d)
#define PRId64 __PRI64(d)
#define PRId8 __PRI8(d)
#define PRIdFAST16 __PRI16FAST(d)
#define PRIdFAST32 __PRI32FAST(d)
#define PRIdFAST64 __PRI64FAST(d)
#define PRIdFAST8 __PRI8FAST(d)
#define PRIdLEAST16 __PRI16LEAST(d)
#define PRIdLEAST32 __PRI32LEAST(d)
#define PRIdLEAST64 __PRI64LEAST(d)
#define PRIdLEAST8 __PRI8LEAST(d)
#define PRIdMAX __PRIMAX(d)
#define PRIdPTR __PRIPTR(d)
#define PRIi16 __PRI16(i)
#define PRIi32 __PRI32(i)
#define PRIi64 __PRI64(i)
#define PRIi8 __PRI8(i)
#define PRIiFAST16 __PRI16FAST(i)
#define PRIiFAST32 __PRI32FAST(i)
#define PRIiFAST64 __PRI64FAST(i)
#define PRIiFAST8 __PRI8FAST(i)
#define PRIiLEAST16 __PRI16LEAST(i)
#define PRIiLEAST32 __PRI32LEAST(i)
#define PRIiLEAST64 __PRI64LEAST(i)
#define PRIiLEAST8 __PRI8LEAST(i)
#define PRIiMAX __PRIMAX(i)
#define PRIiPTR __PRIPTR(i)
#define PRIo16 __PRI16(o)
#define PRIo32 __PRI32(o)
#define PRIo64 __PRI64(o)
#define PRIo8 __PRI8(o)
#define PRIoFAST16 __PRI16FAST(o)
#define PRIoFAST32 __PRI32FAST(o)
#define PRIoFAST64 __PRI64FAST(o)
#define PRIoFAST8 __PRI8FAST(o)
#define PRIoLEAST16 __PRI16LEAST(o)
#define PRIoLEAST32 __PRI32LEAST(o)
#define PRIoLEAST64 __PRI64LEAST(o)
#define PRIoLEAST8 __PRI8LEAST(o)
#define PRIoMAX __PRIMAX(o)
#define PRIoPTR __PRIPTR(o)
#define PRIu16 __PRI16(u)
#define PRIu32 __PRI32(u)
#define PRIu64 __PRI64(u)
#define PRIu8 __PRI8(u)
#define PRIuFAST16 __PRI16FAST(u)
#define PRIuFAST32 __PRI32FAST(u)
#define PRIuFAST64 __PRI64FAST(u)
#define PRIuFAST8 __PRI8FAST(u)
#define PRIuLEAST16 __PRI16LEAST(u)
#define PRIuLEAST32 __PRI32LEAST(u)
#define PRIuLEAST64 __PRI64LEAST(u)
#define PRIuLEAST8 __PRI8LEAST(u)
#define PRIuMAX __PRIMAX(u)
#define PRIuPTR __PRIPTR(u)
#define PRIx16 __PRI16(x)
#define PRIx32 __PRI32(x)
#define PRIx64 __PRI64(x)
#define PRIx8 __PRI8(x)
#define PRIxFAST16 __PRI16FAST(x)
#define PRIxFAST32 __PRI32FAST(x)
#define PRIxFAST64 __PRI64FAST(x)
#define PRIxFAST8 __PRI8FAST(x)
#define PRIxLEAST16 __PRI16LEAST(x)
#define PRIxLEAST32 __PRI32LEAST(x)
#define PRIxLEAST64 __PRI64LEAST(x)
#define PRIxLEAST8 __PRI8LEAST(x)
#define PRIxMAX __PRIMAX(x)
#define PRIxPTR __PRIPTR(x)
#define PROBE_MAX 2
#define PROBE_MIN 1
#define PROBE_NUM 3
#define PROBE_WAIT 1
#define PROD_ID_16470 0x4056
#define PROD_ID_16477 0x405d
#define PROD_ID_16507 0x407b
#define PROFILED_ENABLE_MAGIC 123
#define PROGNAME "luac"
#define PROTO_NAME(f) ((f)->callbacks->proto_name)
#define PROTREJ 8
#define PROXIMITY_ALT_DETECT_TIMEOUT_MS 500
#define PROXIMITY_BOUNDARY_3D_TIMEOUT_MS 750
#define PROXIMITY_BOUNDARY_DIST_DEFAULT 100
#define PROXIMITY_BOUNDARY_DIST_MIN 0.6f
#define PROXIMITY_FACE_RESET_MS 1000
#define PROXIMITY_FILT_RESET_TIME 1000
#define PROXIMITY_LD06_TIMEOUT_MS 50
#define PROXIMITY_LIGHTWARE_HEADER 0xAA
#define PROXIMITY_LIGHTWARE_PAYLOAD_LEN_MAX 256
#define PROXIMITY_MAV_TIMEOUT_MS 500
#define PROXIMITY_MAX_DIRECTION 8
#define PROXIMITY_MAX_IGNORE 4
#define PROXIMITY_MAX_INSTANCES 3
#define PROXIMITY_MIDDLE_LAYER 2
#define PROXIMITY_NUM_LAYERS 5
#define PROXIMITY_NUM_SECTORS 8
#define PROXIMITY_PITCH_WIDTH_DEG 30
#define PROXIMITY_RANGEFIDER_TIMEOUT_MS 200
#define PROXIMITY_SCRIPTING_TIMEOUT_MS 1500
#define PROXIMITY_SECTOR_WIDTH_DEG (360.0f/PROXIMITY_NUM_SECTORS)
#define PROXIMITY_SENSOR_ID_START 10
#define PROXIMITY_SF40C_COMBINE_READINGS 7
#define PROXIMITY_SF40C_DESIRED_OUTPUT_RATE 3
#define PROXIMITY_SF40C_HEADER 0xAA
#define PROXIMITY_SF40C_PAYLOAD_LEN_MAX 256
#define PROXIMITY_SF40C_TIMEOUT_MS 200
#define PROXIMITY_TIMEOUT_MS 500
#define PROXIMITY_TIMESTAMP_MSG_TIMEOUT_MS 50
#define PROXIMITY_TRTOWER_TIMEOUT_MS 300
#define PSCx_FMT "Qfffffffff"
#define PSCx_MULTS "F000000000"
#define PSCx_UNITS "smmmnnnooo"
#define PSI_RANGE_DEFAULT 1.0f
#define PSOx_FMT "Qffffff"
#define PSOx_MULTS "F000000"
#define PSOx_UNITS "smmnnoo"
#define PTHREAD_CREATE_DETACHED 0
#define PTHREAD_CREATE_JOINABLE 1
#define PTHREAD_EXPLICIT_SCHED 2
#define PTHREAD_INHERIT_SCHED 1
#define PTHREAD_SCOPE_PROCESS 0
#define PTHREAD_SCOPE_SYSTEM 1
#define PTRDIFF_MAX (__PTRDIFF_MAX__)
#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)
#define PUTCHAR(c,cp) { *(cp)++ = (u_char) (c); }
#define PUTLONG(l,cp) { *(cp)++ = (u_char) ((l) >> 24); *(cp)++ = (u_char) ((l) >> 16); *(cp)++ = (u_char) ((l) >> 8); *(cp)++ = (u_char) (l); }
#define PUTSHORT(s,cp) { *(cp)++ = (u_char) ((s) >> 8); *(cp)++ = (u_char) (s); }
#define PWM_CHANNELS STM32_TIM_MAX_CHANNELS
#define PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH 0x10
#define PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW 0x20
#define PWM_COMPLEMENTARY_OUTPUT_DISABLED 0x00
#define PWM_COMPLEMENTARY_OUTPUT_MASK 0xF0
#define PWM_DEGREES_TO_WIDTH(pwmp,degrees) PWM_FRACTION_TO_WIDTH(pwmp, 36000, degrees)
#define PWM_FRACTION_TO_WIDTH(pwmp,denominator,numerator) ((pwmcnt_t)((((pwmcnt_t)(pwmp)->period) * (pwmcnt_t)(numerator)) / (pwmcnt_t)(denominator)))
#define PWM_OUTPUT_ACTIVE_HIGH 0x01U
#define PWM_OUTPUT_ACTIVE_LOW 0x02U
#define PWM_OUTPUT_DISABLED 0x00U
#define PWM_OUTPUT_MASK 0x0FU
#define PWM_PERCENTAGE_TO_WIDTH(pwmp,percentage) PWM_FRACTION_TO_WIDTH(pwmp, 10000, percentage)
#define PWM_POSITION_MAX 2000
#define PWM_POSITION_MIN 1000
#define PWR ((PWR_TypeDef *) PWR_BASE)
#define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)
#define PWR_CR1_ADCDC1 PWR_CR1_ADCDC1_Msk
#define PWR_CR1_ADCDC1_Msk (0x1UL << PWR_CR1_ADCDC1_Pos)
#define PWR_CR1_ADCDC1_Pos (13U)
#define PWR_CR1_CSBF PWR_CR1_CSBF_Msk
#define PWR_CR1_CSBF_Msk (0x1UL << PWR_CR1_CSBF_Pos)
#define PWR_CR1_CSBF_Pos (3U)
#define PWR_CR1_DBP PWR_CR1_DBP_Msk
#define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)
#define PWR_CR1_DBP_Pos (8U)
#define PWR_CR1_FPDS PWR_CR1_FPDS_Msk
#define PWR_CR1_FPDS_Msk (0x1UL << PWR_CR1_FPDS_Pos)
#define PWR_CR1_FPDS_Pos (9U)
#define PWR_CR1_LPDS PWR_CR1_LPDS_Msk
#define PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos)
#define PWR_CR1_LPDS_Pos (0U)
#define PWR_CR1_LPUDS PWR_CR1_LPUDS_Msk
#define PWR_CR1_LPUDS_Msk (0x1UL << PWR_CR1_LPUDS_Pos)
#define PWR_CR1_LPUDS_Pos (10U)
#define PWR_CR1_MRUDS PWR_CR1_MRUDS_Msk
#define PWR_CR1_MRUDS_Msk (0x1UL << PWR_CR1_MRUDS_Pos)
#define PWR_CR1_MRUDS_Pos (11U)
#define PWR_CR1_ODEN PWR_CR1_ODEN_Msk
#define PWR_CR1_ODEN_Msk (0x1UL << PWR_CR1_ODEN_Pos)
#define PWR_CR1_ODEN_Pos (16U)
#define PWR_CR1_ODSWEN PWR_CR1_ODSWEN_Msk
#define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos)
#define PWR_CR1_ODSWEN_Pos (17U)
#define PWR_CR1_PDDS PWR_CR1_PDDS_Msk
#define PWR_CR1_PDDS_Msk (0x1UL << PWR_CR1_PDDS_Pos)
#define PWR_CR1_PDDS_Pos (1U)
#define PWR_CR1_PLS PWR_CR1_PLS_Msk
#define PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos)
#define PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos)
#define PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos)
#define PWR_CR1_PLS_LEV0 0x00000000U
#define PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk
#define PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos)
#define PWR_CR1_PLS_LEV1_Pos (5U)
#define PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk
#define PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos)
#define PWR_CR1_PLS_LEV2_Pos (6U)
#define PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk
#define PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos)
#define PWR_CR1_PLS_LEV3_Pos (5U)
#define PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk
#define PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos)
#define PWR_CR1_PLS_LEV4_Pos (7U)
#define PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk
#define PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos)
#define PWR_CR1_PLS_LEV5_Pos (5U)
#define PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk
#define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos)
#define PWR_CR1_PLS_LEV6_Pos (6U)
#define PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk
#define PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos)
#define PWR_CR1_PLS_LEV7_Pos (5U)
#define PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos)
#define PWR_CR1_PLS_Pos (5U)
#define PWR_CR1_PVDE PWR_CR1_PVDE_Msk
#define PWR_CR1_PVDE_Msk (0x1UL << PWR_CR1_PVDE_Pos)
#define PWR_CR1_PVDE_Pos (4U)
#define PWR_CR1_UDEN PWR_CR1_UDEN_Msk
#define PWR_CR1_UDEN_0 (0x1UL << PWR_CR1_UDEN_Pos)
#define PWR_CR1_UDEN_1 (0x2UL << PWR_CR1_UDEN_Pos)
#define PWR_CR1_UDEN_Msk (0x3UL << PWR_CR1_UDEN_Pos)
#define PWR_CR1_UDEN_Pos (18U)
#define PWR_CR1_VOS PWR_CR1_VOS_Msk
#define PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos)
#define PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos)
#define PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos)
#define PWR_CR1_VOS_Pos (14U)
#define PWR_CR2_CWUPF1 PWR_CR2_CWUPF1_Msk
#define PWR_CR2_CWUPF1_Msk (0x1UL << PWR_CR2_CWUPF1_Pos)
#define PWR_CR2_CWUPF1_Pos (0U)
#define PWR_CR2_CWUPF2 PWR_CR2_CWUPF2_Msk
#define PWR_CR2_CWUPF2_Msk (0x1UL << PWR_CR2_CWUPF2_Pos)
#define PWR_CR2_CWUPF2_Pos (1U)
#define PWR_CR2_CWUPF3 PWR_CR2_CWUPF3_Msk
#define PWR_CR2_CWUPF3_Msk (0x1UL << PWR_CR2_CWUPF3_Pos)
#define PWR_CR2_CWUPF3_Pos (2U)
#define PWR_CR2_CWUPF4 PWR_CR2_CWUPF4_Msk
#define PWR_CR2_CWUPF4_Msk (0x1UL << PWR_CR2_CWUPF4_Pos)
#define PWR_CR2_CWUPF4_Pos (3U)
#define PWR_CR2_CWUPF5 PWR_CR2_CWUPF5_Msk
#define PWR_CR2_CWUPF5_Msk (0x1UL << PWR_CR2_CWUPF5_Pos)
#define PWR_CR2_CWUPF5_Pos (4U)
#define PWR_CR2_CWUPF6 PWR_CR2_CWUPF6_Msk
#define PWR_CR2_CWUPF6_Msk (0x1UL << PWR_CR2_CWUPF6_Pos)
#define PWR_CR2_CWUPF6_Pos (5U)
#define PWR_CR2_WUPP1 PWR_CR2_WUPP1_Msk
#define PWR_CR2_WUPP1_Msk (0x1UL << PWR_CR2_WUPP1_Pos)
#define PWR_CR2_WUPP1_Pos (8U)
#define PWR_CR2_WUPP2 PWR_CR2_WUPP2_Msk
#define PWR_CR2_WUPP2_Msk (0x1UL << PWR_CR2_WUPP2_Pos)
#define PWR_CR2_WUPP2_Pos (9U)
#define PWR_CR2_WUPP3 PWR_CR2_WUPP3_Msk
#define PWR_CR2_WUPP3_Msk (0x1UL << PWR_CR2_WUPP3_Pos)
#define PWR_CR2_WUPP3_Pos (10U)
#define PWR_CR2_WUPP4 PWR_CR2_WUPP4_Msk
#define PWR_CR2_WUPP4_Msk (0x1UL << PWR_CR2_WUPP4_Pos)
#define PWR_CR2_WUPP4_Pos (11U)
#define PWR_CR2_WUPP5 PWR_CR2_WUPP5_Msk
#define PWR_CR2_WUPP5_Msk (0x1UL << PWR_CR2_WUPP5_Pos)
#define PWR_CR2_WUPP5_Pos (12U)
#define PWR_CR2_WUPP6 PWR_CR2_WUPP6_Msk
#define PWR_CR2_WUPP6_Msk (0x1UL << PWR_CR2_WUPP6_Pos)
#define PWR_CR2_WUPP6_Pos (13U)
#define PWR_CSR1_BRE PWR_CSR1_BRE_Msk
#define PWR_CSR1_BRE_Msk (0x1UL << PWR_CSR1_BRE_Pos)
#define PWR_CSR1_BRE_Pos (9U)
#define PWR_CSR1_BRR PWR_CSR1_BRR_Msk
#define PWR_CSR1_BRR_Msk (0x1UL << PWR_CSR1_BRR_Pos)
#define PWR_CSR1_BRR_Pos (3U)
#define PWR_CSR1_EIWUP PWR_CSR1_EIWUP_Msk
#define PWR_CSR1_EIWUP_Msk (0x1UL << PWR_CSR1_EIWUP_Pos)
#define PWR_CSR1_EIWUP_Pos (8U)
#define PWR_CSR1_ODRDY PWR_CSR1_ODRDY_Msk
#define PWR_CSR1_ODRDY_Msk (0x1UL << PWR_CSR1_ODRDY_Pos)
#define PWR_CSR1_ODRDY_Pos (16U)
#define PWR_CSR1_ODSWRDY PWR_CSR1_ODSWRDY_Msk
#define PWR_CSR1_ODSWRDY_Msk (0x1UL << PWR_CSR1_ODSWRDY_Pos)
#define PWR_CSR1_ODSWRDY_Pos (17U)
#define PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk
#define PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos)
#define PWR_CSR1_PVDO_Pos (2U)
#define PWR_CSR1_SBF PWR_CSR1_SBF_Msk
#define PWR_CSR1_SBF_Msk (0x1UL << PWR_CSR1_SBF_Pos)
#define PWR_CSR1_SBF_Pos (1U)
#define PWR_CSR1_UDRDY PWR_CSR1_UDRDY_Msk
#define PWR_CSR1_UDRDY_Msk (0x3UL << PWR_CSR1_UDRDY_Pos)
#define PWR_CSR1_UDRDY_Pos (18U)
#define PWR_CSR1_VOSRDY PWR_CSR1_VOSRDY_Msk
#define PWR_CSR1_VOSRDY_Msk (0x1UL << PWR_CSR1_VOSRDY_Pos)
#define PWR_CSR1_VOSRDY_Pos (14U)
#define PWR_CSR1_WUIF PWR_CSR1_WUIF_Msk
#define PWR_CSR1_WUIF_Msk (0x1UL << PWR_CSR1_WUIF_Pos)
#define PWR_CSR1_WUIF_Pos (0U)
#define PWR_CSR2_EWUP1 PWR_CSR2_EWUP1_Msk
#define PWR_CSR2_EWUP1_Msk (0x1UL << PWR_CSR2_EWUP1_Pos)
#define PWR_CSR2_EWUP1_Pos (8U)
#define PWR_CSR2_EWUP2 PWR_CSR2_EWUP2_Msk
#define PWR_CSR2_EWUP2_Msk (0x1UL << PWR_CSR2_EWUP2_Pos)
#define PWR_CSR2_EWUP2_Pos (9U)
#define PWR_CSR2_EWUP3 PWR_CSR2_EWUP3_Msk
#define PWR_CSR2_EWUP3_Msk (0x1UL << PWR_CSR2_EWUP3_Pos)
#define PWR_CSR2_EWUP3_Pos (10U)
#define PWR_CSR2_EWUP4 PWR_CSR2_EWUP4_Msk
#define PWR_CSR2_EWUP4_Msk (0x1UL << PWR_CSR2_EWUP4_Pos)
#define PWR_CSR2_EWUP4_Pos (11U)
#define PWR_CSR2_EWUP5 PWR_CSR2_EWUP5_Msk
#define PWR_CSR2_EWUP5_Msk (0x1UL << PWR_CSR2_EWUP5_Pos)
#define PWR_CSR2_EWUP5_Pos (12U)
#define PWR_CSR2_EWUP6 PWR_CSR2_EWUP6_Msk
#define PWR_CSR2_EWUP6_Msk (0x1UL << PWR_CSR2_EWUP6_Pos)
#define PWR_CSR2_EWUP6_Pos (13U)
#define PWR_CSR2_WUPF1 PWR_CSR2_WUPF1_Msk
#define PWR_CSR2_WUPF1_Msk (0x1UL << PWR_CSR2_WUPF1_Pos)
#define PWR_CSR2_WUPF1_Pos (0U)
#define PWR_CSR2_WUPF2 PWR_CSR2_WUPF2_Msk
#define PWR_CSR2_WUPF2_Msk (0x1UL << PWR_CSR2_WUPF2_Pos)
#define PWR_CSR2_WUPF2_Pos (1U)
#define PWR_CSR2_WUPF3 PWR_CSR2_WUPF3_Msk
#define PWR_CSR2_WUPF3_Msk (0x1UL << PWR_CSR2_WUPF3_Pos)
#define PWR_CSR2_WUPF3_Pos (2U)
#define PWR_CSR2_WUPF4 PWR_CSR2_WUPF4_Msk
#define PWR_CSR2_WUPF4_Msk (0x1UL << PWR_CSR2_WUPF4_Pos)
#define PWR_CSR2_WUPF4_Pos (3U)
#define PWR_CSR2_WUPF5 PWR_CSR2_WUPF5_Msk
#define PWR_CSR2_WUPF5_Msk (0x1UL << PWR_CSR2_WUPF5_Pos)
#define PWR_CSR2_WUPF5_Pos (4U)
#define PWR_CSR2_WUPF6 PWR_CSR2_WUPF6_Msk
#define PWR_CSR2_WUPF6_Msk (0x1UL << PWR_CSR2_WUPF6_Pos)
#define PWR_CSR2_WUPF6_Pos (5U)
#define PX4FLOW_BASE_I2C_ADDR 0x42
#define PX4FLOW_INIT_RETRIES 10
#define PYTHONARCHDIR "/usr/lib/python3/dist-packages"
#define PYTHONDIR "/usr/lib/python3/dist-packages"
#define P_SETUP_ARMING_FMU_ARMED (1<<1)
#define P_SETUP_ARMING_IO_ARM_OK (1<<0)
#define P_SETUP_ARMING_RC_HANDLING_DISABLED (1<<6)
#define P_SETUP_ARMING_SAFETY_DISABLE_OFF (1 << 12)
#define P_SETUP_ARMING_SAFETY_DISABLE_ON (1 << 11)
#define P_SETUP_FEATURES_ADC_RSSI 8
#define P_SETUP_FEATURES_BRUSHED 32
#define P_SETUP_FEATURES_HEATER 64
#define P_SETUP_FEATURES_ONESHOT 16
#define P_SETUP_FEATURES_PWM_RSSI 4
#define P_SETUP_FEATURES_SBUS1_OUT 1
#define P_SETUP_FEATURES_SBUS2_OUT 2
#define P_W_SIZE (1<<(P_W_WIDTH-2))
#define P_W_WIDTH 3
#define ProfiLED_HIGH 0xFF
#define ProfiLED_LOW 0x33
#define ProfiLED_MEDIUM 0x7F
#define ProfiLED_OFF 0x00
#define Protect(x) { {x;}; base = ci->u.l.base; }
#define QMC5883L_MODE_CONTINUOUS 0x01
#define QMC5883L_MODE_STANDBY 0x00
#define QMC5883L_ODR_100HZ (0x02 << 2)
#define QMC5883L_ODR_10HZ (0x00 << 2)
#define QMC5883L_ODR_200HZ (0x03 << 2)
#define QMC5883L_ODR_50HZ (0x01 << 2)
#define QMC5883L_OSR_128 (0x10 << 6)
#define QMC5883L_OSR_256 (0x01 << 6)
#define QMC5883L_OSR_512 (0x00 << 6)
#define QMC5883L_OSR_64 (0x11 << 6)
#define QMC5883L_REG_CONF1 0x09
#define QMC5883L_REG_CONF2 0x0A
#define QMC5883L_REG_DATA_OUTPUT_X 0x00
#define QMC5883L_REG_ID 0x0D
#define QMC5883L_REG_STATUS 0x06
#define QMC5883L_RNG_2G (0x00 << 4)
#define QMC5883L_RNG_8G (0x01 << 4)
#define QMC5883L_RST 0x80
#define QMC5883P_ID_VAL 0x80
#define QMC5883P_MODE_CONTINUOUS 0x03
#define QMC5883P_MODE_NORMAL 0x01
#define QMC5883P_MODE_SINGLE 0x02
#define QMC5883P_MODE_SUSPEND 0x00
#define QMC5883P_ODR_100HZ (0x02 << 2)
#define QMC5883P_ODR_10HZ (0x00 << 2)
#define QMC5883P_ODR_200HZ (0x03 << 2)
#define QMC5883P_ODR_50HZ (0x01 << 2)
#define QMC5883P_OSR1_1 (0x03 << 4)
#define QMC5883P_OSR1_2 (0x02 << 4)
#define QMC5883P_OSR1_4 (0x01 << 4)
#define QMC5883P_OSR1_8 (0x00 << 4)
#define QMC5883P_OSR2_8 0x08
#define QMC5883P_REG_CONF1 0x0A
#define QMC5883P_REG_CONF2 0x0B
#define QMC5883P_REG_DATA_OUTPUT_X 0x01
#define QMC5883P_REG_DATA_OUTPUT_Z_MSB 0x06
#define QMC5883P_REG_ID 0x00
#define QMC5883P_REG_STATUS 0x09
#define QMC5883P_RNG_12G (0x01 << 2)
#define QMC5883P_RNG_2G (0x11 << 2)
#define QMC5883P_RNG_30G (0x00 << 2)
#define QMC5883P_RNG_8G (0x10 << 2)
#define QMC5883P_RST 0x80
#define QMC5883P_SET_XYZ_SIGN 0x29
#define QMC5883P_STATUS_DATA_READY 0x01
#define QMC5883_ID_VAL 0xFF
#define QNAN nanf("GPS")
#define QSPI_BASE 0x90000000UL
#define QSPI_R_BASE 0xA0001000UL
#define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)
#define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk
#define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)
#define QUADSPI_ABR_ALTERNATE_Pos (0U)
#define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk
#define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)
#define QUADSPI_AR_ADDRESS_Pos (0U)
#define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk
#define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos)
#define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos)
#define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos)
#define QUADSPI_CCR_ABMODE_Pos (14U)
#define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk
#define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos)
#define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos)
#define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos)
#define QUADSPI_CCR_ABSIZE_Pos (16U)
#define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk
#define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos)
#define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos)
#define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos)
#define QUADSPI_CCR_ADMODE_Pos (10U)
#define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk
#define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos)
#define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos)
#define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos)
#define QUADSPI_CCR_ADSIZE_Pos (12U)
#define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk
#define QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos)
#define QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos)
#define QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos)
#define QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos)
#define QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos)
#define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos)
#define QUADSPI_CCR_DCYC_Pos (18U)
#define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk
#define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos)
#define QUADSPI_CCR_DDRM_Pos (31U)
#define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk
#define QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos)
#define QUADSPI_CCR_DHHC_Pos (30U)
#define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk
#define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos)
#define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos)
#define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos)
#define QUADSPI_CCR_DMODE_Pos (24U)
#define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk
#define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos)
#define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos)
#define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos)
#define QUADSPI_CCR_FMODE_Pos (26U)
#define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk
#define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos)
#define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos)
#define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos)
#define QUADSPI_CCR_IMODE_Pos (8U)
#define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk
#define QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)
#define QUADSPI_CCR_INSTRUCTION_Pos (0U)
#define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk
#define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos)
#define QUADSPI_CCR_SIOO_Pos (28U)
#define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk
#define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos)
#define QUADSPI_CR_ABORT_Pos (1U)
#define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk
#define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos)
#define QUADSPI_CR_APMS_Pos (22U)
#define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk
#define QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos)
#define QUADSPI_CR_DFM_Pos (6U)
#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk
#define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos)
#define QUADSPI_CR_DMAEN_Pos (2U)
#define QUADSPI_CR_EN QUADSPI_CR_EN_Msk
#define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos)
#define QUADSPI_CR_EN_Pos (0U)
#define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk
#define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos)
#define QUADSPI_CR_FSEL_Pos (7U)
#define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk
#define QUADSPI_CR_FTHRES_0 (0x01UL << QUADSPI_CR_FTHRES_Pos)
#define QUADSPI_CR_FTHRES_1 (0x02UL << QUADSPI_CR_FTHRES_Pos)
#define QUADSPI_CR_FTHRES_2 (0x04UL << QUADSPI_CR_FTHRES_Pos)
#define QUADSPI_CR_FTHRES_3 (0x08UL << QUADSPI_CR_FTHRES_Pos)
#define QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos)
#define QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos)
#define QUADSPI_CR_FTHRES_Pos (8U)
#define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk
#define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos)
#define QUADSPI_CR_FTIE_Pos (18U)
#define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk
#define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos)
#define QUADSPI_CR_PMM_Pos (23U)
#define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk
#define QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos)
#define QUADSPI_CR_PRESCALER_Pos (24U)
#define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk
#define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos)
#define QUADSPI_CR_SMIE_Pos (19U)
#define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk
#define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos)
#define QUADSPI_CR_SSHIFT_Pos (4U)
#define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk
#define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos)
#define QUADSPI_CR_TCEN_Pos (3U)
#define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk
#define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos)
#define QUADSPI_CR_TCIE_Pos (17U)
#define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk
#define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos)
#define QUADSPI_CR_TEIE_Pos (16U)
#define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk
#define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos)
#define QUADSPI_CR_TOIE_Pos (20U)
#define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk
#define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos)
#define QUADSPI_DCR_CKMODE_Pos (0U)
#define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk
#define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos)
#define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos)
#define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos)
#define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos)
#define QUADSPI_DCR_CSHT_Pos (8U)
#define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk
#define QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos)
#define QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos)
#define QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos)
#define QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos)
#define QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos)
#define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos)
#define QUADSPI_DCR_FSIZE_Pos (16U)
#define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk
#define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)
#define QUADSPI_DLR_DL_Pos (0U)
#define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk
#define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)
#define QUADSPI_DR_DATA_Pos (0U)
#define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk
#define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos)
#define QUADSPI_FCR_CSMF_Pos (3U)
#define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk
#define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos)
#define QUADSPI_FCR_CTCF_Pos (1U)
#define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk
#define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos)
#define QUADSPI_FCR_CTEF_Pos (0U)
#define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk
#define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos)
#define QUADSPI_FCR_CTOF_Pos (4U)
#define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk
#define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)
#define QUADSPI_LPTR_TIMEOUT_Pos (0U)
#define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk
#define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)
#define QUADSPI_PIR_INTERVAL_Pos (0U)
#define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk
#define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)
#define QUADSPI_PSMAR_MATCH_Pos (0U)
#define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk
#define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)
#define QUADSPI_PSMKR_MASK_Pos (0U)
#define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk
#define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos)
#define QUADSPI_SR_BUSY_Pos (5U)
#define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk
#define QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos)
#define QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos)
#define QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos)
#define QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos)
#define QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos)
#define QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos)
#define QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos)
#define QUADSPI_SR_FLEVEL_Pos (8U)
#define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk
#define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos)
#define QUADSPI_SR_FTF_Pos (2U)
#define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk
#define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos)
#define QUADSPI_SR_SMF_Pos (3U)
#define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk
#define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos)
#define QUADSPI_SR_TCF_Pos (1U)
#define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk
#define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos)
#define QUADSPI_SR_TEF_Pos (0U)
#define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk
#define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos)
#define QUADSPI_SR_TOF_Pos (4U)
#define QUAD_SERVO_MAX_ANGLE 4500
#define QUANTITY_ACK_SET_VALUES 0x03
#define QUANTITY_REQUEST_STATUS 0x03
#define QUANTITY_RESPONSE_STATUS_1 0x57
#define QUANTITY_RESPONSE_STATUS_2 0x65
#define QUANTITY_RESPONSE_STATUS_3 0x67
#define QUANTITY_SET_VALUE 0x17
#define QUARTERROUND(a,b,c,d) a += b; d = rotl32(d ^ a, 16); c += d; b = rotl32(b ^ c, 12); a += b; d = rotl32(d ^ a, 8); c += d; b = rotl32(b ^ c, 7)
#define QUOTE1(str) #str
#define QUOTE2(str) QUOTE1(str)
#define Q_EMPTY MSG_TIMEOUT
#define Q_FULL MSG_TIMEOUT
#define Q_OK MSG_OK
#define Q_RESET MSG_RESET
#define Q_TIMEOUT MSG_TIMEOUT
#define RA(i) (base+GETARG_A(i))
#define RACEFLIGHT_IDENTIFIER "RCFL"
#define RADIUS_OF_EARTH 6378100
#define RAD_TO_DEG (180.0f / M_PI)
#define RALLY_INCLUDE_HOME_DEFAULT 1
#define RALLY_LIMIT_KM_DEFAULT 0.3f
#define RAMDTCM_BASE 0x20000000UL
#define RAMITCM_BASE 0x00000000UL
#define RAMTRON_DELAY_MS 10
#define RAMTRON_RETRIES 10
#define RAND_MAX __RAND_MAX
#define RANGEFINDER_FILT_DEFAULT 0.5f
#define RANGEFINDER_GLITCH_ALT_CM 200
#define RANGEFINDER_GLITCH_NUM_SAMPLES 3
#define RANGEFINDER_GROUND_CLEARANCE_DEFAULT 0.10
#define RANGEFINDER_HEALTH_MIN 3
#define RANGEFINDER_MAX_INSTANCES 10
#define RANGEFINDER_PREARM_ALT_MAX_CM 200
#define RANGEFINDER_PREARM_REQUIRED_CHANGE_CM 50
#define RANGEFINDER_TILT_CORRECTION 1
#define RANGEFINDER_TIMEOUT_MS 1000
#define RANLIMIT 100u
#define RATE_DOP 1
#define RATE_HW 5
#define RATE_HW2 5
#define RATE_LIMIT_INTERVAL 60
#define RATE_POSLLH 1
#define RATE_PVT 1
#define RATE_SOL 1
#define RATE_STATUS 1
#define RATE_TIMEGPS 5
#define RATE_TIM_TM2 1
#define RATE_VELNED 1
#define RAW_DEBUG LWIP_DBG_OFF
#define RAW_TTL IP_DEFAULT_TTL
#define RB(i) check_exp(getBMode(GET_OPCODE(i)) == OpArgR, base+GETARG_B(i))
#define RC(i) check_exp(getCMode(GET_OPCODE(i)) == OpArgR, base+GETARG_C(i))
#define RCC ((RCC_TypeDef *) RCC_BASE)
#define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk
#define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)
#define RCC_AHB1ENR_BKPSRAMEN_Pos (18U)
#define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
#define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)
#define RCC_AHB1ENR_CRCEN_Pos (12U)
#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)
#define RCC_AHB1ENR_DMA1EN_Pos (21U)
#define RCC_AHB1ENR_DMA2DEN RCC_AHB1ENR_DMA2DEN_Msk
#define RCC_AHB1ENR_DMA2DEN_Msk (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)
#define RCC_AHB1ENR_DMA2DEN_Pos (23U)
#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)
#define RCC_AHB1ENR_DMA2EN_Pos (22U)
#define RCC_AHB1ENR_DTCMRAMEN RCC_AHB1ENR_DTCMRAMEN_Msk
#define RCC_AHB1ENR_DTCMRAMEN_Msk (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)
#define RCC_AHB1ENR_DTCMRAMEN_Pos (20U)
#define RCC_AHB1ENR_ETHMACEN RCC_AHB1ENR_ETHMACEN_Msk
#define RCC_AHB1ENR_ETHMACEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)
#define RCC_AHB1ENR_ETHMACEN_Pos (25U)
#define RCC_AHB1ENR_ETHMACPTPEN RCC_AHB1ENR_ETHMACPTPEN_Msk
#define RCC_AHB1ENR_ETHMACPTPEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)
#define RCC_AHB1ENR_ETHMACPTPEN_Pos (28U)
#define RCC_AHB1ENR_ETHMACRXEN RCC_AHB1ENR_ETHMACRXEN_Msk
#define RCC_AHB1ENR_ETHMACRXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)
#define RCC_AHB1ENR_ETHMACRXEN_Pos (27U)
#define RCC_AHB1ENR_ETHMACTXEN RCC_AHB1ENR_ETHMACTXEN_Msk
#define RCC_AHB1ENR_ETHMACTXEN_Msk (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)
#define RCC_AHB1ENR_ETHMACTXEN_Pos (26U)
#define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk
#define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)
#define RCC_AHB1ENR_GPIOAEN_Pos (0U)
#define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk
#define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)
#define RCC_AHB1ENR_GPIOBEN_Pos (1U)
#define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk
#define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)
#define RCC_AHB1ENR_GPIOCEN_Pos (2U)
#define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk
#define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)
#define RCC_AHB1ENR_GPIODEN_Pos (3U)
#define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk
#define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)
#define RCC_AHB1ENR_GPIOEEN_Pos (4U)
#define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk
#define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)
#define RCC_AHB1ENR_GPIOFEN_Pos (5U)
#define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk
#define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)
#define RCC_AHB1ENR_GPIOGEN_Pos (6U)
#define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk
#define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)
#define RCC_AHB1ENR_GPIOHEN_Pos (7U)
#define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk
#define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)
#define RCC_AHB1ENR_GPIOIEN_Pos (8U)
#define RCC_AHB1ENR_GPIOJEN RCC_AHB1ENR_GPIOJEN_Msk
#define RCC_AHB1ENR_GPIOJEN_Msk (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)
#define RCC_AHB1ENR_GPIOJEN_Pos (9U)
#define RCC_AHB1ENR_GPIOKEN RCC_AHB1ENR_GPIOKEN_Msk
#define RCC_AHB1ENR_GPIOKEN_Msk (0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)
#define RCC_AHB1ENR_GPIOKEN_Pos (10U)
#define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk
#define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)
#define RCC_AHB1ENR_OTGHSEN_Pos (29U)
#define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk
#define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)
#define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U)
#define RCC_AHB1LPENR_AXILPEN RCC_AHB1LPENR_AXILPEN_Msk
#define RCC_AHB1LPENR_AXILPEN_Msk (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)
#define RCC_AHB1LPENR_AXILPEN_Pos (13U)
#define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk
#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)
#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U)
#define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk
#define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)
#define RCC_AHB1LPENR_CRCLPEN_Pos (12U)
#define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
#define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)
#define RCC_AHB1LPENR_DMA1LPEN_Pos (21U)
#define RCC_AHB1LPENR_DMA2DLPEN RCC_AHB1LPENR_DMA2DLPEN_Msk
#define RCC_AHB1LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)
#define RCC_AHB1LPENR_DMA2DLPEN_Pos (23U)
#define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
#define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)
#define RCC_AHB1LPENR_DMA2LPEN_Pos (22U)
#define RCC_AHB1LPENR_DTCMLPEN RCC_AHB1LPENR_DTCMLPEN_Msk
#define RCC_AHB1LPENR_DTCMLPEN_Msk (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)
#define RCC_AHB1LPENR_DTCMLPEN_Pos (20U)
#define RCC_AHB1LPENR_ETHMACLPEN RCC_AHB1LPENR_ETHMACLPEN_Msk
#define RCC_AHB1LPENR_ETHMACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)
#define RCC_AHB1LPENR_ETHMACLPEN_Pos (25U)
#define RCC_AHB1LPENR_ETHMACPTPLPEN RCC_AHB1LPENR_ETHMACPTPLPEN_Msk
#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)
#define RCC_AHB1LPENR_ETHMACPTPLPEN_Pos (28U)
#define RCC_AHB1LPENR_ETHMACRXLPEN RCC_AHB1LPENR_ETHMACRXLPEN_Msk
#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)
#define RCC_AHB1LPENR_ETHMACRXLPEN_Pos (27U)
#define RCC_AHB1LPENR_ETHMACTXLPEN RCC_AHB1LPENR_ETHMACTXLPEN_Msk
#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)
#define RCC_AHB1LPENR_ETHMACTXLPEN_Pos (26U)
#define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk
#define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)
#define RCC_AHB1LPENR_FLITFLPEN_Pos (15U)
#define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk
#define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)
#define RCC_AHB1LPENR_GPIOALPEN_Pos (0U)
#define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk
#define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)
#define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U)
#define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk
#define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)
#define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U)
#define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk
#define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)
#define RCC_AHB1LPENR_GPIODLPEN_Pos (3U)
#define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk
#define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)
#define RCC_AHB1LPENR_GPIOELPEN_Pos (4U)
#define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk
#define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)
#define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U)
#define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk
#define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)
#define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U)
#define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk
#define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)
#define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U)
#define RCC_AHB1LPENR_GPIOILPEN RCC_AHB1LPENR_GPIOILPEN_Msk
#define RCC_AHB1LPENR_GPIOILPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)
#define RCC_AHB1LPENR_GPIOILPEN_Pos (8U)
#define RCC_AHB1LPENR_GPIOJLPEN RCC_AHB1LPENR_GPIOJLPEN_Msk
#define RCC_AHB1LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)
#define RCC_AHB1LPENR_GPIOJLPEN_Pos (9U)
#define RCC_AHB1LPENR_GPIOKLPEN RCC_AHB1LPENR_GPIOKLPEN_Msk
#define RCC_AHB1LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)
#define RCC_AHB1LPENR_GPIOKLPEN_Pos (10U)
#define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk
#define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)
#define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U)
#define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk
#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)
#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U)
#define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk
#define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)
#define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U)
#define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk
#define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)
#define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U)
#define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
#define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)
#define RCC_AHB1RSTR_CRCRST_Pos (12U)
#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)
#define RCC_AHB1RSTR_DMA1RST_Pos (21U)
#define RCC_AHB1RSTR_DMA2DRST RCC_AHB1RSTR_DMA2DRST_Msk
#define RCC_AHB1RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)
#define RCC_AHB1RSTR_DMA2DRST_Pos (23U)
#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)
#define RCC_AHB1RSTR_DMA2RST_Pos (22U)
#define RCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk
#define RCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)
#define RCC_AHB1RSTR_ETHMACRST_Pos (25U)
#define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk
#define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)
#define RCC_AHB1RSTR_GPIOARST_Pos (0U)
#define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk
#define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)
#define RCC_AHB1RSTR_GPIOBRST_Pos (1U)
#define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk
#define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)
#define RCC_AHB1RSTR_GPIOCRST_Pos (2U)
#define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk
#define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)
#define RCC_AHB1RSTR_GPIODRST_Pos (3U)
#define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk
#define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)
#define RCC_AHB1RSTR_GPIOERST_Pos (4U)
#define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk
#define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)
#define RCC_AHB1RSTR_GPIOFRST_Pos (5U)
#define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk
#define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)
#define RCC_AHB1RSTR_GPIOGRST_Pos (6U)
#define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk
#define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)
#define RCC_AHB1RSTR_GPIOHRST_Pos (7U)
#define RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk
#define RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)
#define RCC_AHB1RSTR_GPIOIRST_Pos (8U)
#define RCC_AHB1RSTR_GPIOJRST RCC_AHB1RSTR_GPIOJRST_Msk
#define RCC_AHB1RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)
#define RCC_AHB1RSTR_GPIOJRST_Pos (9U)
#define RCC_AHB1RSTR_GPIOKRST RCC_AHB1RSTR_GPIOKRST_Msk
#define RCC_AHB1RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)
#define RCC_AHB1RSTR_GPIOKRST_Pos (10U)
#define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk
#define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)
#define RCC_AHB1RSTR_OTGHRST_Pos (29U)
#define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk
#define RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)
#define RCC_AHB2ENR_DCMIEN_Pos (0U)
#define RCC_AHB2ENR_JPEGEN RCC_AHB2ENR_JPEGEN_Msk
#define RCC_AHB2ENR_JPEGEN_Msk (0x1UL << RCC_AHB2ENR_JPEGEN_Pos)
#define RCC_AHB2ENR_JPEGEN_Pos (1U)
#define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
#define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)
#define RCC_AHB2ENR_OTGFSEN_Pos (7U)
#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)
#define RCC_AHB2ENR_RNGEN_Pos (6U)
#define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk
#define RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)
#define RCC_AHB2LPENR_DCMILPEN_Pos (0U)
#define RCC_AHB2LPENR_JPEGLPEN RCC_AHB2LPENR_JPEGLPEN_Msk
#define RCC_AHB2LPENR_JPEGLPEN_Msk (0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)
#define RCC_AHB2LPENR_JPEGLPEN_Pos (1U)
#define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk
#define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)
#define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U)
#define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
#define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)
#define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
#define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk
#define RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)
#define RCC_AHB2RSTR_DCMIRST_Pos (0U)
#define RCC_AHB2RSTR_JPEGRST RCC_AHB2RSTR_JPEGRST_Msk
#define RCC_AHB2RSTR_JPEGRST_Msk (0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)
#define RCC_AHB2RSTR_JPEGRST_Pos (1U)
#define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
#define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)
#define RCC_AHB2RSTR_OTGFSRST_Pos (7U)
#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)
#define RCC_AHB2RSTR_RNGRST_Pos (6U)
#define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk
#define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)
#define RCC_AHB3ENR_FMCEN_Pos (0U)
#define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
#define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)
#define RCC_AHB3ENR_QSPIEN_Pos (1U)
#define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk
#define RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)
#define RCC_AHB3LPENR_FMCLPEN_Pos (0U)
#define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk
#define RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)
#define RCC_AHB3LPENR_QSPILPEN_Pos (1U)
#define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk
#define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)
#define RCC_AHB3RSTR_FMCRST_Pos (0U)
#define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
#define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)
#define RCC_AHB3RSTR_QSPIRST_Pos (1U)
#define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk
#define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos)
#define RCC_APB1ENR_CAN1EN_Pos (25U)
#define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk
#define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos)
#define RCC_APB1ENR_CAN2EN_Pos (26U)
#define RCC_APB1ENR_CAN3EN RCC_APB1ENR_CAN3EN_Msk
#define RCC_APB1ENR_CAN3EN_Msk (0x1UL << RCC_APB1ENR_CAN3EN_Pos)
#define RCC_APB1ENR_CAN3EN_Pos (13U)
#define RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk
#define RCC_APB1ENR_CECEN_Msk (0x1UL << RCC_APB1ENR_CECEN_Pos)
#define RCC_APB1ENR_CECEN_Pos (27U)
#define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk
#define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos)
#define RCC_APB1ENR_DACEN_Pos (29U)
#define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk
#define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)
#define RCC_APB1ENR_I2C1EN_Pos (21U)
#define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk
#define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos)
#define RCC_APB1ENR_I2C2EN_Pos (22U)
#define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk
#define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos)
#define RCC_APB1ENR_I2C3EN_Pos (23U)
#define RCC_APB1ENR_I2C4EN RCC_APB1ENR_I2C4EN_Msk
#define RCC_APB1ENR_I2C4EN_Msk (0x1UL << RCC_APB1ENR_I2C4EN_Pos)
#define RCC_APB1ENR_I2C4EN_Pos (24U)
#define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk
#define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)
#define RCC_APB1ENR_LPTIM1EN_Pos (9U)
#define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk
#define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos)
#define RCC_APB1ENR_PWREN_Pos (28U)
#define RCC_APB1ENR_RTCEN RCC_APB1ENR_RTCEN_Msk
#define RCC_APB1ENR_RTCEN_Msk (0x1UL << RCC_APB1ENR_RTCEN_Pos)
#define RCC_APB1ENR_RTCEN_Pos (10U)
#define RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk
#define RCC_APB1ENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)
#define RCC_APB1ENR_SPDIFRXEN_Pos (16U)
#define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk
#define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos)
#define RCC_APB1ENR_SPI2EN_Pos (14U)
#define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk
#define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos)
#define RCC_APB1ENR_SPI3EN_Pos (15U)
#define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk
#define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos)
#define RCC_APB1ENR_TIM12EN_Pos (6U)
#define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk
#define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos)
#define RCC_APB1ENR_TIM13EN_Pos (7U)
#define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk
#define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos)
#define RCC_APB1ENR_TIM14EN_Pos (8U)
#define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk
#define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos)
#define RCC_APB1ENR_TIM2EN_Pos (0U)
#define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk
#define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos)
#define RCC_APB1ENR_TIM3EN_Pos (1U)
#define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk
#define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos)
#define RCC_APB1ENR_TIM4EN_Pos (2U)
#define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk
#define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos)
#define RCC_APB1ENR_TIM5EN_Pos (3U)
#define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk
#define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos)
#define RCC_APB1ENR_TIM6EN_Pos (4U)
#define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk
#define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos)
#define RCC_APB1ENR_TIM7EN_Pos (5U)
#define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk
#define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos)
#define RCC_APB1ENR_UART4EN_Pos (19U)
#define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk
#define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos)
#define RCC_APB1ENR_UART5EN_Pos (20U)
#define RCC_APB1ENR_UART7EN RCC_APB1ENR_UART7EN_Msk
#define RCC_APB1ENR_UART7EN_Msk (0x1UL << RCC_APB1ENR_UART7EN_Pos)
#define RCC_APB1ENR_UART7EN_Pos (30U)
#define RCC_APB1ENR_UART8EN RCC_APB1ENR_UART8EN_Msk
#define RCC_APB1ENR_UART8EN_Msk (0x1UL << RCC_APB1ENR_UART8EN_Pos)
#define RCC_APB1ENR_UART8EN_Pos (31U)
#define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk
#define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos)
#define RCC_APB1ENR_USART2EN_Pos (17U)
#define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk
#define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos)
#define RCC_APB1ENR_USART3EN_Pos (18U)
#define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk
#define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos)
#define RCC_APB1ENR_WWDGEN_Pos (11U)
#define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk
#define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)
#define RCC_APB1LPENR_CAN1LPEN_Pos (25U)
#define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk
#define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)
#define RCC_APB1LPENR_CAN2LPEN_Pos (26U)
#define RCC_APB1LPENR_CAN3LPEN RCC_APB1LPENR_CAN3LPEN_Msk
#define RCC_APB1LPENR_CAN3LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)
#define RCC_APB1LPENR_CAN3LPEN_Pos (13U)
#define RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk
#define RCC_APB1LPENR_CECLPEN_Msk (0x1UL << RCC_APB1LPENR_CECLPEN_Pos)
#define RCC_APB1LPENR_CECLPEN_Pos (27U)
#define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk
#define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)
#define RCC_APB1LPENR_DACLPEN_Pos (29U)
#define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk
#define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)
#define RCC_APB1LPENR_I2C1LPEN_Pos (21U)
#define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk
#define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)
#define RCC_APB1LPENR_I2C2LPEN_Pos (22U)
#define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk
#define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)
#define RCC_APB1LPENR_I2C3LPEN_Pos (23U)
#define RCC_APB1LPENR_I2C4LPEN RCC_APB1LPENR_I2C4LPEN_Msk
#define RCC_APB1LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)
#define RCC_APB1LPENR_I2C4LPEN_Pos (24U)
#define RCC_APB1LPENR_LPTIM1LPEN RCC_APB1LPENR_LPTIM1LPEN_Msk
#define RCC_APB1LPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)
#define RCC_APB1LPENR_LPTIM1LPEN_Pos (9U)
#define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk
#define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)
#define RCC_APB1LPENR_PWRLPEN_Pos (28U)
#define RCC_APB1LPENR_RTCLPEN RCC_APB1LPENR_RTCLPEN_Msk
#define RCC_APB1LPENR_RTCLPEN_Msk (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)
#define RCC_APB1LPENR_RTCLPEN_Pos (10U)
#define RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk
#define RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)
#define RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U)
#define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk
#define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)
#define RCC_APB1LPENR_SPI2LPEN_Pos (14U)
#define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk
#define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)
#define RCC_APB1LPENR_SPI3LPEN_Pos (15U)
#define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk
#define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)
#define RCC_APB1LPENR_TIM12LPEN_Pos (6U)
#define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk
#define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)
#define RCC_APB1LPENR_TIM13LPEN_Pos (7U)
#define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk
#define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)
#define RCC_APB1LPENR_TIM14LPEN_Pos (8U)
#define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk
#define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)
#define RCC_APB1LPENR_TIM2LPEN_Pos (0U)
#define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk
#define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)
#define RCC_APB1LPENR_TIM3LPEN_Pos (1U)
#define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk
#define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)
#define RCC_APB1LPENR_TIM4LPEN_Pos (2U)
#define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk
#define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)
#define RCC_APB1LPENR_TIM5LPEN_Pos (3U)
#define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk
#define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)
#define RCC_APB1LPENR_TIM6LPEN_Pos (4U)
#define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk
#define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)
#define RCC_APB1LPENR_TIM7LPEN_Pos (5U)
#define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk
#define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)
#define RCC_APB1LPENR_UART4LPEN_Pos (19U)
#define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk
#define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)
#define RCC_APB1LPENR_UART5LPEN_Pos (20U)
#define RCC_APB1LPENR_UART7LPEN RCC_APB1LPENR_UART7LPEN_Msk
#define RCC_APB1LPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)
#define RCC_APB1LPENR_UART7LPEN_Pos (30U)
#define RCC_APB1LPENR_UART8LPEN RCC_APB1LPENR_UART8LPEN_Msk
#define RCC_APB1LPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)
#define RCC_APB1LPENR_UART8LPEN_Pos (31U)
#define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk
#define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)
#define RCC_APB1LPENR_USART2LPEN_Pos (17U)
#define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk
#define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)
#define RCC_APB1LPENR_USART3LPEN_Pos (18U)
#define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk
#define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)
#define RCC_APB1LPENR_WWDGLPEN_Pos (11U)
#define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk
#define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)
#define RCC_APB1RSTR_CAN1RST_Pos (25U)
#define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk
#define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)
#define RCC_APB1RSTR_CAN2RST_Pos (26U)
#define RCC_APB1RSTR_CAN3RST RCC_APB1RSTR_CAN3RST_Msk
#define RCC_APB1RSTR_CAN3RST_Msk (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)
#define RCC_APB1RSTR_CAN3RST_Pos (13U)
#define RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk
#define RCC_APB1RSTR_CECRST_Msk (0x1UL << RCC_APB1RSTR_CECRST_Pos)
#define RCC_APB1RSTR_CECRST_Pos (27U)
#define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk
#define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos)
#define RCC_APB1RSTR_DACRST_Pos (29U)
#define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk
#define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)
#define RCC_APB1RSTR_I2C1RST_Pos (21U)
#define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk
#define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)
#define RCC_APB1RSTR_I2C2RST_Pos (22U)
#define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk
#define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)
#define RCC_APB1RSTR_I2C3RST_Pos (23U)
#define RCC_APB1RSTR_I2C4RST RCC_APB1RSTR_I2C4RST_Msk
#define RCC_APB1RSTR_I2C4RST_Msk (0x1UL << RCC_APB1RSTR_I2C4RST_Pos)
#define RCC_APB1RSTR_I2C4RST_Pos (24U)
#define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk
#define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)
#define RCC_APB1RSTR_LPTIM1RST_Pos (9U)
#define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk
#define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)
#define RCC_APB1RSTR_PWRRST_Pos (28U)
#define RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk
#define RCC_APB1RSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)
#define RCC_APB1RSTR_SPDIFRXRST_Pos (16U)
#define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk
#define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)
#define RCC_APB1RSTR_SPI2RST_Pos (14U)
#define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk
#define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)
#define RCC_APB1RSTR_SPI3RST_Pos (15U)
#define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk
#define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)
#define RCC_APB1RSTR_TIM12RST_Pos (6U)
#define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk
#define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)
#define RCC_APB1RSTR_TIM13RST_Pos (7U)
#define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk
#define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)
#define RCC_APB1RSTR_TIM14RST_Pos (8U)
#define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk
#define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)
#define RCC_APB1RSTR_TIM2RST_Pos (0U)
#define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk
#define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)
#define RCC_APB1RSTR_TIM3RST_Pos (1U)
#define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk
#define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)
#define RCC_APB1RSTR_TIM4RST_Pos (2U)
#define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk
#define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)
#define RCC_APB1RSTR_TIM5RST_Pos (3U)
#define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk
#define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)
#define RCC_APB1RSTR_TIM6RST_Pos (4U)
#define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk
#define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)
#define RCC_APB1RSTR_TIM7RST_Pos (5U)
#define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk
#define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos)
#define RCC_APB1RSTR_UART4RST_Pos (19U)
#define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk
#define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos)
#define RCC_APB1RSTR_UART5RST_Pos (20U)
#define RCC_APB1RSTR_UART7RST RCC_APB1RSTR_UART7RST_Msk
#define RCC_APB1RSTR_UART7RST_Msk (0x1UL << RCC_APB1RSTR_UART7RST_Pos)
#define RCC_APB1RSTR_UART7RST_Pos (30U)
#define RCC_APB1RSTR_UART8RST RCC_APB1RSTR_UART8RST_Msk
#define RCC_APB1RSTR_UART8RST_Msk (0x1UL << RCC_APB1RSTR_UART8RST_Pos)
#define RCC_APB1RSTR_UART8RST_Pos (31U)
#define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk
#define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)
#define RCC_APB1RSTR_USART2RST_Pos (17U)
#define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk
#define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos)
#define RCC_APB1RSTR_USART3RST_Pos (18U)
#define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk
#define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)
#define RCC_APB1RSTR_WWDGRST_Pos (11U)
#define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk
#define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos)
#define RCC_APB2ENR_ADC1EN_Pos (8U)
#define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk
#define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos)
#define RCC_APB2ENR_ADC2EN_Pos (9U)
#define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk
#define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos)
#define RCC_APB2ENR_ADC3EN_Pos (10U)
#define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk
#define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)
#define RCC_APB2ENR_DFSDM1EN_Pos (29U)
#define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk
#define RCC_APB2ENR_LTDCEN_Msk (0x1UL << RCC_APB2ENR_LTDCEN_Pos)
#define RCC_APB2ENR_LTDCEN_Pos (26U)
#define RCC_APB2ENR_MDIOEN RCC_APB2ENR_MDIOEN_Msk
#define RCC_APB2ENR_MDIOEN_Msk (0x1UL << RCC_APB2ENR_MDIOEN_Pos)
#define RCC_APB2ENR_MDIOEN_Pos (30U)
#define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk
#define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)
#define RCC_APB2ENR_SAI1EN_Pos (22U)
#define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk
#define RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos)
#define RCC_APB2ENR_SAI2EN_Pos (23U)
#define RCC_APB2ENR_SDMMC1EN RCC_APB2ENR_SDMMC1EN_Msk
#define RCC_APB2ENR_SDMMC1EN_Msk (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)
#define RCC_APB2ENR_SDMMC1EN_Pos (11U)
#define RCC_APB2ENR_SDMMC2EN RCC_APB2ENR_SDMMC2EN_Msk
#define RCC_APB2ENR_SDMMC2EN_Msk (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)
#define RCC_APB2ENR_SDMMC2EN_Pos (7U)
#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
#define RCC_APB2ENR_SPI1EN_Pos (12U)
#define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
#define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos)
#define RCC_APB2ENR_SPI4EN_Pos (13U)
#define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk
#define RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos)
#define RCC_APB2ENR_SPI5EN_Pos (20U)
#define RCC_APB2ENR_SPI6EN RCC_APB2ENR_SPI6EN_Msk
#define RCC_APB2ENR_SPI6EN_Msk (0x1UL << RCC_APB2ENR_SPI6EN_Pos)
#define RCC_APB2ENR_SPI6EN_Pos (21U)
#define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
#define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)
#define RCC_APB2ENR_SYSCFGEN_Pos (14U)
#define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk
#define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos)
#define RCC_APB2ENR_TIM10EN_Pos (17U)
#define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk
#define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos)
#define RCC_APB2ENR_TIM11EN_Pos (18U)
#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)
#define RCC_APB2ENR_TIM1EN_Pos (0U)
#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)
#define RCC_APB2ENR_TIM8EN_Pos (1U)
#define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk
#define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos)
#define RCC_APB2ENR_TIM9EN_Pos (16U)
#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)
#define RCC_APB2ENR_USART1EN_Pos (4U)
#define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
#define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos)
#define RCC_APB2ENR_USART6EN_Pos (5U)
#define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk
#define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)
#define RCC_APB2LPENR_ADC1LPEN_Pos (8U)
#define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk
#define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)
#define RCC_APB2LPENR_ADC2LPEN_Pos (9U)
#define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk
#define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)
#define RCC_APB2LPENR_ADC3LPEN_Pos (10U)
#define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk
#define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)
#define RCC_APB2LPENR_DFSDM1LPEN_Pos (29U)
#define RCC_APB2LPENR_LTDCLPEN RCC_APB2LPENR_LTDCLPEN_Msk
#define RCC_APB2LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)
#define RCC_APB2LPENR_LTDCLPEN_Pos (26U)
#define RCC_APB2LPENR_MDIOLPEN RCC_APB2LPENR_MDIOLPEN_Msk
#define RCC_APB2LPENR_MDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)
#define RCC_APB2LPENR_MDIOLPEN_Pos (30U)
#define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk
#define RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)
#define RCC_APB2LPENR_SAI1LPEN_Pos (22U)
#define RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk
#define RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)
#define RCC_APB2LPENR_SAI2LPEN_Pos (23U)
#define RCC_APB2LPENR_SDMMC1LPEN RCC_APB2LPENR_SDMMC1LPEN_Msk
#define RCC_APB2LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)
#define RCC_APB2LPENR_SDMMC1LPEN_Pos (11U)
#define RCC_APB2LPENR_SDMMC2LPEN RCC_APB2LPENR_SDMMC2LPEN_Msk
#define RCC_APB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)
#define RCC_APB2LPENR_SDMMC2LPEN_Pos (7U)
#define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
#define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)
#define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
#define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk
#define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)
#define RCC_APB2LPENR_SPI4LPEN_Pos (13U)
#define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk
#define RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)
#define RCC_APB2LPENR_SPI5LPEN_Pos (20U)
#define RCC_APB2LPENR_SPI6LPEN RCC_APB2LPENR_SPI6LPEN_Msk
#define RCC_APB2LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)
#define RCC_APB2LPENR_SPI6LPEN_Pos (21U)
#define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk
#define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)
#define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U)
#define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk
#define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)
#define RCC_APB2LPENR_TIM10LPEN_Pos (17U)
#define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk
#define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)
#define RCC_APB2LPENR_TIM11LPEN_Pos (18U)
#define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
#define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)
#define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
#define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
#define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)
#define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
#define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk
#define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)
#define RCC_APB2LPENR_TIM9LPEN_Pos (16U)
#define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
#define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)
#define RCC_APB2LPENR_USART1LPEN_Pos (4U)
#define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
#define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)
#define RCC_APB2LPENR_USART6LPEN_Pos (5U)
#define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk
#define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos)
#define RCC_APB2RSTR_ADCRST_Pos (8U)
#define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk
#define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)
#define RCC_APB2RSTR_DFSDM1RST_Pos (29U)
#define RCC_APB2RSTR_LTDCRST RCC_APB2RSTR_LTDCRST_Msk
#define RCC_APB2RSTR_LTDCRST_Msk (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)
#define RCC_APB2RSTR_LTDCRST_Pos (26U)
#define RCC_APB2RSTR_MDIORST RCC_APB2RSTR_MDIORST_Msk
#define RCC_APB2RSTR_MDIORST_Msk (0x1UL << RCC_APB2RSTR_MDIORST_Pos)
#define RCC_APB2RSTR_MDIORST_Pos (30U)
#define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk
#define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)
#define RCC_APB2RSTR_SAI1RST_Pos (22U)
#define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk
#define RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)
#define RCC_APB2RSTR_SAI2RST_Pos (23U)
#define RCC_APB2RSTR_SDMMC1RST RCC_APB2RSTR_SDMMC1RST_Msk
#define RCC_APB2RSTR_SDMMC1RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)
#define RCC_APB2RSTR_SDMMC1RST_Pos (11U)
#define RCC_APB2RSTR_SDMMC2RST RCC_APB2RSTR_SDMMC2RST_Msk
#define RCC_APB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)
#define RCC_APB2RSTR_SDMMC2RST_Pos (7U)
#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
#define RCC_APB2RSTR_SPI1RST_Pos (12U)
#define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
#define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)
#define RCC_APB2RSTR_SPI4RST_Pos (13U)
#define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk
#define RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)
#define RCC_APB2RSTR_SPI5RST_Pos (20U)
#define RCC_APB2RSTR_SPI6RST RCC_APB2RSTR_SPI6RST_Msk
#define RCC_APB2RSTR_SPI6RST_Msk (0x1UL << RCC_APB2RSTR_SPI6RST_Pos)
#define RCC_APB2RSTR_SPI6RST_Pos (21U)
#define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)
#define RCC_APB2RSTR_SYSCFGRST_Pos (14U)
#define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk
#define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)
#define RCC_APB2RSTR_TIM10RST_Pos (17U)
#define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk
#define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)
#define RCC_APB2RSTR_TIM11RST_Pos (18U)
#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)
#define RCC_APB2RSTR_TIM1RST_Pos (0U)
#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)
#define RCC_APB2RSTR_TIM8RST_Pos (1U)
#define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk
#define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)
#define RCC_APB2RSTR_TIM9RST_Pos (16U)
#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
#define RCC_APB2RSTR_USART1RST_Pos (4U)
#define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
#define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos)
#define RCC_APB2RSTR_USART6RST_Pos (5U)
#define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)
#define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
#define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)
#define RCC_BDCR_BDRST_Pos (16U)
#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)
#define RCC_BDCR_LSEBYP_Pos (2U)
#define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk
#define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)
#define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)
#define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)
#define RCC_BDCR_LSEDRV_Pos (3U)
#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)
#define RCC_BDCR_LSEON_Pos (0U)
#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)
#define RCC_BDCR_LSERDY_Pos (1U)
#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)
#define RCC_BDCR_RTCEN_Pos (15U)
#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)
#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)
#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)
#define RCC_BDCR_RTCSEL_Pos (8U)
#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk
#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)
#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)
#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)
#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)
#define RCC_CFGR_HPRE_DIV1 0x00000000U
#define RCC_CFGR_HPRE_DIV128 0x000000D0U
#define RCC_CFGR_HPRE_DIV16 0x000000B0U
#define RCC_CFGR_HPRE_DIV2 0x00000080U
#define RCC_CFGR_HPRE_DIV256 0x000000E0U
#define RCC_CFGR_HPRE_DIV4 0x00000090U
#define RCC_CFGR_HPRE_DIV512 0x000000F0U
#define RCC_CFGR_HPRE_DIV64 0x000000C0U
#define RCC_CFGR_HPRE_DIV8 0x000000A0U
#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)
#define RCC_CFGR_HPRE_Pos (4U)
#define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk
#define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos)
#define RCC_CFGR_I2SSRC_Pos (23U)
#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos)
#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos)
#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos)
#define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos)
#define RCC_CFGR_MCO1PRE_Pos (24U)
#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos)
#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos)
#define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos)
#define RCC_CFGR_MCO1_Pos (21U)
#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos)
#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos)
#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos)
#define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos)
#define RCC_CFGR_MCO2PRE_Pos (27U)
#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos)
#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos)
#define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos)
#define RCC_CFGR_MCO2_Pos (30U)
#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk
#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)
#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)
#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)
#define RCC_CFGR_PPRE1_DIV1 0x00000000U
#define RCC_CFGR_PPRE1_DIV16 0x00001C00U
#define RCC_CFGR_PPRE1_DIV2 0x00001000U
#define RCC_CFGR_PPRE1_DIV4 0x00001400U
#define RCC_CFGR_PPRE1_DIV8 0x00001800U
#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)
#define RCC_CFGR_PPRE1_Pos (10U)
#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk
#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)
#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)
#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)
#define RCC_CFGR_PPRE2_DIV1 0x00000000U
#define RCC_CFGR_PPRE2_DIV16 0x0000E000U
#define RCC_CFGR_PPRE2_DIV2 0x00008000U
#define RCC_CFGR_PPRE2_DIV4 0x0000A000U
#define RCC_CFGR_PPRE2_DIV8 0x0000C000U
#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)
#define RCC_CFGR_PPRE2_Pos (13U)
#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
#define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos)
#define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos)
#define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos)
#define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos)
#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos)
#define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos)
#define RCC_CFGR_RTCPRE_Pos (16U)
#define RCC_CFGR_SW RCC_CFGR_SW_Msk
#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk
#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)
#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)
#define RCC_CFGR_SWS_HSE 0x00000004U
#define RCC_CFGR_SWS_HSI 0x00000000U
#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)
#define RCC_CFGR_SWS_PLL 0x00000008U
#define RCC_CFGR_SWS_Pos (2U)
#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)
#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)
#define RCC_CFGR_SW_HSE 0x00000001U
#define RCC_CFGR_SW_HSI 0x00000000U
#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)
#define RCC_CFGR_SW_PLL 0x00000002U
#define RCC_CFGR_SW_Pos (0U)
#define RCC_CIR_CSSC RCC_CIR_CSSC_Msk
#define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos)
#define RCC_CIR_CSSC_Pos (23U)
#define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
#define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos)
#define RCC_CIR_CSSF_Pos (7U)
#define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk
#define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos)
#define RCC_CIR_HSERDYC_Pos (19U)
#define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
#define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos)
#define RCC_CIR_HSERDYF_Pos (3U)
#define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
#define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos)
#define RCC_CIR_HSERDYIE_Pos (11U)
#define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk
#define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos)
#define RCC_CIR_HSIRDYC_Pos (18U)
#define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
#define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos)
#define RCC_CIR_HSIRDYF_Pos (2U)
#define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
#define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos)
#define RCC_CIR_HSIRDYIE_Pos (10U)
#define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk
#define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos)
#define RCC_CIR_LSERDYC_Pos (17U)
#define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
#define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos)
#define RCC_CIR_LSERDYF_Pos (1U)
#define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
#define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos)
#define RCC_CIR_LSERDYIE_Pos (9U)
#define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk
#define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos)
#define RCC_CIR_LSIRDYC_Pos (16U)
#define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
#define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos)
#define RCC_CIR_LSIRDYF_Pos (0U)
#define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
#define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos)
#define RCC_CIR_LSIRDYIE_Pos (8U)
#define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk
#define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)
#define RCC_CIR_PLLI2SRDYC_Pos (21U)
#define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
#define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)
#define RCC_CIR_PLLI2SRDYF_Pos (5U)
#define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk
#define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)
#define RCC_CIR_PLLI2SRDYIE_Pos (13U)
#define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk
#define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos)
#define RCC_CIR_PLLRDYC_Pos (20U)
#define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
#define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos)
#define RCC_CIR_PLLRDYF_Pos (4U)
#define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk
#define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos)
#define RCC_CIR_PLLRDYIE_Pos (12U)
#define RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk
#define RCC_CIR_PLLSAIRDYC_Msk (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)
#define RCC_CIR_PLLSAIRDYC_Pos (22U)
#define RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk
#define RCC_CIR_PLLSAIRDYF_Msk (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)
#define RCC_CIR_PLLSAIRDYF_Pos (6U)
#define RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk
#define RCC_CIR_PLLSAIRDYIE_Msk (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)
#define RCC_CIR_PLLSAIRDYIE_Pos (14U)
#define RCC_CR_CSSON RCC_CR_CSSON_Msk
#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)
#define RCC_CR_CSSON_Pos (19U)
#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)
#define RCC_CR_HSEBYP_Pos (18U)
#define RCC_CR_HSEON RCC_CR_HSEON_Msk
#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)
#define RCC_CR_HSEON_Pos (16U)
#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)
#define RCC_CR_HSERDY_Pos (17U)
#define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
#define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos)
#define RCC_CR_HSICAL_Pos (8U)
#define RCC_CR_HSION RCC_CR_HSION_Msk
#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)
#define RCC_CR_HSION_Pos (0U)
#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)
#define RCC_CR_HSIRDY_Pos (1U)
#define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
#define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos)
#define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos)
#define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos)
#define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos)
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos)
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos)
#define RCC_CR_HSITRIM_Pos (3U)
#define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
#define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos)
#define RCC_CR_PLLI2SON_Pos (26U)
#define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
#define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos)
#define RCC_CR_PLLI2SRDY_Pos (27U)
#define RCC_CR_PLLON RCC_CR_PLLON_Msk
#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
#define RCC_CR_PLLON_Pos (24U)
#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)
#define RCC_CR_PLLRDY_Pos (25U)
#define RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk
#define RCC_CR_PLLSAION_Msk (0x1UL << RCC_CR_PLLSAION_Pos)
#define RCC_CR_PLLSAION_Pos (28U)
#define RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk
#define RCC_CR_PLLSAIRDY_Msk (0x1UL << RCC_CR_PLLSAIRDY_Pos)
#define RCC_CR_PLLSAIRDY_Pos (29U)
#define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
#define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)
#define RCC_CSR_BORRSTF_Pos (25U)
#define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
#define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)
#define RCC_CSR_IWDGRSTF_Pos (29U)
#define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
#define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)
#define RCC_CSR_LPWRRSTF_Pos (31U)
#define RCC_CSR_LSION RCC_CSR_LSION_Msk
#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)
#define RCC_CSR_LSION_Pos (0U)
#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)
#define RCC_CSR_LSIRDY_Pos (1U)
#define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
#define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)
#define RCC_CSR_PINRSTF_Pos (26U)
#define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk
#define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)
#define RCC_CSR_PORRSTF_Pos (27U)
#define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
#define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)
#define RCC_CSR_RMVF_Pos (24U)
#define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
#define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)
#define RCC_CSR_SFTRSTF_Pos (28U)
#define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
#define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)
#define RCC_CSR_WWDGRSTF_Pos (30U)
#define RCC_DCKCFGR1_ADFSDM1SEL RCC_DCKCFGR1_ADFSDM1SEL_Msk
#define RCC_DCKCFGR1_ADFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)
#define RCC_DCKCFGR1_ADFSDM1SEL_Pos (26U)
#define RCC_DCKCFGR1_DFSDM1SEL RCC_DCKCFGR1_DFSDM1SEL_Msk
#define RCC_DCKCFGR1_DFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)
#define RCC_DCKCFGR1_DFSDM1SEL_Pos (25U)
#define RCC_DCKCFGR1_PLLI2SDIVQ RCC_DCKCFGR1_PLLI2SDIVQ_Msk
#define RCC_DCKCFGR1_PLLI2SDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
#define RCC_DCKCFGR1_PLLI2SDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
#define RCC_DCKCFGR1_PLLI2SDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
#define RCC_DCKCFGR1_PLLI2SDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
#define RCC_DCKCFGR1_PLLI2SDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
#define RCC_DCKCFGR1_PLLI2SDIVQ_Pos (0U)
#define RCC_DCKCFGR1_PLLSAIDIVQ RCC_DCKCFGR1_PLLSAIDIVQ_Msk
#define RCC_DCKCFGR1_PLLSAIDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVQ_Pos (8U)
#define RCC_DCKCFGR1_PLLSAIDIVR RCC_DCKCFGR1_PLLSAIDIVR_Msk
#define RCC_DCKCFGR1_PLLSAIDIVR_0 (0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVR_1 (0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVR_Msk (0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
#define RCC_DCKCFGR1_PLLSAIDIVR_Pos (16U)
#define RCC_DCKCFGR1_SAI1SEL RCC_DCKCFGR1_SAI1SEL_Msk
#define RCC_DCKCFGR1_SAI1SEL_0 (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)
#define RCC_DCKCFGR1_SAI1SEL_1 (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)
#define RCC_DCKCFGR1_SAI1SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)
#define RCC_DCKCFGR1_SAI1SEL_Pos (20U)
#define RCC_DCKCFGR1_SAI2SEL RCC_DCKCFGR1_SAI2SEL_Msk
#define RCC_DCKCFGR1_SAI2SEL_0 (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)
#define RCC_DCKCFGR1_SAI2SEL_1 (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)
#define RCC_DCKCFGR1_SAI2SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)
#define RCC_DCKCFGR1_SAI2SEL_Pos (22U)
#define RCC_DCKCFGR1_TIMPRE RCC_DCKCFGR1_TIMPRE_Msk
#define RCC_DCKCFGR1_TIMPRE_Msk (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)
#define RCC_DCKCFGR1_TIMPRE_Pos (24U)
#define RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk
#define RCC_DCKCFGR2_CECSEL_Msk (0x1UL << RCC_DCKCFGR2_CECSEL_Pos)
#define RCC_DCKCFGR2_CECSEL_Pos (26U)
#define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk
#define RCC_DCKCFGR2_CK48MSEL_Msk (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)
#define RCC_DCKCFGR2_CK48MSEL_Pos (27U)
#define RCC_DCKCFGR2_I2C1SEL RCC_DCKCFGR2_I2C1SEL_Msk
#define RCC_DCKCFGR2_I2C1SEL_0 (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)
#define RCC_DCKCFGR2_I2C1SEL_1 (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)
#define RCC_DCKCFGR2_I2C1SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)
#define RCC_DCKCFGR2_I2C1SEL_Pos (16U)
#define RCC_DCKCFGR2_I2C2SEL RCC_DCKCFGR2_I2C2SEL_Msk
#define RCC_DCKCFGR2_I2C2SEL_0 (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)
#define RCC_DCKCFGR2_I2C2SEL_1 (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)
#define RCC_DCKCFGR2_I2C2SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)
#define RCC_DCKCFGR2_I2C2SEL_Pos (18U)
#define RCC_DCKCFGR2_I2C3SEL RCC_DCKCFGR2_I2C3SEL_Msk
#define RCC_DCKCFGR2_I2C3SEL_0 (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)
#define RCC_DCKCFGR2_I2C3SEL_1 (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)
#define RCC_DCKCFGR2_I2C3SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)
#define RCC_DCKCFGR2_I2C3SEL_Pos (20U)
#define RCC_DCKCFGR2_I2C4SEL RCC_DCKCFGR2_I2C4SEL_Msk
#define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)
#define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)
#define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)
#define RCC_DCKCFGR2_I2C4SEL_Pos (22U)
#define RCC_DCKCFGR2_LPTIM1SEL RCC_DCKCFGR2_LPTIM1SEL_Msk
#define RCC_DCKCFGR2_LPTIM1SEL_0 (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
#define RCC_DCKCFGR2_LPTIM1SEL_1 (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
#define RCC_DCKCFGR2_LPTIM1SEL_Msk (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
#define RCC_DCKCFGR2_LPTIM1SEL_Pos (24U)
#define RCC_DCKCFGR2_SDMMC1SEL RCC_DCKCFGR2_SDMMC1SEL_Msk
#define RCC_DCKCFGR2_SDMMC1SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)
#define RCC_DCKCFGR2_SDMMC1SEL_Pos (28U)
#define RCC_DCKCFGR2_SDMMC2SEL RCC_DCKCFGR2_SDMMC2SEL_Msk
#define RCC_DCKCFGR2_SDMMC2SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)
#define RCC_DCKCFGR2_SDMMC2SEL_Pos (29U)
#define RCC_DCKCFGR2_UART4SEL RCC_DCKCFGR2_UART4SEL_Msk
#define RCC_DCKCFGR2_UART4SEL_0 (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)
#define RCC_DCKCFGR2_UART4SEL_1 (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)
#define RCC_DCKCFGR2_UART4SEL_Msk (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)
#define RCC_DCKCFGR2_UART4SEL_Pos (6U)
#define RCC_DCKCFGR2_UART5SEL RCC_DCKCFGR2_UART5SEL_Msk
#define RCC_DCKCFGR2_UART5SEL_0 (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)
#define RCC_DCKCFGR2_UART5SEL_1 (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)
#define RCC_DCKCFGR2_UART5SEL_Msk (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)
#define RCC_DCKCFGR2_UART5SEL_Pos (8U)
#define RCC_DCKCFGR2_UART7SEL RCC_DCKCFGR2_UART7SEL_Msk
#define RCC_DCKCFGR2_UART7SEL_0 (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)
#define RCC_DCKCFGR2_UART7SEL_1 (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)
#define RCC_DCKCFGR2_UART7SEL_Msk (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)
#define RCC_DCKCFGR2_UART7SEL_Pos (12U)
#define RCC_DCKCFGR2_UART8SEL RCC_DCKCFGR2_UART8SEL_Msk
#define RCC_DCKCFGR2_UART8SEL_0 (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)
#define RCC_DCKCFGR2_UART8SEL_1 (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)
#define RCC_DCKCFGR2_UART8SEL_Msk (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)
#define RCC_DCKCFGR2_UART8SEL_Pos (14U)
#define RCC_DCKCFGR2_USART1SEL RCC_DCKCFGR2_USART1SEL_Msk
#define RCC_DCKCFGR2_USART1SEL_0 (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)
#define RCC_DCKCFGR2_USART1SEL_1 (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)
#define RCC_DCKCFGR2_USART1SEL_Msk (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)
#define RCC_DCKCFGR2_USART1SEL_Pos (0U)
#define RCC_DCKCFGR2_USART2SEL RCC_DCKCFGR2_USART2SEL_Msk
#define RCC_DCKCFGR2_USART2SEL_0 (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)
#define RCC_DCKCFGR2_USART2SEL_1 (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)
#define RCC_DCKCFGR2_USART2SEL_Msk (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)
#define RCC_DCKCFGR2_USART2SEL_Pos (2U)
#define RCC_DCKCFGR2_USART3SEL RCC_DCKCFGR2_USART3SEL_Msk
#define RCC_DCKCFGR2_USART3SEL_0 (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)
#define RCC_DCKCFGR2_USART3SEL_1 (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)
#define RCC_DCKCFGR2_USART3SEL_Msk (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)
#define RCC_DCKCFGR2_USART3SEL_Pos (4U)
#define RCC_DCKCFGR2_USART6SEL RCC_DCKCFGR2_USART6SEL_Msk
#define RCC_DCKCFGR2_USART6SEL_0 (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)
#define RCC_DCKCFGR2_USART6SEL_1 (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)
#define RCC_DCKCFGR2_USART6SEL_Msk (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)
#define RCC_DCKCFGR2_USART6SEL_Pos (10U)
#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
#define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos)
#define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos)
#define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos)
#define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos)
#define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos)
#define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos)
#define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos)
#define RCC_PLLCFGR_PLLM_Pos (0U)
#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
#define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)
#define RCC_PLLCFGR_PLLN_Pos (6U)
#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos)
#define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos)
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos)
#define RCC_PLLCFGR_PLLP_Pos (16U)
#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)
#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)
#define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)
#define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)
#define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos)
#define RCC_PLLCFGR_PLLQ_Pos (24U)
#define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
#define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos)
#define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos)
#define RCC_PLLCFGR_PLLR_2 (0x4UL << RCC_PLLCFGR_PLLR_Pos)
#define RCC_PLLCFGR_PLLR_Msk (0x7UL << RCC_PLLCFGR_PLLR_Pos)
#define RCC_PLLCFGR_PLLR_Pos (28U)
#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)
#define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
#define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
#define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)
#define RCC_PLLCFGR_PLLSRC_Pos (22U)
#define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk
#define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
#define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)
#define RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk
#define RCC_PLLI2SCFGR_PLLI2SP_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
#define RCC_PLLI2SCFGR_PLLI2SP_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
#define RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
#define RCC_PLLI2SCFGR_PLLI2SP_Pos (16U)
#define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk
#define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
#define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
#define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
#define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
#define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
#define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)
#define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk
#define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
#define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
#define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
#define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
#define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)
#define RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk
#define RCC_PLLSAICFGR_PLLSAIN_0 (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_1 (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_2 (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_3 (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_4 (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_5 (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_6 (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_7 (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_8 (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)
#define RCC_PLLSAICFGR_PLLSAIN_Pos (6U)
#define RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk
#define RCC_PLLSAICFGR_PLLSAIP_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
#define RCC_PLLSAICFGR_PLLSAIP_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
#define RCC_PLLSAICFGR_PLLSAIP_Msk (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
#define RCC_PLLSAICFGR_PLLSAIP_Pos (16U)
#define RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk
#define RCC_PLLSAICFGR_PLLSAIQ_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
#define RCC_PLLSAICFGR_PLLSAIQ_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
#define RCC_PLLSAICFGR_PLLSAIQ_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
#define RCC_PLLSAICFGR_PLLSAIQ_3 (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
#define RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
#define RCC_PLLSAICFGR_PLLSAIQ_Pos (24U)
#define RCC_PLLSAICFGR_PLLSAIR RCC_PLLSAICFGR_PLLSAIR_Msk
#define RCC_PLLSAICFGR_PLLSAIR_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
#define RCC_PLLSAICFGR_PLLSAIR_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
#define RCC_PLLSAICFGR_PLLSAIR_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
#define RCC_PLLSAICFGR_PLLSAIR_Msk (0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
#define RCC_PLLSAICFGR_PLLSAIR_Pos (28U)
#define RCC_RESET_HAL_CRASH_SERIAL_PORT() rccResetUART5(); rccEnableUART5(true)
#define RCC_SAI1SEL_PLLSRC_SUPPORT 
#define RCC_SAI2SEL_PLLSRC_SUPPORT 
#define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk
#define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)
#define RCC_SSCGR_INCSTEP_Pos (13U)
#define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk
#define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos)
#define RCC_SSCGR_MODPER_Pos (0U)
#define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk
#define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos)
#define RCC_SSCGR_SPREADSEL_Pos (30U)
#define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk
#define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos)
#define RCC_SSCGR_SSCGEN_Pos (31U)
#define RCIN_THD_WA_SIZE 1024
#define RCOUT_THD_WA_SIZE 512
#define RCOU_DSHOT_TIMING_DEBUG 0
#define RCOU_SERIAL_TIMING_DEBUG 0
#define RCV_WND_SCALE(pcb,wnd) (wnd)
#define RC_CHANNELS_SUBCLASS RC_Channels_Copter
#define RC_CHANNELS_SUBCLASS RC_Channels_Rover
#define RC_CHANNEL_SUBCLASS RC_Channel_Copter
#define RC_CHANNEL_SUBCLASS RC_Channel_Rover
#define RC_FAST_SPEED 490
#define RC_INPUT_MAX_CHANNELS 18
#define RC_INPUT_MAX_PULSEWIDTH 2100
#define RC_INPUT_MIN_PULSEWIDTH 900
#define RC_OUTPUT_MAX_PULSEWIDTH 2100
#define RC_OUTPUT_MIN_PULSEWIDTH 400
#define RDS02UF_DATA_LEN 10
#define RDS02UF_DIST_MAX 20.00
#define RDS02UF_DIST_MIN 1.50
#define RDS02UF_IGNORE_CRC 0xFF
#define RDS02UF_IGNORE_ID_BYTE 0x0F0F
#define RDS02UF_NO_ERR 0x00
#define RDS02UF_PRE_DATA_LEN 6
#define RDS02UF_UAV_PRODUCTS_ID 0x03FF
#define RDS02_BUFFER_SIZE 50
#define RDS02_END 0xAA
#define RDS02_HEAD 0x55
#define RDS02_TARGET_INFO_FC 0x070C
#define READ_BIT(REG,BIT) ((REG) & (BIT))
#define READ_REG(REG) ((REG))
#define READ_REQUEST_RETRY_MS 500
#define REBOOT_BL_MAGIC 14662
#define REBOOT_TRIES 2
#define RECV_BUFSIZE_DEFAULT INT_MAX
#define RED 4
#define REFERENCE_G 0x25
#define REFERENCE_X 0x1C
#define REFERENCE_Y 0x1D
#define REFERENCE_Z 0x1E
#define REG1_BDU_UPDATE (1<<3)
#define REG1_POWERDOWN_A ((0<<7) | (0<<6) | (0<<5) | (0<<4))
#define REG1_RATE_100HZ_A ((0<<7) | (1<<6) | (1<<5) | (0<<4))
#define REG1_RATE_12_5HZ_A ((0<<7) | (0<<6) | (1<<5) | (1<<4))
#define REG1_RATE_1600HZ_A ((1<<7) | (0<<6) | (1<<5) | (0<<4))
#define REG1_RATE_200HZ_A ((0<<7) | (1<<6) | (1<<5) | (1<<4))
#define REG1_RATE_25HZ_A ((0<<7) | (1<<6) | (0<<5) | (0<<4))
#define REG1_RATE_3_125HZ_A ((0<<7) | (0<<6) | (0<<5) | (1<<4))
#define REG1_RATE_400HZ_A ((1<<7) | (0<<6) | (0<<5) | (0<<4))
#define REG1_RATE_50HZ_A ((0<<7) | (1<<6) | (0<<5) | (1<<4))
#define REG1_RATE_6_25HZ_A ((0<<7) | (0<<6) | (1<<5) | (0<<4))
#define REG1_RATE_800HZ_A ((1<<7) | (0<<6) | (0<<5) | (1<<4))
#define REG1_RATE_BITS_A ((1<<7) | (1<<6) | (1<<5) | (1<<4))
#define REG1_X_ENABLE_A (1<<0)
#define REG1_Y_ENABLE_A (1<<1)
#define REG1_Z_ENABLE_A (1<<2)
#define REG2_AA_FILTER_BW_194HZ_A ((0<<7) | (1<<6))
#define REG2_AA_FILTER_BW_362HZ_A ((1<<7) | (0<<6))
#define REG2_AA_FILTER_BW_50HZ_A ((1<<7) | (1<<6))
#define REG2_AA_FILTER_BW_773HZ_A ((0<<7) | (0<<6))
#define REG2_ANTIALIAS_FILTER_BW_BITS_A ((1<<7) | (1<<6))
#define REG2_FULL_SCALE_16G_A ((1<<5) | (0<<4) | (0<<3))
#define REG2_FULL_SCALE_2G_A ((0<<5) | (0<<4) | (0<<3))
#define REG2_FULL_SCALE_4G_A ((0<<5) | (0<<4) | (1<<3))
#define REG2_FULL_SCALE_6G_A ((0<<5) | (1<<4) | (0<<3))
#define REG2_FULL_SCALE_8G_A ((0<<5) | (1<<4) | (1<<3))
#define REG2_FULL_SCALE_BITS_A ((1<<5) | (1<<4) | (1<<3))
#define REG5_ENABLE_T (1<<7)
#define REG5_RATE_100HZ_M ((1<<4) | (0<<3) | (1<<2))
#define REG5_RATE_12_5HZ_M ((0<<4) | (1<<3) | (0<<2))
#define REG5_RATE_25HZ_M ((0<<4) | (1<<3) | (1<<2))
#define REG5_RATE_3_125HZ_M ((0<<4) | (0<<3) | (0<<2))
#define REG5_RATE_50HZ_M ((1<<4) | (0<<3) | (0<<2))
#define REG5_RATE_6_25HZ_M ((0<<4) | (0<<3) | (1<<2))
#define REG5_RATE_BITS_M ((1<<4) | (1<<3) | (1<<2))
#define REG5_RATE_DO_NOT_USE_M ((1<<4) | (1<<3) | (0<<2))
#define REG5_RES_HIGH_M ((1<<6) | (1<<5) | (1<<7))
#define REG5_RES_LOW_M ((0<<6) | (0<<5))
#define REG6_FULL_SCALE_12GA_M ((1<<6) | (1<<5))
#define REG6_FULL_SCALE_2GA_M ((0<<6) | (0<<5))
#define REG6_FULL_SCALE_4GA_M ((0<<6) | (1<<5))
#define REG6_FULL_SCALE_8GA_M ((1<<6) | (0<<5))
#define REG6_FULL_SCALE_BITS_M ((1<<6) | (1<<5))
#define REG7_CONT_MODE_M ((0<<1) | (0<<0))
#define REGA_ACCD_HBW 0x13
#define REGA_ACCD_TEMP 0x08
#define REGA_ACCD_X_LSB 0x02
#define REGA_BGW_CHIPID 0x00
#define REGA_BGW_SOFTRESET 0x14
#define REGA_CHIPID 0x00
#define REGA_CONF 0x40
#define REGA_ERR_REG 0x02
#define REGA_EST_LATCH 0x21
#define REGA_FIFO_CONFIG0 0x48
#define REGA_FIFO_CONFIG1 0x49
#define REGA_FIFO_CONFIG_0 0x30
#define REGA_FIFO_CONFIG_1 0x3E
#define REGA_FIFO_DATA 0x26
#define REGA_FIFO_DATA 0x3F
#define REGA_FIFO_DOWNS 0x45
#define REGA_FIFO_LEN0 0x24
#define REGA_FIFO_LEN1 0x25
#define REGA_FIFO_STATUS 0x0E
#define REGA_INT_STATUS_0 0x09
#define REGA_INT_STATUS_1 0x0A
#define REGA_INT_STATUS_1 0x1D
#define REGA_INT_STATUS_2 0x0B
#define REGA_INT_STATUS_3 0x0C
#define REGA_OUT_CTRL 0x20
#define REGA_PMU_BW 0x10
#define REGA_PMU_LPW 0x11
#define REGA_PMU_RANGE 0x0F
#define REGA_PMU_SELF_TEST 0x32
#define REGA_PWR_CONF 0x7C
#define REGA_PWR_CTRL 0x7D
#define REGA_RANGE 0x41
#define REGA_RATE_X_LSB 0x02
#define REGA_SOFTRESET 0x7E
#define REGA_STATUS 0x03
#define REGA_TEMP_LSB 0x23
#define REGA_TEMP_MSB 0x22
#define REGA_X_LSB 0x12
#define REGG_BGW_SOFTRESET 0x14
#define REGG_BW 0x10
#define REGG_CHIPID 0x00
#define REGG_FIFO_CONFIG_1 0x3E
#define REGG_FIFO_DATA 0x3F
#define REGG_FIFO_STATUS 0x0E
#define REGG_INT_STATUS_0 0x09
#define REGG_INT_STATUS_1 0x0A
#define REGG_INT_STATUS_2 0x0B
#define REGG_INT_STATUS_3 0x0C
#define REGG_LPM1 0x11
#define REGG_RANGE 0x0F
#define REGG_RATE_HBW 0x13
#define REGISTER_MAGIC_VLAUE 0xc5
#define REG_226_BUS_VOLTAGE 0x02
#define REG_226_CALIBRATION 0x05
#define REG_226_CONFIG 0x00
#define REG_226_CONFIG_DEFAULT 0x4127
#define REG_226_CONFIG_RESET 0x8000
#define REG_226_CURRENT 0x04
#define REG_226_MANUFACT_ID 0xfe
#define REG_228_ADC_CONFIG 0x01
#define REG_228_CONFIG 0x00
#define REG_228_CONFIG_RESET 0x8000
#define REG_228_CURRENT 0x07
#define REG_228_DEVICE_ID 0x3f
#define REG_228_DIETEMP 0x06
#define REG_228_MANUFACT_ID 0x3e
#define REG_228_SHUNT_CAL 0x02
#define REG_228_VBUS 0x05
#define REG_231_ALERT 0x07
#define REG_231_BUS_VOLTAGE 0x02
#define REG_231_CALIBRATION 0x05
#define REG_231_CONFIG 0x00
#define REG_231_CURRENT 0x04
#define REG_231_MASK 0x06
#define REG_231_POWER 0x03
#define REG_231_SHUNT_VOLTAGE 0x01
#define REG_238_ADC_CONFIG 0x01
#define REG_238_CONFIG 0x00
#define REG_238_CONFIG_RESET 0x8000
#define REG_238_CURRENT 0x07
#define REG_238_DEVICE_ID 0x3f
#define REG_238_DIETEMP 0x06
#define REG_238_MANUFACT_ID 0x3e
#define REG_238_SHUNT_CAL 0x02
#define REG_238_VBUS 0x05
#define REG_ADC_READ 0x00
#define REG_BANK0 0x00U
#define REG_BANK1 0x01U
#define REG_BANK2 0x02U
#define REG_BANK3 0x03U
#define REG_CELL_VOLTAGE 0x28
#define REG_CMD 0x30
#define REG_CNTL1 0x30
#define REG_CNTL2 0x31
#define REG_CNTL3 0x32
#define REG_COMPANY_ID 0x00
#define REG_CONTROL0 0x07
#define REG_CONTROL0 0x09
#define REG_CONTROL0_NB 0x10
#define REG_CONTROL0_REFILL 0x80
#define REG_CONTROL0_RESET 0x10
#define REG_CONTROL0_RESET 0x40
#define REG_CONTROL0_SET 0x08
#define REG_CONTROL0_SET 0x20
#define REG_CONTROL0_TM 0x01
#define REG_CONTROL0_TMM 0x01
#define REG_CONTROL0_TMT 0x02
#define REG_CONTROL1 0x08
#define REG_CONTROL1 0x0A
#define REG_CONTROL1_BW0 0x01
#define REG_CONTROL1_BW1 0x02
#define REG_CONTROL1_SW_RST 0x80
#define REG_CONTROL2 0x0B
#define REG_CONVERT_D1_OSR_1024 0x44
#define REG_CONVERT_D1_OSR_2048 0x46
#define REG_CONVERT_D1_OSR_256 0x40
#define REG_CONVERT_D1_OSR_4096 0x48
#define REG_CONVERT_D1_OSR_512 0x42
#define REG_CONVERT_D2_OSR_1024 0x54
#define REG_CONVERT_D2_OSR_2048 0x56
#define REG_CONVERT_D2_OSR_256 0x50
#define REG_CONVERT_D2_OSR_4096 0x58
#define REG_CONVERT_D2_OSR_512 0x52
#define REG_CONVERT_PRESSURE REG_CONVERT_D1_OSR_1024
#define REG_CONVERT_TEMPERATURE REG_CONVERT_D2_OSR_1024
#define REG_CURRENT 0x2a
#define REG_DATA_CNTR 0x22
#define REG_DEC_RATE 0x64
#define REG_DEC_RATE_1000Hz 1
#define REG_DEC_RATE_2000Hz 0
#define REG_DEC_RATE_400Hz 4
#define REG_DEC_RATE_500Hz 3
#define REG_DEC_RATE_666Hz 2
#define REG_DEVICE_ID 0x01
#define REG_DEVICE_ID 0x0C
#define REG_DEVICE_STATUS 0xCD
#define REG_EMPTY 0x00
#define REG_FIFO_BASE 0xFA
#define REG_FIFO_CONFIG 0xC3
#define REG_FIFO_FILL 0xC4
#define REG_FILT_CTRL 0x5c
#define REG_GLOB_CMD 0x68
#define REG_GOAL_POSITION 116
#define REG_HEADER(oip) (&(oip)->reglist.queue)
#define REG_HXH 0x12
#define REG_HXL 0x11
#define REG_HYH 0x14
#define REG_HYL 0x13
#define REG_HZH 0x16
#define REG_HZL 0x15
#define REG_I3C_INFO 0xCE
#define REG_ICM_INT_PIN_CFG 0x0f
#define REG_ICM_PWR_MGMT_1 0x06
#define REG_ICM_WHOAMI 0x00
#define REG_ID 0x0F
#define REG_INSERT(oip,tp) ch_queue_insert(REG_HEADER(oip), &(tp)->rqueue)
#define REG_INTERRUPT_MASK 0xC2
#define REG_INTERRUPT_STATUS 0xC1
#define REG_LEN 7
#define REG_MASTER_LOCK 0xBE
#define REG_MODE_SELECT 0xC0
#define REG_MSC_CTRL 0x60
#define REG_MSC_CTRL_BURST32 0x200
#define REG_MSC_CTRL_BURSTSEL 0x100
#define REG_MSC_CTRL_DRPOL 0x001
#define REG_MSC_CTRL_GCOMP 0x080
#define REG_MSC_CTRL_PCOMP 0x040
#define REG_MSC_CTRL_SENSBW 0x010
#define REG_OPERATING_MODE 11
#define REG_OTP_DEBUG2 0xBC
#define REG_OTP_MTP_MRA_LSB 0xAF
#define REG_OTP_MTP_MRA_MSB 0xB0
#define REG_OTP_MTP_MRB_LSB 0xB1
#define REG_OTP_MTP_MRB_MSB 0xB2
#define REG_OTP_MTP_MR_LSB 0xAD
#define REG_OTP_MTP_MR_MSB 0xAE
#define REG_OTP_MTP_OTP_ADDR 0xB5
#define REG_OTP_MTP_OTP_CFG1 0xAC
#define REG_OTP_MTP_OTP_CMD 0xB6
#define REG_OTP_MTP_OTP_STATUS 0xB9
#define REG_OTP_MTP_OTP_STATUS2 0xBF
#define REG_OTP_MTP_RD_DATA 0xB8
#define REG_PART_ID 0x01
#define REG_PART_ID_SET 0xa4
#define REG_PRESS_ABS_LSB 0xC7
#define REG_PRESS_ABS_MSB 0xC8
#define REG_PRESS_DATA 0x06
#define REG_PRESS_DELTA_LSB 0xC9
#define REG_PRESS_DELTA_MSB 0xCA
#define REG_PRODUCT_ID 0x20
#define REG_PRODUCT_ID 0x2F
#define REG_PROD_ID 0x72
#define REG_PROM_BASE 0xA0
#define REG_RANG_MDL 0x5E
#define REG_REMOVE(tp) (void) ch_queue_dequeue(&(tp)->rqueue)
#define REG_RESET 0x1E
#define REG_SENSOR_READY 0x08
#define REG_SPI_MODE 0xC5
#define REG_ST1 0x10
#define REG_ST2 0x18
#define REG_STATUS 0x06
#define REG_STATUS 0x08
#define REG_STATUS_RETURN 68
#define REG_TEMP_DATA 0x09
#define REG_TMPS 0x17
#define REG_TORQUE_ENABLE 64
#define REG_TRIM1_MSB 0x05
#define REG_TRIM2_LSB 0x06
#define REG_TRIM2_MSB 0x07
#define REG_VERSION 0xD3
#define REG_WHOAMI_DEFAULT_ID 0X00
#define REG_WHOAMI_RECHECK_ID 0X66
#define REG_XOUT_L 0x00
#define REJCIADDR(opt,neg,val) if (go->neg && (cilen = p[1]) == CILEN_ADDR && len >= cilen && p[0] == opt) { u32_t l; len -= cilen; INCPTR(2, p); GETLONG(l, p); cilong = lwip_htonl(l); if (cilong != val) goto bad; try_.neg = 0; }
#define REJCIADDRS(opt,neg,val1,val2) if ((neg) && (cilen = p[1]) == CILEN_ADDRS && len >= cilen && p[0] == opt) { u32_t l; len -= cilen; INCPTR(2, p); GETLONG(l, p); cilong = lwip_htonl(l); if (cilong != val1) goto bad; GETLONG(l, p); cilong = lwip_htonl(l); if (cilong != val2) goto bad; try_.old_addrs = 0; }
#define REJCICBCP(opt,neg,val) if (go->neg && len >= CILEN_CBCP && p[1] == CILEN_CBCP && p[0] == opt) { len -= CILEN_CBCP; INCPTR(2, p); GETCHAR(cichar, p); if (cichar != val) goto bad; try_.neg = 0; }
#define REJCIENDP(opt,neg,class,val,vlen) if (go->neg && len >= CILEN_CHAR + vlen && p[0] == opt && p[1] == CILEN_CHAR + vlen) { int i; len -= CILEN_CHAR + vlen; INCPTR(2, p); GETCHAR(cichar, p); if (cichar != class) goto bad; for (i = 0; i < vlen; ++i) { GETCHAR(cichar, p); if (cichar != val[i]) goto bad; } try_.neg = 0; }
#define REJCILONG(opt,neg,val) if (go->neg && len >= CILEN_LONG && p[1] == CILEN_LONG && p[0] == opt) { len -= CILEN_LONG; INCPTR(2, p); GETLONG(cilong, p); if (cilong != val) goto bad; try_.neg = 0; }
#define REJCISHORT(opt,neg,val) if (go->neg && len >= CILEN_SHORT && p[1] == CILEN_SHORT && p[0] == opt) { len -= CILEN_SHORT; INCPTR(2, p); GETSHORT(cishort, p); if (cishort != val) goto bad; try_.neg = 0; }
#define REJCIVOID(opt,neg) if (go->neg && len >= CILEN_VOID && p[1] == CILEN_VOID && p[0] == opt) { len -= CILEN_VOID; INCPTR(CILEN_VOID, p); try_.neg = 0; }
#define RELAY1_PIN_DEFAULT -1
#define RELAY2_PIN_DEFAULT -1
#define RELAY3_PIN_DEFAULT -1
#define RELAY4_PIN_DEFAULT -1
#define RELAY5_PIN_DEFAULT -1
#define RELAY6_PIN_DEFAULT -1
#define REMOTE_LOG_DEBUGGING 0
#define REPETITIONS_XY_REG 0x51
#define REPETITIONS_Z_REG 0X52
#define REPLAY_LOG_NEW_MSG_MAX 230
#define REPLAY_LOG_NEW_MSG_MIN 220
#define REQUEST_NOT_RESPONSE_FROM_ID(x) ((bool) (((x) >> 15U) & 0x1U))
#define RESERVEDSLOT 5
#define RESET_SWITCH_CHAN_PWM 1750
#define RES_EOI 0x0002
#define RETRY_ALLOWED() (!hal.scheduler->in_main_thread() || !hal.util->get_soft_armed())
#define RETS "..."
#define REVID_MASK 0xFFFF0000
#define RE_DUP_MAX 255
#define RGB_LED_HIGH 3
#define RGB_LED_LOW 1
#define RGB_LED_MEDIUM 2
#define RGB_LED_OFF 0
#define RKASK(x) ((x) | BITRK)
#define RKB(i) check_exp(getBMode(GET_OPCODE(i)) == OpArgK, ISK(GETARG_B(i)) ? k+INDEXK(GETARG_B(i)) : base+GETARG_B(i))
#define RKC(i) check_exp(getCMode(GET_OPCODE(i)) == OpArgK, ISK(GETARG_C(i)) ? k+INDEXK(GETARG_C(i)) : base+GETARG_C(i))
#define RLOG_SIZE(sname) 3+offsetof(struct log_ ##sname,_end)
#define RM3100_BIST_REG 0x33
#define RM3100_CCX0_REG 0x05
#define RM3100_CCX1_REG 0x04
#define RM3100_CCY0_REG 0x07
#define RM3100_CCY1_REG 0x06
#define RM3100_CCZ0_REG 0x09
#define RM3100_CCZ1_REG 0x08
#define RM3100_CMM_REG 0x01
#define RM3100_HSHAKE_REG 0x34
#define RM3100_MX0_REG 0x26
#define RM3100_MX1_REG 0x25
#define RM3100_MX2_REG 0x24
#define RM3100_MY0_REG 0x29
#define RM3100_MY1_REG 0x28
#define RM3100_MY2_REG 0x27
#define RM3100_MZ0_REG 0x2C
#define RM3100_MZ1_REG 0x2B
#define RM3100_MZ2_REG 0x2A
#define RM3100_POLL_REG 0x00
#define RM3100_REVID_REG 0x36
#define RM3100_STATUS_REG 0x34
#define RM3100_TMRC_REG 0x0B
#define RNG ((RNG_TypeDef *) RNG_BASE)
#define RNG_BASE (AHB2PERIPH_BASE + 0x60800UL)
#define RNG_CR_IE RNG_CR_IE_Msk
#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)
#define RNG_CR_IE_Pos (3U)
#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)
#define RNG_CR_RNGEN_Pos (2U)
#define RNG_SR_CECS RNG_SR_CECS_Msk
#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)
#define RNG_SR_CECS_Pos (1U)
#define RNG_SR_CEIS RNG_SR_CEIS_Msk
#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)
#define RNG_SR_CEIS_Pos (5U)
#define RNG_SR_DRDY RNG_SR_DRDY_Msk
#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)
#define RNG_SR_DRDY_Pos (0U)
#define RNG_SR_SECS RNG_SR_SECS_Msk
#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)
#define RNG_SR_SECS_Pos (2U)
#define RNG_SR_SEIS RNG_SR_SEIS_Msk
#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)
#define RNG_SR_SEIS_Pos (6U)
#define ROLL_PITCH_YAW_INPUT_MAX 4500
#define ROMCONST CC_ROMCONST
#define ROUTER_ALERT 0x9404U
#define ROUTER_ALERTLEN 4
#define ROUTING_DEBUG 0
#define ROW(Y) ((Y * 10) + 6)
#define RPLIDAR_CMD_EXPRESS_SCAN 0x82
#define RPLIDAR_CMD_FORCE_SCAN 0x21
#define RPLIDAR_CMD_GET_DEVICE_HEALTH 0x52
#define RPLIDAR_CMD_GET_DEVICE_INFO 0x50
#define RPLIDAR_CMD_RESET 0x40
#define RPLIDAR_CMD_SCAN 0x20
#define RPLIDAR_CMD_STOP 0x25
#define RPLIDAR_PREAMBLE 0xA5
#define RPM_MAX_INSTANCES 2
#define RPM_SLEW_RATE 50
#define RPM_THRESHOLD 100
#define RP_DEBUG_LEVEL 0
#define RSC_AROT_RAMP_TIME_DEFAULT 2
#define RSSI_RCVD_BOTH (3)
#define RSSI_RCVD_DBM (1)
#define RSSI_RCVD_NONE (0)
#define RSSI_RCVD_PCT (2)
#define RTC ((RTC_TypeDef *) RTC_BASE)
#define RTC2MS(freq,n) ((((n) - 1UL) / ((freq) / 1000UL)) + 1UL)
#define RTC2S(freq,n) ((((n) - 1UL) / (freq)) + 1UL)
#define RTC2US(freq,n) ((((n) - 1UL) / ((freq) / 1000000UL)) + 1UL)
#define RTCM3_MAX_PACKET_LEN 720
#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)
#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)
#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)
#define RTC_ALRMAR_DT_Pos (28U)
#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)
#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)
#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)
#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)
#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)
#define RTC_ALRMAR_DU_Pos (24U)
#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)
#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)
#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)
#define RTC_ALRMAR_HT_Pos (20U)
#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)
#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)
#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)
#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)
#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)
#define RTC_ALRMAR_HU_Pos (16U)
#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)
#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)
#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)
#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)
#define RTC_ALRMAR_MNT_Pos (12U)
#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)
#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)
#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)
#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)
#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)
#define RTC_ALRMAR_MNU_Pos (8U)
#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)
#define RTC_ALRMAR_MSK1_Pos (7U)
#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)
#define RTC_ALRMAR_MSK2_Pos (15U)
#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)
#define RTC_ALRMAR_MSK3_Pos (23U)
#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)
#define RTC_ALRMAR_MSK4_Pos (31U)
#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)
#define RTC_ALRMAR_PM_Pos (22U)
#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)
#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)
#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)
#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)
#define RTC_ALRMAR_ST_Pos (4U)
#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)
#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)
#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)
#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)
#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)
#define RTC_ALRMAR_SU_Pos (0U)
#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)
#define RTC_ALRMAR_WDSEL_Pos (30U)
#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)
#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)
#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)
#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)
#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)
#define RTC_ALRMASSR_MASKSS_Pos (24U)
#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)
#define RTC_ALRMASSR_SS_Pos (0U)
#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)
#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)
#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)
#define RTC_ALRMBR_DT_Pos (28U)
#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)
#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)
#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)
#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)
#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)
#define RTC_ALRMBR_DU_Pos (24U)
#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)
#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)
#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)
#define RTC_ALRMBR_HT_Pos (20U)
#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)
#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)
#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)
#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)
#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)
#define RTC_ALRMBR_HU_Pos (16U)
#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)
#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)
#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)
#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)
#define RTC_ALRMBR_MNT_Pos (12U)
#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)
#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)
#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)
#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)
#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)
#define RTC_ALRMBR_MNU_Pos (8U)
#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)
#define RTC_ALRMBR_MSK1_Pos (7U)
#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)
#define RTC_ALRMBR_MSK2_Pos (15U)
#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)
#define RTC_ALRMBR_MSK3_Pos (23U)
#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)
#define RTC_ALRMBR_MSK4_Pos (31U)
#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)
#define RTC_ALRMBR_PM_Pos (22U)
#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)
#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)
#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)
#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)
#define RTC_ALRMBR_ST_Pos (4U)
#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)
#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)
#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)
#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)
#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)
#define RTC_ALRMBR_SU_Pos (0U)
#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)
#define RTC_ALRMBR_WDSEL_Pos (30U)
#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)
#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)
#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)
#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)
#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)
#define RTC_ALRMBSSR_MASKSS_Pos (24U)
#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)
#define RTC_ALRMBSSR_SS_Pos (0U)
#define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)
#define RTC_BKP0R RTC_BKP0R_Msk
#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)
#define RTC_BKP0R_Pos (0U)
#define RTC_BKP10R RTC_BKP10R_Msk
#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)
#define RTC_BKP10R_Pos (0U)
#define RTC_BKP11R RTC_BKP11R_Msk
#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)
#define RTC_BKP11R_Pos (0U)
#define RTC_BKP12R RTC_BKP12R_Msk
#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)
#define RTC_BKP12R_Pos (0U)
#define RTC_BKP13R RTC_BKP13R_Msk
#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)
#define RTC_BKP13R_Pos (0U)
#define RTC_BKP14R RTC_BKP14R_Msk
#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)
#define RTC_BKP14R_Pos (0U)
#define RTC_BKP15R RTC_BKP15R_Msk
#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)
#define RTC_BKP15R_Pos (0U)
#define RTC_BKP16R RTC_BKP16R_Msk
#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)
#define RTC_BKP16R_Pos (0U)
#define RTC_BKP17R RTC_BKP17R_Msk
#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)
#define RTC_BKP17R_Pos (0U)
#define RTC_BKP18R RTC_BKP18R_Msk
#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)
#define RTC_BKP18R_Pos (0U)
#define RTC_BKP19R RTC_BKP19R_Msk
#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)
#define RTC_BKP19R_Pos (0U)
#define RTC_BKP1R RTC_BKP1R_Msk
#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)
#define RTC_BKP1R_Pos (0U)
#define RTC_BKP20R RTC_BKP20R_Msk
#define RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos)
#define RTC_BKP20R_Pos (0U)
#define RTC_BKP21R RTC_BKP21R_Msk
#define RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos)
#define RTC_BKP21R_Pos (0U)
#define RTC_BKP22R RTC_BKP22R_Msk
#define RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos)
#define RTC_BKP22R_Pos (0U)
#define RTC_BKP23R RTC_BKP23R_Msk
#define RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos)
#define RTC_BKP23R_Pos (0U)
#define RTC_BKP24R RTC_BKP24R_Msk
#define RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos)
#define RTC_BKP24R_Pos (0U)
#define RTC_BKP25R RTC_BKP25R_Msk
#define RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos)
#define RTC_BKP25R_Pos (0U)
#define RTC_BKP26R RTC_BKP26R_Msk
#define RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos)
#define RTC_BKP26R_Pos (0U)
#define RTC_BKP27R RTC_BKP27R_Msk
#define RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos)
#define RTC_BKP27R_Pos (0U)
#define RTC_BKP28R RTC_BKP28R_Msk
#define RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos)
#define RTC_BKP28R_Pos (0U)
#define RTC_BKP29R RTC_BKP29R_Msk
#define RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos)
#define RTC_BKP29R_Pos (0U)
#define RTC_BKP2R RTC_BKP2R_Msk
#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)
#define RTC_BKP2R_Pos (0U)
#define RTC_BKP30R RTC_BKP30R_Msk
#define RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos)
#define RTC_BKP30R_Pos (0U)
#define RTC_BKP31R RTC_BKP31R_Msk
#define RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos)
#define RTC_BKP31R_Pos (0U)
#define RTC_BKP3R RTC_BKP3R_Msk
#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)
#define RTC_BKP3R_Pos (0U)
#define RTC_BKP4R RTC_BKP4R_Msk
#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)
#define RTC_BKP4R_Pos (0U)
#define RTC_BKP5R RTC_BKP5R_Msk
#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)
#define RTC_BKP5R_Pos (0U)
#define RTC_BKP6R RTC_BKP6R_Msk
#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)
#define RTC_BKP6R_Pos (0U)
#define RTC_BKP7R RTC_BKP7R_Msk
#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)
#define RTC_BKP7R_Pos (0U)
#define RTC_BKP8R RTC_BKP8R_Msk
#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)
#define RTC_BKP8R_Pos (0U)
#define RTC_BKP9R RTC_BKP9R_Msk
#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)
#define RTC_BKP9R_Pos (0U)
#define RTC_BKP_NUMBER 0x00000020U
#define RTC_CALR_CALM RTC_CALR_CALM_Msk
#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)
#define RTC_CALR_CALM_Pos (0U)
#define RTC_CALR_CALP RTC_CALR_CALP_Msk
#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)
#define RTC_CALR_CALP_Pos (15U)
#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)
#define RTC_CALR_CALW16_Pos (13U)
#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)
#define RTC_CALR_CALW8_Pos (14U)
#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)
#define RTC_CR_ADD1H_Pos (16U)
#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)
#define RTC_CR_ALRAE_Pos (8U)
#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)
#define RTC_CR_ALRAIE_Pos (12U)
#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)
#define RTC_CR_ALRBE_Pos (9U)
#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)
#define RTC_CR_ALRBIE_Pos (13U)
#define RTC_CR_BCK RTC_CR_BKP
#define RTC_CR_BKP RTC_CR_BKP_Msk
#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)
#define RTC_CR_BKP_Pos (18U)
#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)
#define RTC_CR_BYPSHAD_Pos (5U)
#define RTC_CR_COE RTC_CR_COE_Msk
#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)
#define RTC_CR_COE_Pos (23U)
#define RTC_CR_COSEL RTC_CR_COSEL_Msk
#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)
#define RTC_CR_COSEL_Pos (19U)
#define RTC_CR_FMT RTC_CR_FMT_Msk
#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)
#define RTC_CR_FMT_Pos (6U)
#define RTC_CR_ITSE RTC_CR_ITSE_Msk
#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)
#define RTC_CR_ITSE_Pos (24U)
#define RTC_CR_OSEL RTC_CR_OSEL_Msk
#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)
#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)
#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)
#define RTC_CR_OSEL_Pos (21U)
#define RTC_CR_POL RTC_CR_POL_Msk
#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)
#define RTC_CR_POL_Pos (20U)
#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)
#define RTC_CR_REFCKON_Pos (4U)
#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)
#define RTC_CR_SUB1H_Pos (17U)
#define RTC_CR_TSE RTC_CR_TSE_Msk
#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)
#define RTC_CR_TSEDGE_Pos (3U)
#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)
#define RTC_CR_TSE_Pos (11U)
#define RTC_CR_TSIE RTC_CR_TSIE_Msk
#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)
#define RTC_CR_TSIE_Pos (15U)
#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)
#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)
#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)
#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)
#define RTC_CR_WUCKSEL_Pos (0U)
#define RTC_CR_WUTE RTC_CR_WUTE_Msk
#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)
#define RTC_CR_WUTE_Pos (10U)
#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)
#define RTC_CR_WUTIE_Pos (14U)
#define RTC_DR_DT RTC_DR_DT_Msk
#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)
#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)
#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)
#define RTC_DR_DT_Pos (4U)
#define RTC_DR_DU RTC_DR_DU_Msk
#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)
#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)
#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)
#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)
#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)
#define RTC_DR_DU_Pos (0U)
#define RTC_DR_MT RTC_DR_MT_Msk
#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)
#define RTC_DR_MT_Pos (12U)
#define RTC_DR_MU RTC_DR_MU_Msk
#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)
#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)
#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)
#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)
#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)
#define RTC_DR_MU_Pos (8U)
#define RTC_DR_WDU RTC_DR_WDU_Msk
#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)
#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)
#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)
#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)
#define RTC_DR_WDU_Pos (13U)
#define RTC_DR_YT RTC_DR_YT_Msk
#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)
#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)
#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)
#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)
#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)
#define RTC_DR_YT_Pos (20U)
#define RTC_DR_YU RTC_DR_YU_Msk
#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)
#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)
#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)
#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)
#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)
#define RTC_DR_YU_Pos (16U)
#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)
#define RTC_ISR_ALRAF_Pos (8U)
#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)
#define RTC_ISR_ALRAWF_Pos (0U)
#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)
#define RTC_ISR_ALRBF_Pos (9U)
#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)
#define RTC_ISR_ALRBWF_Pos (1U)
#define RTC_ISR_INIT RTC_ISR_INIT_Msk
#define RTC_ISR_INITF RTC_ISR_INITF_Msk
#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)
#define RTC_ISR_INITF_Pos (6U)
#define RTC_ISR_INITS RTC_ISR_INITS_Msk
#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)
#define RTC_ISR_INITS_Pos (4U)
#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)
#define RTC_ISR_INIT_Pos (7U)
#define RTC_ISR_ITSF RTC_ISR_ITSF_Msk
#define RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos)
#define RTC_ISR_ITSF_Pos (17U)
#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)
#define RTC_ISR_RECALPF_Pos (16U)
#define RTC_ISR_RSF RTC_ISR_RSF_Msk
#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)
#define RTC_ISR_RSF_Pos (5U)
#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)
#define RTC_ISR_SHPF_Pos (3U)
#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)
#define RTC_ISR_TAMP1F_Pos (13U)
#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)
#define RTC_ISR_TAMP2F_Pos (14U)
#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk
#define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)
#define RTC_ISR_TAMP3F_Pos (15U)
#define RTC_ISR_TSF RTC_ISR_TSF_Msk
#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)
#define RTC_ISR_TSF_Pos (11U)
#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)
#define RTC_ISR_TSOVF_Pos (12U)
#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)
#define RTC_ISR_WUTF_Pos (10U)
#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)
#define RTC_ISR_WUTWF_Pos (2U)
#define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk
#define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)
#define RTC_OR_ALARMOUTTYPE_Pos (3U)
#define RTC_OR_ALARMTYPE RTC_OR_ALARMOUTTYPE
#define RTC_OR_TSINSEL RTC_OR_TSINSEL_Msk
#define RTC_OR_TSINSEL_0 (0x1UL << RTC_OR_TSINSEL_Pos)
#define RTC_OR_TSINSEL_1 (0x2UL << RTC_OR_TSINSEL_Pos)
#define RTC_OR_TSINSEL_Msk (0x3UL << RTC_OR_TSINSEL_Pos)
#define RTC_OR_TSINSEL_Pos (1U)
#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)
#define RTC_PRER_PREDIV_A_Pos (16U)
#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)
#define RTC_PRER_PREDIV_S_Pos (0U)
#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)
#define RTC_SHIFTR_ADD1S_Pos (31U)
#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)
#define RTC_SHIFTR_SUBFS_Pos (0U)
#define RTC_SSR_SS RTC_SSR_SS_Msk
#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)
#define RTC_SSR_SS_Pos (0U)
#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk
#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)
#define RTC_TAMPCR_TAMP1E_Pos (0U)
#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk
#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)
#define RTC_TAMPCR_TAMP1IE_Pos (16U)
#define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk
#define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)
#define RTC_TAMPCR_TAMP1MF_Pos (18U)
#define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk
#define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)
#define RTC_TAMPCR_TAMP1NOERASE_Pos (17U)
#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk
#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)
#define RTC_TAMPCR_TAMP1TRG_Pos (1U)
#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk
#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)
#define RTC_TAMPCR_TAMP2E_Pos (3U)
#define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk
#define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)
#define RTC_TAMPCR_TAMP2IE_Pos (19U)
#define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk
#define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)
#define RTC_TAMPCR_TAMP2MF_Pos (21U)
#define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk
#define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)
#define RTC_TAMPCR_TAMP2NOERASE_Pos (20U)
#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk
#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)
#define RTC_TAMPCR_TAMP2TRG_Pos (4U)
#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk
#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)
#define RTC_TAMPCR_TAMP3E_Pos (5U)
#define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk
#define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)
#define RTC_TAMPCR_TAMP3IE_Pos (22U)
#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk
#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)
#define RTC_TAMPCR_TAMP3MF_Pos (24U)
#define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk
#define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)
#define RTC_TAMPCR_TAMP3NOERASE_Pos (23U)
#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk
#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)
#define RTC_TAMPCR_TAMP3TRG_Pos (6U)
#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk
#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)
#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)
#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)
#define RTC_TAMPCR_TAMPFLT_Pos (11U)
#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk
#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)
#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)
#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)
#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)
#define RTC_TAMPCR_TAMPFREQ_Pos (8U)
#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk
#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)
#define RTC_TAMPCR_TAMPIE_Pos (2U)
#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk
#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)
#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)
#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)
#define RTC_TAMPCR_TAMPPRCH_Pos (13U)
#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk
#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)
#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)
#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk
#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)
#define RTC_TAMPCR_TAMPTS_Pos (7U)
#define RTC_TR_HT RTC_TR_HT_Msk
#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)
#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)
#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)
#define RTC_TR_HT_Pos (20U)
#define RTC_TR_HU RTC_TR_HU_Msk
#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)
#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)
#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)
#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)
#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)
#define RTC_TR_HU_Pos (16U)
#define RTC_TR_MNT RTC_TR_MNT_Msk
#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)
#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)
#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)
#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)
#define RTC_TR_MNT_Pos (12U)
#define RTC_TR_MNU RTC_TR_MNU_Msk
#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)
#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)
#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)
#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)
#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)
#define RTC_TR_MNU_Pos (8U)
#define RTC_TR_PM RTC_TR_PM_Msk
#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)
#define RTC_TR_PM_Pos (22U)
#define RTC_TR_ST RTC_TR_ST_Msk
#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)
#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)
#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)
#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)
#define RTC_TR_ST_Pos (4U)
#define RTC_TR_SU RTC_TR_SU_Msk
#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)
#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)
#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)
#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)
#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)
#define RTC_TR_SU_Pos (0U)
#define RTC_TSDR_DT RTC_TSDR_DT_Msk
#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)
#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)
#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)
#define RTC_TSDR_DT_Pos (4U)
#define RTC_TSDR_DU RTC_TSDR_DU_Msk
#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)
#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)
#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)
#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)
#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)
#define RTC_TSDR_DU_Pos (0U)
#define RTC_TSDR_MT RTC_TSDR_MT_Msk
#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)
#define RTC_TSDR_MT_Pos (12U)
#define RTC_TSDR_MU RTC_TSDR_MU_Msk
#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)
#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)
#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)
#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)
#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)
#define RTC_TSDR_MU_Pos (8U)
#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)
#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)
#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)
#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)
#define RTC_TSDR_WDU_Pos (13U)
#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)
#define RTC_TSSSR_SS_Pos (0U)
#define RTC_TSTR_HT RTC_TSTR_HT_Msk
#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)
#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)
#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)
#define RTC_TSTR_HT_Pos (20U)
#define RTC_TSTR_HU RTC_TSTR_HU_Msk
#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)
#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)
#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)
#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)
#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)
#define RTC_TSTR_HU_Pos (16U)
#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)
#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)
#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)
#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)
#define RTC_TSTR_MNT_Pos (12U)
#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)
#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)
#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)
#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)
#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)
#define RTC_TSTR_MNU_Pos (8U)
#define RTC_TSTR_PM RTC_TSTR_PM_Msk
#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)
#define RTC_TSTR_PM_Pos (22U)
#define RTC_TSTR_ST RTC_TSTR_ST_Msk
#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)
#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)
#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)
#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)
#define RTC_TSTR_ST_Pos (4U)
#define RTC_TSTR_SU RTC_TSTR_SU_Msk
#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)
#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)
#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)
#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)
#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)
#define RTC_TSTR_SU_Pos (0U)
#define RTC_WPR_KEY RTC_WPR_KEY_Msk
#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)
#define RTC_WPR_KEY_Pos (0U)
#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)
#define RTC_WUTR_WUT_Pos (0U)
#define RTK_MB_RTCM_RATE 1
#define RTL_ALT 1500
#define RTL_ALT_FINAL 0
#define RTL_ALT_MIN 30
#define RTL_CLIMB_MIN_DEFAULT 0
#define RTL_CONE_SLOPE_DEFAULT 3.0f
#define RTL_LOITER_TIME 5000
#define RTL_MIN_CONE_SLOPE 0.5f
#define RTSR1 RTSR
#define RUNCAM_5KEY_BUTTON_PRESS_DELAY 100
#define RUNCAM_DEBUG 0
#define RUNCAM_DEFAULT_BUTTON_PRESS_DELAY 300
#define RUNCAM_MAX_PACKET_SIZE 64
#define RXMAH_PS_ALERT_NONE (0)
#define RXMAH_PS_ALERT_OVERVOLT_A (1 << 4)
#define RXMAH_PS_ALERT_OVERVOLT_B (1 << 5)
#define RXMAH_PS_ALERT_RFU1 (1 << 6)
#define RXMAH_PS_ALERT_RFU2 (1 << 7)
#define RXMAH_PS_ALERT_RF_ANT1 (1 << 1)
#define RXMAH_PS_ALERT_RF_ANT2 (1 << 2)
#define RXMAH_PS_ALERT_RF_ANT3 (1 << 3)
#define RXMAH_PS_ALERT_RF_INT (1 << 0)
#define RX_BOUNCE_BUFSIZE 64U
#define RX_ERROR_MASK (CONGESTION | MISSEDEVENT | CPUOVERLOAD | INVALIDCONFIG | OUTOFGEOFENCE)
#define R_OK 4
#define RadiansToCentiDegrees(x) (static_cast<float>(x) * RAD_TO_DEG * static_cast<float>(100))
#define RestartBootloader 0
#define S(x) (int)(x),SS(x)
#define S16_F PRId16
#define S2RTC(freq,sec) ((freq) * (sec))
#define S32_F PRId32
#define SAGETECH_SCALER_ALTITUDE (1.0f/0.015625f)
#define SAGETECH_SCALER_HEADING_CM ((360.0f/256.0f) * 100.0f)
#define SAGETECH_SCALER_KNOTS_TO_CMS ((KNOTS_TO_M_PER_SEC/0.125f) * 100.0f)
#define SAGETECH_SCALER_LATLNG (1.0f/2.145767E-5f)
#define SAGETECH_VALIDFLAG_ALTITUDE (1U<<1)
#define SAGETECH_VALIDFLAG_EST_LATLNG (1U<<7)
#define SAGETECH_VALIDFLAG_EST_VELOCITY (1U<<8)
#define SAGETECH_VALIDFLAG_GND_SPEED (1U<<3)
#define SAGETECH_VALIDFLAG_HEADING (1U<<4)
#define SAGETECH_VALIDFLAG_LATLNG (1U<<0)
#define SAGETECH_VALIDFLAG_VELOCITY (1U<<2)
#define SAGETECH_VALIDFLAG_V_RATE_BARO (1U<<6)
#define SAGETECH_VALIDFLAG_V_RATE_GEO (1U<<5)
#define SAI1 ((SAI_TypeDef *) SAI1_BASE)
#define SAI1_BASE (APB2PERIPH_BASE + 0x5800UL)
#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
#define SAI1_Block_A_BASE (SAI1_BASE + 0x004UL)
#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
#define SAI1_Block_B_BASE (SAI1_BASE + 0x024UL)
#define SAI2 ((SAI_TypeDef *) SAI2_BASE)
#define SAI2_BASE (APB2PERIPH_BASE + 0x5C00UL)
#define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)
#define SAI2_Block_A_BASE (SAI2_BASE + 0x004UL)
#define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)
#define SAI2_Block_B_BASE (SAI2_BASE + 0x024UL)
#define SAILBOAT_AUTO_TACKING_TIMEOUT_MS 5000
#define SAILBOAT_NOGO_PAD 10
#define SAILBOAT_TACKING_ACCURACY_DEG 10
#define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk
#define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)
#define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)
#define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)
#define SAI_GCR_SYNCIN_Pos (0U)
#define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk
#define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)
#define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)
#define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)
#define SAI_GCR_SYNCOUT_Pos (4U)
#define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk
#define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)
#define SAI_xCLRFR_CAFSDET_Pos (5U)
#define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk
#define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)
#define SAI_xCLRFR_CCNRDY_Pos (4U)
#define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk
#define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)
#define SAI_xCLRFR_CFREQ_Pos (3U)
#define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk
#define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)
#define SAI_xCLRFR_CLFSDET_Pos (6U)
#define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk
#define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)
#define SAI_xCLRFR_CMUTEDET_Pos (1U)
#define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk
#define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)
#define SAI_xCLRFR_COVRUDR_Pos (0U)
#define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk
#define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)
#define SAI_xCLRFR_CWCKCFG_Pos (2U)
#define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk
#define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)
#define SAI_xCR1_CKSTR_Pos (9U)
#define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk
#define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)
#define SAI_xCR1_DMAEN_Pos (17U)
#define SAI_xCR1_DS SAI_xCR1_DS_Msk
#define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)
#define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)
#define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)
#define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)
#define SAI_xCR1_DS_Pos (5U)
#define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk
#define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)
#define SAI_xCR1_LSBFIRST_Pos (8U)
#define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk
#define SAI_xCR1_MCKDIV_0 (0x1UL << SAI_xCR1_MCKDIV_Pos)
#define SAI_xCR1_MCKDIV_1 (0x2UL << SAI_xCR1_MCKDIV_Pos)
#define SAI_xCR1_MCKDIV_2 (0x4UL << SAI_xCR1_MCKDIV_Pos)
#define SAI_xCR1_MCKDIV_3 (0x8UL << SAI_xCR1_MCKDIV_Pos)
#define SAI_xCR1_MCKDIV_Msk (0xFUL << SAI_xCR1_MCKDIV_Pos)
#define SAI_xCR1_MCKDIV_Pos (20U)
#define SAI_xCR1_MODE SAI_xCR1_MODE_Msk
#define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)
#define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)
#define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)
#define SAI_xCR1_MODE_Pos (0U)
#define SAI_xCR1_MONO SAI_xCR1_MONO_Msk
#define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)
#define SAI_xCR1_MONO_Pos (12U)
#define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk
#define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)
#define SAI_xCR1_NODIV_Pos (19U)
#define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk
#define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)
#define SAI_xCR1_OUTDRIV_Pos (13U)
#define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk
#define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)
#define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)
#define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)
#define SAI_xCR1_PRTCFG_Pos (2U)
#define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk
#define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)
#define SAI_xCR1_SAIEN_Pos (16U)
#define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk
#define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)
#define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)
#define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)
#define SAI_xCR1_SYNCEN_Pos (10U)
#define SAI_xCR2_COMP SAI_xCR2_COMP_Msk
#define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)
#define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)
#define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)
#define SAI_xCR2_COMP_Pos (14U)
#define SAI_xCR2_CPL SAI_xCR2_CPL_Msk
#define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)
#define SAI_xCR2_CPL_Pos (13U)
#define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk
#define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)
#define SAI_xCR2_FFLUSH_Pos (3U)
#define SAI_xCR2_FTH SAI_xCR2_FTH_Msk
#define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)
#define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)
#define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)
#define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)
#define SAI_xCR2_FTH_Pos (0U)
#define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk
#define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk
#define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)
#define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)
#define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)
#define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)
#define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)
#define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)
#define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)
#define SAI_xCR2_MUTECNT_Pos (7U)
#define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk
#define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)
#define SAI_xCR2_MUTEVAL_Pos (6U)
#define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)
#define SAI_xCR2_MUTE_Pos (5U)
#define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk
#define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)
#define SAI_xCR2_TRIS_Pos (4U)
#define SAI_xDR_DATA SAI_xDR_DATA_Msk
#define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)
#define SAI_xDR_DATA_Pos (0U)
#define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk
#define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)
#define SAI_xFRCR_FRL_Pos (0U)
#define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk
#define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)
#define SAI_xFRCR_FSALL_Pos (8U)
#define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk
#define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)
#define SAI_xFRCR_FSDEF_Pos (16U)
#define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk
#define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)
#define SAI_xFRCR_FSOFF_Pos (18U)
#define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL
#define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk
#define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)
#define SAI_xFRCR_FSPOL_Pos (17U)
#define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk
#define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)
#define SAI_xIMR_AFSDETIE_Pos (5U)
#define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk
#define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)
#define SAI_xIMR_CNRDYIE_Pos (4U)
#define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk
#define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)
#define SAI_xIMR_FREQIE_Pos (3U)
#define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk
#define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)
#define SAI_xIMR_LFSDETIE_Pos (6U)
#define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk
#define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)
#define SAI_xIMR_MUTEDETIE_Pos (1U)
#define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk
#define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)
#define SAI_xIMR_OVRUDRIE_Pos (0U)
#define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk
#define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)
#define SAI_xIMR_WCKCFGIE_Pos (2U)
#define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk
#define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)
#define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)
#define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)
#define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)
#define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)
#define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)
#define SAI_xSLOTR_FBOFF_Pos (0U)
#define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk
#define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)
#define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)
#define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)
#define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)
#define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)
#define SAI_xSLOTR_NBSLOT_Pos (8U)
#define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk
#define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)
#define SAI_xSLOTR_SLOTEN_Pos (16U)
#define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk
#define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)
#define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)
#define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)
#define SAI_xSLOTR_SLOTSZ_Pos (6U)
#define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk
#define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)
#define SAI_xSR_AFSDET_Pos (5U)
#define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk
#define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)
#define SAI_xSR_CNRDY_Pos (4U)
#define SAI_xSR_FLVL SAI_xSR_FLVL_Msk
#define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)
#define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)
#define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)
#define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)
#define SAI_xSR_FLVL_Pos (16U)
#define SAI_xSR_FREQ SAI_xSR_FREQ_Msk
#define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)
#define SAI_xSR_FREQ_Pos (3U)
#define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk
#define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)
#define SAI_xSR_LFSDET_Pos (6U)
#define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk
#define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)
#define SAI_xSR_MUTEDET_Pos (1U)
#define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk
#define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)
#define SAI_xSR_OVRUDR_Pos (0U)
#define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk
#define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)
#define SAI_xSR_WCKCFG_Pos (2U)
#define SAMPLING_PERIOD_USEC (10 * AP_USEC_PER_MSEC)
#define SAVE_CFG_ALL (SAVE_CFG_IO|SAVE_CFG_MSG|SAVE_CFG_INF|SAVE_CFG_NAV|SAVE_CFG_RXM|SAVE_CFG_RINV|SAVE_CFG_ANT)
#define SAVE_CFG_ANT (1<<10)
#define SAVE_CFG_INF (1<<2)
#define SAVE_CFG_IO (1<<0)
#define SAVE_CFG_MSG (1<<1)
#define SAVE_CFG_NAV (1<<3)
#define SAVE_CFG_RINV (1<<9)
#define SAVE_CFG_RXM (1<<4)
#define SA_NOCLDSTOP 1
#define SBF_DEBUGGING 0
#define SBF_DISK_ACTIVITY (1 << 7)
#define SBF_DISK_FULL (1 << 8)
#define SBF_DISK_MOUNTED (1 << 9)
#define SBF_EXCESS_COMMAND_BYTES 5
#define SBP_DEBUGGING 0
#define SBP_DEBUGGING 1
#define SBP_HW_LOGGING HAL_LOGGING_ENABLED
#define SBP_INFOREPORTING 1
#define SBP_TIMEOUT_HEARTBEAT 2000
#define SBP_TIMEOUT_HEATBEAT 4000
#define SBP_TIMEOUT_PVT 500
#define SBT_1M (SBT_1S * 60)
#define SBT_1MS (SBT_1S / 1000)
#define SBT_1NS (SBT_1S / 1000000000)
#define SBT_1S ((sbintime_t)1 << 32)
#define SBT_1US (SBT_1S / 1000000)
#define SBT_MAX 0x7fffffffffffffffLL
#define SBUS_BSIZE 25
#define SBUS_CHANNELS 16
#define SBUS_DEBUG 0
#define SBUS_FAILSAFE_BIT 3
#define SBUS_FLAGS_BYTE 23
#define SBUS_FRAMELOST_BIT 2
#define SBUS_FRAME_SIZE 25
#define SBUS_INPUT_CHANNELS 16
#define SBUS_MIN 875
#define SBUS_RANGE_MAX 1800
#define SBUS_RANGE_MIN 200
#define SBUS_RANGE_RANGE (SBUS_RANGE_MAX - SBUS_RANGE_MIN)
#define SBUS_SCALE_OFFSET (SBUS_TARGET_MIN - ((SBUS_TARGET_RANGE * SBUS_RANGE_MIN / SBUS_RANGE_RANGE)))
#define SBUS_TARGET_MAX 2000
#define SBUS_TARGET_MIN 1000
#define SBUS_TARGET_RANGE (SBUS_TARGET_MAX - SBUS_TARGET_MIN)
#define SCALE_FACTOR 1.0e6
#define SCALING_OLD_CALIBRATION 819
#define SCB ((SCB_Type *) SCB_BASE )
#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos)
#define SCB_ABFSR_AHBP_Pos 2U
#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos)
#define SCB_ABFSR_AXIMTYPE_Pos 8U
#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos)
#define SCB_ABFSR_AXIM_Pos 3U
#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos)
#define SCB_ABFSR_DTCM_Pos 1U
#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos)
#define SCB_ABFSR_EPPB_Pos 4U
#define SCB_ABFSR_ITCM_Msk (1UL )
#define SCB_ABFSR_ITCM_Pos 0U
#define SCB_AHBPCR_EN_Msk (1UL )
#define SCB_AHBPCR_EN_Pos 0U
#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos)
#define SCB_AHBPCR_SZ_Pos 1U
#define SCB_AHBSCR_CTL_Msk (3UL )
#define SCB_AHBSCR_CTL_Pos 0U
#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)
#define SCB_AHBSCR_INITCOUNT_Pos 11U
#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos)
#define SCB_AHBSCR_TPRI_Pos 2U
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
#define SCB_AIRCR_ENDIANESS_Pos 15U
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)
#define SCB_AIRCR_PRIGROUP_Pos 8U
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
#define SCB_AIRCR_SYSRESETREQ_Pos 2U
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
#define SCB_AIRCR_VECTKEY_Pos 16U
#define SCB_AIRCR_VECTRESET_Msk (1UL )
#define SCB_AIRCR_VECTRESET_Pos 0U
#define SCB_BASE (SCS_BASE + 0x0D00UL)
#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos)
#define SCB_CACR_ECCEN_Pos 1U
#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos)
#define SCB_CACR_FORCEWT_Pos 2U
#define SCB_CACR_SIWT_Msk (1UL )
#define SCB_CACR_SIWT_Pos 0U
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)
#define SCB_CCR_BFHFNMIGN_Pos 8U
#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos)
#define SCB_CCR_BP_Pos 18U
#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos)
#define SCB_CCR_DC_Pos 16U
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)
#define SCB_CCR_DIV_0_TRP_Pos 4U
#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos)
#define SCB_CCR_IC_Pos 17U
#define SCB_CCR_NONBASETHRDENA_Msk (1UL )
#define SCB_CCR_NONBASETHRDENA_Pos 0U
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
#define SCB_CCR_STKALIGN_Pos 9U
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
#define SCB_CCR_UNALIGN_TRP_Pos 3U
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)
#define SCB_CCR_USERSETMPEND_Pos 1U
#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U
#define SCB_CCSIDR_LINESIZE_Msk (7UL )
#define SCB_CCSIDR_LINESIZE_Pos 0U
#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)
#define SCB_CCSIDR_NUMSETS_Pos 13U
#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos)
#define SCB_CCSIDR_RA_Pos 29U
#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos)
#define SCB_CCSIDR_WA_Pos 28U
#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos)
#define SCB_CCSIDR_WB_Pos 30U
#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos)
#define SCB_CCSIDR_WT_Pos 31U
#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)
#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
#define SCB_CFSR_BUSFAULTSR_Pos 8U
#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)
#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)
#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)
#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)
#define SCB_CFSR_IACCVIOL_Msk (1UL )
#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)
#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)
#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)
#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)
#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)
#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)
#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)
#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)
#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)
#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos)
#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U)
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )
#define SCB_CFSR_MEMFAULTSR_Pos 0U
#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos)
#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U)
#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)
#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)
#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)
#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)
#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)
#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)
#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)
#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)
#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)
#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)
#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)
#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)
#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)
#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)
#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)
#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)
#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)
#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
#define SCB_CFSR_USGFAULTSR_Pos 16U
#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos)
#define SCB_CLIDR_LOC_Pos 24U
#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos)
#define SCB_CLIDR_LOUU_Pos 27U
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
#define SCB_CPUID_ARCHITECTURE_Pos 16U
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
#define SCB_CPUID_IMPLEMENTER_Pos 24U
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
#define SCB_CPUID_PARTNO_Pos 4U
#define SCB_CPUID_REVISION_Msk (0xFUL )
#define SCB_CPUID_REVISION_Pos 0U
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
#define SCB_CPUID_VARIANT_Pos 20U
#define SCB_CSSELR_IND_Msk (1UL )
#define SCB_CSSELR_IND_Pos 0U
#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos)
#define SCB_CSSELR_LEVEL_Pos 1U
#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos)
#define SCB_CTR_CWG_Pos 24U
#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos)
#define SCB_CTR_DMINLINE_Pos 16U
#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos)
#define SCB_CTR_ERG_Pos 20U
#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos)
#define SCB_CTR_FORMAT_Pos 29U
#define SCB_CTR_IMINLINE_Msk (0xFUL )
#define SCB_CTR_IMINLINE_Pos 0U
#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos)
#define SCB_DCCISW_SET_Pos 5U
#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos)
#define SCB_DCCISW_WAY_Pos 30U
#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos)
#define SCB_DCCSW_SET_Pos 5U
#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos)
#define SCB_DCCSW_WAY_Pos 30U
#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos)
#define SCB_DCISW_SET_Pos 5U
#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos)
#define SCB_DCISW_WAY_Pos 30U
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)
#define SCB_DFSR_BKPT_Pos 1U
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)
#define SCB_DFSR_DWTTRAP_Pos 2U
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)
#define SCB_DFSR_EXTERNAL_Pos 4U
#define SCB_DFSR_HALTED_Msk (1UL )
#define SCB_DFSR_HALTED_Pos 0U
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)
#define SCB_DFSR_VCATCH_Pos 3U
#define SCB_DTCMCR_EN_Msk (1UL )
#define SCB_DTCMCR_EN_Pos 0U
#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos)
#define SCB_DTCMCR_RETEN_Pos 2U
#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos)
#define SCB_DTCMCR_RMW_Pos 1U
#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos)
#define SCB_DTCMCR_SZ_Pos 3U
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)
#define SCB_HFSR_DEBUGEVT_Pos 31U
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)
#define SCB_HFSR_FORCED_Pos 30U
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)
#define SCB_HFSR_VECTTBL_Pos 1U
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
#define SCB_ICSR_ISRPENDING_Pos 22U
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
#define SCB_ICSR_ISRPREEMPT_Pos 23U
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
#define SCB_ICSR_NMIPENDSET_Pos 31U
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
#define SCB_ICSR_PENDSTCLR_Pos 25U
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
#define SCB_ICSR_PENDSTSET_Pos 26U
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
#define SCB_ICSR_PENDSVCLR_Pos 27U
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
#define SCB_ICSR_PENDSVSET_Pos 28U
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)
#define SCB_ICSR_RETTOBASE_Pos 11U
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
#define SCB_ICSR_VECTACTIVE_Pos 0U
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
#define SCB_ICSR_VECTPENDING_Pos 12U
#define SCB_ITCMCR_EN_Msk (1UL )
#define SCB_ITCMCR_EN_Pos 0U
#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos)
#define SCB_ITCMCR_RETEN_Pos 2U
#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos)
#define SCB_ITCMCR_RMW_Pos 1U
#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos)
#define SCB_ITCMCR_SZ_Pos 3U
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
#define SCB_SCR_SEVONPEND_Pos 4U
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
#define SCB_SCR_SLEEPDEEP_Pos 2U
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
#define SCB_SCR_SLEEPONEXIT_Pos 1U
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
#define SCB_SHCSR_BUSFAULTACT_Pos 1U
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
#define SCB_SHCSR_BUSFAULTENA_Pos 17U
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )
#define SCB_SHCSR_MEMFAULTACT_Pos 0U
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
#define SCB_SHCSR_MEMFAULTENA_Pos 16U
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)
#define SCB_SHCSR_MONITORACT_Pos 8U
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)
#define SCB_SHCSR_PENDSVACT_Pos 10U
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)
#define SCB_SHCSR_SVCALLACT_Pos 7U
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
#define SCB_SHCSR_SVCALLPENDED_Pos 15U
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)
#define SCB_SHCSR_SYSTICKACT_Pos 11U
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)
#define SCB_SHCSR_USGFAULTACT_Pos 3U
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)
#define SCB_SHCSR_USGFAULTENA_Pos 18U
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
#define SCB_SHCSR_USGFAULTPENDED_Pos 12U
#define SCB_STIR_INTID_Msk (0x1FFUL )
#define SCB_STIR_INTID_Pos 0U
#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
#define SCB_VTOR_TBLOFF_Pos 7U
#define SCHA63T_DUE 1
#define SCHA63T_UNO 0
#define SCHAR_MAX __SCHAR_MAX__
#define SCHAR_MIN (-SCHAR_MAX - 1)
#define SCHEDULER_DEFAULT_LOOP_RATE 400
#define SCHED_FIFO 1
#define SCHED_OTHER 0
#define SCHED_RR 2
#define SCHED_TASK(func,_interval_ticks,_max_time_micros,_prio) SCHED_TASK_CLASS(Copter, &copter, func, _interval_ticks, _max_time_micros, _prio)
#define SCHED_TASK(func,_interval_ticks,_max_time_micros,_priority) SCHED_TASK_CLASS(Rover, &rover, func, _interval_ticks, _max_time_micros, _priority)
#define SCHED_TASK(func,rate_hz,max_time_micros,prio) SCHED_TASK_CLASS(AP_Vehicle, &vehicle, func, rate_hz, max_time_micros, prio)
#define SCHED_TASK_CLASS(classname,classptr,func,_rate_hz,_max_time_micros,_priority) { .function = FUNCTOR_BIND(classptr, &classname::func, void), AP_SCHEDULER_NAME_INITIALIZER(classname, func) .rate_hz = _rate_hz, .max_time_micros = _max_time_micros, .priority = _priority }
#define SCNd16 __SCN16(d)
#define SCNd32 __SCN32(d)
#define SCNd64 __SCN64(d)
#define SCNd8 __SCN8(d)
#define SCNdFAST16 __SCN16FAST(d)
#define SCNdFAST32 __SCN32FAST(d)
#define SCNdFAST64 __SCN64FAST(d)
#define SCNdFAST8 __SCN8FAST(d)
#define SCNdLEAST16 __SCN16LEAST(d)
#define SCNdLEAST32 __SCN32LEAST(d)
#define SCNdLEAST64 __SCN64LEAST(d)
#define SCNdLEAST8 __SCN8LEAST(d)
#define SCNdMAX __SCNMAX(d)
#define SCNdPTR __SCNPTR(d)
#define SCNi16 __SCN16(i)
#define SCNi32 __SCN32(i)
#define SCNi64 __SCN64(i)
#define SCNi8 __SCN8(i)
#define SCNiFAST16 __SCN16FAST(i)
#define SCNiFAST32 __SCN32FAST(i)
#define SCNiFAST64 __SCN64FAST(i)
#define SCNiFAST8 __SCN8FAST(i)
#define SCNiLEAST16 __SCN16LEAST(i)
#define SCNiLEAST32 __SCN32LEAST(i)
#define SCNiLEAST64 __SCN64LEAST(i)
#define SCNiLEAST8 __SCN8LEAST(i)
#define SCNiMAX __SCNMAX(i)
#define SCNiPTR __SCNPTR(i)
#define SCNo16 __SCN16(o)
#define SCNo32 __SCN32(o)
#define SCNo64 __SCN64(o)
#define SCNo8 __SCN8(o)
#define SCNoFAST16 __SCN16FAST(o)
#define SCNoFAST32 __SCN32FAST(o)
#define SCNoFAST64 __SCN64FAST(o)
#define SCNoFAST8 __SCN8FAST(o)
#define SCNoLEAST16 __SCN16LEAST(o)
#define SCNoLEAST32 __SCN32LEAST(o)
#define SCNoLEAST64 __SCN64LEAST(o)
#define SCNoLEAST8 __SCN8LEAST(o)
#define SCNoMAX __SCNMAX(o)
#define SCNoPTR __SCNPTR(o)
#define SCNu16 __SCN16(u)
#define SCNu32 __SCN32(u)
#define SCNu64 __SCN64(u)
#define SCNu8 __SCN8(u)
#define SCNuFAST16 __SCN16FAST(u)
#define SCNuFAST32 __SCN32FAST(u)
#define SCNuFAST64 __SCN64FAST(u)
#define SCNuFAST8 __SCN8FAST(u)
#define SCNuLEAST16 __SCN16LEAST(u)
#define SCNuLEAST32 __SCN32LEAST(u)
#define SCNuLEAST64 __SCN64LEAST(u)
#define SCNuLEAST8 __SCN8LEAST(u)
#define SCNuMAX __SCNMAX(u)
#define SCNuPTR __SCNPTR(u)
#define SCNx16 __SCN16(x)
#define SCNx32 __SCN32(x)
#define SCNx64 __SCN64(x)
#define SCNx8 __SCN8(x)
#define SCNxFAST16 __SCN16FAST(x)
#define SCNxFAST32 __SCN32FAST(x)
#define SCNxFAST64 __SCN64FAST(x)
#define SCNxFAST8 __SCN8FAST(x)
#define SCNxLEAST16 __SCN16LEAST(x)
#define SCNxLEAST32 __SCN32LEAST(x)
#define SCNxLEAST64 __SCN64LEAST(x)
#define SCNxLEAST8 __SCN8LEAST(x)
#define SCNxMAX __SCNMAX(x)
#define SCNxPTR __SCNPTR(x)
#define SCRIPTING_DIRECTORY "/APM/scripts"
#define SCRIPTING_ENABLE_DEFAULT 0
#define SCRIPTING_HEAP_SIZE (100 * 1024)
#define SCRIPTING_MAX_NUM_I2C_DEVICE 4
#define SCRIPTING_MAX_NUM_PWM_SOURCE 4
#define SCRIPTING_STACK_MAX_SIZE (64 * 1024)
#define SCRIPTING_STACK_MIN_SIZE (8 * 1024)
#define SCRIPTING_STACK_SIZE (17 * 1024)
#define SCS_BASE (0xE000E000UL)
#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
#define SCnSCB_ACTLR_DISFOLD_Pos 2U
#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)
#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U
#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)
#define SCnSCB_ACTLR_DISRAMODE_Pos 11U
#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)
#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )
#define SCnSCB_ICTR_INTLINESNUM_Pos 0U
#define SDC_CMD_CRC_ERROR 1U
#define SDC_COMMAND_TIMEOUT 8U
#define SDC_DATA_CRC_ERROR 2U
#define SDC_DATA_TIMEOUT 4U
#define SDC_INIT_OCR 0x80100000U
#define SDC_INIT_OCR_V20 0x50FF8000U
#define SDC_INIT_RETRY 100
#define SDC_MMC_SUPPORT FALSE
#define SDC_MODE_CARDTYPE_MASK 0xFU
#define SDC_MODE_CARDTYPE_MMC 2U
#define SDC_MODE_CARDTYPE_SDV11 0U
#define SDC_MODE_CARDTYPE_SDV20 1U
#define SDC_MODE_HIGH_CAPACITY 0x10U
#define SDC_NICE_WAITING TRUE
#define SDC_NO_ERROR 0U
#define SDC_OVERFLOW_ERROR 128U
#define SDC_RX_OVERRUN 32U
#define SDC_STARTBIT_ERROR 64U
#define SDC_TX_UNDERRUN 16U
#define SDC_UNHANDLED_ERROR 0xFFFFFFFFU
#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE)
#define SDMMC1_BASE (APB2PERIPH_BASE + 0x2C00UL)
#define SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE)
#define SDMMC2_BASE (APB2PERIPH_BASE + 0x1C00UL)
#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk
#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)
#define SDMMC_ARG_CMDARG_Pos (0U)
#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk
#define SDMMC_CLKCR_BYPASS_Msk (0x1UL << SDMMC_CLKCR_BYPASS_Pos)
#define SDMMC_CLKCR_BYPASS_Pos (10U)
#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk
#define SDMMC_CLKCR_CLKDIV_Msk (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)
#define SDMMC_CLKCR_CLKDIV_Pos (0U)
#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk
#define SDMMC_CLKCR_CLKEN_Msk (0x1UL << SDMMC_CLKCR_CLKEN_Pos)
#define SDMMC_CLKCR_CLKEN_Pos (8U)
#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk
#define SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)
#define SDMMC_CLKCR_HWFC_EN_Pos (14U)
#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk
#define SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)
#define SDMMC_CLKCR_NEGEDGE_Pos (13U)
#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk
#define SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)
#define SDMMC_CLKCR_PWRSAV_Pos (9U)
#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk
#define SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)
#define SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)
#define SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)
#define SDMMC_CLKCR_WIDBUS_Pos (11U)
#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk
#define SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)
#define SDMMC_CMD_CMDINDEX_Pos (0U)
#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk
#define SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos)
#define SDMMC_CMD_CPSMEN_Pos (10U)
#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk
#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)
#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)
#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk
#define SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos)
#define SDMMC_CMD_WAITINT_Pos (8U)
#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk
#define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos)
#define SDMMC_CMD_WAITPEND_Pos (9U)
#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk
#define SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos)
#define SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos)
#define SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos)
#define SDMMC_CMD_WAITRESP_Pos (6U)
#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk
#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)
#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)
#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk
#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)
#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk
#define SDMMC_DCTRL_DMAEN_Msk (0x1UL << SDMMC_DCTRL_DMAEN_Pos)
#define SDMMC_DCTRL_DMAEN_Pos (3U)
#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk
#define SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos)
#define SDMMC_DCTRL_DTDIR_Pos (1U)
#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk
#define SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos)
#define SDMMC_DCTRL_DTEN_Pos (0U)
#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk
#define SDMMC_DCTRL_DTMODE_Msk (0x1UL << SDMMC_DCTRL_DTMODE_Pos)
#define SDMMC_DCTRL_DTMODE_Pos (2U)
#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk
#define SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos)
#define SDMMC_DCTRL_RWMOD_Pos (10U)
#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk
#define SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos)
#define SDMMC_DCTRL_RWSTART_Pos (8U)
#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk
#define SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)
#define SDMMC_DCTRL_RWSTOP_Pos (9U)
#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk
#define SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)
#define SDMMC_DCTRL_SDIOEN_Pos (11U)
#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk
#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)
#define SDMMC_DLEN_DATALENGTH_Pos (0U)
#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk
#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)
#define SDMMC_DTIMER_DATATIME_Pos (0U)
#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk
#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)
#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)
#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk
#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)
#define SDMMC_FIFO_FIFODATA_Pos (0U)
#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk
#define SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)
#define SDMMC_ICR_CCRCFAILC_Pos (0U)
#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk
#define SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos)
#define SDMMC_ICR_CMDRENDC_Pos (6U)
#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk
#define SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos)
#define SDMMC_ICR_CMDSENTC_Pos (7U)
#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk
#define SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)
#define SDMMC_ICR_CTIMEOUTC_Pos (2U)
#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk
#define SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos)
#define SDMMC_ICR_DATAENDC_Pos (8U)
#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk
#define SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos)
#define SDMMC_ICR_DBCKENDC_Pos (10U)
#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk
#define SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)
#define SDMMC_ICR_DCRCFAILC_Pos (1U)
#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk
#define SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)
#define SDMMC_ICR_DTIMEOUTC_Pos (3U)
#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk
#define SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos)
#define SDMMC_ICR_RXOVERRC_Pos (5U)
#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk
#define SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos)
#define SDMMC_ICR_SDIOITC_Pos (22U)
#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk
#define SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)
#define SDMMC_ICR_TXUNDERRC_Pos (4U)
#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk
#define SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)
#define SDMMC_MASK_CCRCFAILIE_Pos (0U)
#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk
#define SDMMC_MASK_CMDACTIE_Msk (0x1UL << SDMMC_MASK_CMDACTIE_Pos)
#define SDMMC_MASK_CMDACTIE_Pos (11U)
#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk
#define SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)
#define SDMMC_MASK_CMDRENDIE_Pos (6U)
#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk
#define SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)
#define SDMMC_MASK_CMDSENTIE_Pos (7U)
#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk
#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)
#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)
#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk
#define SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos)
#define SDMMC_MASK_DATAENDIE_Pos (8U)
#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk
#define SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)
#define SDMMC_MASK_DBCKENDIE_Pos (10U)
#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk
#define SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)
#define SDMMC_MASK_DCRCFAILIE_Pos (1U)
#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk
#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)
#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)
#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk
#define SDMMC_MASK_RXACTIE_Msk (0x1UL << SDMMC_MASK_RXACTIE_Pos)
#define SDMMC_MASK_RXACTIE_Pos (13U)
#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk
#define SDMMC_MASK_RXDAVLIE_Msk (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)
#define SDMMC_MASK_RXDAVLIE_Pos (21U)
#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk
#define SDMMC_MASK_RXFIFOEIE_Msk (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)
#define SDMMC_MASK_RXFIFOEIE_Pos (19U)
#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk
#define SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)
#define SDMMC_MASK_RXFIFOFIE_Pos (17U)
#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk
#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)
#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)
#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk
#define SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)
#define SDMMC_MASK_RXOVERRIE_Pos (5U)
#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk
#define SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos)
#define SDMMC_MASK_SDIOITIE_Pos (22U)
#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk
#define SDMMC_MASK_TXACTIE_Msk (0x1UL << SDMMC_MASK_TXACTIE_Pos)
#define SDMMC_MASK_TXACTIE_Pos (12U)
#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk
#define SDMMC_MASK_TXDAVLIE_Msk (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)
#define SDMMC_MASK_TXDAVLIE_Pos (20U)
#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk
#define SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)
#define SDMMC_MASK_TXFIFOEIE_Pos (18U)
#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk
#define SDMMC_MASK_TXFIFOFIE_Msk (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)
#define SDMMC_MASK_TXFIFOFIE_Pos (16U)
#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk
#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)
#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)
#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk
#define SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)
#define SDMMC_MASK_TXUNDERRIE_Pos (4U)
#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk
#define SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos)
#define SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos)
#define SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos)
#define SDMMC_POWER_PWRCTRL_Pos (0U)
#define SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk
#define SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)
#define SDMMC_RESP0_CARDSTATUS0_Pos (0U)
#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk
#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)
#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)
#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk
#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)
#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)
#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk
#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)
#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)
#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk
#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)
#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)
#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk
#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)
#define SDMMC_RESPCMD_RESPCMD_Pos (0U)
#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk
#define SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos)
#define SDMMC_STA_CCRCFAIL_Pos (0U)
#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk
#define SDMMC_STA_CMDACT_Msk (0x1UL << SDMMC_STA_CMDACT_Pos)
#define SDMMC_STA_CMDACT_Pos (11U)
#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk
#define SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos)
#define SDMMC_STA_CMDREND_Pos (6U)
#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk
#define SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos)
#define SDMMC_STA_CMDSENT_Pos (7U)
#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk
#define SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos)
#define SDMMC_STA_CTIMEOUT_Pos (2U)
#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk
#define SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos)
#define SDMMC_STA_DATAEND_Pos (8U)
#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk
#define SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos)
#define SDMMC_STA_DBCKEND_Pos (10U)
#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk
#define SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos)
#define SDMMC_STA_DCRCFAIL_Pos (1U)
#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk
#define SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos)
#define SDMMC_STA_DTIMEOUT_Pos (3U)
#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk
#define SDMMC_STA_RXACT_Msk (0x1UL << SDMMC_STA_RXACT_Pos)
#define SDMMC_STA_RXACT_Pos (13U)
#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk
#define SDMMC_STA_RXDAVL_Msk (0x1UL << SDMMC_STA_RXDAVL_Pos)
#define SDMMC_STA_RXDAVL_Pos (21U)
#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk
#define SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos)
#define SDMMC_STA_RXFIFOE_Pos (19U)
#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk
#define SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos)
#define SDMMC_STA_RXFIFOF_Pos (17U)
#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk
#define SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos)
#define SDMMC_STA_RXFIFOHF_Pos (15U)
#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk
#define SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos)
#define SDMMC_STA_RXOVERR_Pos (5U)
#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk
#define SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos)
#define SDMMC_STA_SDIOIT_Pos (22U)
#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk
#define SDMMC_STA_TXACT_Msk (0x1UL << SDMMC_STA_TXACT_Pos)
#define SDMMC_STA_TXACT_Pos (12U)
#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk
#define SDMMC_STA_TXDAVL_Msk (0x1UL << SDMMC_STA_TXDAVL_Pos)
#define SDMMC_STA_TXDAVL_Pos (20U)
#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk
#define SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos)
#define SDMMC_STA_TXFIFOE_Pos (18U)
#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk
#define SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos)
#define SDMMC_STA_TXFIFOF_Pos (16U)
#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk
#define SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos)
#define SDMMC_STA_TXFIFOHE_Pos (14U)
#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk
#define SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos)
#define SDMMC_STA_TXUNDERR_Pos (4U)
#define SDP3XD0_I2C_ADDR 0x21
#define SDP3XD1_I2C_ADDR 0x22
#define SDP3XD2_I2C_ADDR 0x23
#define SDP3X_CONT_MEAS_AVG_MODE 0x3615
#define SDP3X_CONT_MEAS_STOP 0x3FF9
#define SDP3X_SCALE_PRESSURE_SDP31 60
#define SDP3X_SCALE_PRESSURE_SDP32 240
#define SDP3X_SCALE_PRESSURE_SDP33 20
#define SDP3X_SCALE_TEMPERATURE 200.0f
#define SD_BREAK_DETECTED CHN_BREAK_DETECTED
#define SD_FRAMING_ERROR CHN_FRAMING_ERROR
#define SD_NOISE_ERROR CHN_NOISE_ERROR
#define SD_OVERRUN_ERROR CHN_OVERRUN_ERROR
#define SD_PARITY_ERROR CHN_PARITY_ERROR
#define SD_QUEUE_FULL_ERROR CHN_BUFFER_FULL_ERROR
#define SEEK_CUR 1
#define SEEK_END 2
#define SEEK_SET 0
#define SEG_ACCEL_END 7
#define SEG_ACCEL_MAX 4
#define SEG_CONST 15
#define SEG_DECEL_END 22
#define SEG_INIT 0
#define SEG_SPEED_CHANGE_END 14
#define SEG_TURN_IN 4
#define SEG_TURN_OUT 15
#define SELECT_SEM_PTR(sem) (&(sem))
#define SELECT_SEM_T sys_sem_t
#define SELWAIT_T u8_t
#define SEMAPHORE_DECL(name,n) semaphore_t name = __SEMAPHORE_DATA(name, n)
#define SENSOR_RATE_DEBUG 0
#define SERIAL0_BAUD 115200
#define SERIALMANAGER_MAX_PORTS 10
#define SERIALMANAGER_NUM_PORTS HAL_UART_NUM_SERIAL_PORTS
#define SERIAL_4WAY_PROTOCOL_VER 107
#define SERIAL_4WAY_VERSION (uint16_t) ((SERIAL_4WAY_VER_MAIN * 1000) + (SERIAL_4WAY_VER_SUB_1 * 100) + SERIAL_4WAY_VER_SUB_2)
#define SERIAL_4WAY_VERSION_HI (uint8_t) (SERIAL_4WAY_VERSION / 100)
#define SERIAL_4WAY_VERSION_LO (uint8_t) (SERIAL_4WAY_VERSION % 100)
#define SERIAL_4WAY_VER_MAIN 20
#define SERIAL_4WAY_VER_SUB_1 (uint8_t) 0
#define SERIAL_4WAY_VER_SUB_2 (uint8_t) 05
#define SERIAL_ADVANCED_BUFFERING_SUPPORT TRUE
#define SERIAL_BUFFERS_SIZE 256
#define SERIAL_DEFAULT_BITRATE 38400
#define SERIAL_USB_BUFFERS_NUMBER 4
#define SERIAL_USB_BUFFERS_SIZE 256
#define SERIAL_WAIT_TIMEOUT_MS 100
#define SERVICE_MESSAGE_CXX_IFACE(SVCTYPE,SVC_ID,SVC_SIGNATURE,SVC_REQUEST_MAX_SIZE,SVC_RESPONSE_MAX_SIZE) class SVCTYPE ##_cxx_iface { public: typedef SVCTYPE ##Request reqtype; typedef SVCTYPE ##Response rsptype; static constexpr uint32_t (*req_encode)(reqtype*, uint8_t*, bool) = SVCTYPE ##Request_encode; static constexpr uint32_t (*rsp_encode)(rsptype*, uint8_t*, bool) = SVCTYPE ##Response_encode; static constexpr bool (*req_decode)(const CanardRxTransfer* transfer, reqtype*) = SVCTYPE ##Request_decode; static constexpr bool (*rsp_decode)(const CanardRxTransfer* transfer, rsptype*) = SVCTYPE ##Response_decode; static constexpr uint16_t ID = SVC_ID; static constexpr uint64_t SIGNATURE = SVC_SIGNATURE; static constexpr uint16_t REQ_MAX_SIZE = SVC_REQUEST_MAX_SIZE; static constexpr uint16_t RSP_MAX_SIZE = SVC_RESPONSE_MAX_SIZE; };
#define SERVICE_NOT_MSG_FROM_ID(x) ((bool) (((x) >> 7U) & 0x1U))
#define SERVO_ACTUATION_TIME 500
#define SERVO_MAX 4500
#define SERVO_MAX 4500.0
#define SERVO_OUTPUT_RANGE 4500
#define SERVO_TELEM_MAX_SERVOS NUM_SERVO_CHANNELS
#define SETARG_A(i,v) setarg(i, v, POS_A, SIZE_A)
#define SETARG_Ax(i,v) setarg(i, v, POS_Ax, SIZE_Ax)
#define SETARG_B(i,v) setarg(i, v, POS_B, SIZE_B)
#define SETARG_Bx(i,v) setarg(i, v, POS_Bx, SIZE_Bx)
#define SETARG_C(i,v) setarg(i, v, POS_C, SIZE_C)
#define SETARG_sBx(i,b) SETARG_Bx((i),cast(unsigned int, (b)+MAXARG_sBx))
#define SET_ATTITUDE_BUF_SIZE 10
#define SET_ATTITUDE_HEADER1 0xA5
#define SET_ATTITUDE_HEADER2 0x5A
#define SET_BIT(REG,BIT) ((REG) |= (BIT))
#define SET_NONBLOCKING_CONNECT(conn,val) do { if (val) { netconn_set_flags(conn, NETCONN_FLAG_IN_NONBLOCKING_CONNECT); } else { netconn_clear_flags(conn, NETCONN_FLAG_IN_NONBLOCKING_CONNECT); }} while(0)
#define SET_OPCODE(i,o) ((i) = (((i)&MASK0(SIZE_OP,POS_OP)) | ((cast(Instruction, o)<<POS_OP)&MASK1(SIZE_OP,POS_OP))))
#define SET_TIMEOUT_FROM_OFFERED(result,offered,min,max) do { u32_t timeout = (offered + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS; if (timeout > max) { timeout = max; } if (timeout == min) { timeout = 1; } result = (dhcp_timeout_t)timeout; } while(0)
#define SG_ACK_ALT_SOURCE 0x20
#define SG_ACK_CRYPTO_FAIL 0x04
#define SG_ACK_MAINT 0x10
#define SG_ACK_OP_MODE 0xC0
#define SG_ACK_SYSTEM_FAIL 0x02
#define SG_ACK_WOW 0x08
#define SG_ACK_XPNDR_FAIL 0x01
#define SG_EMIT_GROUP_A 0x00
#define SG_EMIT_GROUP_B 0x01
#define SG_EMIT_GROUP_C 0x02
#define SG_EMIT_GROUP_D 0x03
#define SG_EMIT_OFFSET_A 0x00
#define SG_EMIT_OFFSET_B 0x10
#define SG_EMIT_OFFSET_C 0x20
#define SG_EMIT_OFFSET_D 0x30
#define SG_H 
#define SG_ID_LEN 8
#define SG_MSG_LEN_DATAREQ 9
#define SG_MSG_LEN_FLIGHT 17
#define SG_MSG_LEN_GPS 68
#define SG_MSG_LEN_INSTALL 41
#define SG_MSG_LEN_MODE 10
#define SG_MSG_LEN_OPMSG 17
#define SG_MSG_LEN_TARGETREQ 12
#define SG_MSG_START_BYTE 0xAA
#define SG_MSG_TYPE_ADSB_ARVR 0x98
#define SG_MSG_TYPE_ADSB_MSR 0x92
#define SG_MSG_TYPE_ADSB_SVR 0x91
#define SG_MSG_TYPE_ADSB_TSTATE 0x97
#define SG_MSG_TYPE_ADSB_TSUMMARY 0x90
#define SG_MSG_TYPE_HOST_DATAREQ 0x05
#define SG_MSG_TYPE_HOST_FLIGHT 0x02
#define SG_MSG_TYPE_HOST_GPS 0x04
#define SG_MSG_TYPE_HOST_INSTALL 0x01
#define SG_MSG_TYPE_HOST_MODE 0x0C
#define SG_MSG_TYPE_HOST_OPMSG 0x03
#define SG_MSG_TYPE_HOST_TARGETREQ 0x0B
#define SG_MSG_TYPE_XPNDR_ACK 0x80
#define SG_MSG_TYPE_XPNDR_COMMA 0x85
#define SG_MSG_TYPE_XPNDR_FLIGHT 0x82
#define SG_MSG_TYPE_XPNDR_INSTALL 0x81
#define SG_MSG_TYPE_XPNDR_MODE 0x8C
#define SG_MSG_TYPE_XPNDR_SERIALNUM 0x8F
#define SG_MSG_TYPE_XPNDR_STATUS 0x83
#define SG_MSG_TYPE_XPNDR_VERSION 0x8E
#define SG_PAYLOAD_LEN_DATAREQ SG_MSG_LEN_DATAREQ - 5
#define SG_PAYLOAD_LEN_FLIGHT SG_MSG_LEN_FLIGHT - 5
#define SG_PAYLOAD_LEN_GPS SG_MSG_LEN_GPS - 5
#define SG_PAYLOAD_LEN_INSTALL SG_MSG_LEN_INSTALL - 5
#define SG_PAYLOAD_LEN_OPMSG SG_MSG_LEN_OPMSG - 5
#define SG_PAYLOAD_LEN_TARGETREQ SG_MSG_LEN_TARGETREQ - 5
#define SG_REG_LEN 7
#define SG_STL_ALT_RES 0x08
#define SG_STL_ANTENNA 0x03
#define SG_STL_HDG_TYPE 0x10
#define SG_STL_HEATER 0x40
#define SG_STL_SPD_TYPE 0x20
#define SG_STL_WOW 0x80
#define SH1106_COLUMNS 132
#define SH1106_ROWS 64
#define SH1106_ROWS_PER_PAGE 8
#define SHARED_DMA_MASK ((1U<<STM32_DMA_STREAM_ID(2,5)))
#define SHARED_DMA_MAX_STREAM_ID (8*2)
#define SHARED_DMA_NONE 255
#define SHRT_MAX __SHRT_MAX__
#define SHRT_MIN (-SHRT_MAX - 1)
#define SHUT_RD 0
#define SHUT_RDWR 2
#define SHUT_WR 1
#define SIGABRT 6
#define SIGALRM 14
#define SIGBUS 10
#define SIGCHLD 20
#define SIGCLD 20
#define SIGCONT 19
#define SIGEMT 7
#define SIGEV_NONE 1
#define SIGEV_SIGNAL 2
#define SIGEV_THREAD 3
#define SIGFPE 8
#define SIGHUP 1
#define SIGILL 4
#define SIGINT 2
#define SIGIO 23
#define SIGIOT 6
#define SIGKILL 9
#define SIGLOST 29
#define SIGNING_KEY_MAGIC 0x3852fcd1
#define SIGPIPE 13
#define SIGPOLL SIGIO
#define SIGPROF 27
#define SIGQUIT 3
#define SIGSEGV 11
#define SIGSTKSZ 8192
#define SIGSTOP 17
#define SIGSYS 12
#define SIGTERM 15
#define SIGTRAP 5
#define SIGTSTP 18
#define SIGTTIN 21
#define SIGTTOU 22
#define SIGURG 16
#define SIGUSR1 30
#define SIGUSR2 31
#define SIGVTALRM 26
#define SIGWINCH 28
#define SIGXCPU 24
#define SIGXFSZ 25
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))
#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_BLOCK 1
#define SIG_DETECT_TIMEOUT_US 500000
#define SIG_DFL ((_sig_func_ptr)0)
#define SIG_ERR ((_sig_func_ptr)-1)
#define SIG_IGN ((_sig_func_ptr)1)
#define SIG_SETMASK 0
#define SIG_UNBLOCK 2
#define SIN_ZERO_LEN 8
#define SIOCATMARK _IOR('s', 7, unsigned long)
#define SIOCGHIWAT _IOR('s', 1, unsigned long)
#define SIOCGLOWAT _IOR('s', 3, unsigned long)
#define SIOCSHIWAT _IOW('s', 0, unsigned long)
#define SIOCSLOWAT _IOW('s', 2, unsigned long)
#define SIO_DEFAULT_BITRATE 38400
#define SIO_H 
#define SIO_USE_SYNCHRONIZATION TRUE
#define SIRF_SET_BINARY "$PSRF100,0,38400,8,1,0*3C\r\n"
#define SIZEOF_ETHARP_HDR 28
#define SIZEOF_ETH_HDR (14 + ETH_PAD_SIZE)
#define SIZEOF_PTR PORT_ARCH_SIZEOF_DATA_PTR
#define SIZEOF_STRUCT_PBUF LWIP_MEM_ALIGN_SIZE(sizeof(struct pbuf))
#define SIZEOF_VLAN_HDR 4
#define SIZETIMEFMT 250
#define SIZE_A 8
#define SIZE_Ax (SIZE_C + SIZE_B + SIZE_A)
#define SIZE_B 9
#define SIZE_Bx (SIZE_C + SIZE_B)
#define SIZE_C 9
#define SIZE_MAX (__SIZE_MAX__)
#define SIZE_OP 6
#define SI_ASYNCIO 4
#define SI_MESGQ 5
#define SI_QUEUE 2
#define SI_TIMER 3
#define SI_USER 1
#define SLCAN_BUFFER_SIZE 200
#define SLCAN_RX_QUEUE_SIZE 64
#define SLEWLIMITER_N_EVENTS 2
#define SLIPIF_THREAD_NAME "slipif_loop"
#define SLIPIF_THREAD_PRIO 1
#define SLIPIF_THREAD_STACKSIZE 0
#define SLIP_DEBUG LWIP_DBG_OFF
#define SLIP_END 0xC0
#define SLIP_ESC 0xDB
#define SLIP_ESC_END 0xDC
#define SLIP_ESC_ESC 0xDD
#define SLIP_MAX_SIZE 1500
#define SLIP_RX_FROM_ISR 0
#define SLIP_RX_QUEUE SLIP_RX_FROM_ISR
#define SLIP_SIO_SPEED(sio_fd) 0
#define SLIP_USE_RX_THREAD !NO_SYS
#define SMARTAUDIO_BANDCHAN_TO_INDEX(band,channel) (band * VTX_MAX_CHANNELS + (channel))
#define SMARTAUDIO_BUFFER_CAPACITY 5
#define SMARTAUDIO_CMD_GET_SETTINGS 0x03
#define SMARTAUDIO_CMD_SET_CHANNEL 0x07
#define SMARTAUDIO_CMD_SET_FREQUENCY 0x09
#define SMARTAUDIO_CMD_SET_MODE 0x0B
#define SMARTAUDIO_CMD_SET_POWER 0x05
#define SMARTAUDIO_COMMAND_FRAME_SIZE (sizeof(FrameHeader) + 1)
#define SMARTAUDIO_FREQUENCY_MASK 0x3FFF
#define SMARTAUDIO_GET_PITMODE_FREQ (1 << 14)
#define SMARTAUDIO_HEADER_BYTE 0x55
#define SMARTAUDIO_RSP_GET_SETTINGS_V1 SMARTAUDIO_CMD_GET_SETTINGS >> 1
#define SMARTAUDIO_RSP_GET_SETTINGS_V2 (SMARTAUDIO_CMD_GET_SETTINGS >> 1) | 0x08
#define SMARTAUDIO_RSP_GET_SETTINGS_V21 (SMARTAUDIO_CMD_GET_SETTINGS >> 1) | 0x10
#define SMARTAUDIO_RSP_SET_CHANNEL SMARTAUDIO_CMD_SET_CHANNEL >> 1
#define SMARTAUDIO_RSP_SET_FREQUENCY SMARTAUDIO_CMD_SET_FREQUENCY >> 1
#define SMARTAUDIO_RSP_SET_MODE SMARTAUDIO_CMD_SET_MODE >> 1
#define SMARTAUDIO_RSP_SET_POWER SMARTAUDIO_CMD_SET_POWER >> 1
#define SMARTAUDIO_SET_PITMODE_FREQ (1 << 15)
#define SMARTAUDIO_START_CODE SMARTAUDIO_SYNC_BYTE + SMARTAUDIO_HEADER_BYTE
#define SMARTAUDIO_SYNC_BYTE 0xAA
#define SMARTAUDIO_U16_COMMAND_FRAME_SIZE (sizeof(FrameHeader) + 3)
#define SMARTAUDIO_U8_COMMAND_FRAME_SIZE (sizeof(FrameHeader) + 2)
#define SMARTBATT_MSG_TYPE_CELLS_13_18 (0x30)
#define SMARTBATT_MSG_TYPE_CELLS_1_6 (0x10)
#define SMARTBATT_MSG_TYPE_CELLS_7_12 (0x20)
#define SMARTBATT_MSG_TYPE_ID (0x80)
#define SMARTBATT_MSG_TYPE_LIMITS (0x90)
#define SMARTBATT_MSG_TYPE_MASK_BATTNUMBER (0x0F)
#define SMARTBATT_MSG_TYPE_MASK_MSGTYPE (0xF0)
#define SMARTBATT_MSG_TYPE_REALTIME (0x00)
#define SMARTRTL_ACCURACY_DEFAULT 2.0f
#define SMARTRTL_CLEANUP_POINT_MIN 10
#define SMARTRTL_CLEANUP_POINT_TRIGGER 50
#define SMARTRTL_CLEANUP_START_MARGIN 10
#define SMARTRTL_POINTS_DEFAULT 300
#define SMARTRTL_POINTS_MAX 500
#define SMARTRTL_PRUNING_DELTA (_accuracy * 0.99)
#define SMARTRTL_PRUNING_LOOP_BUFFER_LEN_MULT 0.25f
#define SMARTRTL_PRUNING_LOOP_TIME_US 200
#define SMARTRTL_SIMPLIFY_EPSILON (_accuracy * 0.5f)
#define SMARTRTL_SIMPLIFY_STACK_LEN_MULT (2.0f/3.0f)+1
#define SMARTRTL_SIMPLIFY_TIME_US 200
#define SMARTRTL_TIMEOUT 15000
#define SMBUS_CELL_COUNT_CHECK_TIMEOUT 15
#define SMEMCPY(dst,src,len) memcpy(dst,src,len)
#define SND_WND_SCALE(pcb,wnd) (wnd)
#define SOCKADDR4_TO_IP4ADDR_PORT(sin,ipaddr,port) do { inet_addr_to_ip4addr(ip_2_ip4(ipaddr), &((sin)->sin_addr)); (port) = lwip_ntohs((sin)->sin_port); }while(0)
#define SOCKADDR_TO_IPADDR_PORT(sockaddr,ipaddr,port) SOCKADDR4_TO_IP4ADDR_PORT((const struct sockaddr_in*)(const void*)(sockaddr), ipaddr, port)
#define SOCKETS_DEBUG LWIP_DBG_OFF
#define SOCK_ADDR_TYPE_MATCH(name,sock) 1
#define SOCK_ADDR_TYPE_MATCH_OR_UNSPEC(name,sock) (((name)->sa_family == AF_UNSPEC) || SOCK_ADDR_TYPE_MATCH(name, sock))
#define SOCK_DGRAM 2
#define SOCK_RAW 3
#define SOCK_STREAM 1
#define SOFT_RESET (1 << 7 | 1 << 1)
#define SOF_BROADCAST 0x20U
#define SOF_INHERITED (SOF_REUSEADDR|SOF_KEEPALIVE)
#define SOF_KEEPALIVE 0x08U
#define SOF_REUSEADDR 0x04U
#define SOL_SOCKET 0xfff
#define SOURCE_ID_FROM_ID(x) ((uint8_t) (((x) >> 0U) & 0x7FU))
#define SO_ACCEPTCONN 0x0002
#define SO_BINDTODEVICE 0x100b
#define SO_BROADCAST 0x0020
#define SO_CONTIMEO 0x1009
#define SO_DEBUG 0x0001
#define SO_DONTLINGER ((int)(~SO_LINGER))
#define SO_DONTROUTE 0x0010
#define SO_ERROR 0x1007
#define SO_KEEPALIVE 0x0008
#define SO_LINGER 0x0080
#define SO_NO_CHECK 0x100a
#define SO_OOBINLINE 0x0100
#define SO_RCVBUF 0x1002
#define SO_RCVLOWAT 0x1004
#define SO_RCVTIMEO 0x1006
#define SO_REUSE 1
#define SO_REUSEADDR 0x0004
#define SO_REUSEPORT 0x0200
#define SO_REUSE_RXTOALL 0
#define SO_SNDBUF 0x1001
#define SO_SNDLOWAT 0x1003
#define SO_SNDTIMEO 0x1005
#define SO_TYPE 0x1008
#define SO_USELOOPBACK 0x0040
#define SPA06_CHIP_ID 0x11
#define SPA06_REG_CALIB_COEFFS_END 0x24
#define SPACEBIT 3
#define SPACECHARS " \f\n\r\t\v"
#define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)
#define SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000UL)
#define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk
#define SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)
#define SPDIFRX_CR_CBDMAEN_Pos (10U)
#define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk
#define SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos)
#define SPDIFRX_CR_CHSEL_Pos (11U)
#define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk
#define SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos)
#define SPDIFRX_CR_CUMSK_Pos (8U)
#define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk
#define SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos)
#define SPDIFRX_CR_DRFMT_Pos (4U)
#define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk
#define SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos)
#define SPDIFRX_CR_INSEL_Pos (16U)
#define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk
#define SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos)
#define SPDIFRX_CR_NBTR_Pos (12U)
#define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk
#define SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos)
#define SPDIFRX_CR_PMSK_Pos (6U)
#define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk
#define SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos)
#define SPDIFRX_CR_PTMSK_Pos (9U)
#define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk
#define SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)
#define SPDIFRX_CR_RXDMAEN_Pos (2U)
#define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk
#define SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos)
#define SPDIFRX_CR_RXSTEO_Pos (3U)
#define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk
#define SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)
#define SPDIFRX_CR_SPDIFEN_Pos (0U)
#define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk
#define SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos)
#define SPDIFRX_CR_VMSK_Pos (7U)
#define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk
#define SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos)
#define SPDIFRX_CR_WFA_Pos (14U)
#define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk
#define SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos)
#define SPDIFRX_CSR_CS_Pos (16U)
#define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk
#define SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos)
#define SPDIFRX_CSR_SOB_Pos (24U)
#define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk
#define SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos)
#define SPDIFRX_CSR_USR_Pos (0U)
#define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk
#define SPDIFRX_DIR_THI_Msk (0x13FFUL << SPDIFRX_DIR_THI_Pos)
#define SPDIFRX_DIR_THI_Pos (0U)
#define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk
#define SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)
#define SPDIFRX_DIR_TLO_Pos (16U)
#define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk
#define SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos)
#define SPDIFRX_DR0_C_Pos (27U)
#define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk
#define SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)
#define SPDIFRX_DR0_DR_Pos (0U)
#define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk
#define SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos)
#define SPDIFRX_DR0_PE_Pos (24U)
#define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk
#define SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos)
#define SPDIFRX_DR0_PT_Pos (28U)
#define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk
#define SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos)
#define SPDIFRX_DR0_U_Pos (26U)
#define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk
#define SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos)
#define SPDIFRX_DR0_V_Pos (25U)
#define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk
#define SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos)
#define SPDIFRX_DR1_C_Pos (3U)
#define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk
#define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk
#define SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)
#define SPDIFRX_DR1_DRNL1_Pos (16U)
#define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk
#define SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)
#define SPDIFRX_DR1_DRNL2_Pos (0U)
#define SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)
#define SPDIFRX_DR1_DR_Pos (8U)
#define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk
#define SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos)
#define SPDIFRX_DR1_PE_Pos (0U)
#define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk
#define SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos)
#define SPDIFRX_DR1_PT_Pos (4U)
#define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk
#define SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos)
#define SPDIFRX_DR1_U_Pos (2U)
#define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk
#define SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos)
#define SPDIFRX_DR1_V_Pos (1U)
#define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk
#define SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)
#define SPDIFRX_IFCR_OVRCF_Pos (3U)
#define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk
#define SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)
#define SPDIFRX_IFCR_PERRCF_Pos (2U)
#define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk
#define SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)
#define SPDIFRX_IFCR_SBDCF_Pos (4U)
#define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk
#define SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)
#define SPDIFRX_IFCR_SYNCDCF_Pos (5U)
#define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk
#define SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)
#define SPDIFRX_IMR_CSRNEIE_Pos (1U)
#define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk
#define SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos)
#define SPDIFRX_IMR_IFEIE_Pos (6U)
#define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk
#define SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos)
#define SPDIFRX_IMR_OVRIE_Pos (3U)
#define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk
#define SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos)
#define SPDIFRX_IMR_PERRIE_Pos (2U)
#define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk
#define SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)
#define SPDIFRX_IMR_RXNEIE_Pos (0U)
#define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk
#define SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)
#define SPDIFRX_IMR_SBLKIE_Pos (4U)
#define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk
#define SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)
#define SPDIFRX_IMR_SYNCDIE_Pos (5U)
#define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk
#define SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos)
#define SPDIFRX_SR_CSRNE_Pos (1U)
#define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk
#define SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos)
#define SPDIFRX_SR_FERR_Pos (6U)
#define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk
#define SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos)
#define SPDIFRX_SR_OVR_Pos (3U)
#define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk
#define SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos)
#define SPDIFRX_SR_PERR_Pos (2U)
#define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk
#define SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos)
#define SPDIFRX_SR_RXNE_Pos (0U)
#define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk
#define SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos)
#define SPDIFRX_SR_SBD_Pos (4U)
#define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk
#define SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos)
#define SPDIFRX_SR_SERR_Pos (7U)
#define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk
#define SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos)
#define SPDIFRX_SR_SYNCD_Pos (5U)
#define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk
#define SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos)
#define SPDIFRX_SR_TERR_Pos (8U)
#define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk
#define SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)
#define SPDIFRX_SR_WIDTH5_Pos (16U)
#define SPECIALS "^$*+?.([%-"
#define SPEKTRUM_SRXL_ID (0xA6)
#define SPEKTRUM_VTX_BAND_MASK 0x00e00000
#define SPEKTRUM_VTX_BAND_SHIFT 21
#define SPEKTRUM_VTX_CHANNEL_MASK 0x000f0000
#define SPEKTRUM_VTX_CHANNEL_SHIFT 16
#define SPEKTRUM_VTX_CONTROL_FRAME 0xe000e000
#define SPEKTRUM_VTX_CONTROL_FRAME_MASK 0xf000f000
#define SPEKTRUM_VTX_PIT_MODE_MASK 0x00000010
#define SPEKTRUM_VTX_PIT_MODE_SHIFT 4
#define SPEKTRUM_VTX_POWER_MASK 0x00000007
#define SPEKTRUM_VTX_POWER_SHIFT 0
#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
#define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)
#define SPI1_CLOCK STM32_PCLK2
#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
#define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)
#define SPI2_CLOCK STM32_PCLK1
#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)
#define SPI3_CLOCK STM32_PCLK1
#define SPI4 ((SPI_TypeDef *) SPI4_BASE)
#define SPI4_BASE (APB2PERIPH_BASE + 0x3400UL)
#define SPI4_CLOCK STM32_PCLK2
#define SPI5 ((SPI_TypeDef *) SPI5_BASE)
#define SPI5_BASE (APB2PERIPH_BASE + 0x5000UL)
#define SPI5_CLOCK STM32_PCLK2
#define SPI6 ((SPI_TypeDef *) SPI6_BASE)
#define SPI6_BASE (APB2PERIPH_BASE + 0x5400UL)
#define SPI6_CLOCK STM32_PCLK2
#define SPIDEV_MODE0 0
#define SPIDEV_MODE1 SPI_CR1_CPHA
#define SPIDEV_MODE2 SPI_CR1_CPOL
#define SPIDEV_MODE3 SPI_CR1_CPOL | SPI_CR1_CPHA
#define SPIN_RATE_LIMIT 20
#define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk
#define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)
#define SPI_CR1_BIDIMODE_Pos (15U)
#define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk
#define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)
#define SPI_CR1_BIDIOE_Pos (14U)
#define SPI_CR1_BR SPI_CR1_BR_Msk
#define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)
#define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)
#define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)
#define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)
#define SPI_CR1_BR_Pos (3U)
#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk
#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)
#define SPI_CR1_CPHA_Pos (0U)
#define SPI_CR1_CPOL SPI_CR1_CPOL_Msk
#define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)
#define SPI_CR1_CPOL_Pos (1U)
#define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk
#define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)
#define SPI_CR1_CRCEN_Pos (13U)
#define SPI_CR1_CRCL SPI_CR1_CRCL_Msk
#define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos)
#define SPI_CR1_CRCL_Pos (11U)
#define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk
#define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)
#define SPI_CR1_CRCNEXT_Pos (12U)
#define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk
#define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)
#define SPI_CR1_LSBFIRST_Pos (7U)
#define SPI_CR1_MSTR SPI_CR1_MSTR_Msk
#define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)
#define SPI_CR1_MSTR_Pos (2U)
#define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk
#define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)
#define SPI_CR1_RXONLY_Pos (10U)
#define SPI_CR1_SPE SPI_CR1_SPE_Msk
#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)
#define SPI_CR1_SPE_Pos (6U)
#define SPI_CR1_SSI SPI_CR1_SSI_Msk
#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)
#define SPI_CR1_SSI_Pos (8U)
#define SPI_CR1_SSM SPI_CR1_SSM_Msk
#define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)
#define SPI_CR1_SSM_Pos (9U)
#define SPI_CR2_DS SPI_CR2_DS_Msk
#define SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos)
#define SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos)
#define SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos)
#define SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos)
#define SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos)
#define SPI_CR2_DS_Pos (8U)
#define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk
#define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)
#define SPI_CR2_ERRIE_Pos (5U)
#define SPI_CR2_FRF SPI_CR2_FRF_Msk
#define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)
#define SPI_CR2_FRF_Pos (4U)
#define SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk
#define SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos)
#define SPI_CR2_FRXTH_Pos (12U)
#define SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk
#define SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos)
#define SPI_CR2_LDMARX_Pos (13U)
#define SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk
#define SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos)
#define SPI_CR2_LDMATX_Pos (14U)
#define SPI_CR2_NSSP SPI_CR2_NSSP_Msk
#define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos)
#define SPI_CR2_NSSP_Pos (3U)
#define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk
#define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)
#define SPI_CR2_RXDMAEN_Pos (0U)
#define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk
#define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)
#define SPI_CR2_RXNEIE_Pos (6U)
#define SPI_CR2_SSOE SPI_CR2_SSOE_Msk
#define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)
#define SPI_CR2_SSOE_Pos (2U)
#define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk
#define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)
#define SPI_CR2_TXDMAEN_Pos (1U)
#define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk
#define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)
#define SPI_CR2_TXEIE_Pos (7U)
#define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk
#define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)
#define SPI_CRCPR_CRCPOLY_Pos (0U)
#define SPI_DR_DR SPI_DR_DR_Msk
#define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)
#define SPI_DR_DR_Pos (0U)
#define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk
#define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)
#define SPI_I2SCFGR_ASTRTEN_Pos (12U)
#define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk
#define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)
#define SPI_I2SCFGR_CHLEN_Pos (0U)
#define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk
#define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)
#define SPI_I2SCFGR_CKPOL_Pos (3U)
#define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk
#define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)
#define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)
#define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)
#define SPI_I2SCFGR_DATLEN_Pos (1U)
#define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk
#define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)
#define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)
#define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)
#define SPI_I2SCFGR_I2SCFG_Pos (8U)
#define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk
#define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)
#define SPI_I2SCFGR_I2SE_Pos (10U)
#define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk
#define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)
#define SPI_I2SCFGR_I2SMOD_Pos (11U)
#define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk
#define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)
#define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)
#define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)
#define SPI_I2SCFGR_I2SSTD_Pos (4U)
#define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk
#define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)
#define SPI_I2SCFGR_PCMSYNC_Pos (7U)
#define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk
#define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)
#define SPI_I2SPR_I2SDIV_Pos (0U)
#define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk
#define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)
#define SPI_I2SPR_MCKOE_Pos (9U)
#define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk
#define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)
#define SPI_I2SPR_ODD_Pos (8U)
#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk
#define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)
#define SPI_RXCRCR_RXCRC_Pos (0U)
#define SPI_SELECT_MODE SPI_SELECT_MODE_PAD
#define SPI_SELECT_MODE_LINE 3
#define SPI_SELECT_MODE_LLD 4
#define SPI_SELECT_MODE_NONE 0
#define SPI_SELECT_MODE_PAD 1
#define SPI_SELECT_MODE_PORT 2
#define SPI_SR_BSY SPI_SR_BSY_Msk
#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)
#define SPI_SR_BSY_Pos (7U)
#define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk
#define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)
#define SPI_SR_CHSIDE_Pos (2U)
#define SPI_SR_CRCERR SPI_SR_CRCERR_Msk
#define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)
#define SPI_SR_CRCERR_Pos (4U)
#define SPI_SR_FRE SPI_SR_FRE_Msk
#define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)
#define SPI_SR_FRE_Pos (8U)
#define SPI_SR_FRLVL SPI_SR_FRLVL_Msk
#define SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos)
#define SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos)
#define SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos)
#define SPI_SR_FRLVL_Pos (9U)
#define SPI_SR_FTLVL SPI_SR_FTLVL_Msk
#define SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos)
#define SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos)
#define SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos)
#define SPI_SR_FTLVL_Pos (11U)
#define SPI_SR_MODF SPI_SR_MODF_Msk
#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)
#define SPI_SR_MODF_Pos (5U)
#define SPI_SR_OVR SPI_SR_OVR_Msk
#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)
#define SPI_SR_OVR_Pos (6U)
#define SPI_SR_RXNE SPI_SR_RXNE_Msk
#define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)
#define SPI_SR_RXNE_Pos (0U)
#define SPI_SR_TXE SPI_SR_TXE_Msk
#define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)
#define SPI_SR_TXE_Pos (1U)
#define SPI_SR_UDR SPI_SR_UDR_Msk
#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)
#define SPI_SR_UDR_Pos (3U)
#define SPI_SUPPORTS_CIRCULAR TRUE
#define SPI_SUPPORTS_SLAVE_MODE FALSE
#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk
#define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)
#define SPI_TXCRCR_TXCRC_Pos (0U)
#define SPI_USE_ASSERT_ON_ERROR TRUE
#define SPI_USE_CIRCULAR FALSE
#define SPI_USE_MUTUAL_EXCLUSION TRUE
#define SPI_USE_WAIT TRUE
#define SPL06_BACKGROUND_SAMPLE_RATE 32
#define SPL06_CHIP_ID 0x10
#define SPL06_MEAS_CFG_COEFFS_RDY (1<<7)
#define SPL06_MEAS_CFG_CONTINUOUS (1<<2)
#define SPL06_MEAS_CFG_PRESSURE_RDY (1<<4)
#define SPL06_MEAS_CFG_SENSOR_RDY (1<<6)
#define SPL06_MEAS_CFG_TEMPERATURE_RDY (1<<5)
#define SPL06_MEAS_CON_PRE_TEM 0x07
#define SPL06_MEAS_PRESSURE (1<<0)
#define SPL06_MEAS_TEMPERATURE (1<<1)
#define SPL06_OVERSAMPLING_TO_REG_VALUE(n) (ffs(n)-1)
#define SPL06_PRESSURE_LEN 3
#define SPL06_PRESSURE_OVERSAMPLING 8
#define SPL06_PRESSURE_RESULT_BIT_SHIFT (1<<2)
#define SPL06_PRES_RATE_32HZ (0x05 << 4)
#define SPL06_REG_CALIB_COEFFS_END 0x21
#define SPL06_REG_CALIB_COEFFS_START 0x10
#define SPL06_REG_CHIP_ID 0x0D
#define SPL06_REG_FIFO_STATUS 0x0B
#define SPL06_REG_INT_AND_FIFO_CFG 0x09
#define SPL06_REG_INT_STATUS 0x0A
#define SPL06_REG_MODE_AND_STATUS 0x08
#define SPL06_REG_PRESSURE_B0 0x02
#define SPL06_REG_PRESSURE_B1 0x01
#define SPL06_REG_PRESSURE_B2 0x00
#define SPL06_REG_PRESSURE_CFG 0x06
#define SPL06_REG_PRESSURE_START SPL06_REG_PRESSURE_B2
#define SPL06_REG_RST 0x0C
#define SPL06_REG_TEMPERATURE_B0 0x05
#define SPL06_REG_TEMPERATURE_B1 0x04
#define SPL06_REG_TEMPERATURE_B2 0x03
#define SPL06_REG_TEMPERATURE_CFG 0x07
#define SPL06_REG_TEMPERATURE_START SPL06_REG_TEMPERATURE_B2
#define SPL06_TEMPERATURE_LEN 3
#define SPL06_TEMPERATURE_OVERSAMPLING 8
#define SPL06_TEMPERATURE_RESULT_BIT_SHIFT (1<<3)
#define SPL06_TEMP_RATE_32HZ (0x05 << 4)
#define SPL06_TEMP_USE_EXT_SENSOR (1<<7)
#define SPLINE_FACTOR 4.0f
#define SPORT_DATA_FRAME 0x10
#define SPORT_DOWNLINK_FRAME 0x32
#define SPORT_PACKET_QUEUE_LENGTH static_cast<uint8_t>(30U*MAVLITE_MSG_SPORT_PACKETS_COUNT(MAVLITE_MAX_PAYLOAD_LEN))
#define SPORT_PACKET_SIZE 9U
#define SPORT_TX_PACKET_DUPLICATES 1
#define SPORT_UPLINK_FRAME 0x30
#define SPORT_UPLINK_FRAME_RW 0x31
#define SQRT_2_3 0.816496580927726f
#define SQRT_6 2.449489742783178f
#define SRAM1_BASE 0x20020000UL
#define SRAM2_BASE 0x2007C000UL
#define SRV_TYPE_FROM_ID(x) ((uint8_t) (((x) >> 16U) & 0xFFU))
#define SRXL2_FRAMELEN_MAX 80U
#define SRXL2_HEADER_LEN 3U
#define SRXL2_MAX_CHANNELS 32U
#define SRXL_ALL_BUSES ((1u << SRXL_NUM_OF_BUSES) - 1)
#define SRXL_BAUD_115200 (0x00)
#define SRXL_BAUD_400000 (0x01)
#define SRXL_BIND_ID (0x41)
#define SRXL_BIND_OPT_BIND_TX_ENABLE (0x02)
#define SRXL_BIND_OPT_NONE (0x00)
#define SRXL_BIND_OPT_TELEM_TX_ENABLE (0x01)
#define SRXL_BIND_OPT_US_POWER (0x04)
#define SRXL_BIND_REQ_BOUND_DATA (0xDB)
#define SRXL_BIND_REQ_ENTER (0xEB)
#define SRXL_BIND_REQ_SET_BIND (0x5B)
#define SRXL_BIND_REQ_STATUS (0xB5)
#define SRXL_CRC_CALCULATE(packet,length,crc) crc16_ccitt(packet, length, crc)
#define SRXL_CRC_OPTIMIZE_EXTERNAL (0)
#define SRXL_CRC_OPTIMIZE_MODE SRXL_CRC_OPTIMIZE_EXTERNAL
#define SRXL_CRC_OPTIMIZE_SIZE (2)
#define SRXL_CRC_OPTIMIZE_SPEED (1)
#define SRXL_CRC_OPTIMIZE_STM_HAL (4)
#define SRXL_CRC_OPTIMIZE_STM_HW (3)
#define SRXL_CTRL_BASE_LENGTH (3 + 2 + 2)
#define SRXL_CTRL_CMD_CHANNEL (0x00)
#define SRXL_CTRL_CMD_CHANNEL_FS (0x01)
#define SRXL_CTRL_CMD_FWDPGM (0x03)
#define SRXL_CTRL_CMD_VTX (0x02)
#define SRXL_CTRL_ID (0xCD)
#define SRXL_DEVICE_ID 0x31
#define SRXL_DEVICE_ID_BASE_RX 0x30
#define SRXL_DEVICE_INFO (SRXL_DEVINFO_NO_RF)
#define SRXL_DEVICE_PRIORITY 20
#define SRXL_DEVINFO_FWD_PROG_SUPPORT (0x04)
#define SRXL_DEVINFO_NO_RF (0x00)
#define SRXL_DEVINFO_TELEM_FULL_RANGE (0x02)
#define SRXL_DEVINFO_TELEM_TX_ENABLED (0x01)
#define SRXL_EXTERNAL_PACKED 
#define SRXL_FRAMELEN_MAX 35U
#define SRXL_FRAMELEN_V1 27U
#define SRXL_FRAMELEN_V2 35U
#define SRXL_FRAMELEN_V5 18U
#define SRXL_HANDSHAKE_ID (0x21)
#define SRXL_HEADER_NOT_IMPL 0xFFU
#define SRXL_HEADER_V1 0xA1U
#define SRXL_HEADER_V2 0xA2U
#define SRXL_HEADER_V5 0xA5U
#define SRXL_MAX_BUFFER_SIZE (80)
#define SRXL_MAX_CHANNELS 20U
#define SRXL_MAX_DEVICES (16)
#define SRXL_MAX_RCVRS (2 * SRXL_NUM_OF_BUSES)
#define SRXL_MIN_FRAMESPACE_US 8000U
#define SRXL_NUM_OF_BUSES 1
#define SRXL_PARAM_ID (0x50)
#define SRXL_PARAM_REQ_QUERY (0x50)
#define SRXL_PARAM_REQ_WRITE (0x57)
#define SRXL_RSSI_ID (0x55)
#define SRXL_RSSI_REQ_REQUEST (0x52)
#define SRXL_RSSI_REQ_SEND (0x53)
#define SRXL_STM_TARGET_F3 (3)
#define SRXL_STM_TARGET_F7 (7)
#define SRXL_STM_TARGET_FAMILY SRXL_STM_TARGET_F3
#define SRXL_SUPPORTED_BAUD_RATES 0
#define SRXL_TELEM_ID (0x80)
#define SRXL_TELEM_SUPPRESS_MAX (100)
#define SS(x) ((x==1)?"":"s")
#define SSD1306_COLUMNS 128
#define SSD1306_ROWS 64
#define SSD1306_ROWS_PER_PAGE 8
#define SSIZE_MAX INT_MAX
#define SSL_AIR_DENSITY 1.225f
#define SSL_AIR_PRESSURE 101325.01576f
#define SSL_AIR_TEMPERATURE 288.15f
#define SS_DISABLE 0x2
#define SS_ONSTACK 0x1
#define ST24_DATA_LEN_MAX 64
#define ST24_MAX_FRAMELEN 70
#define ST24_RANGE_MAX 4096.0f
#define ST24_RANGE_MIN 0.0f
#define ST24_SCALE_FACTOR ((ST24_TARGET_MAX - ST24_TARGET_MIN) / (ST24_RANGE_MAX - ST24_RANGE_MIN))
#define ST24_SCALE_OFFSET (int)(ST24_TARGET_MIN - (ST24_SCALE_FACTOR * ST24_RANGE_MIN + 0.5f))
#define ST24_STX1 0x55
#define ST24_STX2 0x55
#define ST24_TARGET_MAX 2000.0f
#define ST24_TARGET_MIN 1000.0f
#define START_BEGIN_ANGLE 4
#define START_BEGIN_CHARACTER 0
#define START_CHECK_SUM 46
#define START_DATA_LENGTH 1
#define START_END_ANGLE 42
#define START_PAYLOAD 6
#define START_RADAR_SPEED 2
#define START_STOP_D 0x5E
#define STAT1_REG 0x10
#define STAT1_VAL_DOR 0x2
#define STAT1_VAL_DRDY 0x1
#define STATE_COLLECT 0x02U
#define STATE_IDLE 0x00U
#define STATE_NEW 0x01U
#define STATS_DEC(x) 
#define STATS_INC(x) 
#define STATS_INC_USED(x,y,type) 
#define STATUS_ADDR 0x27
#define STATUS_MASK 0x1F
#define STATUS_REG_A 0x27
#define STATUS_REG_A_XADA (0x1 << 0)
#define STATUS_REG_A_XAOR (0x1 << 4)
#define STATUS_REG_A_YADA (0x1 << 1)
#define STATUS_REG_A_YAOR (0x1 << 5)
#define STATUS_REG_A_ZADA (0x1 << 2)
#define STATUS_REG_A_ZAOR (0x1 << 6)
#define STATUS_REG_A_ZYXADA (0x1 << 3)
#define STATUS_REG_A_ZYXAOR (0x1 << 7)
#define STATUS_REG_G 0x27
#define STATUS_REG_G_XDA (0x1 << 0)
#define STATUS_REG_G_XOR (0x1 << 4)
#define STATUS_REG_G_YDA (0x1 << 1)
#define STATUS_REG_G_YOR (0x1 << 5)
#define STATUS_REG_G_ZDA (0x1 << 2)
#define STATUS_REG_G_ZOR (0x1 << 6)
#define STATUS_REG_G_ZYXDA (0x1 << 3)
#define STATUS_REG_G_ZYXOR (0x1 << 7)
#define STATUS_REG_M 0x07
#define STATUS_REG_M_XMDA (0x1 << 0)
#define STATUS_REG_M_XMOR (0x1 << 4)
#define STATUS_REG_M_YMDA (0x1 << 1)
#define STATUS_REG_M_YMOR (0x1 << 5)
#define STATUS_REG_M_ZMDA (0x1 << 2)
#define STATUS_REG_M_ZMOR (0x1 << 6)
#define STATUS_REG_M_ZYXMDA (0x1 << 3)
#define STATUS_REG_M_ZYXMOR (0x1 << 7)
#define STATUS_RETURN_ALL 2
#define STATUS_RETURN_NONE 0
#define STATUS_RETURN_READ 1
#define STATUS_SHIFT 30
#define STAT_FIX_VALID 0x01
#define STDC_HEADERS 1
#define STDERR_FILENO 2
#define STDIN_FILENO 0
#define STDOUT_FILENO 1
#define STEPMULADJ 200
#define STM32F7 1
#define STM32F767_MCUCONF 
#define STM32F767xx 
#define STM32F7XX 
#define STM32F7xx_MCUCONF 
#define STM32_0WS_THRESHOLD 30000000
#define STM32_1WS_THRESHOLD 60000000
#define STM32_2WS_THRESHOLD 90000000
#define STM32_3WS_THRESHOLD 120000000
#define STM32_4WS_THRESHOLD 150000000
#define STM32_5WS_THRESHOLD 180000000
#define STM32_6WS_THRESHOLD 210000000
#define STM32_7WS_THRESHOLD STM32_SYSCLK_MAX
#define STM32_8WS_THRESHOLD 0
#define STM32_9WS_THRESHOLD 0
#define STM32_ACTIVATE_PLL TRUE
#define STM32_ACTIVATE_PLLI2S FALSE
#define STM32_ACTIVATE_PLLSAI FALSE
#define STM32_ADC1_DMA_CHN 0x00000000
#define STM32_ADC1_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 0) | STM32_DMA_STREAM_ID_MSK(2, 4))
#define STM32_ADC2_DMA_CHN 0x00001100
#define STM32_ADC2_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 2) | STM32_DMA_STREAM_ID_MSK(2, 3))
#define STM32_ADC3_DMA_CHN 0x00000022
#define STM32_ADC3_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 0) | STM32_DMA_STREAM_ID_MSK(2, 1))
#define STM32_ADCCLK (STM32_PCLK2 / 4)
#define STM32_ADCCLK_MAX 30000000
#define STM32_ADCCLK_MIN 600000
#define STM32_ADC_ADC1_DMA_CHAN 0
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 6
#define STM32_ADC_ADC1_DMA_PRIORITY 2
#define STM32_ADC_ADC1_DMA_STREAM STM32_DMA_STREAM_ID(2, 4)
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY 6
#define STM32_ADC_ADC2_DMA_PRIORITY 2
#define STM32_ADC_ADC2_DMA_STREAM STM32_DMA_STREAM_ID(2, 2)
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY 6
#define STM32_ADC_ADC3_DMA_PRIORITY 2
#define STM32_ADC_ADC3_DMA_STREAM STM32_DMA_STREAM_ID(2, 1)
#define STM32_ADC_ADCPRE ADC_CCR_ADCPRE_DIV4
#define STM32_ADC_DUAL_MODE FALSE
#define STM32_ADC_HANDLER Vector88
#define STM32_ADC_IRQ_PRIORITY 6
#define STM32_ADC_NUMBER 18
#define STM32_ADC_USE_ADC1 TRUE
#define STM32_ADC_USE_ADC2 FALSE
#define STM32_ADC_USE_ADC3 FALSE
#define STM32_ADVANCED_DMA TRUE
#define STM32_BKPRAM_ENABLE FALSE
#define STM32_CAN1_RX0_HANDLER Vector90
#define STM32_CAN1_RX0_NUMBER 20
#define STM32_CAN1_RX1_HANDLER Vector94
#define STM32_CAN1_RX1_NUMBER 21
#define STM32_CAN1_SCE_HANDLER Vector98
#define STM32_CAN1_SCE_NUMBER 22
#define STM32_CAN1_TX_HANDLER Vector8C
#define STM32_CAN1_TX_NUMBER 19
#define STM32_CAN2_RX0_HANDLER Vector140
#define STM32_CAN2_RX0_NUMBER 64
#define STM32_CAN2_RX1_HANDLER Vector144
#define STM32_CAN2_RX1_NUMBER 65
#define STM32_CAN2_SCE_HANDLER Vector148
#define STM32_CAN2_SCE_NUMBER 66
#define STM32_CAN2_TX_HANDLER Vector13C
#define STM32_CAN2_TX_NUMBER 63
#define STM32_CAN3_MAX_FILTERS 14
#define STM32_CAN3_RX0_HANDLER Vector1E4
#define STM32_CAN3_RX0_NUMBER 105
#define STM32_CAN3_RX1_HANDLER Vector1E8
#define STM32_CAN3_RX1_NUMBER 106
#define STM32_CAN3_SCE_HANDLER Vector1EC
#define STM32_CAN3_SCE_NUMBER 107
#define STM32_CAN3_TX_HANDLER Vector1E0
#define STM32_CAN3_TX_NUMBER 104
#define STM32_CAN_CAN1_IRQ_PRIORITY 11
#define STM32_CAN_CAN2_IRQ_PRIORITY 11
#define STM32_CAN_MAX_FILTERS 28
#define STM32_CAN_USE_CAN1 FALSE
#define STM32_CAN_USE_CAN2 FALSE
#define STM32_CECSEL STM32_CECSEL_LSE
#define STM32_CECSEL_HSIDIV488 (1 << 26)
#define STM32_CECSEL_LSE (0 << 26)
#define STM32_CECSEL_MASK (1 << 26)
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
#define STM32_CK48MSEL_MASK (1 << 27)
#define STM32_CK48MSEL_PLL (0 << 27)
#define STM32_CK48MSEL_PLLSAI (1 << 27)
#define STM32_CLOCK48_REQUIRED TRUE
#define STM32_CRC_PROGRAMMABLE FALSE
#define STM32_DAC1_CH1_DMA_CHN 0x00700000
#define STM32_DAC1_CH1_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 5)
#define STM32_DAC1_CH2_DMA_CHN 0x07000000
#define STM32_DAC1_CH2_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 6)
#define STM32_DAC_DAC1_CH1_DMA_PRIORITY 2
#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY 10
#define STM32_DAC_DAC1_CH2_DMA_PRIORITY 2
#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY 10
#define STM32_DAC_DUAL_MODE FALSE
#define STM32_DAC_USE_DAC1_CH1 FALSE
#define STM32_DAC_USE_DAC1_CH2 FALSE
#define STM32_DMA1_CH0_HANDLER Vector6C
#define STM32_DMA1_CH0_NUMBER 11
#define STM32_DMA1_CH1_HANDLER Vector70
#define STM32_DMA1_CH1_NUMBER 12
#define STM32_DMA1_CH2_HANDLER Vector74
#define STM32_DMA1_CH2_NUMBER 13
#define STM32_DMA1_CH3_HANDLER Vector78
#define STM32_DMA1_CH3_NUMBER 14
#define STM32_DMA1_CH4_HANDLER Vector7C
#define STM32_DMA1_CH4_NUMBER 15
#define STM32_DMA1_CH5_HANDLER Vector80
#define STM32_DMA1_CH5_NUMBER 16
#define STM32_DMA1_CH6_HANDLER Vector84
#define STM32_DMA1_CH6_NUMBER 17
#define STM32_DMA1_CH7_HANDLER VectorFC
#define STM32_DMA1_CH7_NUMBER 47
#define STM32_DMA1_STREAM0 STM32_DMA_STREAM(0)
#define STM32_DMA1_STREAM1 STM32_DMA_STREAM(1)
#define STM32_DMA1_STREAM2 STM32_DMA_STREAM(2)
#define STM32_DMA1_STREAM3 STM32_DMA_STREAM(3)
#define STM32_DMA1_STREAM4 STM32_DMA_STREAM(4)
#define STM32_DMA1_STREAM5 STM32_DMA_STREAM(5)
#define STM32_DMA1_STREAM6 STM32_DMA_STREAM(6)
#define STM32_DMA1_STREAM7 STM32_DMA_STREAM(7)
#define STM32_DMA2D_HANDLER Vector1A8
#define STM32_DMA2D_NUMBER 90
#define STM32_DMA2_CH0_HANDLER Vector120
#define STM32_DMA2_CH0_NUMBER 56
#define STM32_DMA2_CH1_HANDLER Vector124
#define STM32_DMA2_CH1_NUMBER 57
#define STM32_DMA2_CH2_HANDLER Vector128
#define STM32_DMA2_CH2_NUMBER 58
#define STM32_DMA2_CH3_HANDLER Vector12C
#define STM32_DMA2_CH3_NUMBER 59
#define STM32_DMA2_CH4_HANDLER Vector130
#define STM32_DMA2_CH4_NUMBER 60
#define STM32_DMA2_CH5_HANDLER Vector150
#define STM32_DMA2_CH5_NUMBER 68
#define STM32_DMA2_CH6_HANDLER Vector154
#define STM32_DMA2_CH6_NUMBER 69
#define STM32_DMA2_CH7_HANDLER Vector158
#define STM32_DMA2_CH7_NUMBER 70
#define STM32_DMA2_STREAM0 STM32_DMA_STREAM(8)
#define STM32_DMA2_STREAM1 STM32_DMA_STREAM(9)
#define STM32_DMA2_STREAM2 STM32_DMA_STREAM(10)
#define STM32_DMA2_STREAM3 STM32_DMA_STREAM(11)
#define STM32_DMA2_STREAM4 STM32_DMA_STREAM(12)
#define STM32_DMA2_STREAM5 STM32_DMA_STREAM(13)
#define STM32_DMA2_STREAM6 STM32_DMA_STREAM(14)
#define STM32_DMA2_STREAM7 STM32_DMA_STREAM(15)
#define STM32_DMA_ADVANCED TRUE
#define STM32_DMA_CACHE_HANDLING TRUE
#define STM32_DMA_CR_CHSEL(n) ((n) << 25U)
#define STM32_DMA_CR_CHSEL_MASK DMA_SxCR_CHSEL
#define STM32_DMA_CR_CIRC DMA_SxCR_CIRC
#define STM32_DMA_CR_CT DMA_SxCR_CT
#define STM32_DMA_CR_DBM DMA_SxCR_DBM
#define STM32_DMA_CR_DIR_M2M DMA_SxCR_DIR_1
#define STM32_DMA_CR_DIR_M2P DMA_SxCR_DIR_0
#define STM32_DMA_CR_DIR_MASK DMA_SxCR_DIR
#define STM32_DMA_CR_DIR_P2M 0
#define STM32_DMA_CR_DMEIE DMA_SxCR_DMEIE
#define STM32_DMA_CR_EN DMA_SxCR_EN
#define STM32_DMA_CR_HTIE DMA_SxCR_HTIE
#define STM32_DMA_CR_MBURST_INCR16 (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1)
#define STM32_DMA_CR_MBURST_INCR4 DMA_SxCR_MBURST_0
#define STM32_DMA_CR_MBURST_INCR8 DMA_SxCR_MBURST_1
#define STM32_DMA_CR_MBURST_MASK DMA_SxCR_MBURST
#define STM32_DMA_CR_MBURST_SINGLE 0U
#define STM32_DMA_CR_MINC DMA_SxCR_MINC
#define STM32_DMA_CR_MSIZE_BYTE 0
#define STM32_DMA_CR_MSIZE_HWORD DMA_SxCR_MSIZE_0
#define STM32_DMA_CR_MSIZE_MASK DMA_SxCR_MSIZE
#define STM32_DMA_CR_MSIZE_WORD DMA_SxCR_MSIZE_1
#define STM32_DMA_CR_PBURST_INCR16 (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1)
#define STM32_DMA_CR_PBURST_INCR4 DMA_SxCR_PBURST_0
#define STM32_DMA_CR_PBURST_INCR8 DMA_SxCR_PBURST_1
#define STM32_DMA_CR_PBURST_MASK DMA_SxCR_PBURST
#define STM32_DMA_CR_PBURST_SINGLE 0U
#define STM32_DMA_CR_PFCTRL DMA_SxCR_PFCTRL
#define STM32_DMA_CR_PINC DMA_SxCR_PINC
#define STM32_DMA_CR_PINCOS DMA_SxCR_PINCOS
#define STM32_DMA_CR_PL(n) ((n) << 16U)
#define STM32_DMA_CR_PL_MASK DMA_SxCR_PL
#define STM32_DMA_CR_PSIZE_BYTE 0
#define STM32_DMA_CR_PSIZE_HWORD DMA_SxCR_PSIZE_0
#define STM32_DMA_CR_PSIZE_MASK DMA_SxCR_PSIZE
#define STM32_DMA_CR_PSIZE_WORD DMA_SxCR_PSIZE_1
#define STM32_DMA_CR_RESET_VALUE 0x00000000U
#define STM32_DMA_CR_SIZE_MASK (STM32_DMA_CR_PSIZE_MASK | STM32_DMA_CR_MSIZE_MASK)
#define STM32_DMA_CR_TCIE DMA_SxCR_TCIE
#define STM32_DMA_CR_TEIE DMA_SxCR_TEIE
#define STM32_DMA_ERROR_HOOK(devp) do {} while(0)
#define STM32_DMA_FCR_DMDIS DMA_SxFCR_DMDIS
#define STM32_DMA_FCR_FEIE DMA_SxFCR_FEIE
#define STM32_DMA_FCR_FS_MASK DMA_SxFCR_FS
#define STM32_DMA_FCR_FTH_1Q 0
#define STM32_DMA_FCR_FTH_3Q DMA_SxFCR_FTH_1
#define STM32_DMA_FCR_FTH_FULL (DMA_SxFCR_FTH_0 | DMA_SxFCR_FTH_1)
#define STM32_DMA_FCR_FTH_HALF DMA_SxFCR_FTH_0
#define STM32_DMA_FCR_FTH_MASK DMA_SxFCR_FTH
#define STM32_DMA_FCR_RESET_VALUE 0x00000021U
#define STM32_DMA_GETCHANNEL(id,c) (((c) >> (((id) & 7U) * 4U)) & 15U)
#define STM32_DMA_H 
#define STM32_DMA_ISR_DMEIF DMA_LISR_DMEIF0
#define STM32_DMA_ISR_FEIF DMA_LISR_FEIF0
#define STM32_DMA_ISR_HTIF DMA_LISR_HTIF0
#define STM32_DMA_ISR_MASK 0x3DU
#define STM32_DMA_ISR_TCIF DMA_LISR_TCIF0
#define STM32_DMA_ISR_TEIF DMA_LISR_TEIF0
#define STM32_DMA_IS_VALID_ID(id,mask) (((1U << (id)) & (mask)))
#define STM32_DMA_IS_VALID_PRIORITY(prio) (((prio) >= 0U) && ((prio) <= 3U))
#define STM32_DMA_IS_VALID_STREAM(id) (((id) >= 0U) && ((id) <= STM32_DMA_STREAMS))
#define STM32_DMA_MAX_TRANSFER 65535
#define STM32_DMA_REQUIRED TRUE
#define STM32_DMA_STREAM(id) (&_stm32_dma_streams[id])
#define STM32_DMA_STREAMS 16U
#define STM32_DMA_STREAM_ID(dma,stream) ((((dma) - 1U) * 8U) + (stream))
#define STM32_DMA_STREAM_ID_MSK(dma,stream) (1U << STM32_DMA_STREAM_ID(dma, stream))
#define STM32_DMA_SUPPORTS_DMAMUX FALSE
#define STM32_EICU_TIM10_IRQ_PRIORITY 6
#define STM32_EICU_TIM11_IRQ_PRIORITY 6
#define STM32_EICU_TIM12_IRQ_PRIORITY 6
#define STM32_EICU_TIM13_IRQ_PRIORITY 6
#define STM32_EICU_TIM14_IRQ_PRIORITY 6
#define STM32_EICU_TIM1_IRQ_PRIORITY 6
#define STM32_EICU_TIM2_IRQ_PRIORITY 6
#define STM32_EICU_TIM3_IRQ_PRIORITY 6
#define STM32_EICU_TIM4_IRQ_PRIORITY 6
#define STM32_EICU_TIM5_IRQ_PRIORITY 6
#define STM32_EICU_TIM8_IRQ_PRIORITY 6
#define STM32_EICU_TIM9_IRQ_PRIORITY 6
#define STM32_ETH_HANDLER Vector134
#define STM32_ETH_NUMBER 61
#define STM32_EXTI0_HANDLER Vector58
#define STM32_EXTI0_NUMBER 6
#define STM32_EXTI10_15_HANDLER VectorE0
#define STM32_EXTI10_15_NUMBER 40
#define STM32_EXTI16_HANDLER Vector44
#define STM32_EXTI16_NUMBER 1
#define STM32_EXTI17_HANDLER VectorE4
#define STM32_EXTI17_NUMBER 41
#define STM32_EXTI18_HANDLER VectorE8
#define STM32_EXTI18_NUMBER 42
#define STM32_EXTI19_HANDLER Vector138
#define STM32_EXTI19_NUMBER 62
#define STM32_EXTI1_HANDLER Vector5C
#define STM32_EXTI1_NUMBER 7
#define STM32_EXTI20_HANDLER Vector170
#define STM32_EXTI20_NUMBER 76
#define STM32_EXTI21_HANDLER Vector48
#define STM32_EXTI21_NUMBER 2
#define STM32_EXTI22_HANDLER Vector4C
#define STM32_EXTI22_NUMBER 3
#define STM32_EXTI23_HANDLER Vector1B4
#define STM32_EXTI23_NUMBER 93
#define STM32_EXTI2_HANDLER Vector60
#define STM32_EXTI2_NUMBER 8
#define STM32_EXTI3_HANDLER Vector64
#define STM32_EXTI3_NUMBER 9
#define STM32_EXTI4_HANDLER Vector68
#define STM32_EXTI4_NUMBER 10
#define STM32_EXTI5_9_HANDLER Vector9C
#define STM32_EXTI5_9_NUMBER 23
#define STM32_EXTI_H 
#define STM32_EXTI_HAS_CR FALSE
#define STM32_EXTI_HAS_GROUP2 FALSE
#define STM32_EXTI_IMR1_MASK 0xFF000000
#define STM32_EXTI_NUM_LINES 24
#define STM32_EXTI_SEPARATE_RF FALSE
#define STM32_FLASHBITS 0x00000007
#define STM32_FSMC_HANDLER Vector100
#define STM32_FSMC_IS_FMC TRUE
#define STM32_FSMC_NUMBER 48
#define STM32_GPIO_EN_MASK (RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOEEN | RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN | RCC_AHB1ENR_GPIOHEN | RCC_AHB1ENR_GPIOIEN | RCC_AHB1ENR_GPIOJEN | RCC_AHB1ENR_GPIOKEN)
#define STM32_GPIO_H 
#define STM32_GPT_TIM11_IRQ_PRIORITY 7
#define STM32_GPT_TIM12_IRQ_PRIORITY 7
#define STM32_GPT_TIM14_IRQ_PRIORITY 7
#define STM32_GPT_TIM1_IRQ_PRIORITY 7
#define STM32_GPT_TIM2_IRQ_PRIORITY 7
#define STM32_GPT_TIM3_IRQ_PRIORITY 7
#define STM32_GPT_TIM4_IRQ_PRIORITY 7
#define STM32_GPT_TIM5_IRQ_PRIORITY 7
#define STM32_GPT_TIM6_IRQ_PRIORITY 7
#define STM32_GPT_TIM7_IRQ_PRIORITY 7
#define STM32_GPT_TIM8_IRQ_PRIORITY 7
#define STM32_GPT_TIM9_IRQ_PRIORITY 7
#define STM32_GPT_USE_TIM1 FALSE
#define STM32_GPT_USE_TIM10 FALSE
#define STM32_GPT_USE_TIM11 FALSE
#define STM32_GPT_USE_TIM12 FALSE
#define STM32_GPT_USE_TIM13 FALSE
#define STM32_GPT_USE_TIM14 FALSE
#define STM32_GPT_USE_TIM2 FALSE
#define STM32_GPT_USE_TIM3 FALSE
#define STM32_GPT_USE_TIM4 FALSE
#define STM32_GPT_USE_TIM5 FALSE
#define STM32_GPT_USE_TIM6 FALSE
#define STM32_GPT_USE_TIM7 FALSE
#define STM32_GPT_USE_TIM8 FALSE
#define STM32_GPT_USE_TIM9 FALSE
#define STM32_HAS_ADC1 TRUE
#define STM32_HAS_ADC2 TRUE
#define STM32_HAS_ADC3 TRUE
#define STM32_HAS_ADC4 FALSE
#define STM32_HAS_CAN1 TRUE
#define STM32_HAS_CAN2 TRUE
#define STM32_HAS_CAN3 TRUE
#define STM32_HAS_CRC TRUE
#define STM32_HAS_CRYP1 FALSE
#define STM32_HAS_DAC1_CH1 TRUE
#define STM32_HAS_DAC1_CH2 TRUE
#define STM32_HAS_DAC2_CH1 FALSE
#define STM32_HAS_DAC2_CH2 FALSE
#define STM32_HAS_DMA1 TRUE
#define STM32_HAS_DMA2 TRUE
#define STM32_HAS_DMA2D TRUE
#define STM32_HAS_ETH TRUE
#define STM32_HAS_FSMC TRUE
#define STM32_HAS_GPIOA TRUE
#define STM32_HAS_GPIOB TRUE
#define STM32_HAS_GPIOC TRUE
#define STM32_HAS_GPIOD TRUE
#define STM32_HAS_GPIOE TRUE
#define STM32_HAS_GPIOF TRUE
#define STM32_HAS_GPIOG TRUE
#define STM32_HAS_GPIOH TRUE
#define STM32_HAS_GPIOI TRUE
#define STM32_HAS_GPIOJ TRUE
#define STM32_HAS_GPIOK TRUE
#define STM32_HAS_HASH1 FALSE
#define STM32_HAS_I2C1 TRUE
#define STM32_HAS_I2C2 TRUE
#define STM32_HAS_I2C3 TRUE
#define STM32_HAS_I2C4 TRUE
#define STM32_HAS_IWDG TRUE
#define STM32_HAS_LPUART1 FALSE
#define STM32_HAS_LTDC TRUE
#define STM32_HAS_OTG1 TRUE
#define STM32_HAS_OTG2 TRUE
#define STM32_HAS_QUADSPI1 TRUE
#define STM32_HAS_RNG1 TRUE
#define STM32_HAS_RTC TRUE
#define STM32_HAS_SDADC1 FALSE
#define STM32_HAS_SDADC2 FALSE
#define STM32_HAS_SDADC3 FALSE
#define STM32_HAS_SDMMC1 TRUE
#define STM32_HAS_SDMMC2 TRUE
#define STM32_HAS_SPI1 TRUE
#define STM32_HAS_SPI2 TRUE
#define STM32_HAS_SPI3 TRUE
#define STM32_HAS_SPI4 TRUE
#define STM32_HAS_SPI5 TRUE
#define STM32_HAS_SPI6 TRUE
#define STM32_HAS_TIM1 TRUE
#define STM32_HAS_TIM10 TRUE
#define STM32_HAS_TIM11 TRUE
#define STM32_HAS_TIM12 TRUE
#define STM32_HAS_TIM13 TRUE
#define STM32_HAS_TIM14 TRUE
#define STM32_HAS_TIM15 FALSE
#define STM32_HAS_TIM16 FALSE
#define STM32_HAS_TIM17 FALSE
#define STM32_HAS_TIM18 FALSE
#define STM32_HAS_TIM19 FALSE
#define STM32_HAS_TIM2 TRUE
#define STM32_HAS_TIM20 FALSE
#define STM32_HAS_TIM21 FALSE
#define STM32_HAS_TIM22 FALSE
#define STM32_HAS_TIM3 TRUE
#define STM32_HAS_TIM4 TRUE
#define STM32_HAS_TIM5 TRUE
#define STM32_HAS_TIM6 TRUE
#define STM32_HAS_TIM7 TRUE
#define STM32_HAS_TIM8 TRUE
#define STM32_HAS_TIM9 TRUE
#define STM32_HAS_UART4 TRUE
#define STM32_HAS_UART5 TRUE
#define STM32_HAS_UART7 TRUE
#define STM32_HAS_UART8 TRUE
#define STM32_HAS_USART1 TRUE
#define STM32_HAS_USART2 TRUE
#define STM32_HAS_USART3 TRUE
#define STM32_HAS_USART6 TRUE
#define STM32_HAS_USB FALSE
#define STM32_HCLK (STM32_SYSCLK / 1)
#define STM32_HPRE STM32_HPRE_DIV1
#define STM32_HPRE_DIV1 (0 << 4)
#define STM32_HPRE_DIV128 (13 << 4)
#define STM32_HPRE_DIV16 (11 << 4)
#define STM32_HPRE_DIV2 (8 << 4)
#define STM32_HPRE_DIV256 (14 << 4)
#define STM32_HPRE_DIV4 (9 << 4)
#define STM32_HPRE_DIV512 (15 << 4)
#define STM32_HPRE_DIV64 (12 << 4)
#define STM32_HPRE_DIV8 (10 << 4)
#define STM32_HPRE_MASK (15 << 4)
#define STM32_HSECLK 16000000U
#define STM32_HSECLK_BYP_MAX 50000000
#define STM32_HSECLK_BYP_MIN 1000000
#define STM32_HSECLK_MAX 26000000
#define STM32_HSECLK_MIN 4000000
#define STM32_HSEDIVCLK (STM32_HSECLK / STM32_RTCPRE_VALUE)
#define STM32_HSE_ENABLED TRUE
#define STM32_HSICLK 16000000
#define STM32_HSI_ENABLED TRUE
#define STM32_I2C1CLK STM32_PCLK1
#define STM32_I2C1SEL STM32_I2C1SEL_PCLK1
#define STM32_I2C1SEL_HSI (2 << 16)
#define STM32_I2C1SEL_LSE (3 << 16)
#define STM32_I2C1SEL_MASK (3 << 16)
#define STM32_I2C1SEL_PCLK1 (0 << 16)
#define STM32_I2C1SEL_SYSCLK (1 << 16)
#define STM32_I2C1_ERROR_HANDLER VectorC0
#define STM32_I2C1_ERROR_NUMBER 32
#define STM32_I2C1_EVENT_HANDLER VectorBC
#define STM32_I2C1_EVENT_NUMBER 31
#define STM32_I2C1_RX_DMA_CHN 0x00100001
#define STM32_I2C1_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 0) | STM32_DMA_STREAM_ID_MSK(1, 5))
#define STM32_I2C1_TX_DMA_CHN 0x11000000
#define STM32_I2C1_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 7) | STM32_DMA_STREAM_ID_MSK(1, 6))
#define STM32_I2C2CLK STM32_PCLK1
#define STM32_I2C2SEL STM32_I2C2SEL_PCLK1
#define STM32_I2C2SEL_HSI (2 << 18)
#define STM32_I2C2SEL_LSE (3 << 18)
#define STM32_I2C2SEL_MASK (3 << 18)
#define STM32_I2C2SEL_PCLK1 (0 << 18)
#define STM32_I2C2SEL_SYSCLK (1 << 18)
#define STM32_I2C2_ERROR_HANDLER VectorC8
#define STM32_I2C2_ERROR_NUMBER 34
#define STM32_I2C2_EVENT_HANDLER VectorC4
#define STM32_I2C2_EVENT_NUMBER 33
#define STM32_I2C2_RX_DMA_CHN 0x00007700
#define STM32_I2C2_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 2) | STM32_DMA_STREAM_ID_MSK(1, 3))
#define STM32_I2C2_TX_DMA_CHN 0x70080000
#define STM32_I2C2_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 4) | STM32_DMA_STREAM_ID_MSK(1, 7))
#define STM32_I2C3CLK STM32_PCLK1
#define STM32_I2C3SEL STM32_I2C3SEL_PCLK1
#define STM32_I2C3SEL_HSI (2 << 20)
#define STM32_I2C3SEL_LSE (3 << 20)
#define STM32_I2C3SEL_MASK (3 << 20)
#define STM32_I2C3SEL_PCLK1 (0 << 20)
#define STM32_I2C3SEL_SYSCLK (1 << 20)
#define STM32_I2C3_ERROR_HANDLER Vector164
#define STM32_I2C3_ERROR_NUMBER 73
#define STM32_I2C3_EVENT_HANDLER Vector160
#define STM32_I2C3_EVENT_NUMBER 72
#define STM32_I2C3_RX_DMA_CHN 0x00000310
#define STM32_I2C3_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 1) | STM32_DMA_STREAM_ID_MSK(1, 2))
#define STM32_I2C3_TX_DMA_CHN 0x00030008
#define STM32_I2C3_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 0) | STM32_DMA_STREAM_ID_MSK(1, 4))
#define STM32_I2C4CLK STM32_PCLK1
#define STM32_I2C4SEL STM32_I2C4SEL_PCLK1
#define STM32_I2C4SEL_HSI (2 << 22)
#define STM32_I2C4SEL_LSE (3 << 22)
#define STM32_I2C4SEL_MASK (3 << 22)
#define STM32_I2C4SEL_PCLK1 (0 << 22)
#define STM32_I2C4SEL_SYSCLK (1 << 22)
#define STM32_I2C4_ERROR_HANDLER Vector1C0
#define STM32_I2C4_ERROR_NUMBER 96
#define STM32_I2C4_EVENT_HANDLER Vector1BC
#define STM32_I2C4_EVENT_NUMBER 95
#define STM32_I2C4_RX_DMA_CHN 0x00000280
#define STM32_I2C4_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 2) | STM32_DMA_STREAM_ID_MSK(1, 1))
#define STM32_I2C4_TX_DMA_CHN 0x08200000
#define STM32_I2C4_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 5) | STM32_DMA_STREAM_ID_MSK(1, 6))
#define STM32_I2C_BUSY_TIMEOUT 50
#define STM32_I2C_DMA_ERROR_HOOK(i2cp) STM32_DMA_ERROR_HOOK(i2cp)
#define STM32_I2C_I2C1_DMA_PRIORITY 3
#define STM32_I2C_I2C1_IRQ_PRIORITY 5
#define STM32_I2C_I2C2_DMA_PRIORITY 3
#define STM32_I2C_I2C2_IRQ_PRIORITY 5
#define STM32_I2C_I2C3_DMA_PRIORITY 3
#define STM32_I2C_I2C3_IRQ_PRIORITY 5
#define STM32_I2C_I2C4_DMA_PRIORITY 1
#define STM32_I2C_I2C4_IRQ_PRIORITY 10
#define STM32_I2C_ISR_LIMIT 6
#define STM32_I2C_USE_DMA FALSE
#define STM32_I2C_USE_I2C1 TRUE
#define STM32_I2C_USE_I2C2 TRUE
#define STM32_I2C_USE_I2C3 TRUE
#define STM32_I2C_USE_I2C4 TRUE
#define STM32_I2SCLK 0
#define STM32_I2SSRC STM32_I2SSRC_CKIN
#define STM32_I2SSRC_CKIN (1 << 23)
#define STM32_I2SSRC_MASK (1 << 23)
#define STM32_I2SSRC_OFF (1 << 23)
#define STM32_I2SSRC_PLLI2S (0 << 23)
#define STM32_I2S_DMA_ERROR_HOOK(i2sp) STM32_DMA_ERROR_HOOK(i2sp)
#define STM32_I2S_SPI2_DMA_PRIORITY 1
#define STM32_I2S_SPI2_IRQ_PRIORITY 10
#define STM32_I2S_SPI3_DMA_PRIORITY 1
#define STM32_I2S_SPI3_IRQ_PRIORITY 10
#define STM32_ICU_TIM1_IRQ_PRIORITY 7
#define STM32_ICU_TIM2_IRQ_PRIORITY 7
#define STM32_ICU_TIM3_IRQ_PRIORITY 7
#define STM32_ICU_TIM4_IRQ_PRIORITY 7
#define STM32_ICU_TIM5_IRQ_PRIORITY 7
#define STM32_ICU_TIM8_IRQ_PRIORITY 7
#define STM32_ICU_TIM9_IRQ_PRIORITY 7
#define STM32_IRQ_EXTI0_PRIORITY 6
#define STM32_IRQ_EXTI10_15_PRIORITY 6
#define STM32_IRQ_EXTI16_PRIORITY 6
#define STM32_IRQ_EXTI17_PRIORITY 15
#define STM32_IRQ_EXTI18_PRIORITY 6
#define STM32_IRQ_EXTI19_PRIORITY 6
#define STM32_IRQ_EXTI1_PRIORITY 6
#define STM32_IRQ_EXTI20_PRIORITY 6
#define STM32_IRQ_EXTI21_PRIORITY 15
#define STM32_IRQ_EXTI22_PRIORITY 15
#define STM32_IRQ_EXTI23_PRIORITY 15
#define STM32_IRQ_EXTI2_PRIORITY 6
#define STM32_IRQ_EXTI3_PRIORITY 6
#define STM32_IRQ_EXTI4_PRIORITY 6
#define STM32_IRQ_EXTI5_9_PRIORITY 6
#define STM32_IRQ_TIM15_PRIORITY 7
#define STM32_IRQ_TIM16_PRIORITY 7
#define STM32_IRQ_TIM17_PRIORITY 7
#define STM32_IRQ_TIM1_BRK_TIM9_PRIORITY 7
#define STM32_IRQ_TIM1_CC_PRIORITY 7
#define STM32_IRQ_TIM1_TRGCO_TIM11_PRIORITY 7
#define STM32_IRQ_TIM1_UP_PRIORITY 7
#define STM32_IRQ_TIM1_UP_TIM10_PRIORITY 7
#define STM32_IRQ_TIM2_PRIORITY 7
#define STM32_IRQ_TIM3_PRIORITY 7
#define STM32_IRQ_TIM4_PRIORITY 7
#define STM32_IRQ_TIM5_PRIORITY 7
#define STM32_IRQ_TIM6_PRIORITY 7
#define STM32_IRQ_TIM7_PRIORITY 7
#define STM32_IRQ_TIM8_BRK_TIM12_PRIORITY 7
#define STM32_IRQ_TIM8_CC_PRIORITY 7
#define STM32_IRQ_TIM8_TRGCO_TIM14_PRIORITY 7
#define STM32_IRQ_TIM8_UP_TIM13_PRIORITY 7
#define STM32_IRQ_UART10_PRIORITY 12
#define STM32_IRQ_UART1_PRIORITY 12
#define STM32_IRQ_UART2_PRIORITY 12
#define STM32_IRQ_UART3_PRIORITY 12
#define STM32_IRQ_UART4_PRIORITY 12
#define STM32_IRQ_UART5_PRIORITY 12
#define STM32_IRQ_UART6_PRIORITY 12
#define STM32_IRQ_UART7_PRIORITY 12
#define STM32_IRQ_UART8_PRIORITY 12
#define STM32_IRQ_UART9_PRIORITY 12
#define STM32_IRQ_USART10_PRIORITY 12
#define STM32_IRQ_USART1_PRIORITY 12
#define STM32_IRQ_USART2_PRIORITY 12
#define STM32_IRQ_USART3_PRIORITY 12
#define STM32_IRQ_USART4_PRIORITY 12
#define STM32_IRQ_USART5_PRIORITY 12
#define STM32_IRQ_USART6_PRIORITY 12
#define STM32_IRQ_USART7_PRIORITY 12
#define STM32_IRQ_USART8_PRIORITY 12
#define STM32_IRQ_USART9_PRIORITY 12
#define STM32_ISR_H 
#define STM32_IWDG_IS_WINDOWED TRUE
#define STM32_LCDTFT_REQUIRED FALSE
#define STM32_LPTIM1 ((stm32_lptim_t *)LPTIM1_BASE)
#define STM32_LPTIM1CLK STM32_PCLK1
#define STM32_LPTIM1SEL STM32_LPTIM1SEL_PCLK1
#define STM32_LPTIM1SEL_HSI (2 << 24)
#define STM32_LPTIM1SEL_LSE (3 << 24)
#define STM32_LPTIM1SEL_LSI (1 << 24)
#define STM32_LPTIM1SEL_MASK (3 << 24)
#define STM32_LPTIM1SEL_PCLK1 (0 << 24)
#define STM32_LPTIM2 ((stm32_lptim_t *)LPTIM2_BASE)
#define STM32_LPTIM_CFGR_CKFLT(n) ((n) << 3)
#define STM32_LPTIM_CFGR_CKFLT_MASK (3U << 3)
#define STM32_LPTIM_CFGR_CKPOL(n) ((n) << 1)
#define STM32_LPTIM_CFGR_CKPOL_MASK (3U << 1)
#define STM32_LPTIM_CFGR_CKSEL (1U << 0)
#define STM32_LPTIM_CFGR_COUNTMODE (1U << 23)
#define STM32_LPTIM_CFGR_ENC (1U << 24)
#define STM32_LPTIM_CFGR_PRELOAD (1U << 22)
#define STM32_LPTIM_CFGR_PRESC(n) ((n) << 9)
#define STM32_LPTIM_CFGR_PRESC_MASK (7U << 9)
#define STM32_LPTIM_CFGR_TIMOUT (1U << 19)
#define STM32_LPTIM_CFGR_TRGFLT(n) ((n) << 6)
#define STM32_LPTIM_CFGR_TRGFLT_MASK (3U << 6)
#define STM32_LPTIM_CFGR_TRIGEN(n) ((n) << 17)
#define STM32_LPTIM_CFGR_TRIGEN_MASK (3U << 17)
#define STM32_LPTIM_CFGR_TRIGSEL(n) ((n) << 13)
#define STM32_LPTIM_CFGR_TRIGSEL_MASK (7U << 13)
#define STM32_LPTIM_CFGR_WAVE (1U << 20)
#define STM32_LPTIM_CFGR_WAVPOL (1U << 21)
#define STM32_LPTIM_CR_CNTSTRT (1U << 2)
#define STM32_LPTIM_CR_ENABLE (1U << 0)
#define STM32_LPTIM_CR_SNGSTRT (1U << 1)
#define STM32_LPTIM_ICR_ARRMCF (1U << 1)
#define STM32_LPTIM_ICR_ARROKCF (1U << 4)
#define STM32_LPTIM_ICR_CMPMCF (1U << 0)
#define STM32_LPTIM_ICR_CMPOKCF (1U << 3)
#define STM32_LPTIM_ICR_DOWNCF (1U << 6)
#define STM32_LPTIM_ICR_EXTTRIGCF (1U << 2)
#define STM32_LPTIM_ICR_UPCF (1U << 5)
#define STM32_LPTIM_IER_ARRMIE (1U << 1)
#define STM32_LPTIM_IER_ARROKIE (1U << 4)
#define STM32_LPTIM_IER_CMPMIE (1U << 0)
#define STM32_LPTIM_IER_CMPOKIE (1U << 3)
#define STM32_LPTIM_IER_DOWNIE (1U << 6)
#define STM32_LPTIM_IER_EXTTRIGIE (1U << 2)
#define STM32_LPTIM_IER_UPIE (1U << 5)
#define STM32_LPTIM_ISR_ARRM (1U << 1)
#define STM32_LPTIM_ISR_ARROK (1U << 4)
#define STM32_LPTIM_ISR_CMPM (1U << 0)
#define STM32_LPTIM_ISR_CMPOK (1U << 3)
#define STM32_LPTIM_ISR_DOWN (1U << 6)
#define STM32_LPTIM_ISR_EXTTRIG (1U << 2)
#define STM32_LPTIM_ISR_UP (1U << 5)
#define STM32_LPTIM_OR_0 (1U << 0)
#define STM32_LPTIM_OR_1 (1U << 1)
#define STM32_LSECLK 32768U
#define STM32_LSECLK_BYP_MAX 1000000
#define STM32_LSECLK_MAX 32768
#define STM32_LSECLK_MIN 32768
#define STM32_LSEDRV (3U << 3U)
#define STM32_LSE_ENABLED FALSE
#define STM32_LSICLK 32000
#define STM32_LSI_ENABLED TRUE
#define STM32_LTDC_ER_HANDLER Vector1A4
#define STM32_LTDC_ER_NUMBER 89
#define STM32_LTDC_EV_HANDLER Vector1A0
#define STM32_LTDC_EV_NUMBER 88
#define STM32_MAC_BUFFERS_SIZE 1522
#define STM32_MAC_ETH1_CHANGE_PHY_STATE TRUE
#define STM32_MAC_ETH1_IRQ_PRIORITY 13
#define STM32_MAC_IP_CHECKSUM_OFFLOAD 0
#define STM32_MAC_PHY_TIMEOUT 100
#define STM32_MAC_RECEIVE_BUFFERS 4
#define STM32_MAC_TRANSMIT_BUFFERS 2
#define STM32_MCO1CLK STM32_MCO1DIVCLK
#define STM32_MCO1DIVCLK STM32_HSICLK
#define STM32_MCO1PRE STM32_MCO1PRE_DIV1
#define STM32_MCO1PRE_DIV1 (0 << 24)
#define STM32_MCO1PRE_DIV2 (4 << 24)
#define STM32_MCO1PRE_DIV3 (5 << 24)
#define STM32_MCO1PRE_DIV4 (6 << 24)
#define STM32_MCO1PRE_DIV5 (7 << 24)
#define STM32_MCO1PRE_MASK (7 << 24)
#define STM32_MCO1SEL STM32_MCO1SEL_HSI
#define STM32_MCO1SEL_HSE (2 << 21)
#define STM32_MCO1SEL_HSI (0 << 21)
#define STM32_MCO1SEL_LSE (1 << 21)
#define STM32_MCO1SEL_MASK (3 << 21)
#define STM32_MCO1SEL_PLL (3 << 21)
#define STM32_MCO2CLK (STM32_MCO2DIVCLK / 5)
#define STM32_MCO2DIVCLK STM32_SYSCLK
#define STM32_MCO2PRE STM32_MCO2PRE_DIV5
#define STM32_MCO2PRE_DIV1 (0 << 27)
#define STM32_MCO2PRE_DIV2 (4 << 27)
#define STM32_MCO2PRE_DIV3 (5 << 27)
#define STM32_MCO2PRE_DIV4 (6 << 27)
#define STM32_MCO2PRE_DIV5 (7 << 27)
#define STM32_MCO2PRE_MASK (7 << 27)
#define STM32_MCO2SEL STM32_MCO2SEL_SYSCLK
#define STM32_MCO2SEL_HSE (2 << 30)
#define STM32_MCO2SEL_MASK (3 << 30)
#define STM32_MCO2SEL_PLL (3 << 30)
#define STM32_MCO2SEL_PLLI2S (1 << 30)
#define STM32_MCO2SEL_SYSCLK (0 << 30)
#define STM32_NO_INIT FALSE
#define STM32_OTG1_ENDPOINTS 5
#define STM32_OTG1_FIFO_MEM_SIZE 320
#define STM32_OTG1_HANDLER Vector14C
#define STM32_OTG1_NUMBER 67
#define STM32_OTG2_ENDPOINTS 8
#define STM32_OTG2_EP1IN_HANDLER Vector16C
#define STM32_OTG2_EP1IN_NUMBER 75
#define STM32_OTG2_EP1OUT_HANDLER Vector168
#define STM32_OTG2_EP1OUT_NUMBER 74
#define STM32_OTG2_FIFO_MEM_SIZE 4096
#define STM32_OTG2_HANDLER Vector174
#define STM32_OTG2_IS_OTG1 FALSE
#define STM32_OTG2_NUMBER 77
#define STM32_OTG_H 
#define STM32_OTG_STEPPING 2
#define STM32_OVERDRIVE_REQUIRED TRUE
#define STM32_PCLK1 (STM32_HCLK / 4)
#define STM32_PCLK1_MAX (STM32_PLLOUT_MAX / 4)
#define STM32_PCLK2 (STM32_HCLK / 2)
#define STM32_PCLK2_MAX (STM32_PLLOUT_MAX / 2)
#define STM32_PLL48CLK (STM32_PLLVCO / STM32_PLLQ_VALUE)
#define STM32_PLLCLKIN (STM32_HSECLK / STM32_PLLM_VALUE)
#define STM32_PLLI2SDIVQ ((STM32_PLLI2SDIVQ_VALUE - 1) << 0)
#define STM32_PLLI2SDIVQ_CLKOUT (STM32_PLLI2S_Q_CLKOUT / STM32_PLLI2SDIVQ_VALUE)
#define STM32_PLLI2SDIVQ_VALUE 2
#define STM32_PLLI2SN (STM32_PLLI2SN_VALUE << 6)
#define STM32_PLLI2SN_MASK (511 << 6)
#define STM32_PLLI2SN_VALUE 192
#define STM32_PLLI2SP (1 << 16)
#define STM32_PLLI2SP_VALUE 4
#define STM32_PLLI2SQ (STM32_PLLI2SQ_VALUE << 24)
#define STM32_PLLI2SQ_VALUE 4
#define STM32_PLLI2SR (STM32_PLLI2SR_VALUE << 28)
#define STM32_PLLI2SR_MASK (7 << 28)
#define STM32_PLLI2SR_VALUE 5
#define STM32_PLLI2SVCO (STM32_PLLCLKIN * STM32_PLLI2SN_VALUE)
#define STM32_PLLI2S_P_CLKOUT (STM32_PLLI2SVCO / STM32_PLLI2SP_VALUE)
#define STM32_PLLI2S_Q_CLKOUT (STM32_PLLI2SVCO / STM32_PLLI2SQ_VALUE)
#define STM32_PLLI2S_R_CLKOUT (STM32_PLLI2SVCO / STM32_PLLI2SR_VALUE)
#define STM32_PLLIN_MAX 2100000
#define STM32_PLLIN_MIN 950000
#define STM32_PLLM (STM32_PLLM_VALUE << 0)
#define STM32_PLLM_VALUE 16
#define STM32_PLLN (STM32_PLLN_VALUE << 6)
#define STM32_PLLN_VALUE 432
#define STM32_PLLOUT_MAX 216000000
#define STM32_PLLOUT_MIN 24000000
#define STM32_PLLP (0 << 16)
#define STM32_PLLP_DIV2 (0 << 16)
#define STM32_PLLP_DIV4 (1 << 16)
#define STM32_PLLP_DIV6 (2 << 16)
#define STM32_PLLP_DIV8 (3 << 16)
#define STM32_PLLP_MASK (3 << 16)
#define STM32_PLLP_VALUE 2
#define STM32_PLLQ (STM32_PLLQ_VALUE << 24)
#define STM32_PLLQ_VALUE 9
#define STM32_PLLSAIDIVQ ((STM32_PLLSAIDIVQ_VALUE - 1) << 8)
#define STM32_PLLSAIDIVQ_CLKOUT (STM32_PLLSAI_Q_CLKOUT / STM32_PLLSAIDIVQ_VALUE)
#define STM32_PLLSAIDIVQ_VALUE 2
#define STM32_PLLSAIDIVR (0 << 16)
#define STM32_PLLSAIDIVR_CLKOUT (STM32_PLLSAI_R_CLKOUT / STM32_PLLSAIDIVR_VALUE)
#define STM32_PLLSAIDIVR_DIV16 (3 << 16)
#define STM32_PLLSAIDIVR_DIV2 (0 << 16)
#define STM32_PLLSAIDIVR_DIV4 (1 << 16)
#define STM32_PLLSAIDIVR_DIV8 (2 << 16)
#define STM32_PLLSAIDIVR_MASK (3 << 16)
#define STM32_PLLSAIDIVR_VALUE 2
#define STM32_PLLSAIN (STM32_PLLSAIN_VALUE << 6)
#define STM32_PLLSAIN_VALUE 192
#define STM32_PLLSAIP (1 << 16)
#define STM32_PLLSAIP_VALUE 4
#define STM32_PLLSAIQ (STM32_PLLSAIQ_VALUE << 24)
#define STM32_PLLSAIQ_VALUE 4
#define STM32_PLLSAIR (STM32_PLLSAIR_VALUE << 28)
#define STM32_PLLSAIR_VALUE 4
#define STM32_PLLSAIVCO (STM32_PLLCLKIN * STM32_PLLSAIN_VALUE)
#define STM32_PLLSAI_P_CLKOUT (STM32_PLLSAIVCO / STM32_PLLSAIP_VALUE)
#define STM32_PLLSAI_Q_CLKOUT (STM32_PLLSAIVCO / STM32_PLLSAIQ_VALUE)
#define STM32_PLLSAI_R_CLKOUT (STM32_PLLSAIVCO / STM32_PLLSAIR_VALUE)
#define STM32_PLLSRC STM32_PLLSRC_HSE
#define STM32_PLLSRC_HSE (1 << 22)
#define STM32_PLLSRC_HSI (0 << 22)
#define STM32_PLLVCO (STM32_PLLCLKIN * STM32_PLLN_VALUE)
#define STM32_PLLVCO_MAX 432000000
#define STM32_PLLVCO_MIN 192000000
#define STM32_PLL_P_CLKOUT (STM32_PLLVCO / STM32_PLLP_VALUE)
#define STM32_PLL_Q_CLKOUT (STM32_PLLVCO / STM32_PLLQ_VALUE)
#define STM32_PLS STM32_PLS_LEV0
#define STM32_PLS_LEV0 (0 << 5)
#define STM32_PLS_LEV1 (1 << 5)
#define STM32_PLS_LEV2 (2 << 5)
#define STM32_PLS_LEV3 (3 << 5)
#define STM32_PLS_LEV4 (4 << 5)
#define STM32_PLS_LEV5 (5 << 5)
#define STM32_PLS_LEV6 (6 << 5)
#define STM32_PLS_LEV7 (7 << 5)
#define STM32_PLS_MASK (7 << 5)
#define STM32_PPRE1 STM32_PPRE1_DIV4
#define STM32_PPRE1_DIV1 (0 << 10)
#define STM32_PPRE1_DIV16 (7 << 10)
#define STM32_PPRE1_DIV2 (4 << 10)
#define STM32_PPRE1_DIV4 (5 << 10)
#define STM32_PPRE1_DIV8 (6 << 10)
#define STM32_PPRE1_MASK (7 << 10)
#define STM32_PPRE2 STM32_PPRE2_DIV2
#define STM32_PPRE2_DIV1 (0 << 13)
#define STM32_PPRE2_DIV16 (7 << 13)
#define STM32_PPRE2_DIV2 (4 << 13)
#define STM32_PPRE2_DIV4 (5 << 13)
#define STM32_PPRE2_DIV8 (6 << 13)
#define STM32_PPRE2_MASK (7 << 13)
#define STM32_PVD_ENABLE FALSE
#define STM32_PWM_TIM10_IRQ_PRIORITY 7
#define STM32_PWM_TIM11_IRQ_PRIORITY 7
#define STM32_PWM_TIM12_IRQ_PRIORITY 7
#define STM32_PWM_TIM13_IRQ_PRIORITY 7
#define STM32_PWM_TIM14_IRQ_PRIORITY 7
#define STM32_PWM_TIM15_IRQ_PRIORITY 7
#define STM32_PWM_TIM16_IRQ_PRIORITY 7
#define STM32_PWM_TIM17_IRQ_PRIORITY 7
#define STM32_PWM_TIM1_IRQ_PRIORITY 7
#define STM32_PWM_TIM20_IRQ_PRIORITY 7
#define STM32_PWM_TIM21_IRQ_PRIORITY 7
#define STM32_PWM_TIM22_IRQ_PRIORITY 7
#define STM32_PWM_TIM2_IRQ_PRIORITY 7
#define STM32_PWM_TIM3_IRQ_PRIORITY 7
#define STM32_PWM_TIM4_IRQ_PRIORITY 7
#define STM32_PWM_TIM5_IRQ_PRIORITY 7
#define STM32_PWM_TIM8_IRQ_PRIORITY 7
#define STM32_PWM_TIM9_IRQ_PRIORITY 7
#define STM32_PWM_USE_ADVANCED TRUE
#define STM32_PWM_USE_TIM1 TRUE
#define STM32_PWM_USE_TIM10 FALSE
#define STM32_PWM_USE_TIM11 FALSE
#define STM32_PWM_USE_TIM12 TRUE
#define STM32_PWM_USE_TIM13 FALSE
#define STM32_PWM_USE_TIM14 TRUE
#define STM32_PWM_USE_TIM15 FALSE
#define STM32_PWM_USE_TIM16 FALSE
#define STM32_PWM_USE_TIM17 FALSE
#define STM32_PWM_USE_TIM2 FALSE
#define STM32_PWM_USE_TIM20 FALSE
#define STM32_PWM_USE_TIM21 FALSE
#define STM32_PWM_USE_TIM22 FALSE
#define STM32_PWM_USE_TIM3 FALSE
#define STM32_PWM_USE_TIM4 TRUE
#define STM32_PWM_USE_TIM5 FALSE
#define STM32_PWM_USE_TIM8 FALSE
#define STM32_PWM_USE_TIM9 FALSE
#define STM32_QUADSPI1_DMA_CHN 0x30000B00
#define STM32_QUADSPI1_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 2) | STM32_DMA_STREAM_ID_MSK(2, 7))
#define STM32_QUADSPI1_HANDLER Vector1B0
#define STM32_QUADSPI1_NUMBER 92
#define STM32_RCC_H 
#define STM32_REGISTRY_H 
#define STM32_RNGCLK STM32_PLL48CLK
#define STM32_RTCCLK STM32_LSICLK
#define STM32_RTCPRE (STM32_RTCPRE_VALUE << 16)
#define STM32_RTCPRE_MASK (31 << 16)
#define STM32_RTCPRE_VALUE 8
#define STM32_RTCSEL STM32_RTCSEL_LSI
#define STM32_RTCSEL_HSEDIV (3 << 8)
#define STM32_RTCSEL_LSE (1 << 8)
#define STM32_RTCSEL_LSI (2 << 8)
#define STM32_RTCSEL_MASK (3 << 8)
#define STM32_RTCSEL_NOCLOCK (0 << 8)
#define STM32_RTC_ALARM_EXTI 17
#define STM32_RTC_ALARM_HANDLER VectorE4
#define STM32_RTC_ALARM_NUMBER 41
#define STM32_RTC_HAS_INTERRUPTS FALSE
#define STM32_RTC_HAS_PERIODIC_WAKEUPS TRUE
#define STM32_RTC_HAS_SUBSECONDS TRUE
#define STM32_RTC_IRQ_ENABLE() do { nvicEnableVector(STM32_RTC_TAMP_STAMP_NUMBER, STM32_IRQ_EXTI21_PRIORITY); nvicEnableVector(STM32_RTC_WKUP_NUMBER, STM32_IRQ_EXTI22_PRIORITY); nvicEnableVector(STM32_RTC_ALARM_NUMBER, STM32_IRQ_EXTI17_PRIORITY); } while (false)
#define STM32_RTC_NUM_ALARMS 2
#define STM32_RTC_STORAGE_SIZE 128
#define STM32_RTC_TAMP_STAMP_EXTI 21
#define STM32_RTC_TAMP_STAMP_HANDLER Vector48
#define STM32_RTC_TAMP_STAMP_NUMBER 2
#define STM32_RTC_WKUP_EXTI 22
#define STM32_RTC_WKUP_HANDLER Vector4C
#define STM32_RTC_WKUP_NUMBER 3
#define STM32_SAI1CLK 0
#define STM32_SAI1SEL STM32_SAI1SEL_OFF
#define STM32_SAI1SEL_CKIN (2 << 20)
#define STM32_SAI1SEL_I2SPLL (1 << 20)
#define STM32_SAI1SEL_MASK (3 << 20)
#define STM32_SAI1SEL_OFF 0xFFFFFFFFU
#define STM32_SAI1SEL_SAIPLL (0 << 20)
#define STM32_SAI2CLK 0
#define STM32_SAI2SEL STM32_SAI2SEL_OFF
#define STM32_SAI2SEL_CKIN (2 << 22)
#define STM32_SAI2SEL_I2SPLL (1 << 22)
#define STM32_SAI2SEL_MASK (3 << 22)
#define STM32_SAI2SEL_OFF 0xFFFFFFFFU
#define STM32_SAI2SEL_SAIPLL (0 << 22)
#define STM32_SDC_CLOCK_ACTIVATION_DELAY 10
#define STM32_SDC_READ_TIMEOUT_MS 1000
#define STM32_SDC_SDIO_DMA_PRIORITY 3
#define STM32_SDC_SDIO_IRQ_PRIORITY 9
#define STM32_SDC_SDIO_PWRSAV TRUE
#define STM32_SDC_SDIO_UNALIGNED_SUPPORT TRUE
#define STM32_SDC_SDMMC1_DMA_CHN 0x04004000
#define STM32_SDC_SDMMC1_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 3) | STM32_DMA_STREAM_ID_MSK(2, 6))
#define STM32_SDC_SDMMC1_DMA_PRIORITY 3
#define STM32_SDC_SDMMC1_IRQ_PRIORITY 9
#define STM32_SDC_SDMMC2_DMA_CHAN 11
#define STM32_SDC_SDMMC2_DMA_CHN 0x00B0000B
#define STM32_SDC_SDMMC2_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 0) | STM32_DMA_STREAM_ID_MSK(2, 5))
#define STM32_SDC_SDMMC2_DMA_PRIORITY 3
#define STM32_SDC_SDMMC2_DMA_STREAM STM32_DMA_STREAM_ID(2, 0)
#define STM32_SDC_SDMMC2_IRQ_PRIORITY 9
#define STM32_SDC_SDMMC_CLOCK_DELAY 10
#define STM32_SDC_SDMMC_PWRSAV TRUE
#define STM32_SDC_SDMMC_READ_TIMEOUT 10000
#define STM32_SDC_SDMMC_UNALIGNED_SUPPORT TRUE
#define STM32_SDC_SDMMC_WRITE_TIMEOUT 10000
#define STM32_SDC_USE_SDMMC1 FALSE
#define STM32_SDC_USE_SDMMC2 TRUE
#define STM32_SDC_WRITE_TIMEOUT_MS 1000
#define STM32_SDMMC1CLK STM32_PLL48CLK
#define STM32_SDMMC1SEL STM32_SDMMC1SEL_PLL48CLK
#define STM32_SDMMC1SEL_MASK (1 << 28)
#define STM32_SDMMC1SEL_PLL48CLK (0 << 28)
#define STM32_SDMMC1SEL_SYSCLK (1 << 28)
#define STM32_SDMMC1_HANDLER Vector104
#define STM32_SDMMC1_NUMBER 49
#define STM32_SDMMC2CLK STM32_PLL48CLK
#define STM32_SDMMC2SEL STM32_SDMMC2SEL_PLL48CLK
#define STM32_SDMMC2SEL_MASK (1 << 29)
#define STM32_SDMMC2SEL_PLL48CLK (0 << 29)
#define STM32_SDMMC2SEL_SYSCLK (1 << 29)
#define STM32_SDMMC2_HANDLER Vector1DC
#define STM32_SDMMC2_NUMBER 103
#define STM32_SERIAL_LPUART1_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_LPUART1_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_LPUART1_PRIORITY 12
#define STM32_SERIAL_UART4_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART4_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART4_PRIORITY 11
#define STM32_SERIAL_UART5_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART5_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART5_PRIORITY 11
#define STM32_SERIAL_UART7_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART7_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART7_PRIORITY 11
#define STM32_SERIAL_UART8_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART8_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_UART8_PRIORITY 11
#define STM32_SERIAL_USART1_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART1_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART1_PRIORITY 11
#define STM32_SERIAL_USART2_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART2_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART2_PRIORITY 11
#define STM32_SERIAL_USART3_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART3_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART3_PRIORITY 11
#define STM32_SERIAL_USART6_IN_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART6_OUT_BUF_SIZE SERIAL_BUFFERS_SIZE
#define STM32_SERIAL_USART6_PRIORITY 11
#define STM32_SERIAL_USE_LPUART1 FALSE
#define STM32_SERIAL_USE_UART4 TRUE
#define STM32_SERIAL_USE_UART5 TRUE
#define STM32_SERIAL_USE_UART7 TRUE
#define STM32_SERIAL_USE_UART8 TRUE
#define STM32_SERIAL_USE_USART1 TRUE
#define STM32_SERIAL_USE_USART2 TRUE
#define STM32_SERIAL_USE_USART3 TRUE
#define STM32_SERIAL_USE_USART6 TRUE
#define STM32_SPI1_I2S_FULLDUPLEX TRUE
#define STM32_SPI1_RX_DMA_CHN 0x00000303
#define STM32_SPI1_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 0) | STM32_DMA_STREAM_ID_MSK(2, 2))
#define STM32_SPI1_SUPPORTS_I2S TRUE
#define STM32_SPI1_TX_DMA_CHN 0x00303000
#define STM32_SPI1_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 3) | STM32_DMA_STREAM_ID_MSK(2, 5))
#define STM32_SPI2_I2S_FULLDUPLEX TRUE
#define STM32_SPI2_RX_DMA_CHN 0x00000090
#define STM32_SPI2_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 1) | STM32_DMA_STREAM_ID_MSK(1, 3))
#define STM32_SPI2_SUPPORTS_I2S TRUE
#define STM32_SPI2_TX_DMA_CHN 0x09000000
#define STM32_SPI2_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 4) | STM32_DMA_STREAM_ID_MSK(1, 6))
#define STM32_SPI3_I2S_FULLDUPLEX TRUE
#define STM32_SPI3_RX_DMA_CHN 0x00000000
#define STM32_SPI3_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 0) | STM32_DMA_STREAM_ID_MSK(1, 2))
#define STM32_SPI3_SUPPORTS_I2S TRUE
#define STM32_SPI3_TX_DMA_CHN 0x00000000
#define STM32_SPI3_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 5) | STM32_DMA_STREAM_ID_MSK(1, 7))
#define STM32_SPI4_RX_DMA_CHN 0x00005004
#define STM32_SPI4_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 0) | STM32_DMA_STREAM_ID_MSK(2, 3))
#define STM32_SPI4_TX_DMA_CHN 0x00050940
#define STM32_SPI4_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 1) | STM32_DMA_STREAM_ID_MSK(2, 2) | STM32_DMA_STREAM_ID_MSK(2, 4))
#define STM32_SPI5_RX_DMA_CHN 0x00902000
#define STM32_SPI5_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 3)| STM32_DMA_STREAM_ID_MSK(2, 5))
#define STM32_SPI5_TX_DMA_CHN 0x07020000
#define STM32_SPI5_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 4)| STM32_DMA_STREAM_ID_MSK(2, 6))
#define STM32_SPI6_RX_DMA_CHN 0x01000000
#define STM32_SPI6_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 6))
#define STM32_SPI6_TX_DMA_CHN 0x00100000
#define STM32_SPI6_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 5))
#define STM32_SPII2S_MAX 54000000
#define STM32_SPI_DMA_ERROR_HOOK(spip) STM32_DMA_ERROR_HOOK(spip)
#define STM32_SPI_SPI1_DMA_PRIORITY 1
#define STM32_SPI_SPI1_DMA_STREAMS STM32_SPI_SPI1_TX_DMA_STREAM, STM32_SPI_SPI1_RX_DMA_STREAM
#define STM32_SPI_SPI1_IRQ_PRIORITY 10
#define STM32_SPI_SPI1_RX_DMA_CHAN 3
#define STM32_SPI_SPI1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 2)
#define STM32_SPI_SPI1_TX_DMA_CHAN 3
#define STM32_SPI_SPI1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 5)
#define STM32_SPI_SPI2_DMA_PRIORITY 1
#define STM32_SPI_SPI2_DMA_STREAMS STM32_SPI_SPI2_TX_DMA_STREAM, STM32_SPI_SPI2_RX_DMA_STREAM
#define STM32_SPI_SPI2_IRQ_PRIORITY 10
#define STM32_SPI_SPI2_RX_DMA_CHAN 9
#define STM32_SPI_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 1)
#define STM32_SPI_SPI2_TX_DMA_CHAN 0
#define STM32_SPI_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
#define STM32_SPI_SPI3_DMA_PRIORITY 1
#define STM32_SPI_SPI3_DMA_STREAMS STM32_SPI_SPI3_TX_DMA_STREAM, STM32_SPI_SPI3_RX_DMA_STREAM
#define STM32_SPI_SPI3_IRQ_PRIORITY 10
#define STM32_SPI_SPI3_RX_DMA_CHAN 0
#define STM32_SPI_SPI3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2)
#define STM32_SPI_SPI3_TX_DMA_CHAN 0
#define STM32_SPI_SPI3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
#define STM32_SPI_SPI4_DMA_PRIORITY 1
#define STM32_SPI_SPI4_IRQ_PRIORITY 10
#define STM32_SPI_SPI5_DMA_PRIORITY 1
#define STM32_SPI_SPI5_DMA_STREAMS STM32_SPI_SPI5_TX_DMA_STREAM, STM32_SPI_SPI5_RX_DMA_STREAM
#define STM32_SPI_SPI5_IRQ_PRIORITY 10
#define STM32_SPI_SPI5_RX_DMA_CHAN 2
#define STM32_SPI_SPI5_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 3)
#define STM32_SPI_SPI5_TX_DMA_CHAN 7
#define STM32_SPI_SPI5_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 6)
#define STM32_SPI_SPI6_DMA_PRIORITY 1
#define STM32_SPI_SPI6_IRQ_PRIORITY 10
#define STM32_SPI_USE_SPI1 TRUE
#define STM32_SPI_USE_SPI2 TRUE
#define STM32_SPI_USE_SPI3 TRUE
#define STM32_SPI_USE_SPI4 FALSE
#define STM32_SPI_USE_SPI5 TRUE
#define STM32_SPI_USE_SPI6 FALSE
#define STM32_SRAM2_NOCACHE FALSE
#define STM32_ST_IRQ_PRIORITY 8
#define STM32_ST_OVERRIDE_ALARMS 1
#define STM32_ST_TIM STM32_TIM2
#define STM32_ST_USE_SYSTICK FALSE
#define STM32_ST_USE_TIM1 FALSE
#define STM32_ST_USE_TIM10 FALSE
#define STM32_ST_USE_TIM11 FALSE
#define STM32_ST_USE_TIM12 FALSE
#define STM32_ST_USE_TIM13 FALSE
#define STM32_ST_USE_TIM14 FALSE
#define STM32_ST_USE_TIM15 FALSE
#define STM32_ST_USE_TIM16 FALSE
#define STM32_ST_USE_TIM17 FALSE
#define STM32_ST_USE_TIM2 TRUE
#define STM32_ST_USE_TIM21 FALSE
#define STM32_ST_USE_TIM22 FALSE
#define STM32_ST_USE_TIM3 FALSE
#define STM32_ST_USE_TIM4 FALSE
#define STM32_ST_USE_TIM5 FALSE
#define STM32_ST_USE_TIM8 FALSE
#define STM32_ST_USE_TIM9 FALSE
#define STM32_ST_USE_TIMER 2
#define STM32_SW STM32_SW_PLL
#define STM32_SW_HSE (1 << 0)
#define STM32_SW_HSI (0 << 0)
#define STM32_SW_MASK (3 << 0)
#define STM32_SW_PLL (2 << 0)
#define STM32_SYSCLK STM32_PLL_P_CLKOUT
#define STM32_SYSCLK_MAX 216000000
#define STM32_SYSTICK_SUPPRESS_ISR 
#define STM32_TIM1 ((stm32_tim_t *)TIM1_BASE)
#define STM32_TIM10 ((stm32_tim_t *)TIM10_BASE)
#define STM32_TIM10_CHANNELS 1
#define STM32_TIM10_IS_32BITS FALSE
#define STM32_TIM10_SUPPRESS_ISR 
#define STM32_TIM11 ((stm32_tim_t *)TIM11_BASE)
#define STM32_TIM11_CHANNELS 1
#define STM32_TIM11_IS_32BITS FALSE
#define STM32_TIM11_SUPPRESS_ISR 
#define STM32_TIM12 ((stm32_tim_t *)TIM12_BASE)
#define STM32_TIM12_CHANNELS 2
#define STM32_TIM12_IS_32BITS FALSE
#define STM32_TIM12_IS_USED 
#define STM32_TIM12_SUPPRESS_ISR 
#define STM32_TIM13 ((stm32_tim_t *)TIM13_BASE)
#define STM32_TIM13_CHANNELS 1
#define STM32_TIM13_IS_32BITS FALSE
#define STM32_TIM13_SUPPRESS_ISR 
#define STM32_TIM14 ((stm32_tim_t *)TIM14_BASE)
#define STM32_TIM14_CHANNELS 1
#define STM32_TIM14_IS_32BITS FALSE
#define STM32_TIM14_IS_USED 
#define STM32_TIM14_SUPPRESS_ISR 
#define STM32_TIM15 ((stm32_tim_t *)TIM15_BASE)
#define STM32_TIM16 ((stm32_tim_t *)TIM16_BASE)
#define STM32_TIM16_OR_TI1_RMP(n) ((n) << 6)
#define STM32_TIM16_OR_TI1_RMP_MASK (3U << 6)
#define STM32_TIM17 ((stm32_tim_t *)TIM17_BASE)
#define STM32_TIM18 ((stm32_tim_t *)TIM18_BASE)
#define STM32_TIM19 ((stm32_tim_t *)TIM19_BASE)
#define STM32_TIM1_BRK_TIM9_HANDLER VectorA0
#define STM32_TIM1_BRK_TIM9_NUMBER 24
#define STM32_TIM1_CC_HANDLER VectorAC
#define STM32_TIM1_CC_NUMBER 27
#define STM32_TIM1_CHANNELS 6
#define STM32_TIM1_IS_32BITS FALSE
#define STM32_TIM1_IS_USED 
#define STM32_TIM1_SUPPRESS_ISR 
#define STM32_TIM1_TRGCO_TIM11_HANDLER VectorA8
#define STM32_TIM1_TRGCO_TIM11_NUMBER 26
#define STM32_TIM1_UP_TIM10_HANDLER VectorA4
#define STM32_TIM1_UP_TIM10_NUMBER 25
#define STM32_TIM2 ((stm32_tim_t *)TIM2_BASE)
#define STM32_TIM20 ((stm32_tim_t *)TIM20_BASE)
#define STM32_TIM21 ((stm32_tim_t *)TIM21_BASE)
#define STM32_TIM22 ((stm32_tim_t *)TIM22_BASE)
#define STM32_TIM2_CHANNELS 4
#define STM32_TIM2_HANDLER VectorB0
#define STM32_TIM2_IS_32BITS TRUE
#define STM32_TIM2_IS_USED 
#define STM32_TIM2_NUMBER 28
#define STM32_TIM2_SUPPRESS_ISR 
#define STM32_TIM3 ((stm32_tim_t *)TIM3_BASE)
#define STM32_TIM3_CHANNELS 4
#define STM32_TIM3_HANDLER VectorB4
#define STM32_TIM3_IS_32BITS FALSE
#define STM32_TIM3_NUMBER 29
#define STM32_TIM3_SUPPRESS_ISR 
#define STM32_TIM4 ((stm32_tim_t *)TIM4_BASE)
#define STM32_TIM4_CHANNELS 4
#define STM32_TIM4_HANDLER VectorB8
#define STM32_TIM4_IS_32BITS FALSE
#define STM32_TIM4_IS_USED 
#define STM32_TIM4_NUMBER 30
#define STM32_TIM4_SUPPRESS_ISR 
#define STM32_TIM5 ((stm32_tim_t *)TIM5_BASE)
#define STM32_TIM5_CHANNELS 4
#define STM32_TIM5_HANDLER Vector108
#define STM32_TIM5_IS_32BITS TRUE
#define STM32_TIM5_NUMBER 50
#define STM32_TIM5_SUPPRESS_ISR 
#define STM32_TIM6 ((stm32_tim_t *)TIM6_BASE)
#define STM32_TIM6_CHANNELS 0
#define STM32_TIM6_HANDLER Vector118
#define STM32_TIM6_IS_32BITS FALSE
#define STM32_TIM6_NUMBER 54
#define STM32_TIM6_SUPPRESS_ISR 
#define STM32_TIM7 ((stm32_tim_t *)TIM7_BASE)
#define STM32_TIM7_CHANNELS 0
#define STM32_TIM7_HANDLER Vector11C
#define STM32_TIM7_IS_32BITS FALSE
#define STM32_TIM7_NUMBER 55
#define STM32_TIM7_SUPPRESS_ISR 
#define STM32_TIM8 ((stm32_tim_t *)TIM8_BASE)
#define STM32_TIM8_BRK_TIM12_HANDLER VectorEC
#define STM32_TIM8_BRK_TIM12_NUMBER 43
#define STM32_TIM8_CC_HANDLER VectorF8
#define STM32_TIM8_CC_NUMBER 46
#define STM32_TIM8_CHANNELS 6
#define STM32_TIM8_IS_32BITS FALSE
#define STM32_TIM8_SUPPRESS_ISR 
#define STM32_TIM8_TRGCO_TIM14_HANDLER VectorF4
#define STM32_TIM8_TRGCO_TIM14_NUMBER 45
#define STM32_TIM8_UP_TIM13_HANDLER VectorF0
#define STM32_TIM8_UP_TIM13_NUMBER 44
#define STM32_TIM9 ((stm32_tim_t *)TIM9_BASE)
#define STM32_TIM9_CHANNELS 2
#define STM32_TIM9_IS_32BITS FALSE
#define STM32_TIM9_SUPPRESS_ISR 
#define STM32_TIMCLK1 (STM32_PCLK1 * 2)
#define STM32_TIMCLK2 (STM32_PCLK2 * 2)
#define STM32_TIMINGR_PRESC(n) ((n) << 28)
#define STM32_TIMINGR_PRESC_MASK (15U << 28)
#define STM32_TIMINGR_SCLDEL(n) ((n) << 20)
#define STM32_TIMINGR_SCLDEL_MASK (15U << 20)
#define STM32_TIMINGR_SCLH(n) ((n) << 8)
#define STM32_TIMINGR_SCLH_MASK (255U << 8)
#define STM32_TIMINGR_SCLL(n) ((n) << 0)
#define STM32_TIMINGR_SCLL_MASK (255U << 0)
#define STM32_TIMINGR_SDADEL(n) ((n) << 16)
#define STM32_TIMINGR_SDADEL_MASK (15U << 16)
#define STM32_TIMPRE_ENABLE FALSE
#define STM32_TIMPRE_HCLK (1 << 24)
#define STM32_TIMPRE_MASK (1 << 24)
#define STM32_TIMPRE_PCLK (0 << 24)
#define STM32_TIM_BDTR_AOE (1U << 14)
#define STM32_TIM_BDTR_BK2E (1U << 24)
#define STM32_TIM_BDTR_BK2F(n) ((n) << 20)
#define STM32_TIM_BDTR_BK2F_MASK (15U << 20)
#define STM32_TIM_BDTR_BK2P (1U << 25)
#define STM32_TIM_BDTR_BKE (1U << 12)
#define STM32_TIM_BDTR_BKF(n) ((n) << 16)
#define STM32_TIM_BDTR_BKF_MASK (15U << 16)
#define STM32_TIM_BDTR_BKP (1U << 13)
#define STM32_TIM_BDTR_DTG(n) ((n) << 0)
#define STM32_TIM_BDTR_DTG_MASK (255U << 0)
#define STM32_TIM_BDTR_LOCK(n) ((n) << 8)
#define STM32_TIM_BDTR_LOCK_MASK (3U << 8)
#define STM32_TIM_BDTR_MOE (1U << 15)
#define STM32_TIM_BDTR_OSSI (1U << 10)
#define STM32_TIM_BDTR_OSSR (1U << 11)
#define STM32_TIM_CCER_CC1E (1U << 0)
#define STM32_TIM_CCER_CC1NE (1U << 2)
#define STM32_TIM_CCER_CC1NP (1U << 3)
#define STM32_TIM_CCER_CC1P (1U << 1)
#define STM32_TIM_CCER_CC2E (1U << 4)
#define STM32_TIM_CCER_CC2NE (1U << 6)
#define STM32_TIM_CCER_CC2NP (1U << 7)
#define STM32_TIM_CCER_CC2P (1U << 5)
#define STM32_TIM_CCER_CC3E (1U << 8)
#define STM32_TIM_CCER_CC3NE (1U << 10)
#define STM32_TIM_CCER_CC3NP (1U << 11)
#define STM32_TIM_CCER_CC3P (1U << 9)
#define STM32_TIM_CCER_CC4E (1U << 12)
#define STM32_TIM_CCER_CC4NE (1U << 14)
#define STM32_TIM_CCER_CC4NP (1U << 15)
#define STM32_TIM_CCER_CC4P (1U << 13)
#define STM32_TIM_CCER_CC5E (1U << 16)
#define STM32_TIM_CCER_CC5P (1U << 17)
#define STM32_TIM_CCER_CC6E (1U << 20)
#define STM32_TIM_CCER_CC6P (1U << 21)
#define STM32_TIM_CCMR1_CC1S(n) ((n) << 0)
#define STM32_TIM_CCMR1_CC1S_MASK (3U << 0)
#define STM32_TIM_CCMR1_CC2S(n) ((n) << 8)
#define STM32_TIM_CCMR1_CC2S_MASK (3U << 8)
#define STM32_TIM_CCMR1_IC1F(n) ((n) << 4)
#define STM32_TIM_CCMR1_IC1F_MASK (15U << 4)
#define STM32_TIM_CCMR1_IC1PSC(n) ((n) << 2)
#define STM32_TIM_CCMR1_IC1PSC_MASK (3U << 2)
#define STM32_TIM_CCMR1_IC2F(n) ((n) << 12)
#define STM32_TIM_CCMR1_IC2F_MASK (15U << 12)
#define STM32_TIM_CCMR1_IC2PSC(n) ((n) << 10)
#define STM32_TIM_CCMR1_IC2PSC_MASK (3U << 10)
#define STM32_TIM_CCMR1_OC1CE (1U << 7)
#define STM32_TIM_CCMR1_OC1FE (1U << 2)
#define STM32_TIM_CCMR1_OC1M(n) ((((n) & 7) << 4) | (((n) >> 3) << 16))
#define STM32_TIM_CCMR1_OC1M_MASK ((7U << 4) | (1U << 16))
#define STM32_TIM_CCMR1_OC1PE (1U << 3)
#define STM32_TIM_CCMR1_OC2CE (1U << 15)
#define STM32_TIM_CCMR1_OC2FE (1U << 10)
#define STM32_TIM_CCMR1_OC2M(n) ((((n) & 7) << 12) | (((n) >> 3) << 24))
#define STM32_TIM_CCMR1_OC2M_MASK ((7U << 12) | (1U << 24))
#define STM32_TIM_CCMR1_OC2PE (1U << 11)
#define STM32_TIM_CCMR2_CC3S(n) ((n) << 0)
#define STM32_TIM_CCMR2_CC3S_MASK (3U << 0)
#define STM32_TIM_CCMR2_CC4S(n) ((n) << 8)
#define STM32_TIM_CCMR2_CC4S_MASK (3U << 8)
#define STM32_TIM_CCMR2_IC3F(n) ((n) << 4)
#define STM32_TIM_CCMR2_IC3F_MASK (15U << 4)
#define STM32_TIM_CCMR2_IC3PSC(n) ((n) << 2)
#define STM32_TIM_CCMR2_IC3PSC_MASK (3U << 2)
#define STM32_TIM_CCMR2_IC4F(n) ((n) << 12)
#define STM32_TIM_CCMR2_IC4F_MASK (15U << 12)
#define STM32_TIM_CCMR2_IC4PSC(n) ((n) << 10)
#define STM32_TIM_CCMR2_IC4PSC_MASK (3U << 10)
#define STM32_TIM_CCMR2_OC3CE (1U << 7)
#define STM32_TIM_CCMR2_OC3FE (1U << 2)
#define STM32_TIM_CCMR2_OC3M(n) ((((n) & 7) << 4) | (((n) >> 3) << 16))
#define STM32_TIM_CCMR2_OC3M_MASK ((7U << 4) | (1U << 16))
#define STM32_TIM_CCMR2_OC3PE (1U << 3)
#define STM32_TIM_CCMR2_OC4CE (1U << 15)
#define STM32_TIM_CCMR2_OC4FE (1U << 10)
#define STM32_TIM_CCMR2_OC4M(n) ((((n) & 7) << 12) | (((n) >> 3) << 24))
#define STM32_TIM_CCMR2_OC4M_MASK ((7U << 12) | (1U << 24))
#define STM32_TIM_CCMR2_OC4PE (1U << 11)
#define STM32_TIM_CCMR3_OC5CE (1U << 7)
#define STM32_TIM_CCMR3_OC5FE (1U << 2)
#define STM32_TIM_CCMR3_OC5M(n) ((((n) & 7) << 4) | (((n) >> 2) << 16))
#define STM32_TIM_CCMR3_OC5M_MASK ((7U << 4) | (1U << 16))
#define STM32_TIM_CCMR3_OC5PE (1U << 3)
#define STM32_TIM_CCMR3_OC6CE (1U << 15)
#define STM32_TIM_CCMR3_OC6FE (1U << 10)
#define STM32_TIM_CCMR3_OC6M(n) ((((n) & 7) << 12) | (((n) >> 2) << 24))
#define STM32_TIM_CCMR3_OC6M_MASK ((7U << 12) | (1U << 24))
#define STM32_TIM_CCMR3_OC6PE (1U << 11)
#define STM32_TIM_CNT_UIFCPY (1U << 31)
#define STM32_TIM_CR1_ARPE (1U << 7)
#define STM32_TIM_CR1_CEN (1U << 0)
#define STM32_TIM_CR1_CKD(n) ((n) << 8)
#define STM32_TIM_CR1_CKD_MASK (3U << 8)
#define STM32_TIM_CR1_CMS(n) ((n) << 5)
#define STM32_TIM_CR1_CMS_MASK (3U << 5)
#define STM32_TIM_CR1_DIR (1U << 4)
#define STM32_TIM_CR1_OPM (1U << 3)
#define STM32_TIM_CR1_UDIS (1U << 1)
#define STM32_TIM_CR1_UIFREMAP (1U << 11)
#define STM32_TIM_CR1_URS (1U << 2)
#define STM32_TIM_CR2_CCDS (1U << 3)
#define STM32_TIM_CR2_CCPC (1U << 0)
#define STM32_TIM_CR2_CCUS (1U << 2)
#define STM32_TIM_CR2_MMS(n) ((n) << 4)
#define STM32_TIM_CR2_MMS2(n) ((n) << 20)
#define STM32_TIM_CR2_MMS2_MASK (15U << 20)
#define STM32_TIM_CR2_MMS_MASK (7U << 4)
#define STM32_TIM_CR2_OIS1 (1U << 8)
#define STM32_TIM_CR2_OIS1N (1U << 9)
#define STM32_TIM_CR2_OIS2 (1U << 10)
#define STM32_TIM_CR2_OIS2N (1U << 11)
#define STM32_TIM_CR2_OIS3 (1U << 12)
#define STM32_TIM_CR2_OIS3N (1U << 13)
#define STM32_TIM_CR2_OIS4 (1U << 14)
#define STM32_TIM_CR2_OIS5 (1U << 16)
#define STM32_TIM_CR2_OIS6 (1U << 18)
#define STM32_TIM_CR2_TI1S (1U << 7)
#define STM32_TIM_DCR_DBA(n) ((n) << 0)
#define STM32_TIM_DCR_DBA_MASK (31U << 0)
#define STM32_TIM_DCR_DBL(n) ((n) << 8)
#define STM32_TIM_DCR_DBL_MASK (31U << 8)
#define STM32_TIM_DIER_BIE (1U << 7)
#define STM32_TIM_DIER_CC1DE (1U << 9)
#define STM32_TIM_DIER_CC1IE (1U << 1)
#define STM32_TIM_DIER_CC2DE (1U << 10)
#define STM32_TIM_DIER_CC2IE (1U << 2)
#define STM32_TIM_DIER_CC3DE (1U << 11)
#define STM32_TIM_DIER_CC3IE (1U << 3)
#define STM32_TIM_DIER_CC4DE (1U << 12)
#define STM32_TIM_DIER_CC4IE (1U << 4)
#define STM32_TIM_DIER_COMDE (1U << 13)
#define STM32_TIM_DIER_COMIE (1U << 5)
#define STM32_TIM_DIER_IRQ_MASK (STM32_TIM_DIER_UIE | STM32_TIM_DIER_CC1IE | STM32_TIM_DIER_CC2IE | STM32_TIM_DIER_CC3IE | STM32_TIM_DIER_CC4IE | STM32_TIM_DIER_COMIE | STM32_TIM_DIER_TIE | STM32_TIM_DIER_BIE)
#define STM32_TIM_DIER_TDE (1U << 14)
#define STM32_TIM_DIER_TIE (1U << 6)
#define STM32_TIM_DIER_UDE (1U << 8)
#define STM32_TIM_DIER_UIE (1U << 0)
#define STM32_TIM_EGR_B2G (1U << 8)
#define STM32_TIM_EGR_BG (1U << 7)
#define STM32_TIM_EGR_CC1G (1U << 1)
#define STM32_TIM_EGR_CC2G (1U << 2)
#define STM32_TIM_EGR_CC3G (1U << 3)
#define STM32_TIM_EGR_CC4G (1U << 4)
#define STM32_TIM_EGR_COMG (1U << 5)
#define STM32_TIM_EGR_TG (1U << 6)
#define STM32_TIM_EGR_UG (1U << 0)
#define STM32_TIM_H 
#define STM32_TIM_MAX_CHANNELS 6
#define STM32_TIM_OR_ETR_RMP(n) ((n) << 0)
#define STM32_TIM_OR_ETR_RMP_MASK (15U << 0)
#define STM32_TIM_SMCR_ECE (1U << 14)
#define STM32_TIM_SMCR_ETF(n) ((n) << 8)
#define STM32_TIM_SMCR_ETF_MASK (15U << 8)
#define STM32_TIM_SMCR_ETP (1U << 15)
#define STM32_TIM_SMCR_ETPS(n) ((n) << 12)
#define STM32_TIM_SMCR_ETPS_MASK (3U << 12)
#define STM32_TIM_SMCR_MSM (1U << 7)
#define STM32_TIM_SMCR_OCCS (1U << 3)
#define STM32_TIM_SMCR_SMS(n) ((((n) & 7) << 0) | (((n) >> 3) << 16))
#define STM32_TIM_SMCR_SMS_MASK ((7U << 0) | (1U << 16))
#define STM32_TIM_SMCR_TS(n) ((n) << 4)
#define STM32_TIM_SMCR_TS_MASK (7U << 4)
#define STM32_TIM_SR_B2IF (1U << 8)
#define STM32_TIM_SR_BIF (1U << 7)
#define STM32_TIM_SR_CC1IF (1U << 1)
#define STM32_TIM_SR_CC1OF (1U << 9)
#define STM32_TIM_SR_CC2IF (1U << 2)
#define STM32_TIM_SR_CC2OF (1U << 10)
#define STM32_TIM_SR_CC3IF (1U << 3)
#define STM32_TIM_SR_CC3OF (1U << 11)
#define STM32_TIM_SR_CC4IF (1U << 4)
#define STM32_TIM_SR_CC4OF (1U << 12)
#define STM32_TIM_SR_CC5IF (1U << 16)
#define STM32_TIM_SR_CC6IF (1U << 17)
#define STM32_TIM_SR_COMIF (1U << 5)
#define STM32_TIM_SR_TIF (1U << 6)
#define STM32_TIM_SR_UIF (1U << 0)
#define STM32_TIM_TIM1_UP_DMA_CHAN 6
#define STM32_TIM_TIM1_UP_DMA_STREAM STM32_DMA_STREAM_ID(2, 5)
#define STM32_TIM_TIM4_UP_DMA_CHAN 2
#define STM32_TIM_TIM4_UP_DMA_STREAM STM32_DMA_STREAM_ID(1, 6)
#define STM32_UART4CLK STM32_PCLK1
#define STM32_UART4SEL STM32_UART4SEL_PCLK1
#define STM32_UART4SEL_HSI (2 << 6)
#define STM32_UART4SEL_LSE (3 << 6)
#define STM32_UART4SEL_MASK (3 << 6)
#define STM32_UART4SEL_PCLK1 (0 << 6)
#define STM32_UART4SEL_SYSCLK (1 << 6)
#define STM32_UART4_HANDLER Vector110
#define STM32_UART4_IS_USED 
#define STM32_UART4_NUMBER 52
#define STM32_UART4_RX_DMA_CHN 0x00000400
#define STM32_UART4_RX_DMA_CONFIG false, 0, 0
#define STM32_UART4_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 2)
#define STM32_UART4_SUPPRESS_ISR 
#define STM32_UART4_TX_DMA_CHN 0x00040000
#define STM32_UART4_TX_DMA_CONFIG false, 0, 0
#define STM32_UART4_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 4)
#define STM32_UART5CLK STM32_PCLK1
#define STM32_UART5SEL STM32_UART5SEL_PCLK1
#define STM32_UART5SEL_HSI (2 << 8)
#define STM32_UART5SEL_LSE (3 << 8)
#define STM32_UART5SEL_MASK (3 << 8)
#define STM32_UART5SEL_PCLK1 (0 << 8)
#define STM32_UART5SEL_SYSCLK (1 << 8)
#define STM32_UART5_HANDLER Vector114
#define STM32_UART5_IS_USED 
#define STM32_UART5_NUMBER 53
#define STM32_UART5_RX_DMA_CHN 0x00000004
#define STM32_UART5_RX_DMA_CONFIG true, STM32_UART_UART5_RX_DMA_STREAM, STM32_UART_UART5_RX_DMA_CHAN
#define STM32_UART5_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 0)
#define STM32_UART5_SUPPRESS_ISR 
#define STM32_UART5_TX_DMA_CHN 0x40000000
#define STM32_UART5_TX_DMA_CONFIG true, STM32_UART_UART5_TX_DMA_STREAM, STM32_UART_UART5_TX_DMA_CHAN
#define STM32_UART5_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 7)
#define STM32_UART7CLK STM32_PCLK1
#define STM32_UART7SEL STM32_UART7SEL_PCLK1
#define STM32_UART7SEL_HSI (2 << 12)
#define STM32_UART7SEL_LSE (3 << 12)
#define STM32_UART7SEL_MASK (3 << 12)
#define STM32_UART7SEL_PCLK1 (0 << 12)
#define STM32_UART7SEL_SYSCLK (1 << 12)
#define STM32_UART7_HANDLER Vector188
#define STM32_UART7_IS_USED 
#define STM32_UART7_NUMBER 82
#define STM32_UART7_RX_DMA_CHN 0x00005000
#define STM32_UART7_RX_DMA_CONFIG false, 0, 0
#define STM32_UART7_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 3)
#define STM32_UART7_SUPPRESS_ISR 
#define STM32_UART7_TX_DMA_CHN 0x00000050
#define STM32_UART7_TX_DMA_CONFIG false, 0, 0
#define STM32_UART7_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 1)
#define STM32_UART8CLK STM32_PCLK1
#define STM32_UART8SEL STM32_UART8SEL_PCLK1
#define STM32_UART8SEL_HSI (2 << 14)
#define STM32_UART8SEL_LSE (3 << 14)
#define STM32_UART8SEL_MASK (3 << 14)
#define STM32_UART8SEL_PCLK1 (0 << 14)
#define STM32_UART8SEL_SYSCLK (1 << 14)
#define STM32_UART8_HANDLER Vector18C
#define STM32_UART8_IS_USED 
#define STM32_UART8_NUMBER 83
#define STM32_UART8_RX_DMA_CHN 0x05000000
#define STM32_UART8_RX_DMA_CONFIG false, 0, 0
#define STM32_UART8_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 6)
#define STM32_UART8_SUPPRESS_ISR 
#define STM32_UART8_TX_DMA_CHN 0x00000005
#define STM32_UART8_TX_DMA_CONFIG false, 0, 0
#define STM32_UART8_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 0)
#define STM32_UART_DMA_ERROR_HOOK(uartp) STM32_DMA_ERROR_HOOK(uartp)
#define STM32_UART_UART4_DMA_PRIORITY 0
#define STM32_UART_UART5_DMA_PRIORITY 0
#define STM32_UART_UART5_RX_DMA_CHAN 4
#define STM32_UART_UART5_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0)
#define STM32_UART_UART5_TX_DMA_CHAN 4
#define STM32_UART_UART5_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7)
#define STM32_UART_USART1_DMA_PRIORITY 0
#define STM32_UART_USART2_DMA_PRIORITY 0
#define STM32_UART_USART3_DMA_PRIORITY 0
#define STM32_UART_USART6_DMA_PRIORITY 0
#define STM32_UART_USART6_RX_DMA_CHAN 5
#define STM32_UART_USART6_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 1)
#define STM32_UART_USART6_TX_DMA_CHAN 5
#define STM32_UART_USART6_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7)
#define STM32_USART1CLK STM32_PCLK2
#define STM32_USART1SEL STM32_USART1SEL_PCLK2
#define STM32_USART1SEL_HSI (2 << 0)
#define STM32_USART1SEL_LSE (3 << 0)
#define STM32_USART1SEL_MASK (3 << 0)
#define STM32_USART1SEL_PCLK2 (0 << 0)
#define STM32_USART1SEL_SYSCLK (1 << 0)
#define STM32_USART1_HANDLER VectorD4
#define STM32_USART1_IS_USED 
#define STM32_USART1_NUMBER 37
#define STM32_USART1_RX_DMA_CHN 0x00400400
#define STM32_USART1_RX_DMA_CONFIG false, 0, 0
#define STM32_USART1_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 2) | STM32_DMA_STREAM_ID_MSK(2, 5))
#define STM32_USART1_SUPPRESS_ISR 
#define STM32_USART1_TX_DMA_CHN 0x40000000
#define STM32_USART1_TX_DMA_CONFIG false, 0, 0
#define STM32_USART1_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(2, 7)
#define STM32_USART2CLK STM32_PCLK1
#define STM32_USART2SEL STM32_USART2SEL_PCLK1
#define STM32_USART2SEL_HSI (2 << 2)
#define STM32_USART2SEL_LSE (3 << 2)
#define STM32_USART2SEL_MASK (3 << 2)
#define STM32_USART2SEL_PCLK1 (0 << 2)
#define STM32_USART2SEL_SYSCLK (1 << 2)
#define STM32_USART2_HANDLER VectorD8
#define STM32_USART2_IS_USED 
#define STM32_USART2_NUMBER 38
#define STM32_USART2_RX_DMA_CHN 0x00400000
#define STM32_USART2_RX_DMA_CONFIG false, 0, 0
#define STM32_USART2_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 5)
#define STM32_USART2_SUPPRESS_ISR 
#define STM32_USART2_TX_DMA_CHN 0x04000000
#define STM32_USART2_TX_DMA_CONFIG false, 0, 0
#define STM32_USART2_TX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 6)
#define STM32_USART3CLK STM32_PCLK1
#define STM32_USART3SEL STM32_USART3SEL_PCLK1
#define STM32_USART3SEL_HSI (2 << 4)
#define STM32_USART3SEL_LSE (3 << 4)
#define STM32_USART3SEL_MASK (3 << 4)
#define STM32_USART3SEL_PCLK1 (0 << 4)
#define STM32_USART3SEL_SYSCLK (1 << 4)
#define STM32_USART3_HANDLER VectorDC
#define STM32_USART3_IS_USED 
#define STM32_USART3_NUMBER 39
#define STM32_USART3_RX_DMA_CHN 0x00000040
#define STM32_USART3_RX_DMA_CONFIG false, 0, 0
#define STM32_USART3_RX_DMA_MSK STM32_DMA_STREAM_ID_MSK(1, 1)
#define STM32_USART3_SUPPRESS_ISR 
#define STM32_USART3_TX_DMA_CHN 0x00074000
#define STM32_USART3_TX_DMA_CONFIG false, 0, 0
#define STM32_USART3_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(1, 3) | STM32_DMA_STREAM_ID_MSK(1, 4))
#define STM32_USART6CLK STM32_PCLK2
#define STM32_USART6SEL STM32_USART6SEL_PCLK2
#define STM32_USART6SEL_HSI (2 << 10)
#define STM32_USART6SEL_LSE (3 << 10)
#define STM32_USART6SEL_MASK (3 << 10)
#define STM32_USART6SEL_PCLK2 (0 << 10)
#define STM32_USART6SEL_SYSCLK (1 << 10)
#define STM32_USART6_HANDLER Vector15C
#define STM32_USART6_IS_USED 
#define STM32_USART6_NUMBER 71
#define STM32_USART6_RX_DMA_CHN 0x00000550
#define STM32_USART6_RX_DMA_CONFIG true, STM32_UART_USART6_RX_DMA_STREAM, STM32_UART_USART6_RX_DMA_CHAN
#define STM32_USART6_RX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 1) | STM32_DMA_STREAM_ID_MSK(2, 2))
#define STM32_USART6_SUPPRESS_ISR 
#define STM32_USART6_TX_DMA_CHN 0x55000000
#define STM32_USART6_TX_DMA_CONFIG true, STM32_UART_USART6_TX_DMA_STREAM, STM32_UART_USART6_TX_DMA_CHAN
#define STM32_USART6_TX_DMA_MSK (STM32_DMA_STREAM_ID_MSK(2, 6) | STM32_DMA_STREAM_ID_MSK(2, 7))
#define STM32_USART_H 
#define STM32_USBCLK STM32_PLL48CLK
#define STM32_USB_HOST_WAKEUP_DURATION 2
#define STM32_USB_OTG1_IRQ_PRIORITY 14
#define STM32_USB_OTG1_RX_FIFO_SIZE 512
#define STM32_USB_OTG2_IRQ_PRIORITY 14
#define STM32_USB_OTG2_RX_FIFO_SIZE 1024
#define STM32_USB_OTGFIFO_FILL_BASEPRI 0
#define STM32_USB_OTG_THREAD_PRIO LOWPRIO
#define STM32_USB_OTG_THREAD_STACK_SIZE 128
#define STM32_USB_USE_OTG1 TRUE
#define STM32_USB_USE_OTG2 FALSE
#define STM32_USE_USB_OTG2_HS TRUE
#define STM32_VDD 330U
#define STM32_VOS STM32_VOS_SCALE1
#define STM32_VOS_SCALE1 (PWR_CR1_VOS_1 | PWR_CR1_VOS_0)
#define STM32_VOS_SCALE2 (PWR_CR1_VOS_1)
#define STM32_VOS_SCALE3 (PWR_CR1_VOS_0)
#define STM32_WDG_USE_IWDG FALSE
#define STM_OK MSG_OK
#define STM_RESET MSG_RESET
#define STM_TIMEOUT MSG_TIMEOUT
#define STORAGE_FLASH_RETRIES 5
#define STORAGE_NUM_AREAS 18
#define STORAGE_THD_WA_SIZE 1024
#define STR(x) #x
#define STRCACHE_M 2
#define STRCACHE_N 53
#define STREAM1_VAL stream_the_raw_distance_to_the_last_return
#define STREAM2_VAL stream_the_signal_strength_last_return
#define STREAM3_VAL stream_the_raw_distance_to_the_first_return
#define STREAM4_VAL stream_the_signal_strength_first_return
#define STREAM5_VAL stream_the_level_of_background_noise
#define STREAM_MUX 8
#define STREAM_OFFSET 0
#define STR_VALUE(x) #x
#define STUFF_MASK 0x20
#define ST_LLD_NUM_ALARMS STM32_ST_OVERRIDE_ALARMS
#define SUI_MAX_CELL_READ 4
#define SUMD_FRAME_MAXLEN 40
#define SUMD_HEADER_ID 0xA8
#define SUMD_HEADER_LENGTH 3
#define SUMD_ID_FAILSAFE 0x81
#define SUMD_ID_SUMD 0x01
#define SUMD_ID_SUMH 0x00
#define SUMD_MAX_CHANNELS 32
#define SUMD_RANGE_MAX 4096.0f
#define SUMD_RANGE_MIN 0.0f
#define SUMD_SCALE_FACTOR ((SUMD_TARGET_MAX - SUMD_TARGET_MIN) / (SUMD_RANGE_MAX - SUMD_RANGE_MIN))
#define SUMD_SCALE_OFFSET (int)(SUMD_TARGET_MIN - (SUMD_SCALE_FACTOR * SUMD_RANGE_MIN + 0.5f))
#define SUMD_TARGET_MAX 2000.0f
#define SUMD_TARGET_MIN 1000.0f
#define SUPER_SIMPLE_RADIUS 1000
#define SURFACE_TRACKING_TIMEOUT_MS 1000
#define SV_PARAM_BAROALT (1 << 3)
#define SV_PARAM_ESTEVAL (1 << 5)
#define SV_PARAM_ESTLAT (1 << 0)
#define SV_PARAM_ESTLON (1 << 7)
#define SV_PARAM_ESTNVEL (1 << 6)
#define SV_PARAM_GEOALT (1 << 7)
#define SV_PARAM_LATLON (1 << 0)
#define SV_PARAM_NIC (1 << 1)
#define SV_PARAM_REPORT (1 << 3)
#define SV_PARAM_SURF_GS (1 << 5)
#define SV_PARAM_SURF_HEAD (1 << 4)
#define SV_PARAM_SURV (1 << 4)
#define SV_PARAM_TOA_EPOS (1 << 3)
#define SV_PARAM_TOA_POS (1 << 2)
#define SV_PARAM_TOA_VEL (1 << 1)
#define SV_PARAM_VEL (1 << 6)
#define SV_PARAM_VRATE (1 << 2)
#define SV_RES_ALT 0.015625
#define SV_RES_HEAD 1.40625
#define SV_RES_LATLON 180.0 / 8388608.0
#define SV_RES_VEL 0.125
#define SWAP_BYTES_IN_WORD(w) (((w) & 0xff) << 8) | (((w) & 0xff00) >> 8)
#define SWITCH_DEBOUNCE_TIME_MS 200
#define SYMBOL(n) AP_OSD_AbstractScreen::symbols_lookup_table[n]
#define SYM_AH 70
#define SYM_AH_CENTER 41
#define SYM_AH_CENTER_LINE_LEFT 39
#define SYM_AH_CENTER_LINE_RIGHT 40
#define SYM_AH_H_COUNT 36
#define SYM_AH_H_START 35
#define SYM_AH_V_COUNT 38
#define SYM_AH_V_START 37
#define SYM_ALT_FT 5
#define SYM_ALT_M 4
#define SYM_AMP 9
#define SYM_ANT 96
#define SYM_ARMED 56
#define SYM_ARROW_COUNT 34
#define SYM_ARROW_LEFT 98
#define SYM_ARROW_RIGHT 97
#define SYM_ARROW_START 33
#define SYM_ASPD 18
#define SYM_BATT_FULL 6
#define SYM_BATT_UNKNOWN 100
#define SYM_CLK 72
#define SYM_DB 93
#define SYM_DBM 94
#define SYM_DEGR 15
#define SYM_DEGREES_C 52
#define SYM_DEGREES_F 53
#define SYM_DIG_OFS_1 0x90
#define SYM_DIG_OFS_2 0xA0
#define SYM_DISARMED 57
#define SYM_DIST 67
#define SYM_DOWN 50
#define SYM_DOWN_DOWN 51
#define SYM_DPS 103
#define SYM_EFF 69
#define SYM_FENCE_DISABLED 76
#define SYM_FENCE_ENABLED 75
#define SYM_FLAP 106
#define SYM_FLY 68
#define SYM_FS 12
#define SYM_FT 2
#define SYM_FTMIN 25
#define SYM_FTSEC 26
#define SYM_G 99
#define SYM_GPS_LAT 54
#define SYM_GPS_LONG 55
#define SYM_GSPD 19
#define SYM_HDOP_L 29
#define SYM_HDOP_R 30
#define SYM_HEADING 104
#define SYM_HEADING_DIVIDED_LINE 46
#define SYM_HEADING_E 44
#define SYM_HEADING_LINE 47
#define SYM_HEADING_N 42
#define SYM_HEADING_S 43
#define SYM_HEADING_W 45
#define SYM_HOME 31
#define SYM_KILO 73
#define SYM_KM 1
#define SYM_KMH 13
#define SYM_KN 65
#define SYM_LQ 78
#define SYM_M 0
#define SYM_MAH 10
#define SYM_MI 3
#define SYM_MPH 14
#define SYM_MS 11
#define SYM_MW 71
#define SYM_NM 66
#define SYM_PCNT 16
#define SYM_PITCH 102
#define SYM_PTCH0 61
#define SYM_PTCHDWN 63
#define SYM_PTCHUP 62
#define SYM_RADIUS 105
#define SYM_RNGFD 77
#define SYM_ROLL 101
#define SYM_ROLL0 58
#define SYM_ROLLL 60
#define SYM_ROLLR 59
#define SYM_RPM 17
#define SYM_RSSI 7
#define SYM_SAT_L 27
#define SYM_SAT_R 28
#define SYM_SIDEBAR_A 81
#define SYM_SIDEBAR_B 82
#define SYM_SIDEBAR_C 83
#define SYM_SIDEBAR_D 84
#define SYM_SIDEBAR_E 85
#define SYM_SIDEBAR_F 86
#define SYM_SIDEBAR_G 87
#define SYM_SIDEBAR_H 88
#define SYM_SIDEBAR_I 89
#define SYM_SIDEBAR_J 90
#define SYM_SIDEBAR_L_ARROW 80
#define SYM_SIDEBAR_R_ARROW 79
#define SYM_SNR 95
#define SYM_TERALT 74
#define SYM_UP 49
#define SYM_UP_UP 48
#define SYM_VOLT 8
#define SYM_VSPD 21
#define SYM_WATT 91
#define SYM_WH 92
#define SYM_WIND 32
#define SYM_WPDIR 23
#define SYM_WPDST 24
#define SYM_WPNO 22
#define SYM_WSPD 20
#define SYM_XERR 64
#define SYNC_BYTE 0xFA
#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
#define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)
#define SYSCFG_CBR_CLL SYSCFG_CBR_CLL_Msk
#define SYSCFG_CBR_CLL_Msk (0x1UL << SYSCFG_CBR_CLL_Pos)
#define SYSCFG_CBR_CLL_Pos (0U)
#define SYSCFG_CBR_PVDL SYSCFG_CBR_PVDL_Msk
#define SYSCFG_CBR_PVDL_Msk (0x1UL << SYSCFG_CBR_PVDL_Pos)
#define SYSCFG_CBR_PVDL_Pos (2U)
#define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk
#define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)
#define SYSCFG_CMPCR_CMP_PD_Pos (0U)
#define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk
#define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos)
#define SYSCFG_CMPCR_READY_Pos (8U)
#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk
#define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)
#define SYSCFG_EXTICR1_EXTI0_PA 0x0000U
#define SYSCFG_EXTICR1_EXTI0_PB 0x0001U
#define SYSCFG_EXTICR1_EXTI0_PC 0x0002U
#define SYSCFG_EXTICR1_EXTI0_PD 0x0003U
#define SYSCFG_EXTICR1_EXTI0_PE 0x0004U
#define SYSCFG_EXTICR1_EXTI0_PF 0x0005U
#define SYSCFG_EXTICR1_EXTI0_PG 0x0006U
#define SYSCFG_EXTICR1_EXTI0_PH 0x0007U
#define SYSCFG_EXTICR1_EXTI0_PI 0x0008U
#define SYSCFG_EXTICR1_EXTI0_PJ 0x0009U
#define SYSCFG_EXTICR1_EXTI0_PK 0x000AU
#define SYSCFG_EXTICR1_EXTI0_Pos (0U)
#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk
#define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)
#define SYSCFG_EXTICR1_EXTI1_PA 0x0000U
#define SYSCFG_EXTICR1_EXTI1_PB 0x0010U
#define SYSCFG_EXTICR1_EXTI1_PC 0x0020U
#define SYSCFG_EXTICR1_EXTI1_PD 0x0030U
#define SYSCFG_EXTICR1_EXTI1_PE 0x0040U
#define SYSCFG_EXTICR1_EXTI1_PF 0x0050U
#define SYSCFG_EXTICR1_EXTI1_PG 0x0060U
#define SYSCFG_EXTICR1_EXTI1_PH 0x0070U
#define SYSCFG_EXTICR1_EXTI1_PI 0x0080U
#define SYSCFG_EXTICR1_EXTI1_PJ 0x0090U
#define SYSCFG_EXTICR1_EXTI1_PK 0x00A0U
#define SYSCFG_EXTICR1_EXTI1_Pos (4U)
#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk
#define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)
#define SYSCFG_EXTICR1_EXTI2_PA 0x0000U
#define SYSCFG_EXTICR1_EXTI2_PB 0x0100U
#define SYSCFG_EXTICR1_EXTI2_PC 0x0200U
#define SYSCFG_EXTICR1_EXTI2_PD 0x0300U
#define SYSCFG_EXTICR1_EXTI2_PE 0x0400U
#define SYSCFG_EXTICR1_EXTI2_PF 0x0500U
#define SYSCFG_EXTICR1_EXTI2_PG 0x0600U
#define SYSCFG_EXTICR1_EXTI2_PH 0x0700U
#define SYSCFG_EXTICR1_EXTI2_PI 0x0800U
#define SYSCFG_EXTICR1_EXTI2_PJ 0x0900U
#define SYSCFG_EXTICR1_EXTI2_PK 0x0A00U
#define SYSCFG_EXTICR1_EXTI2_Pos (8U)
#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk
#define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)
#define SYSCFG_EXTICR1_EXTI3_PA 0x0000U
#define SYSCFG_EXTICR1_EXTI3_PB 0x1000U
#define SYSCFG_EXTICR1_EXTI3_PC 0x2000U
#define SYSCFG_EXTICR1_EXTI3_PD 0x3000U
#define SYSCFG_EXTICR1_EXTI3_PE 0x4000U
#define SYSCFG_EXTICR1_EXTI3_PF 0x5000U
#define SYSCFG_EXTICR1_EXTI3_PG 0x6000U
#define SYSCFG_EXTICR1_EXTI3_PH 0x7000U
#define SYSCFG_EXTICR1_EXTI3_PI 0x8000U
#define SYSCFG_EXTICR1_EXTI3_PJ 0x9000U
#define SYSCFG_EXTICR1_EXTI3_PK 0xA000U
#define SYSCFG_EXTICR1_EXTI3_Pos (12U)
#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk
#define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)
#define SYSCFG_EXTICR2_EXTI4_PA 0x0000U
#define SYSCFG_EXTICR2_EXTI4_PB 0x0001U
#define SYSCFG_EXTICR2_EXTI4_PC 0x0002U
#define SYSCFG_EXTICR2_EXTI4_PD 0x0003U
#define SYSCFG_EXTICR2_EXTI4_PE 0x0004U
#define SYSCFG_EXTICR2_EXTI4_PF 0x0005U
#define SYSCFG_EXTICR2_EXTI4_PG 0x0006U
#define SYSCFG_EXTICR2_EXTI4_PH 0x0007U
#define SYSCFG_EXTICR2_EXTI4_PI 0x0008U
#define SYSCFG_EXTICR2_EXTI4_PJ 0x0009U
#define SYSCFG_EXTICR2_EXTI4_PK 0x000AU
#define SYSCFG_EXTICR2_EXTI4_Pos (0U)
#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk
#define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)
#define SYSCFG_EXTICR2_EXTI5_PA 0x0000U
#define SYSCFG_EXTICR2_EXTI5_PB 0x0010U
#define SYSCFG_EXTICR2_EXTI5_PC 0x0020U
#define SYSCFG_EXTICR2_EXTI5_PD 0x0030U
#define SYSCFG_EXTICR2_EXTI5_PE 0x0040U
#define SYSCFG_EXTICR2_EXTI5_PF 0x0050U
#define SYSCFG_EXTICR2_EXTI5_PG 0x0060U
#define SYSCFG_EXTICR2_EXTI5_PH 0x0070U
#define SYSCFG_EXTICR2_EXTI5_PI 0x0080U
#define SYSCFG_EXTICR2_EXTI5_PJ 0x0090U
#define SYSCFG_EXTICR2_EXTI5_PK 0x00A0U
#define SYSCFG_EXTICR2_EXTI5_Pos (4U)
#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk
#define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)
#define SYSCFG_EXTICR2_EXTI6_PA 0x0000U
#define SYSCFG_EXTICR2_EXTI6_PB 0x0100U
#define SYSCFG_EXTICR2_EXTI6_PC 0x0200U
#define SYSCFG_EXTICR2_EXTI6_PD 0x0300U
#define SYSCFG_EXTICR2_EXTI6_PE 0x0400U
#define SYSCFG_EXTICR2_EXTI6_PF 0x0500U
#define SYSCFG_EXTICR2_EXTI6_PG 0x0600U
#define SYSCFG_EXTICR2_EXTI6_PH 0x0700U
#define SYSCFG_EXTICR2_EXTI6_PI 0x0800U
#define SYSCFG_EXTICR2_EXTI6_PJ 0x0900U
#define SYSCFG_EXTICR2_EXTI6_PK 0x0A00U
#define SYSCFG_EXTICR2_EXTI6_Pos (8U)
#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk
#define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)
#define SYSCFG_EXTICR2_EXTI7_PA 0x0000U
#define SYSCFG_EXTICR2_EXTI7_PB 0x1000U
#define SYSCFG_EXTICR2_EXTI7_PC 0x2000U
#define SYSCFG_EXTICR2_EXTI7_PD 0x3000U
#define SYSCFG_EXTICR2_EXTI7_PE 0x4000U
#define SYSCFG_EXTICR2_EXTI7_PF 0x5000U
#define SYSCFG_EXTICR2_EXTI7_PG 0x6000U
#define SYSCFG_EXTICR2_EXTI7_PH 0x7000U
#define SYSCFG_EXTICR2_EXTI7_PI 0x8000U
#define SYSCFG_EXTICR2_EXTI7_PJ 0x9000U
#define SYSCFG_EXTICR2_EXTI7_PK 0xA000U
#define SYSCFG_EXTICR2_EXTI7_Pos (12U)
#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk
#define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)
#define SYSCFG_EXTICR3_EXTI10_PA 0x0000U
#define SYSCFG_EXTICR3_EXTI10_PB 0x0100U
#define SYSCFG_EXTICR3_EXTI10_PC 0x0200U
#define SYSCFG_EXTICR3_EXTI10_PD 0x0300U
#define SYSCFG_EXTICR3_EXTI10_PE 0x0400U
#define SYSCFG_EXTICR3_EXTI10_PF 0x0500U
#define SYSCFG_EXTICR3_EXTI10_PG 0x0600U
#define SYSCFG_EXTICR3_EXTI10_PH 0x0700U
#define SYSCFG_EXTICR3_EXTI10_PI 0x0800U
#define SYSCFG_EXTICR3_EXTI10_PJ 0x0900U
#define SYSCFG_EXTICR3_EXTI10_Pos (8U)
#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk
#define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)
#define SYSCFG_EXTICR3_EXTI11_PA 0x0000U
#define SYSCFG_EXTICR3_EXTI11_PB 0x1000U
#define SYSCFG_EXTICR3_EXTI11_PC 0x2000U
#define SYSCFG_EXTICR3_EXTI11_PD 0x3000U
#define SYSCFG_EXTICR3_EXTI11_PE 0x4000U
#define SYSCFG_EXTICR3_EXTI11_PF 0x5000U
#define SYSCFG_EXTICR3_EXTI11_PG 0x6000U
#define SYSCFG_EXTICR3_EXTI11_PH 0x7000U
#define SYSCFG_EXTICR3_EXTI11_PI 0x8000U
#define SYSCFG_EXTICR3_EXTI11_PJ 0x9000U
#define SYSCFG_EXTICR3_EXTI11_Pos (12U)
#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk
#define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)
#define SYSCFG_EXTICR3_EXTI8_PA 0x0000U
#define SYSCFG_EXTICR3_EXTI8_PB 0x0001U
#define SYSCFG_EXTICR3_EXTI8_PC 0x0002U
#define SYSCFG_EXTICR3_EXTI8_PD 0x0003U
#define SYSCFG_EXTICR3_EXTI8_PE 0x0004U
#define SYSCFG_EXTICR3_EXTI8_PF 0x0005U
#define SYSCFG_EXTICR3_EXTI8_PG 0x0006U
#define SYSCFG_EXTICR3_EXTI8_PH 0x0007U
#define SYSCFG_EXTICR3_EXTI8_PI 0x0008U
#define SYSCFG_EXTICR3_EXTI8_PJ 0x0009U
#define SYSCFG_EXTICR3_EXTI8_Pos (0U)
#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk
#define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)
#define SYSCFG_EXTICR3_EXTI9_PA 0x0000U
#define SYSCFG_EXTICR3_EXTI9_PB 0x0010U
#define SYSCFG_EXTICR3_EXTI9_PC 0x0020U
#define SYSCFG_EXTICR3_EXTI9_PD 0x0030U
#define SYSCFG_EXTICR3_EXTI9_PE 0x0040U
#define SYSCFG_EXTICR3_EXTI9_PF 0x0050U
#define SYSCFG_EXTICR3_EXTI9_PG 0x0060U
#define SYSCFG_EXTICR3_EXTI9_PH 0x0070U
#define SYSCFG_EXTICR3_EXTI9_PI 0x0080U
#define SYSCFG_EXTICR3_EXTI9_PJ 0x0090U
#define SYSCFG_EXTICR3_EXTI9_Pos (4U)
#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk
#define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)
#define SYSCFG_EXTICR4_EXTI12_PA 0x0000U
#define SYSCFG_EXTICR4_EXTI12_PB 0x0001U
#define SYSCFG_EXTICR4_EXTI12_PC 0x0002U
#define SYSCFG_EXTICR4_EXTI12_PD 0x0003U
#define SYSCFG_EXTICR4_EXTI12_PE 0x0004U
#define SYSCFG_EXTICR4_EXTI12_PF 0x0005U
#define SYSCFG_EXTICR4_EXTI12_PG 0x0006U
#define SYSCFG_EXTICR4_EXTI12_PH 0x0007U
#define SYSCFG_EXTICR4_EXTI12_PI 0x0008U
#define SYSCFG_EXTICR4_EXTI12_PJ 0x0009U
#define SYSCFG_EXTICR4_EXTI12_Pos (0U)
#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk
#define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)
#define SYSCFG_EXTICR4_EXTI13_PA 0x0000U
#define SYSCFG_EXTICR4_EXTI13_PB 0x0010U
#define SYSCFG_EXTICR4_EXTI13_PC 0x0020U
#define SYSCFG_EXTICR4_EXTI13_PD 0x0030U
#define SYSCFG_EXTICR4_EXTI13_PE 0x0040U
#define SYSCFG_EXTICR4_EXTI13_PF 0x0050U
#define SYSCFG_EXTICR4_EXTI13_PG 0x0060U
#define SYSCFG_EXTICR4_EXTI13_PH 0x0070U
#define SYSCFG_EXTICR4_EXTI13_PI 0x0080U
#define SYSCFG_EXTICR4_EXTI13_PJ 0x0090U
#define SYSCFG_EXTICR4_EXTI13_Pos (4U)
#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk
#define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)
#define SYSCFG_EXTICR4_EXTI14_PA 0x0000U
#define SYSCFG_EXTICR4_EXTI14_PB 0x0100U
#define SYSCFG_EXTICR4_EXTI14_PC 0x0200U
#define SYSCFG_EXTICR4_EXTI14_PD 0x0300U
#define SYSCFG_EXTICR4_EXTI14_PE 0x0400U
#define SYSCFG_EXTICR4_EXTI14_PF 0x0500U
#define SYSCFG_EXTICR4_EXTI14_PG 0x0600U
#define SYSCFG_EXTICR4_EXTI14_PH 0x0700U
#define SYSCFG_EXTICR4_EXTI14_PI 0x0800U
#define SYSCFG_EXTICR4_EXTI14_PJ 0x0900U
#define SYSCFG_EXTICR4_EXTI14_Pos (8U)
#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk
#define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)
#define SYSCFG_EXTICR4_EXTI15_PA 0x0000U
#define SYSCFG_EXTICR4_EXTI15_PB 0x1000U
#define SYSCFG_EXTICR4_EXTI15_PC 0x2000U
#define SYSCFG_EXTICR4_EXTI15_PD 0x3000U
#define SYSCFG_EXTICR4_EXTI15_PE 0x4000U
#define SYSCFG_EXTICR4_EXTI15_PF 0x5000U
#define SYSCFG_EXTICR4_EXTI15_PG 0x6000U
#define SYSCFG_EXTICR4_EXTI15_PH 0x7000U
#define SYSCFG_EXTICR4_EXTI15_PI 0x8000U
#define SYSCFG_EXTICR4_EXTI15_PJ 0x9000U
#define SYSCFG_EXTICR4_EXTI15_Pos (12U)
#define SYSCFG_MEMRMP_MEM_BOOT SYSCFG_MEMRMP_MEM_BOOT_Msk
#define SYSCFG_MEMRMP_MEM_BOOT_Msk (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)
#define SYSCFG_MEMRMP_MEM_BOOT_Pos (0U)
#define SYSCFG_MEMRMP_SWP_FB SYSCFG_MEMRMP_SWP_FB_Msk
#define SYSCFG_MEMRMP_SWP_FB_Msk (0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)
#define SYSCFG_MEMRMP_SWP_FB_Pos (8U)
#define SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk
#define SYSCFG_MEMRMP_SWP_FMC_0 (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
#define SYSCFG_MEMRMP_SWP_FMC_1 (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
#define SYSCFG_MEMRMP_SWP_FMC_Msk (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
#define SYSCFG_MEMRMP_SWP_FMC_Pos (10U)
#define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk
#define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)
#define SYSCFG_PMC_ADC1DC2_Pos (16U)
#define SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk
#define SYSCFG_PMC_ADC2DC2_Msk (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)
#define SYSCFG_PMC_ADC2DC2_Pos (17U)
#define SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk
#define SYSCFG_PMC_ADC3DC2_Msk (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)
#define SYSCFG_PMC_ADC3DC2_Pos (18U)
#define SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk
#define SYSCFG_PMC_ADCxDC2_Msk (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)
#define SYSCFG_PMC_ADCxDC2_Pos (16U)
#define SYSCFG_PMC_I2C1_FMP SYSCFG_PMC_I2C1_FMP_Msk
#define SYSCFG_PMC_I2C1_FMP_Msk (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)
#define SYSCFG_PMC_I2C1_FMP_Pos (0U)
#define SYSCFG_PMC_I2C2_FMP SYSCFG_PMC_I2C2_FMP_Msk
#define SYSCFG_PMC_I2C2_FMP_Msk (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)
#define SYSCFG_PMC_I2C2_FMP_Pos (1U)
#define SYSCFG_PMC_I2C3_FMP SYSCFG_PMC_I2C3_FMP_Msk
#define SYSCFG_PMC_I2C3_FMP_Msk (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)
#define SYSCFG_PMC_I2C3_FMP_Pos (2U)
#define SYSCFG_PMC_I2C4_FMP SYSCFG_PMC_I2C4_FMP_Msk
#define SYSCFG_PMC_I2C4_FMP_Msk (0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)
#define SYSCFG_PMC_I2C4_FMP_Pos (3U)
#define SYSCFG_PMC_I2C_PB6_FMP SYSCFG_PMC_I2C_PB6_FMP_Msk
#define SYSCFG_PMC_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)
#define SYSCFG_PMC_I2C_PB6_FMP_Pos (4U)
#define SYSCFG_PMC_I2C_PB7_FMP SYSCFG_PMC_I2C_PB7_FMP_Msk
#define SYSCFG_PMC_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)
#define SYSCFG_PMC_I2C_PB7_FMP_Pos (5U)
#define SYSCFG_PMC_I2C_PB8_FMP SYSCFG_PMC_I2C_PB8_FMP_Msk
#define SYSCFG_PMC_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)
#define SYSCFG_PMC_I2C_PB8_FMP_Pos (6U)
#define SYSCFG_PMC_I2C_PB9_FMP SYSCFG_PMC_I2C_PB9_FMP_Msk
#define SYSCFG_PMC_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)
#define SYSCFG_PMC_I2C_PB9_FMP_Pos (7U)
#define SYSCFG_PMC_MII_RMII_SEL SYSCFG_PMC_MII_RMII_SEL_Msk
#define SYSCFG_PMC_MII_RMII_SEL_Msk (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)
#define SYSCFG_PMC_MII_RMII_SEL_Pos (23U)
#define SYSDEBUG(a) 
#define SYSTEM_ID_DELAY 1.0f
#define SYS_ARCH_DEC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var -= val; SYS_ARCH_UNPROTECT(old_level); } while(0)
#define SYS_ARCH_DECL_PROTECT(lev) sys_prot_t lev
#define SYS_ARCH_GET(var,ret) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); ret = var; SYS_ARCH_UNPROTECT(old_level); } while(0)
#define SYS_ARCH_INC(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var += val; SYS_ARCH_UNPROTECT(old_level); } while(0)
#define SYS_ARCH_LOCKED(code) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); code; SYS_ARCH_UNPROTECT(old_level); } while(0)
#define SYS_ARCH_PROTECT(lev) lev = sys_arch_protect()
#define SYS_ARCH_SET(var,val) do { SYS_ARCH_DECL_PROTECT(old_level); SYS_ARCH_PROTECT(old_level); var = val; SYS_ARCH_UNPROTECT(old_level); } while(0)
#define SYS_ARCH_TIMEOUT 0xffffffffUL
#define SYS_ARCH_UNPROTECT(lev) sys_arch_unprotect(lev)
#define SYS_DEBUG LWIP_DBG_OFF
#define SYS_LIGHTWEIGHT_PROT (NO_SYS==0)
#define SYS_MBOX_EMPTY SYS_ARCH_TIMEOUT
#define SYS_MBOX_NULL NULL
#define SYS_SEM_NULL NULL
#define SYS_STATS 0
#define SYS_STATS_DEC(x) 
#define SYS_STATS_DISPLAY() 
#define SYS_STATS_INC(x) 
#define SYS_STATS_INC_USED(x) 
#define SYS_TIMEOUTS_SLEEPTIME_INFINITE 0xFFFFFFFF
#define SZINT ((int)sizeof(lua_Integer))
#define SZT_F PRIuPTR
#define S_BLKSIZE 1024
#define S_ENFMT 0002000
#define S_IEXEC 0000100
#define S_IFBLK _IFBLK
#define S_IFCHR _IFCHR
#define S_IFDIR _IFDIR
#define S_IFIFO _IFIFO
#define S_IFLNK _IFLNK
#define S_IFMT _IFMT
#define S_IFREG _IFREG
#define S_IFSOCK _IFSOCK
#define S_IREAD 0000400
#define S_IRGRP 0000040
#define S_IROTH 0000004
#define S_IRUSR 0000400
#define S_IRWXG (S_IRGRP | S_IWGRP | S_IXGRP)
#define S_IRWXO (S_IROTH | S_IWOTH | S_IXOTH)
#define S_IRWXU (S_IRUSR | S_IWUSR | S_IXUSR)
#define S_ISBLK(m) (((m)&_IFMT) == _IFBLK)
#define S_ISCHR(m) (((m)&_IFMT) == _IFCHR)
#define S_ISDIR(m) (((m)&_IFMT) == _IFDIR)
#define S_ISFIFO(m) (((m)&_IFMT) == _IFIFO)
#define S_ISGID 0002000
#define S_ISLNK(m) (((m)&_IFMT) == _IFLNK)
#define S_ISREG(m) (((m)&_IFMT) == _IFREG)
#define S_ISSOCK(m) (((m)&_IFMT) == _IFSOCK)
#define S_ISUID 0004000
#define S_ISVTX 0001000
#define S_IWGRP 0000020
#define S_IWOTH 0000002
#define S_IWRITE 0000200
#define S_IWUSR 0000200
#define S_IXGRP 0000010
#define S_IXOTH 0000001
#define S_IXUSR 0000100
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
#define SysTick_CALIB_NOREF_Pos 31U
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
#define SysTick_CALIB_SKEW_Pos 30U
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
#define SysTick_CALIB_TENMS_Pos 0U
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
#define SysTick_CTRL_CLKSOURCE_Pos 2U
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
#define SysTick_CTRL_COUNTFLAG_Pos 16U
#define SysTick_CTRL_ENABLE_Msk (1UL )
#define SysTick_CTRL_ENABLE_Pos 0U
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
#define SysTick_CTRL_TICKINT_Pos 1U
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
#define SysTick_LOAD_RELOAD_Pos 0U
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
#define SysTick_VAL_CURRENT_Pos 0U
#define TABLE_SPACING_Q15 0x80
#define TABLE_SPACING_Q31 0x400000
#define TAB_L 4
#define TAB_R 1
#define TAB_RW (TAB_R | TAB_W)
#define TAB_W 2
#define TACK_RETRY_TIME_MS 5000
#define TANGENTIAL_ACCEL_SCALER 0.5f
#define TARGET_FLAG_FOUND 0x01
#define TARGET_FLAG_STRIKE_MASK 0xFC
#define TARGET_FLAG_USED 0x02
#define TARGET_H 
#define TCAL_DEBUG 0
#define TCPH_FLAGS(phdr) ((u8_t)((lwip_ntohs((phdr)->_hdrlen_rsvd_flags) & TCP_FLAGS)))
#define TCPH_FLAGS_SET(phdr,flags) (phdr)->_hdrlen_rsvd_flags = (((phdr)->_hdrlen_rsvd_flags & PP_HTONS(~TCP_FLAGS)) | lwip_htons(flags))
#define TCPH_HDRLEN(phdr) ((u16_t)(lwip_ntohs((phdr)->_hdrlen_rsvd_flags) >> 12))
#define TCPH_HDRLEN_BYTES(phdr) ((u8_t)(TCPH_HDRLEN(phdr) << 2))
#define TCPH_HDRLEN_FLAGS_SET(phdr,len,flags) (phdr)->_hdrlen_rsvd_flags = (u16_t)(lwip_htons((u16_t)((len) << 12) | (flags)))
#define TCPH_HDRLEN_SET(phdr,len) (phdr)->_hdrlen_rsvd_flags = lwip_htons(((len) << 12) | TCPH_FLAGS(phdr))
#define TCPH_SET_FLAG(phdr,flags) (phdr)->_hdrlen_rsvd_flags = ((phdr)->_hdrlen_rsvd_flags | lwip_htons(flags))
#define TCPH_UNSET_FLAG(phdr,flags) (phdr)->_hdrlen_rsvd_flags = ((phdr)->_hdrlen_rsvd_flags & ~lwip_htons(flags))
#define TCPIP_APIMSG_ACK(m) 
#define TCPIP_DEBUG LWIP_DBG_OFF
#define TCPIP_MBOX_FETCH(mbox,msg) tcpip_timeouts_mbox_fetch(mbox, msg)
#define TCPIP_MBOX_SIZE 0
#define TCPIP_MSG_VAR_ALLOC(name) API_VAR_ALLOC(struct tcpip_msg, MEMP_TCPIP_MSG_API, name, ERR_MEM)
#define TCPIP_MSG_VAR_DECLARE(name) API_VAR_DECLARE(struct tcpip_msg, name)
#define TCPIP_MSG_VAR_FREE(name) API_VAR_FREE(MEMP_TCPIP_MSG_API, name)
#define TCPIP_MSG_VAR_REF(name) API_VAR_REF(name)
#define TCPIP_THREAD_NAME "tcpip_thread"
#define TCPIP_THREAD_PRIO 1
#define TCPIP_THREAD_STACKSIZE 0
#define TCPWND16(x) (x)
#define TCPWNDSIZE_F U16_F
#define TCPWND_CHECK16(x) 
#define TCPWND_MAX 0xFFFFU
#define TCPWND_MIN16(x) x
#define TCP_ACK 0x10U
#define TCP_ALLFLAGS 0xffffU
#define TCP_BUILD_MSS_OPTION(mss) lwip_htonl(0x02040000 | ((mss) & 0xFFFF))
#define TCP_CALCULATE_EFF_SEND_MSS 1
#define TCP_CHECKSUM_ON_COPY (LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_TCP)
#define TCP_CHECKSUM_ON_COPY_SANITY_CHECK 0
#define TCP_CWND_DEBUG LWIP_DBG_OFF
#define TCP_CWR 0x80U
#define TCP_DATA_COPY(dst,src,len,seg) MEMCPY(dst, src, len)
#define TCP_DATA_COPY2(dst,src,len,chksum,chksum_swapped) MEMCPY(dst, src, len)
#define TCP_DEBUG LWIP_DBG_OFF
#define TCP_DEBUG_PCB_LISTS 0
#define TCP_DEFAULT_LISTEN_BACKLOG 0xff
#define TCP_ECE 0x40U
#define TCP_ENSURE_LOCAL_PORT_RANGE(port) ((u16_t)(((port) & (u16_t)~TCP_LOCAL_PORT_RANGE_START) + TCP_LOCAL_PORT_RANGE_START))
#define TCP_EVENT_ACCEPT(lpcb,pcb,arg,err,ret) do { if((lpcb)->accept != NULL) (ret) = (lpcb)->accept((arg),(pcb),(err)); else (ret) = ERR_ARG; } while (0)
#define TCP_EVENT_CLOSED(pcb,ret) do { if(((pcb)->recv != NULL)) { (ret) = (pcb)->recv((pcb)->callback_arg,(pcb),NULL,ERR_OK); } else { (ret) = ERR_OK; } } while (0)
#define TCP_EVENT_CONNECTED(pcb,err,ret) do { if((pcb)->connected != NULL) (ret) = (pcb)->connected((pcb)->callback_arg,(pcb),(err)); else (ret) = ERR_OK; } while (0)
#define TCP_EVENT_ERR(last_state,errf,arg,err) do { LWIP_UNUSED_ARG(last_state); if((errf) != NULL) (errf)((arg),(err)); } while (0)
#define TCP_EVENT_POLL(pcb,ret) do { if((pcb)->poll != NULL) (ret) = (pcb)->poll((pcb)->callback_arg,(pcb)); else (ret) = ERR_OK; } while (0)
#define TCP_EVENT_RECV(pcb,p,err,ret) do { if((pcb)->recv != NULL) { (ret) = (pcb)->recv((pcb)->callback_arg,(pcb),(p),(err)); } else { (ret) = tcp_recv_null(NULL, (pcb), (p), (err)); } } while (0)
#define TCP_EVENT_SENT(pcb,space,ret) do { if((pcb)->sent != NULL) (ret) = (pcb)->sent((pcb)->callback_arg,(pcb),(space)); else (ret) = ERR_OK; } while (0)
#define TCP_FAST_INTERVAL TCP_TMR_INTERVAL
#define TCP_FIN 0x01U
#define TCP_FIN_WAIT_TIMEOUT 20000
#define TCP_FLAGS 0x3fU
#define TCP_FR_DEBUG LWIP_DBG_OFF
#define TCP_HLEN 20
#define TCP_INPUT_DEBUG LWIP_DBG_OFF
#define TCP_KEEPALIVE 0x02
#define TCP_KEEPCNT 0x05
#define TCP_KEEPCNT_DEFAULT 9U
#define TCP_KEEPIDLE 0x03
#define TCP_KEEPIDLE_DEFAULT 7200000UL
#define TCP_KEEPINTVL 0x04
#define TCP_KEEPINTVL_DEFAULT 75000UL
#define TCP_KEEP_DUR(pcb) TCP_MAXIDLE
#define TCP_KEEP_INTVL(pcb) TCP_KEEPINTVL_DEFAULT
#define TCP_LISTEN_BACKLOG 1
#define TCP_LOCAL_PORT_RANGE_END 0xffff
#define TCP_LOCAL_PORT_RANGE_START 0xc000
#define TCP_MAXIDLE TCP_KEEPCNT_DEFAULT * TCP_KEEPINTVL_DEFAULT
#define TCP_MAXRTX 12
#define TCP_MAX_OPTION_BYTES 40
#define TCP_MSL 60000UL
#define TCP_MSS 1024
#define TCP_NODELAY 0x01
#define TCP_OOSEQ_MAX_BYTES 0
#define TCP_OOSEQ_MAX_PBUFS 0
#define TCP_OOSEQ_TIMEOUT 6U
#define TCP_OUTPUT_DEBUG LWIP_DBG_OFF
#define TCP_OVERSIZE TCP_MSS
#define TCP_OVERSIZE_CALC_LENGTH(length) ((length) + TCP_OVERSIZE)
#define TCP_OVERSIZE_DBGCHECK 0
#define TCP_PCB_COMMON(type) type *next; void *callback_arg; TCP_PCB_EXTARGS enum tcp_state state; u8_t prio; u16_t local_port
#define TCP_PCB_EXTARGS 
#define TCP_PCB_REMOVE_ACTIVE(pcb) do { tcp_pcb_remove(&tcp_active_pcbs, pcb); tcp_active_pcbs_changed = 1; } while (0)
#define TCP_PRIO_MAX 127
#define TCP_PRIO_MIN 1
#define TCP_PRIO_NORMAL 64
#define TCP_PSH 0x08U
#define TCP_QLEN_DEBUG LWIP_DBG_OFF
#define TCP_QUEUE_OOSEQ 1
#define TCP_RCV_SCALE 0
#define TCP_REG(pcbs,npcb) do { (npcb)->next = *pcbs; *(pcbs) = (npcb); tcp_timer_needed(); } while (0)
#define TCP_REG_ACTIVE(npcb) do { TCP_REG(&tcp_active_pcbs, npcb); tcp_active_pcbs_changed = 1; } while (0)
#define TCP_RMV(pcbs,npcb) do { if(*(pcbs) == (npcb)) { (*(pcbs)) = (*pcbs)->next; } else { struct tcp_pcb *tcp_tmp_pcb; for (tcp_tmp_pcb = *pcbs; tcp_tmp_pcb != NULL; tcp_tmp_pcb = tcp_tmp_pcb->next) { if(tcp_tmp_pcb->next == (npcb)) { tcp_tmp_pcb->next = (npcb)->next; break; } } } (npcb)->next = NULL; } while(0)
#define TCP_RMV_ACTIVE(npcb) do { TCP_RMV(&tcp_active_pcbs, npcb); tcp_active_pcbs_changed = 1; } while (0)
#define TCP_RST 0x04U
#define TCP_RST_DEBUG LWIP_DBG_OFF
#define TCP_RTO_DEBUG LWIP_DBG_OFF
#define TCP_SEQ_BETWEEN(a,b,c) (TCP_SEQ_GEQ(a,b) && TCP_SEQ_LEQ(a,c))
#define TCP_SEQ_GEQ(a,b) TCP_SEQ_LEQ(b,a)
#define TCP_SEQ_GT(a,b) TCP_SEQ_LT(b,a)
#define TCP_SEQ_LEQ(a,b) (!(TCP_SEQ_LT(b,a)))
#define TCP_SEQ_LT(a,b) (((u32_t)((u32_t)(a) - (u32_t)(b)) & 0x80000000u) != 0)
#define TCP_SLOW_INTERVAL (2*TCP_TMR_INTERVAL)
#define TCP_SNDLOWAT (TCP_SND_BUF/2)
#define TCP_SNDQUEUELEN_OVERFLOW (0xffffU-3)
#define TCP_SNDQUEUELOWAT LWIP_MAX(((TCP_SND_QUEUELEN)/2), 5)
#define TCP_SND_BUF 12000
#define TCP_SND_QUEUELEN (4 * TCP_SND_BUF/TCP_MSS)
#define TCP_STATE_IS_CLOSING(state) ((state) >= FIN_WAIT_1)
#define TCP_STATS 0
#define TCP_STATS_DISPLAY() 
#define TCP_STATS_INC(x) 
#define TCP_SYN 0x02U
#define TCP_SYNMAXRTX 4
#define TCP_SYN_RCVD_TIMEOUT 20000
#define TCP_TCPLEN(seg) ((seg)->len + (((TCPH_FLAGS((seg)->tcphdr) & (TCP_FIN | TCP_SYN)) != 0) ? 1U : 0U))
#define TCP_TMR_INTERVAL 250
#define TCP_TTL 255
#define TCP_URG 0x20U
#define TCP_WND 12000
#define TCP_WND_DEBUG LWIP_DBG_OFF
#define TCP_WND_INC(wnd,inc) do { if ((tcpwnd_size_t)(wnd + inc) >= wnd) { wnd = (tcpwnd_size_t)(wnd + inc); } else { wnd = (tcpwnd_size_t)-1; } } while(0)
#define TCP_WND_MAX(pcb) TCP_WND
#define TCP_WND_UPDATE_THRESHOLD LWIP_MIN((TCP_WND / 4), (TCP_MSS * 4))
#define TCP_WRITE_FLAG_COPY 0x01
#define TCP_WRITE_FLAG_MORE 0x02
#define TC_WIND_COMP 0.0025f
#define TELEMETRY_H 
#define TELEMETRY_RX_BUFFER_SIZE 19U
#define TELEM_IC_SAMPLE 16
#define TELEM_PAYLOAD_STATUS_CAPACITY 5
#define TELEM_TIME_SLOT_MAX 20
#define TELE_DEVICE_AIRSPEED (0x11)
#define TELE_DEVICE_ALPHA6 (0x24)
#define TELE_DEVICE_ALTITUDE (0x12)
#define TELE_DEVICE_ALT_ZERO (0x7B)
#define TELE_DEVICE_AMPS (0x03)
#define TELE_DEVICE_AS3X_LEGACYGAIN (0x1F)
#define TELE_DEVICE_AS6X_GAIN (0x1E)
#define TELE_DEVICE_ATTMAG (0x1B)
#define TELE_DEVICE_CROSSFIRE (0x62)
#define TELE_DEVICE_DIGITAL_AIR (0x36)
#define TELE_DEVICE_ESC (0x20)
#define TELE_DEVICE_EXTRF (0x66)
#define TELE_DEVICE_FLITECTRL (0x05)
#define TELE_DEVICE_FP_MAH (0x34)
#define TELE_DEVICE_FUEL (0x22)
#define TELE_DEVICE_GMETER (0x14)
#define TELE_DEVICE_GPS_BINARY (0x26)
#define TELE_DEVICE_GPS_LOC (0x16)
#define TELE_DEVICE_GPS_STATS (0x17)
#define TELE_DEVICE_GYRO (0x1A)
#define TELE_DEVICE_JETCAT (0x15)
#define TELE_DEVICE_JETCAT_2 (0x19)
#define TELE_DEVICE_LAPTIMER (0x0B)
#define TELE_DEVICE_LIPOMON (0x3A)
#define TELE_DEVICE_LIPOMON_14 (0x3F)
#define TELE_DEVICE_MAX (0x7F)
#define TELE_DEVICE_MAX_PROGRAM (0x70)
#define TELE_DEVICE_MULTICYLINDER (0x59)
#define TELE_DEVICE_NODATA (0x00)
#define TELE_DEVICE_PBOX (0x0A)
#define TELE_DEVICE_QOS (0x7F)
#define TELE_DEVICE_RPM (0x7E)
#define TELE_DEVICE_RSV_04 (0x04)
#define TELE_DEVICE_RSV_06 (0x06)
#define TELE_DEVICE_RSV_07 (0x07)
#define TELE_DEVICE_RSV_08 (0x08)
#define TELE_DEVICE_RSV_0E (0x0E)
#define TELE_DEVICE_RSV_0F (0x0F)
#define TELE_DEVICE_RSV_10 (0x10)
#define TELE_DEVICE_RSV_13 (0x13)
#define TELE_DEVICE_RSV_1D (0x1D)
#define TELE_DEVICE_RSV_21 (0x21)
#define TELE_DEVICE_RSV_23 (0x23)
#define TELE_DEVICE_RSV_25 (0x25)
#define TELE_DEVICE_RSV_27 (0x27)
#define TELE_DEVICE_RSV_28 (0x28)
#define TELE_DEVICE_RSV_29 (0x29)
#define TELE_DEVICE_RSV_2A (0x2A)
#define TELE_DEVICE_RSV_2B (0x2B)
#define TELE_DEVICE_RSV_2C (0x2C)
#define TELE_DEVICE_RSV_2D (0x2D)
#define TELE_DEVICE_RSV_2E (0x2E)
#define TELE_DEVICE_RSV_2F (0x2F)
#define TELE_DEVICE_RSV_33 (0x33)
#define TELE_DEVICE_RSV_35 (0x35)
#define TELE_DEVICE_RSV_37 (0x37)
#define TELE_DEVICE_RSV_39 (0x39)
#define TELE_DEVICE_RSV_3B (0x3B)
#define TELE_DEVICE_RSV_3C (0x3C)
#define TELE_DEVICE_RSV_3D (0x3D)
#define TELE_DEVICE_RSV_3E (0x3E)
#define TELE_DEVICE_RSV_41 (0x41)
#define TELE_DEVICE_RSV_43 (0x43)
#define TELE_DEVICE_RSV_44 (0x44)
#define TELE_DEVICE_RSV_45 (0x45)
#define TELE_DEVICE_RSV_46 (0x46)
#define TELE_DEVICE_RSV_47 (0x47)
#define TELE_DEVICE_RSV_48 (0x48)
#define TELE_DEVICE_RSV_49 (0x49)
#define TELE_DEVICE_RSV_4A (0x4A)
#define TELE_DEVICE_RSV_4B (0x4B)
#define TELE_DEVICE_RSV_4C (0x4C)
#define TELE_DEVICE_RSV_4D (0x4D)
#define TELE_DEVICE_RSV_4E (0x4E)
#define TELE_DEVICE_RSV_4F (0x4F)
#define TELE_DEVICE_RSV_51 (0x51)
#define TELE_DEVICE_RSV_53 (0x53)
#define TELE_DEVICE_RSV_55 (0x55)
#define TELE_DEVICE_RSV_57 (0x57)
#define TELE_DEVICE_RSV_58 (0x58)
#define TELE_DEVICE_RSV_5A (0x5A)
#define TELE_DEVICE_RSV_5B (0x5B)
#define TELE_DEVICE_RSV_5C (0x5C)
#define TELE_DEVICE_RSV_5D (0x5D)
#define TELE_DEVICE_RSV_5E (0x5E)
#define TELE_DEVICE_RSV_5F (0x5F)
#define TELE_DEVICE_RSV_63 (0x63)
#define TELE_DEVICE_RSV_64 (0x64)
#define TELE_DEVICE_RSV_65 (0x65)
#define TELE_DEVICE_RSV_67 (0x67)
#define TELE_DEVICE_RSV_68 (0x68)
#define TELE_DEVICE_RSV_69 (0x69)
#define TELE_DEVICE_RSV_6A (0x6A)
#define TELE_DEVICE_RSV_6C (0x6C)
#define TELE_DEVICE_RSV_6D (0x6D)
#define TELE_DEVICE_RSV_6E (0x6E)
#define TELE_DEVICE_RSV_6F (0x6F)
#define TELE_DEVICE_RSV_70 (0x70)
#define TELE_DEVICE_RSV_72 (0x72)
#define TELE_DEVICE_RSV_73 (0x73)
#define TELE_DEVICE_RSV_74 (0x74)
#define TELE_DEVICE_RSV_75 (0x75)
#define TELE_DEVICE_RSV_76 (0x76)
#define TELE_DEVICE_RSV_77 (0x77)
#define TELE_DEVICE_RSV_78 (0x78)
#define TELE_DEVICE_RSV_79 (0x79)
#define TELE_DEVICE_RSV_7A (0x7A)
#define TELE_DEVICE_RTC (0x7C)
#define TELE_DEVICE_RX_MAH (0x18)
#define TELE_DEVICE_SHORTRANGE (0x80)
#define TELE_DEVICE_SMARTBATT (0x42)
#define TELE_DEVICE_SMOKE_EL (0x61)
#define TELE_DEVICE_STRAIN (0x38)
#define TELE_DEVICE_TEMPERATURE (0x02)
#define TELE_DEVICE_TEXTGEN (0x0C)
#define TELE_DEVICE_TILT (0x1C)
#define TELE_DEVICE_USER_16SU (0x50)
#define TELE_DEVICE_USER_16SU32S (0x54)
#define TELE_DEVICE_USER_16SU32U (0x52)
#define TELE_DEVICE_USER_16U32SU (0x56)
#define TELE_DEVICE_VARIO_S (0x40)
#define TELE_DEVICE_VOLTAGE (0x01)
#define TELE_DEVICE_VSPEAK (0x60)
#define TELE_DEVICE_VTX (0x0D)
#define TELE_PBOX_ALARM_CAPACITY_1 (0x04)
#define TELE_PBOX_ALARM_CAPACITY_2 (0x08)
#define TELE_PBOX_ALARM_RESERVED_1 (0x40)
#define TELE_PBOX_ALARM_RESERVED_2 (0x80)
#define TELE_PBOX_ALARM_VOLTAGE_1 (0x01)
#define TELE_PBOX_ALARM_VOLTAGE_2 (0x02)
#define TELE_XRF_LINKSTATUS (0x71)
#define TEMPERATURE_LIMIT_C 120
#define TEMPERATURE_MASK ((1 << 11) - 1)
#define TEMPERATURE_SHIFT 5
#define TEMPSENSOR_CAL1_ADDR_CMSIS ((uint16_t*) (0x1FF0F44C))
#define TEMPSENSOR_CAL2_ADDR_CMSIS ((uint16_t*) (0x1FF0F44E))
#define TEMP_OUT_ADDR 0x2B
#define TEMP_RANGE_MIN 10
#define TEMP_REFERENCE 35.0
#define TERMACK 6
#define TERMREQ 5
#define TERRAIN_DEBUG 0
#define TERRAIN_ENABLE_DEFAULT 1
#define TERRAIN_GRID_BLOCK_CACHE_SIZE 12
#define TERRAIN_GRID_BLOCK_MUL_X 7
#define TERRAIN_GRID_BLOCK_MUL_Y 8
#define TERRAIN_GRID_BLOCK_SIZE_X (TERRAIN_GRID_MAVLINK_SIZE*TERRAIN_GRID_BLOCK_MUL_X)
#define TERRAIN_GRID_BLOCK_SIZE_Y (TERRAIN_GRID_MAVLINK_SIZE*TERRAIN_GRID_BLOCK_MUL_Y)
#define TERRAIN_GRID_BLOCK_SPACING_X ((TERRAIN_GRID_BLOCK_MUL_X-1)*TERRAIN_GRID_MAVLINK_SIZE)
#define TERRAIN_GRID_BLOCK_SPACING_Y ((TERRAIN_GRID_BLOCK_MUL_Y-1)*TERRAIN_GRID_MAVLINK_SIZE)
#define TERRAIN_GRID_FORMAT_VERSION 1
#define TERRAIN_GRID_MAVLINK_SIZE 4
#define TERRAIN_LATLON_EQUAL(v1,v2) (unsigned(labs((v1)-(v2))) <= unsigned(margin.get()*100))
#define TERRAIN_UNHEALTHY_OFFSET 13
#define TFMINIPLUS_ADDR_DEFAULT 0x10
#define TF_ACK_DELAY 0x01U
#define TF_ACK_NOW 0x02U
#define TF_BACKLOGPEND 0x0200U
#define TF_CLOSED (u8_t)0x10U
#define TF_CLOSEPEND 0x08U
#define TF_FIN 0x20U
#define TF_GOT_FIN (u8_t)0x20U
#define TF_INFR 0x04U
#define TF_NAGLEMEMERR 0x80U
#define TF_NODELAY 0x40U
#define TF_RESET (u8_t)0x08U
#define TF_RTO 0x0800U
#define TF_RXCLOSED 0x10U
#define TF_SEG_DATA_CHECKSUMMED (u8_t)0x04U
#define TF_SEG_OPTS_MSS (u8_t)0x01U
#define TF_SEG_OPTS_SACK_PERM (u8_t)0x10U
#define TF_SEG_OPTS_TS (u8_t)0x02U
#define TF_SEG_OPTS_WND_SCALE (u8_t)0x08U
#define THD_DESCRIPTOR(name,wbase,wend,prio,funcp,arg) { (name), (wbase), (wend), (prio), (funcp), (arg) }
#define THD_DESCRIPTOR_AFFINITY(name,wbase,wend,prio,funcp,arg,oip) { (name), (wbase), (wend), (prio), (funcp), (arg), (oip) }
#define THD_FUNCTION(tname,arg) PORT_THD_FUNCTION(tname, arg)
#define THD_WORKING_AREA(s,n) PORT_WORKING_AREA(s, n)
#define THD_WORKING_AREA_BASE(s) ((stkalign_t *)(s))
#define THD_WORKING_AREA_END(s) (THD_WORKING_AREA_BASE(s) + (sizeof (s) / sizeof (stkalign_t)))
#define THD_WORKING_AREA_SIZE(n) MEM_ALIGN_NEXT(sizeof(thread_t) + PORT_WA_SIZE(n), PORT_STACK_ALIGN)
#define THISFIRMWARE "ArduCopter V4.7.0-dev"
#define THISFIRMWARE "ArduRover V4.7.0-dev"
#define THISFIRMWARE "GCSDummy V3.1.4-dev"
#define THREADS_QUEUE_DECL(name) threads_queue_t name = __THREADS_QUEUE_DATA(name)
#define THROTTLE_POSITION_FACTOR 10
#define THROTTLE_POSITION_RESOLUTION 0.1
#define THROTTLE_ZERO_DEBOUNCE_TIME_MS 400
#define THROW_HIGH_SPEED 500.0f
#define THROW_VERTICAL_SPEED 50.0f
#define THRST_LIN_BAT_VOLT_MAX_DEFAULT 0.0f
#define THRST_LIN_BAT_VOLT_MIN_DEFAULT 0.0f
#define THRST_LIN_SPIN_MAX_DEFAULT 0.95f
#define THRST_LIN_SPIN_MIN_DEFAULT 0.15f
#define THRST_LIN_THST_EXPO_DEFAULT 0.65f
#define THRUST_LOSS_CHECK_ANGLE_DEVIATION_CD 1500
#define THRUST_LOSS_CHECK_MINIMUM_THROTTLE 0.9f
#define THRUST_LOSS_CHECK_TRIGGER_SEC 1
#define THR_BEHAVE_DISARM_ON_LAND_DETECT (1<<2)
#define THR_BEHAVE_FEEDBACK_FROM_MID_STICK (1<<0)
#define THR_BEHAVE_HIGH_THROTTLE_CANCELS_LAND (1<<1)
#define THR_DZ_DEFAULT 100
#define TICK_CYCLE 10
#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
#define TIM10 ((TIM_TypeDef *) TIM10_BASE)
#define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL)
#define TIM11 ((TIM_TypeDef *) TIM11_BASE)
#define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL)
#define TIM11_OR_TI1_RMP TIM11_OR_TI1_RMP_Msk
#define TIM11_OR_TI1_RMP_0 (0x1UL << TIM11_OR_TI1_RMP_Pos)
#define TIM11_OR_TI1_RMP_1 (0x2UL << TIM11_OR_TI1_RMP_Pos)
#define TIM11_OR_TI1_RMP_Msk (0x3UL << TIM11_OR_TI1_RMP_Pos)
#define TIM11_OR_TI1_RMP_Pos (0U)
#define TIM12 ((TIM_TypeDef *) TIM12_BASE)
#define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL)
#define TIM13 ((TIM_TypeDef *) TIM13_BASE)
#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)
#define TIM14 ((TIM_TypeDef *) TIM14_BASE)
#define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL)
#define TIM1_AF1_BKDF1BKE TIM1_AF1_BKDF1BKE_Msk
#define TIM1_AF1_BKDF1BKE_Msk (0x1UL << TIM1_AF1_BKDF1BKE_Pos)
#define TIM1_AF1_BKDF1BKE_Pos (8U)
#define TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk
#define TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos)
#define TIM1_AF1_BKINE_Pos (0U)
#define TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk
#define TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos)
#define TIM1_AF1_BKINP_Pos (9U)
#define TIM1_AF2_BK2DF1BKE TIM1_AF2_BK2DF1BKE_Msk
#define TIM1_AF2_BK2DF1BKE_Msk (0x1UL << TIM1_AF2_BK2DF1BKE_Pos)
#define TIM1_AF2_BK2DF1BKE_Pos (8U)
#define TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk
#define TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos)
#define TIM1_AF2_BK2INE_Pos (0U)
#define TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk
#define TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos)
#define TIM1_AF2_BK2INP_Pos (9U)
#define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL)
#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
#define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)
#define TIM2_OR_ITR1_RMP TIM2_OR_ITR1_RMP_Msk
#define TIM2_OR_ITR1_RMP_0 (0x1UL << TIM2_OR_ITR1_RMP_Pos)
#define TIM2_OR_ITR1_RMP_1 (0x2UL << TIM2_OR_ITR1_RMP_Pos)
#define TIM2_OR_ITR1_RMP_Msk (0x3UL << TIM2_OR_ITR1_RMP_Pos)
#define TIM2_OR_ITR1_RMP_Pos (10U)
#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
#define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)
#define TIM4 ((TIM_TypeDef *) TIM4_BASE)
#define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)
#define TIM5 ((TIM_TypeDef *) TIM5_BASE)
#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)
#define TIM5_OR_TI4_RMP TIM5_OR_TI4_RMP_Msk
#define TIM5_OR_TI4_RMP_0 (0x1UL << TIM5_OR_TI4_RMP_Pos)
#define TIM5_OR_TI4_RMP_1 (0x2UL << TIM5_OR_TI4_RMP_Pos)
#define TIM5_OR_TI4_RMP_Msk (0x3UL << TIM5_OR_TI4_RMP_Pos)
#define TIM5_OR_TI4_RMP_Pos (6U)
#define TIM6 ((TIM_TypeDef *) TIM6_BASE)
#define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)
#define TIM7 ((TIM_TypeDef *) TIM7_BASE)
#define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)
#define TIM8 ((TIM_TypeDef *) TIM8_BASE)
#define TIM8_AF1_BKDF1BKE TIM8_AF1_BKDF1BKE_Msk
#define TIM8_AF1_BKDF1BKE_Msk (0x1UL << TIM8_AF1_BKDF1BKE_Pos)
#define TIM8_AF1_BKDF1BKE_Pos (8U)
#define TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk
#define TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos)
#define TIM8_AF1_BKINE_Pos (0U)
#define TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk
#define TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos)
#define TIM8_AF1_BKINP_Pos (9U)
#define TIM8_AF2_BK2DF1BKE TIM8_AF2_BK2DF1BKE_Msk
#define TIM8_AF2_BK2DF1BKE_Msk (0x1UL << TIM8_AF2_BK2DF1BKE_Pos)
#define TIM8_AF2_BK2DF1BKE_Pos (8U)
#define TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk
#define TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos)
#define TIM8_AF2_BK2INE_Pos (0U)
#define TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk
#define TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos)
#define TIM8_AF2_BK2INP_Pos (9U)
#define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL)
#define TIM9 ((TIM_TypeDef *) TIM9_BASE)
#define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL)
#define TIMEOUT(f,a,t) do { sys_untimeout((f), (a)); sys_timeout((t)*1000, (f), (a)); } while(0)
#define TIMEOUTMS(f,a,t) do { sys_untimeout((f), (a)); sys_timeout((t), (f), (a)); } while(0)
#define TIMEREM 13
#define TIMERS_DEBUG LWIP_DBG_OFF
#define TIMER_ABSTIME 4
#define TIMER_END(timer) 
#define TIMER_START(timer) 
#define TIMER_THD_WA_SIZE 1536
#define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)
#define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)
#define TIME_CHECK(limit_ms) JOIN_TC(limit_ms, __FILE__, __LINE__, __COUNTER__ )
#define TIME_I2MS(interval) (time_msecs_t)(((time_conv_t)(interval)+999)/(time_conv_t)1000)
#define TIME_I2S(interval) (time_secs_t)(((time_conv_t)(interval) + (time_conv_t)CH_CFG_ST_FREQUENCY - (time_conv_t)1) / (time_conv_t)CH_CFG_ST_FREQUENCY)
#define TIME_I2US(interval) ((time_usecs_t)(interval))
#define TIME_IMMEDIATE ((sysinterval_t)0)
#define TIME_INFINITE ((sysinterval_t)-1)
#define TIME_LATENCY 0x3C
#define TIME_LESS_THAN(t,compare_to) ( (((u32_t)((t)-(compare_to))) > LWIP_MAX_TIMEOUT) ? 1 : 0 )
#define TIME_LIMIT 0x3B
#define TIME_MAX_INTERVAL ((sysinterval_t)-2)
#define TIME_MAX_SYSTIME ((systime_t)-1)
#define TIME_MS2I(msecs) ((sysinterval_t)((time_conv_t)(msecs))*(time_conv_t)1000)
#define TIME_S2I(secs) ((sysinterval_t)((time_conv_t)(secs) * (time_conv_t)CH_CFG_ST_FREQUENCY))
#define TIME_US2I(usecs) ((sysinterval_t)(usecs))
#define TIME_WINDOW 0x3D
#define TIMING_DEBUG 0
#define TIM_ARR_ARR TIM_ARR_ARR_Msk
#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)
#define TIM_ARR_ARR_Pos (0U)
#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk
#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)
#define TIM_BDTR_AOE_Pos (14U)
#define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk
#define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)
#define TIM_BDTR_BK2E_Pos (24U)
#define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk
#define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)
#define TIM_BDTR_BK2F_Pos (20U)
#define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk
#define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)
#define TIM_BDTR_BK2P_Pos (25U)
#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk
#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)
#define TIM_BDTR_BKE_Pos (12U)
#define TIM_BDTR_BKF TIM_BDTR_BKF_Msk
#define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)
#define TIM_BDTR_BKF_Pos (16U)
#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk
#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)
#define TIM_BDTR_BKP_Pos (13U)
#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk
#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_Pos (0U)
#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk
#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)
#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)
#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)
#define TIM_BDTR_LOCK_Pos (8U)
#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk
#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)
#define TIM_BDTR_MOE_Pos (15U)
#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk
#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)
#define TIM_BDTR_OSSI_Pos (10U)
#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk
#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)
#define TIM_BDTR_OSSR_Pos (11U)
#define TIM_BREAK_INPUT_SUPPORT 
#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk
#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)
#define TIM_CCER_CC1E_Pos (0U)
#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk
#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)
#define TIM_CCER_CC1NE_Pos (2U)
#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk
#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)
#define TIM_CCER_CC1NP_Pos (3U)
#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk
#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)
#define TIM_CCER_CC1P_Pos (1U)
#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk
#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)
#define TIM_CCER_CC2E_Pos (4U)
#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk
#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)
#define TIM_CCER_CC2NE_Pos (6U)
#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk
#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)
#define TIM_CCER_CC2NP_Pos (7U)
#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk
#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)
#define TIM_CCER_CC2P_Pos (5U)
#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk
#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)
#define TIM_CCER_CC3E_Pos (8U)
#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk
#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)
#define TIM_CCER_CC3NE_Pos (10U)
#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk
#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)
#define TIM_CCER_CC3NP_Pos (11U)
#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk
#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)
#define TIM_CCER_CC3P_Pos (9U)
#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk
#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)
#define TIM_CCER_CC4E_Pos (12U)
#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk
#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)
#define TIM_CCER_CC4NP_Pos (15U)
#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk
#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)
#define TIM_CCER_CC4P_Pos (13U)
#define TIM_CCER_CC5E TIM_CCER_CC5E_Msk
#define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)
#define TIM_CCER_CC5E_Pos (16U)
#define TIM_CCER_CC5P TIM_CCER_CC5P_Msk
#define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)
#define TIM_CCER_CC5P_Pos (17U)
#define TIM_CCER_CC6E TIM_CCER_CC6E_Msk
#define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)
#define TIM_CCER_CC6E_Pos (20U)
#define TIM_CCER_CC6P TIM_CCER_CC6P_Msk
#define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)
#define TIM_CCER_CC6P_Pos (21U)
#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk
#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)
#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)
#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)
#define TIM_CCMR1_CC1S_Pos (0U)
#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk
#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)
#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)
#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)
#define TIM_CCMR1_CC2S_Pos (8U)
#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk
#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_Pos (4U)
#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk
#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)
#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)
#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)
#define TIM_CCMR1_IC1PSC_Pos (2U)
#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk
#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_Pos (12U)
#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk
#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)
#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)
#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)
#define TIM_CCMR1_IC2PSC_Pos (10U)
#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk
#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)
#define TIM_CCMR1_OC1CE_Pos (7U)
#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk
#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)
#define TIM_CCMR1_OC1FE_Pos (2U)
#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk
#define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_Pos (4U)
#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk
#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)
#define TIM_CCMR1_OC1PE_Pos (3U)
#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk
#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)
#define TIM_CCMR1_OC2CE_Pos (15U)
#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk
#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)
#define TIM_CCMR1_OC2FE_Pos (10U)
#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk
#define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_Pos (12U)
#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk
#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)
#define TIM_CCMR1_OC2PE_Pos (11U)
#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk
#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)
#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)
#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)
#define TIM_CCMR2_CC3S_Pos (0U)
#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk
#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)
#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)
#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)
#define TIM_CCMR2_CC4S_Pos (8U)
#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk
#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_Pos (4U)
#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk
#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)
#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)
#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)
#define TIM_CCMR2_IC3PSC_Pos (2U)
#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk
#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_Pos (12U)
#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk
#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)
#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)
#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)
#define TIM_CCMR2_IC4PSC_Pos (10U)
#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk
#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)
#define TIM_CCMR2_OC3CE_Pos (7U)
#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)
#define TIM_CCMR2_OC3FE_Pos (2U)
#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk
#define TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_Pos (4U)
#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk
#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)
#define TIM_CCMR2_OC3PE_Pos (3U)
#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk
#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)
#define TIM_CCMR2_OC4CE_Pos (15U)
#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk
#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)
#define TIM_CCMR2_OC4FE_Pos (10U)
#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk
#define TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_Pos (12U)
#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk
#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)
#define TIM_CCMR2_OC4PE_Pos (11U)
#define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk
#define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)
#define TIM_CCMR3_OC5CE_Pos (7U)
#define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk
#define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)
#define TIM_CCMR3_OC5FE_Pos (2U)
#define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk
#define TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_Pos (4U)
#define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk
#define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)
#define TIM_CCMR3_OC5PE_Pos (3U)
#define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk
#define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)
#define TIM_CCMR3_OC6CE_Pos (15U)
#define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk
#define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)
#define TIM_CCMR3_OC6FE_Pos (10U)
#define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk
#define TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_Pos (12U)
#define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk
#define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)
#define TIM_CCMR3_OC6PE_Pos (11U)
#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)
#define TIM_CCR1_CCR1_Pos (0U)
#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk
#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)
#define TIM_CCR2_CCR2_Pos (0U)
#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk
#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)
#define TIM_CCR3_CCR3_Pos (0U)
#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk
#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)
#define TIM_CCR4_CCR4_Pos (0U)
#define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk
#define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)
#define TIM_CCR5_CCR5_Pos (0U)
#define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk
#define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)
#define TIM_CCR5_GC5C1_Pos (29U)
#define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk
#define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)
#define TIM_CCR5_GC5C2_Pos (30U)
#define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk
#define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)
#define TIM_CCR5_GC5C3_Pos (31U)
#define TIM_CCR6_CCR6 ((uint16_t)0xFFFFU)
#define TIM_CNT_CNT TIM_CNT_CNT_Msk
#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)
#define TIM_CNT_CNT_Pos (0U)
#define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk
#define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)
#define TIM_CNT_UIFCPY_Pos (31U)
#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk
#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)
#define TIM_CR1_ARPE_Pos (7U)
#define TIM_CR1_CEN TIM_CR1_CEN_Msk
#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)
#define TIM_CR1_CEN_Pos (0U)
#define TIM_CR1_CKD TIM_CR1_CKD_Msk
#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)
#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)
#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)
#define TIM_CR1_CKD_Pos (8U)
#define TIM_CR1_CMS TIM_CR1_CMS_Msk
#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)
#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)
#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)
#define TIM_CR1_CMS_Pos (5U)
#define TIM_CR1_DIR TIM_CR1_DIR_Msk
#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)
#define TIM_CR1_DIR_Pos (4U)
#define TIM_CR1_OPM TIM_CR1_OPM_Msk
#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
#define TIM_CR1_OPM_Pos (3U)
#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk
#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)
#define TIM_CR1_UDIS_Pos (1U)
#define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk
#define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)
#define TIM_CR1_UIFREMAP_Pos (11U)
#define TIM_CR1_URS TIM_CR1_URS_Msk
#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)
#define TIM_CR1_URS_Pos (2U)
#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk
#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)
#define TIM_CR2_CCDS_Pos (3U)
#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk
#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)
#define TIM_CR2_CCPC_Pos (0U)
#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk
#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)
#define TIM_CR2_CCUS_Pos (2U)
#define TIM_CR2_MMS TIM_CR2_MMS_Msk
#define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk
#define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_Pos (20U)
#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_MMS_Pos (4U)
#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk
#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk
#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)
#define TIM_CR2_OIS1N_Pos (9U)
#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)
#define TIM_CR2_OIS1_Pos (8U)
#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk
#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk
#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)
#define TIM_CR2_OIS2N_Pos (11U)
#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)
#define TIM_CR2_OIS2_Pos (10U)
#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk
#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk
#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)
#define TIM_CR2_OIS3N_Pos (13U)
#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)
#define TIM_CR2_OIS3_Pos (12U)
#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk
#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)
#define TIM_CR2_OIS4_Pos (14U)
#define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk
#define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)
#define TIM_CR2_OIS5_Pos (16U)
#define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk
#define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)
#define TIM_CR2_OIS6_Pos (18U)
#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk
#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)
#define TIM_CR2_TI1S_Pos (7U)
#define TIM_DCR_DBA TIM_DCR_DBA_Msk
#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_Pos (0U)
#define TIM_DCR_DBL TIM_DCR_DBL_Msk
#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_Pos (8U)
#define TIM_DIER_BIE TIM_DIER_BIE_Msk
#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)
#define TIM_DIER_BIE_Pos (7U)
#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk
#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)
#define TIM_DIER_CC1DE_Pos (9U)
#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk
#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)
#define TIM_DIER_CC1IE_Pos (1U)
#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk
#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)
#define TIM_DIER_CC2DE_Pos (10U)
#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk
#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)
#define TIM_DIER_CC2IE_Pos (2U)
#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk
#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)
#define TIM_DIER_CC3DE_Pos (11U)
#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk
#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)
#define TIM_DIER_CC3IE_Pos (3U)
#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk
#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)
#define TIM_DIER_CC4DE_Pos (12U)
#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk
#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)
#define TIM_DIER_CC4IE_Pos (4U)
#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk
#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)
#define TIM_DIER_COMDE_Pos (13U)
#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk
#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)
#define TIM_DIER_COMIE_Pos (5U)
#define TIM_DIER_TDE TIM_DIER_TDE_Msk
#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)
#define TIM_DIER_TDE_Pos (14U)
#define TIM_DIER_TIE TIM_DIER_TIE_Msk
#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)
#define TIM_DIER_TIE_Pos (6U)
#define TIM_DIER_UDE TIM_DIER_UDE_Msk
#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)
#define TIM_DIER_UDE_Pos (8U)
#define TIM_DIER_UIE TIM_DIER_UIE_Msk
#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)
#define TIM_DIER_UIE_Pos (0U)
#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk
#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)
#define TIM_DMAR_DMAB_Pos (0U)
#define TIM_EGR_B2G TIM_EGR_B2G_Msk
#define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)
#define TIM_EGR_B2G_Pos (8U)
#define TIM_EGR_BG TIM_EGR_BG_Msk
#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)
#define TIM_EGR_BG_Pos (7U)
#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk
#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)
#define TIM_EGR_CC1G_Pos (1U)
#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk
#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)
#define TIM_EGR_CC2G_Pos (2U)
#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk
#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)
#define TIM_EGR_CC3G_Pos (3U)
#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk
#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)
#define TIM_EGR_CC4G_Pos (4U)
#define TIM_EGR_COMG TIM_EGR_COMG_Msk
#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)
#define TIM_EGR_COMG_Pos (5U)
#define TIM_EGR_TG TIM_EGR_TG_Msk
#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)
#define TIM_EGR_TG_Pos (6U)
#define TIM_EGR_UG TIM_EGR_UG_Msk
#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)
#define TIM_EGR_UG_Pos (0U)
#define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk
#define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos)
#define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos)
#define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos)
#define TIM_OR_ITR1_RMP_Pos (10U)
#define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk
#define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos)
#define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos)
#define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos)
#define TIM_OR_TI4_RMP_Pos (6U)
#define TIM_PSC_PSC TIM_PSC_PSC_Msk
#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)
#define TIM_PSC_PSC_Pos (0U)
#define TIM_RCR_REP TIM_RCR_REP_Msk
#define TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos)
#define TIM_RCR_REP_Pos (0U)
#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk
#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)
#define TIM_SMCR_ECE_Pos (14U)
#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk
#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_Pos (8U)
#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk
#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk
#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)
#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)
#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)
#define TIM_SMCR_ETPS_Pos (12U)
#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)
#define TIM_SMCR_ETP_Pos (15U)
#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk
#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)
#define TIM_SMCR_MSM_Pos (7U)
#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk
#define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_Pos (0U)
#define TIM_SMCR_TS TIM_SMCR_TS_Msk
#define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_Pos (4U)
#define TIM_SR_B2IF TIM_SR_B2IF_Msk
#define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)
#define TIM_SR_B2IF_Pos (8U)
#define TIM_SR_BIF TIM_SR_BIF_Msk
#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)
#define TIM_SR_BIF_Pos (7U)
#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk
#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)
#define TIM_SR_CC1IF_Pos (1U)
#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk
#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)
#define TIM_SR_CC1OF_Pos (9U)
#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk
#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)
#define TIM_SR_CC2IF_Pos (2U)
#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk
#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)
#define TIM_SR_CC2OF_Pos (10U)
#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk
#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)
#define TIM_SR_CC3IF_Pos (3U)
#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk
#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)
#define TIM_SR_CC3OF_Pos (11U)
#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk
#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)
#define TIM_SR_CC4IF_Pos (4U)
#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk
#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)
#define TIM_SR_CC4OF_Pos (12U)
#define TIM_SR_CC5IF TIM_SR_CC5IF_Msk
#define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)
#define TIM_SR_CC5IF_Pos (16U)
#define TIM_SR_CC6IF TIM_SR_CC6IF_Msk
#define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)
#define TIM_SR_CC6IF_Pos (17U)
#define TIM_SR_COMIF TIM_SR_COMIF_Msk
#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)
#define TIM_SR_COMIF_Pos (5U)
#define TIM_SR_SBIF TIM_SR_SBIF_Msk
#define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)
#define TIM_SR_SBIF_Pos (13U)
#define TIM_SR_TIF TIM_SR_TIF_Msk
#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)
#define TIM_SR_TIF_Pos (6U)
#define TIM_SR_UIF TIM_SR_UIF_Msk
#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)
#define TIM_SR_UIF_Pos (0U)
#define TINFCC 
#define TINF_ARRAY_SIZE(arr) (sizeof(arr) / sizeof(*(arr)))
#define TINF_CHKSUM_ADLER 1
#define TINF_CHKSUM_CRC 2
#define TINF_CHKSUM_ERROR (-4)
#define TINF_CHKSUM_NONE 0
#define TINF_DATA_ERROR (-3)
#define TINF_DICT_ERROR (-5)
#define TINF_DONE 1
#define TINF_H_INCLUDED 
#define TINF_OK 0
#define TINF_PUT(d,c) { *d->dest++ = c; if (d->dict_ring) { d->dict_ring[d->dict_idx++] = c; if (d->dict_idx == d->dict_size) d->dict_idx = 0; } }
#define TMRC 0x94
#define TM_CALIBRATION_LOOP 4U
#define TOFSENSEP_I2C_COMMAND_SIGNAL_STATUS 0x28
#define TOFSENSEP_I2C_COMMAND_TAKE_RANGE_READING 0x24
#define TOFSENSEP_I2C_DEFAULT_ADDR 0x08
#define TOGGLE_BIT(x) ((bool)(((uint32_t)(x) >> 5U) & 0x1U))
#define TOGGLE_PIN_DEBUG(pin) do {} while (0)
#define TORQEEDO_BATT_TIMEOUT_MS 5000
#define TORQEEDO_ERROR_REPORT_INTERVAL_MAX_MS 10000
#define TORQEEDO_LOG_TRQD_INTERVAL_MS 5000
#define TORQEEDO_MESSAGE_LEN_MAX 35
#define TORQEEDO_PACKET_ESCAPE 0xAE
#define TORQEEDO_PACKET_ESCAPE_MASK 0x80
#define TORQEEDO_PACKET_FOOTER 0xAD
#define TORQEEDO_PACKET_HEADER 0xAC
#define TORQEEDO_REPLY_TIMEOUT_MS 25
#define TORQEEDO_SEND_MOTOR_PARAM_REQUEST_INTERVAL_MS 400
#define TORQEEDO_SEND_MOTOR_SPEED_INTERVAL_MS 100
#define TORQEEDO_SEND_MOTOR_STATUS_REQUEST_INTERVAL_MS 400
#define TORQEEDO_SERIAL_BAUD 19200
#define TOSHIBA_LED_BRIGHT 0xFF
#define TOSHIBA_LED_DIM 0x11
#define TOSHIBA_LED_ENABLE 0x04
#define TOSHIBA_LED_I2C_ADDR 0x55
#define TOSHIBA_LED_I2C_BUS_EXTERNAL 1
#define TOSHIBA_LED_I2C_BUS_INTERNAL 0
#define TOSHIBA_LED_MEDIUM 0x80
#define TOSHIBA_LED_OFF 0x00
#define TOSHIBA_LED_PWM0 0x01
#define TOSHIBA_LED_PWM1 0x02
#define TOSHIBA_LED_PWM2 0x03
#define TOY_MODE_ENABLED 0
#define TPI ((TPI_Type *) TPI_BASE )
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )
#define TPI_ACPR_PRESCALER_Pos 0U
#define TPI_BASE (0xE0040000UL)
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)
#define TPI_DEVID_AsynClkIn_Pos 5U
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)
#define TPI_DEVID_MANCVALID_Pos 10U
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)
#define TPI_DEVID_MinBufSz_Pos 6U
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)
#define TPI_DEVID_NRZVALID_Pos 11U
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )
#define TPI_DEVID_NrTraceInput_Pos 0U
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)
#define TPI_DEVID_PTINVALID_Pos 9U
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
#define TPI_DEVTYPE_MajorType_Pos 0U
#define TPI_DEVTYPE_SubType_Msk (0xFUL )
#define TPI_DEVTYPE_SubType_Pos 4U
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)
#define TPI_FFCR_EnFCont_Pos 1U
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)
#define TPI_FFCR_TrigIn_Pos 8U
#define TPI_FFSR_FlInProg_Msk (0x1UL )
#define TPI_FFSR_FlInProg_Pos 0U
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)
#define TPI_FFSR_FtNonStop_Pos 3U
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)
#define TPI_FFSR_FtStopped_Pos 1U
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)
#define TPI_FFSR_TCPresent_Pos 2U
#define TPI_FIFO0_ETM0_Msk (0xFFUL )
#define TPI_FIFO0_ETM0_Pos 0U
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)
#define TPI_FIFO0_ETM1_Pos 8U
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)
#define TPI_FIFO0_ETM2_Pos 16U
#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
#define TPI_FIFO0_ETM_ATVALID_Pos 26U
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
#define TPI_FIFO0_ETM_bytecount_Pos 24U
#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
#define TPI_FIFO0_ITM_ATVALID_Pos 29U
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
#define TPI_FIFO0_ITM_bytecount_Pos 27U
#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
#define TPI_FIFO1_ETM_ATVALID_Pos 26U
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
#define TPI_FIFO1_ETM_bytecount_Pos 24U
#define TPI_FIFO1_ITM0_Msk (0xFFUL )
#define TPI_FIFO1_ITM0_Pos 0U
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)
#define TPI_FIFO1_ITM1_Pos 8U
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)
#define TPI_FIFO1_ITM2_Pos 16U
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
#define TPI_FIFO1_ITM_ATVALID_Pos 29U
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
#define TPI_FIFO1_ITM_bytecount_Pos 27U
#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL )
#define TPI_ITATBCTR0_ATREADY1_Pos 0U
#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL )
#define TPI_ITATBCTR0_ATREADY2_Pos 0U
#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL )
#define TPI_ITATBCTR2_ATREADY1_Pos 0U
#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL )
#define TPI_ITATBCTR2_ATREADY2_Pos 0U
#define TPI_ITCTRL_Mode_Msk (0x3UL )
#define TPI_ITCTRL_Mode_Pos 0U
#define TPI_SPPR_TXMODE_Msk (0x3UL )
#define TPI_SPPR_TXMODE_Pos 0U
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )
#define TPI_TRIGGER_TRIGGER_Pos 0U
#define TPS_SCALE 0.70
#define TRACK_RANGE 60
#define TRACK_TOTAL_HEIGHT 1080
#define TRACK_TOTAL_WIDTH 1920
#define TRAMP_CONTROL_RACE_LOCK (0x01)
#define TRAMP_MIN_REQUEST_PERIOD_US (200 * 1000)
#define TRAMP_STATUS_REQUEST_PERIOD_US (1000 * 1000)
#define TRANSFER_ID_BIT_LEN 5U
#define TRANSFER_ID_FROM_TAIL_BYTE(x) ((uint8_t)((x) & 0x1FU))
#define TRANSFER_TIMEOUT_USEC 2000000U
#define TRIM_TCONST 1.0f
#define TRUE 1
#define TR_MEASURE 0x00
#define TR_OUT_OF_RANGE_ADD_CM 100
#define TR_WHOAMI 0x01
#define TR_WHOAMI_VALUE 0xA1
#define TSYS01_ADDR_CSB0 0x77
#define TSYS01_ADDR_CSB1 0x76
#define TSYS03_ADDR_CSB0 0x40
#define TValuefields Value value_; int tt_
#define TX_BOUNCE_BUFSIZE 64U
#define T_RESET_MS 500U
#define T_STALL_US 20U
#define ToDeg(x) degrees(x)
#define ToRad(x) radians(x)
#define U16_F PRIu16
#define U32_F PRIu32
#define UART4 ((USART_TypeDef *) UART4_BASE)
#define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)
#define UART5 ((USART_TypeDef *) UART5_BASE)
#define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)
#define UART7 ((USART_TypeDef *) UART7_BASE)
#define UART7_BASE (APB1PERIPH_BASE + 0x7800UL)
#define UART8 ((USART_TypeDef *) UART8_BASE)
#define UART8_BASE (APB1PERIPH_BASE + 0x7C00UL)
#define UART_BUFSIZE_RX 128
#define UART_BUFSIZE_TX 128
#define UART_MAX_DRIVERS 11
#define UART_USE_MUTUAL_EXCLUSION FALSE
#define UART_USE_WAIT FALSE
#define UAVCAN_COARSEORIENTATION_ANGLE_MULTIPLIER 4.7746482927568605
#define UAVCAN_COARSEORIENTATION_MAX_SIZE 2
#define UAVCAN_COARSEORIENTATION_SIGNATURE (0x271BA10B0DAC9E52ULL)
#define UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID 1010
#define UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_MAX_SIZE 61
#define UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_SIGNATURE (0xD8A7486238EC3AF3ULL)
#define UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_COMMAND_TYPE_FORCE 2
#define UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_COMMAND_TYPE_POSITION 1
#define UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_COMMAND_TYPE_PWM 4
#define UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_COMMAND_TYPE_SPEED 3
#define UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_COMMAND_TYPE_UNITLESS 0
#define UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_MAX_SIZE 4
#define UAVCAN_EQUIPMENT_ACTUATOR_COMMAND_SIGNATURE (0x8D9A6A920C1D616CULL)
#define UAVCAN_EQUIPMENT_ACTUATOR_STATUS_ID 1011
#define UAVCAN_EQUIPMENT_ACTUATOR_STATUS_MAX_SIZE 8
#define UAVCAN_EQUIPMENT_ACTUATOR_STATUS_POWER_RATING_PCT_UNKNOWN 127
#define UAVCAN_EQUIPMENT_ACTUATOR_STATUS_SIGNATURE (0x5E9BBA44FAF1EA04ULL)
#define UAVCAN_EQUIPMENT_AHRS_MAGNETICFIELDSTRENGTH2_ID 1002
#define UAVCAN_EQUIPMENT_AHRS_MAGNETICFIELDSTRENGTH2_MAX_SIZE 26
#define UAVCAN_EQUIPMENT_AHRS_MAGNETICFIELDSTRENGTH2_SIGNATURE (0xB6AC0C442430297EULL)
#define UAVCAN_EQUIPMENT_AHRS_MAGNETICFIELDSTRENGTH_ID 1001
#define UAVCAN_EQUIPMENT_AHRS_MAGNETICFIELDSTRENGTH_MAX_SIZE 25
#define UAVCAN_EQUIPMENT_AHRS_MAGNETICFIELDSTRENGTH_SIGNATURE (0xE2A7D4A9460BC2F2ULL)
#define UAVCAN_EQUIPMENT_AHRS_RAWIMU_ID 1003
#define UAVCAN_EQUIPMENT_AHRS_RAWIMU_MAX_SIZE 120
#define UAVCAN_EQUIPMENT_AHRS_RAWIMU_SIGNATURE (0x8280632C40E574B5ULL)
#define UAVCAN_EQUIPMENT_AHRS_SOLUTION_ID 1000
#define UAVCAN_EQUIPMENT_AHRS_SOLUTION_MAX_SIZE 84
#define UAVCAN_EQUIPMENT_AHRS_SOLUTION_SIGNATURE (0x72A63A3C6F41FA9BULL)
#define UAVCAN_EQUIPMENT_AIR_DATA_ANGLEOFATTACK_ID 1025
#define UAVCAN_EQUIPMENT_AIR_DATA_ANGLEOFATTACK_MAX_SIZE 5
#define UAVCAN_EQUIPMENT_AIR_DATA_ANGLEOFATTACK_SENSOR_ID_LEFT 254
#define UAVCAN_EQUIPMENT_AIR_DATA_ANGLEOFATTACK_SENSOR_ID_RIGHT 255
#define UAVCAN_EQUIPMENT_AIR_DATA_ANGLEOFATTACK_SIGNATURE (0xD5513C3F7AFAC74EULL)
#define UAVCAN_EQUIPMENT_AIR_DATA_INDICATEDAIRSPEED_ID 1021
#define UAVCAN_EQUIPMENT_AIR_DATA_INDICATEDAIRSPEED_MAX_SIZE 4
#define UAVCAN_EQUIPMENT_AIR_DATA_INDICATEDAIRSPEED_SIGNATURE (0xA1892D72AB8945FULL)
#define UAVCAN_EQUIPMENT_AIR_DATA_RAWAIRDATA_FLAG_HEATER_AVAILABLE 1
#define UAVCAN_EQUIPMENT_AIR_DATA_RAWAIRDATA_FLAG_HEATER_OPENCIRCUIT 8
#define UAVCAN_EQUIPMENT_AIR_DATA_RAWAIRDATA_FLAG_HEATER_OVERCURRENT 4
#define UAVCAN_EQUIPMENT_AIR_DATA_RAWAIRDATA_FLAG_HEATER_WORKING 2
#define UAVCAN_EQUIPMENT_AIR_DATA_RAWAIRDATA_ID 1027
#define UAVCAN_EQUIPMENT_AIR_DATA_RAWAIRDATA_MAX_SIZE 50
#define UAVCAN_EQUIPMENT_AIR_DATA_RAWAIRDATA_SIGNATURE (0xC77DF38BA122F5DAULL)
#define UAVCAN_EQUIPMENT_AIR_DATA_SIDESLIP_ID 1026
#define UAVCAN_EQUIPMENT_AIR_DATA_SIDESLIP_MAX_SIZE 4
#define UAVCAN_EQUIPMENT_AIR_DATA_SIDESLIP_SIGNATURE (0x7B48E55FCFF42A57ULL)
#define UAVCAN_EQUIPMENT_AIR_DATA_STATICPRESSURE_ID 1028
#define UAVCAN_EQUIPMENT_AIR_DATA_STATICPRESSURE_MAX_SIZE 6
#define UAVCAN_EQUIPMENT_AIR_DATA_STATICPRESSURE_SIGNATURE (0xCDC7C43412BDC89AULL)
#define UAVCAN_EQUIPMENT_AIR_DATA_STATICTEMPERATURE_ID 1029
#define UAVCAN_EQUIPMENT_AIR_DATA_STATICTEMPERATURE_MAX_SIZE 4
#define UAVCAN_EQUIPMENT_AIR_DATA_STATICTEMPERATURE_SIGNATURE (0x49272A6477D96271ULL)
#define UAVCAN_EQUIPMENT_AIR_DATA_TRUEAIRSPEED_ID 1020
#define UAVCAN_EQUIPMENT_AIR_DATA_TRUEAIRSPEED_MAX_SIZE 4
#define UAVCAN_EQUIPMENT_AIR_DATA_TRUEAIRSPEED_SIGNATURE (0x306F69E0A591AFAAULL)
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_ANGULARCOMMAND_ID 1040
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_ANGULARCOMMAND_MAX_SIZE 10
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_ANGULARCOMMAND_SIGNATURE (0x4AF6E57B2B2BE29CULL)
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_GEOPOICOMMAND_HEIGHT_REFERENCE_ELLIPSOID 0
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_GEOPOICOMMAND_HEIGHT_REFERENCE_MEAN_SEA_LEVEL 1
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_GEOPOICOMMAND_ID 1041
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_GEOPOICOMMAND_MAX_SIZE 13
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_GEOPOICOMMAND_SIGNATURE (0x9371428A92F01FD6ULL)
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_MODE_COMMAND_MODE_ANGULAR_VELOCITY 0
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_MODE_COMMAND_MODE_GEO_POI 3
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_MODE_COMMAND_MODE_ORIENTATION_BODY_FRAME 2
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_MODE_COMMAND_MODE_ORIENTATION_FIXED_FRAME 1
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_MODE_MAX_SIZE 1
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_MODE_SIGNATURE (0x9108C7785AEB69C4ULL)
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_STATUS_ID 1044
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_STATUS_MAX_SIZE 29
#define UAVCAN_EQUIPMENT_CAMERA_GIMBAL_STATUS_SIGNATURE (0xB9F127865BE0D61EULL)
#define UAVCAN_EQUIPMENT_DEVICE_TEMPERATURE_ERROR_FLAG_OVERCOOLING 2
#define UAVCAN_EQUIPMENT_DEVICE_TEMPERATURE_ERROR_FLAG_OVERHEATING 1
#define UAVCAN_EQUIPMENT_DEVICE_TEMPERATURE_ID 1110
#define UAVCAN_EQUIPMENT_DEVICE_TEMPERATURE_MAX_SIZE 5
#define UAVCAN_EQUIPMENT_DEVICE_TEMPERATURE_SIGNATURE (0x70261C28A94144C6ULL)
#define UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_ID 1030
#define UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_MAX_SIZE 36
#define UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_SIGNATURE (0x217F5C87D7EC951DULL)
#define UAVCAN_EQUIPMENT_ESC_RPMCOMMAND_ID 1031
#define UAVCAN_EQUIPMENT_ESC_RPMCOMMAND_MAX_SIZE 46
#define UAVCAN_EQUIPMENT_ESC_RPMCOMMAND_SIGNATURE (0xCE0F9F621CF7E70BULL)
#define UAVCAN_EQUIPMENT_ESC_STATUSEXTENDED_ID 1036
#define UAVCAN_EQUIPMENT_ESC_STATUSEXTENDED_MAX_SIZE 7
#define UAVCAN_EQUIPMENT_ESC_STATUSEXTENDED_SIGNATURE (0x2DC203C50960EDCULL)
#define UAVCAN_EQUIPMENT_ESC_STATUS_ID 1034
#define UAVCAN_EQUIPMENT_ESC_STATUS_MAX_SIZE 14
#define UAVCAN_EQUIPMENT_ESC_STATUS_SIGNATURE (0xA9AF28AEA2FBB254ULL)
#define UAVCAN_EQUIPMENT_GNSS_AUXILIARY_ID 1061
#define UAVCAN_EQUIPMENT_GNSS_AUXILIARY_MAX_SIZE 16
#define UAVCAN_EQUIPMENT_GNSS_AUXILIARY_SIGNATURE (0x9BE8BDC4C3DBBFD2ULL)
#define UAVCAN_EQUIPMENT_GNSS_ECEFPOSITIONVELOCITY_MAX_SIZE 99
#define UAVCAN_EQUIPMENT_GNSS_ECEFPOSITIONVELOCITY_SIGNATURE (0x24A5DA4ABEE3A248ULL)
#define UAVCAN_EQUIPMENT_GNSS_FIX2_GNSS_TIME_STANDARD_GPS 3
#define UAVCAN_EQUIPMENT_GNSS_FIX2_GNSS_TIME_STANDARD_NONE 0
#define UAVCAN_EQUIPMENT_GNSS_FIX2_GNSS_TIME_STANDARD_TAI 1
#define UAVCAN_EQUIPMENT_GNSS_FIX2_GNSS_TIME_STANDARD_UTC 2
#define UAVCAN_EQUIPMENT_GNSS_FIX2_ID 1063
#define UAVCAN_EQUIPMENT_GNSS_FIX2_MAX_SIZE 222
#define UAVCAN_EQUIPMENT_GNSS_FIX2_MODE_DGPS 1
#define UAVCAN_EQUIPMENT_GNSS_FIX2_MODE_PPP 3
#define UAVCAN_EQUIPMENT_GNSS_FIX2_MODE_RTK 2
#define UAVCAN_EQUIPMENT_GNSS_FIX2_MODE_SINGLE 0
#define UAVCAN_EQUIPMENT_GNSS_FIX2_NUM_LEAP_SECONDS_UNKNOWN 0
#define UAVCAN_EQUIPMENT_GNSS_FIX2_SIGNATURE (0xCA41E7000F37435FULL)
#define UAVCAN_EQUIPMENT_GNSS_FIX2_STATUS_2D_FIX 2
#define UAVCAN_EQUIPMENT_GNSS_FIX2_STATUS_3D_FIX 3
#define UAVCAN_EQUIPMENT_GNSS_FIX2_STATUS_NO_FIX 0
#define UAVCAN_EQUIPMENT_GNSS_FIX2_STATUS_TIME_ONLY 1
#define UAVCAN_EQUIPMENT_GNSS_FIX2_SUB_MODE_DGPS_OTHER 0
#define UAVCAN_EQUIPMENT_GNSS_FIX2_SUB_MODE_DGPS_SBAS 1
#define UAVCAN_EQUIPMENT_GNSS_FIX2_SUB_MODE_RTK_FIXED 1
#define UAVCAN_EQUIPMENT_GNSS_FIX2_SUB_MODE_RTK_FLOAT 0
#define UAVCAN_EQUIPMENT_GNSS_FIX_GNSS_TIME_STANDARD_GPS 3
#define UAVCAN_EQUIPMENT_GNSS_FIX_GNSS_TIME_STANDARD_NONE 0
#define UAVCAN_EQUIPMENT_GNSS_FIX_GNSS_TIME_STANDARD_TAI 1
#define UAVCAN_EQUIPMENT_GNSS_FIX_GNSS_TIME_STANDARD_UTC 2
#define UAVCAN_EQUIPMENT_GNSS_FIX_ID 1060
#define UAVCAN_EQUIPMENT_GNSS_FIX_MAX_SIZE 79
#define UAVCAN_EQUIPMENT_GNSS_FIX_NUM_LEAP_SECONDS_UNKNOWN 0
#define UAVCAN_EQUIPMENT_GNSS_FIX_SIGNATURE (0x54C1572B9E07F297ULL)
#define UAVCAN_EQUIPMENT_GNSS_FIX_STATUS_2D_FIX 2
#define UAVCAN_EQUIPMENT_GNSS_FIX_STATUS_3D_FIX 3
#define UAVCAN_EQUIPMENT_GNSS_FIX_STATUS_NO_FIX 0
#define UAVCAN_EQUIPMENT_GNSS_FIX_STATUS_TIME_ONLY 1
#define UAVCAN_EQUIPMENT_GNSS_RTCMSTREAM_ID 1062
#define UAVCAN_EQUIPMENT_GNSS_RTCMSTREAM_MAX_SIZE 130
#define UAVCAN_EQUIPMENT_GNSS_RTCMSTREAM_PROTOCOL_ID_RTCM2 2
#define UAVCAN_EQUIPMENT_GNSS_RTCMSTREAM_PROTOCOL_ID_RTCM3 3
#define UAVCAN_EQUIPMENT_GNSS_RTCMSTREAM_PROTOCOL_ID_UNKNOWN 0
#define UAVCAN_EQUIPMENT_GNSS_RTCMSTREAM_SIGNATURE (0x1F56030ECB171501ULL)
#define UAVCAN_EQUIPMENT_HARDPOINT_COMMAND_ID 1070
#define UAVCAN_EQUIPMENT_HARDPOINT_COMMAND_MAX_SIZE 3
#define UAVCAN_EQUIPMENT_HARDPOINT_COMMAND_SIGNATURE (0xA1A036268B0C3455ULL)
#define UAVCAN_EQUIPMENT_HARDPOINT_STATUS_ID 1071
#define UAVCAN_EQUIPMENT_HARDPOINT_STATUS_MAX_SIZE 7
#define UAVCAN_EQUIPMENT_HARDPOINT_STATUS_SIGNATURE (0x624A519D42553D82ULL)
#define UAVCAN_EQUIPMENT_ICE_FUELTANKSTATUS_ID 1129
#define UAVCAN_EQUIPMENT_ICE_FUELTANKSTATUS_MAX_SIZE 13
#define UAVCAN_EQUIPMENT_ICE_FUELTANKSTATUS_SIGNATURE (0x286B4A387BA84BC4ULL)
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_CYLINDERSTATUS_MAX_SIZE 10
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_CYLINDERSTATUS_SIGNATURE (0xD68AC83A89D5B36BULL)
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_CRANKSHAFT_SENSOR_ERROR 4
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_CRANKSHAFT_SENSOR_ERROR_SUPPORTED 2
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_DEBRIS_DETECTED 524288
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_DEBRIS_SUPPORTED 262144
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_DETONATION_OBSERVED 4096
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_DETONATION_SUPPORTED 2048
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_FUEL_PRESSURE_ABOVE_NOMINAL 1024
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_FUEL_PRESSURE_BELOW_NOMINAL 512
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_FUEL_PRESSURE_SUPPORTED 256
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_GENERAL_ERROR 1
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_MISFIRE_OBSERVED 16384
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_MISFIRE_SUPPORTED 8192
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_OIL_PRESSURE_ABOVE_NOMINAL 131072
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_OIL_PRESSURE_BELOW_NOMINAL 65536
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_OIL_PRESSURE_SUPPORTED 32768
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_TEMPERATURE_ABOVE_NOMINAL 32
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_TEMPERATURE_BELOW_NOMINAL 16
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_TEMPERATURE_EGT_ABOVE_NOMINAL 128
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_TEMPERATURE_OVERHEATING 64
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_FLAG_TEMPERATURE_SUPPORTED 8
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_ID 1120
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_MAX_SIZE 196
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_SIGNATURE (0xD38AA3EE75537EC6ULL)
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_SPARK_PLUG_BOTH_ACTIVE 3
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_SPARK_PLUG_FIRST_ACTIVE 1
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_SPARK_PLUG_SECOND_ACTIVE 2
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_SPARK_PLUG_SINGLE 0
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_STATE_FAULT 3
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_STATE_RUNNING 2
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_STATE_STARTING 1
#define UAVCAN_EQUIPMENT_ICE_RECIPROCATING_STATUS_STATE_STOPPED 0
#define UAVCAN_EQUIPMENT_INDICATION_BEEPCOMMAND_ID 1080
#define UAVCAN_EQUIPMENT_INDICATION_BEEPCOMMAND_MAX_SIZE 4
#define UAVCAN_EQUIPMENT_INDICATION_BEEPCOMMAND_SIGNATURE (0xBE9EA9FEC2B15D52ULL)
#define UAVCAN_EQUIPMENT_INDICATION_LIGHTSCOMMAND_ID 1081
#define UAVCAN_EQUIPMENT_INDICATION_LIGHTSCOMMAND_MAX_SIZE 61
#define UAVCAN_EQUIPMENT_INDICATION_LIGHTSCOMMAND_SIGNATURE (0x2031D93C8BDD1EC4ULL)
#define UAVCAN_EQUIPMENT_INDICATION_RGB565_MAX_SIZE 2
#define UAVCAN_EQUIPMENT_INDICATION_RGB565_SIGNATURE (0x58A7CEF41951EC34ULL)
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_ANTI_COLLISION 246
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_FORMATION 255
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_LANDING 254
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_LOGO 250
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_RIGHT_OF_WAY 247
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_STROBE 248
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_TAKE_OFF 253
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_TAXI 251
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_TURN_OFF 252
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_LIGHT_ID_WING 249
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_MAX_SIZE 3
#define UAVCAN_EQUIPMENT_INDICATION_SINGLELIGHTCOMMAND_SIGNATURE (0xE894B8B589807007ULL)
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_ID 1092
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_MAX_SIZE 55
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_SIGNATURE (0x249C26548A711966ULL)
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATE_OF_HEALTH_UNKNOWN 127
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_BAD_BATTERY 64
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_BMS_ERROR 256
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_CHARGED 4
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_CHARGING 2
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_IN_USE 1
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_NEED_SERVICE 128
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_OVERLOAD 32
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_RESERVED_A 512
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_RESERVED_B 1024
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_TEMP_COLD 16
#define UAVCAN_EQUIPMENT_POWER_BATTERYINFO_STATUS_FLAG_TEMP_HOT 8
#define UAVCAN_EQUIPMENT_POWER_CIRCUITSTATUS_ERROR_FLAG_OVERCURRENT 4
#define UAVCAN_EQUIPMENT_POWER_CIRCUITSTATUS_ERROR_FLAG_OVERVOLTAGE 1
#define UAVCAN_EQUIPMENT_POWER_CIRCUITSTATUS_ERROR_FLAG_UNDERCURRENT 8
#define UAVCAN_EQUIPMENT_POWER_CIRCUITSTATUS_ERROR_FLAG_UNDERVOLTAGE 2
#define UAVCAN_EQUIPMENT_POWER_CIRCUITSTATUS_ID 1091
#define UAVCAN_EQUIPMENT_POWER_CIRCUITSTATUS_MAX_SIZE 7
#define UAVCAN_EQUIPMENT_POWER_CIRCUITSTATUS_SIGNATURE (0x8313D33D0DDDA115ULL)
#define UAVCAN_EQUIPMENT_POWER_PRIMARYPOWERSUPPLYSTATUS_ID 1090
#define UAVCAN_EQUIPMENT_POWER_PRIMARYPOWERSUPPLYSTATUS_MAX_SIZE 6
#define UAVCAN_EQUIPMENT_POWER_PRIMARYPOWERSUPPLYSTATUS_SIGNATURE (0xBBA05074AD757480ULL)
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_ID 1050
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_MAX_SIZE 15
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_READING_TYPE_TOO_CLOSE 2
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_READING_TYPE_TOO_FAR 3
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_READING_TYPE_UNDEFINED 0
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_READING_TYPE_VALID_RANGE 1
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_SENSOR_TYPE_LIDAR 2
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_SENSOR_TYPE_RADAR 3
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_SENSOR_TYPE_SONAR 1
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_SENSOR_TYPE_UNDEFINED 0
#define UAVCAN_EQUIPMENT_RANGE_SENSOR_MEASUREMENT_SIGNATURE (0x68FFFE70FC771952ULL)
#define UAVCAN_EQUIPMENT_SAFETY_ARMINGSTATUS_ID 1100
#define UAVCAN_EQUIPMENT_SAFETY_ARMINGSTATUS_MAX_SIZE 1
#define UAVCAN_EQUIPMENT_SAFETY_ARMINGSTATUS_SIGNATURE (0x8700F375556A8003ULL)
#define UAVCAN_EQUIPMENT_SAFETY_ARMINGSTATUS_STATUS_DISARMED 0
#define UAVCAN_EQUIPMENT_SAFETY_ARMINGSTATUS_STATUS_FULLY_ARMED 255
#define UAVCAN_NAVIGATION_GLOBALNAVIGATIONSOLUTION_ID 2000
#define UAVCAN_NAVIGATION_GLOBALNAVIGATIONSOLUTION_MAX_SIZE 233
#define UAVCAN_NAVIGATION_GLOBALNAVIGATIONSOLUTION_SIGNATURE (0x463B10CCCBE51C3DULL)
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_ID 6
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_FLAG_CLEAR_OUTPUT_BUFFERS 2
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_FLAG_READ_STDERR 128
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_FLAG_READ_STDOUT 64
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_FLAG_RESET_SHELL 1
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_ID 6
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_MAX_SIZE 130
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_MIN_OUTPUT_LIFETIME_SEC 10
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_NEWLINE 10
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_REQUEST_SIGNATURE (0x59276B5921C9246EULL)
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_RESPONSE_FLAG_HAS_PENDING_STDERR 128
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_RESPONSE_FLAG_HAS_PENDING_STDOUT 64
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_RESPONSE_FLAG_RUNNING 1
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_RESPONSE_FLAG_SHELL_ERROR 2
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_RESPONSE_ID 6
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_RESPONSE_MAX_SIZE 263
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_RESPONSE_SIGNATURE (0x59276B5921C9246EULL)
#define UAVCAN_PROTOCOL_ACCESSCOMMANDSHELL_SIGNATURE (0x59276B5921C9246EULL)
#define UAVCAN_PROTOCOL_CANIFACESTATS_MAX_SIZE 18
#define UAVCAN_PROTOCOL_CANIFACESTATS_SIGNATURE (0x13B106F0C44CA350ULL)
#define UAVCAN_PROTOCOL_DATATYPEKIND_MAX_SIZE 1
#define UAVCAN_PROTOCOL_DATATYPEKIND_MESSAGE 1
#define UAVCAN_PROTOCOL_DATATYPEKIND_SERVICE 0
#define UAVCAN_PROTOCOL_DATATYPEKIND_SIGNATURE (0x9420A73E008E5930ULL)
#define UAVCAN_PROTOCOL_DEBUG_KEYVALUE_ID 16370
#define UAVCAN_PROTOCOL_DEBUG_KEYVALUE_MAX_SIZE 63
#define UAVCAN_PROTOCOL_DEBUG_KEYVALUE_SIGNATURE (0xE02F25D6E0C98AE0ULL)
#define UAVCAN_PROTOCOL_DEBUG_LOGLEVEL_DEBUG 0
#define UAVCAN_PROTOCOL_DEBUG_LOGLEVEL_ERROR 3
#define UAVCAN_PROTOCOL_DEBUG_LOGLEVEL_INFO 1
#define UAVCAN_PROTOCOL_DEBUG_LOGLEVEL_MAX_SIZE 1
#define UAVCAN_PROTOCOL_DEBUG_LOGLEVEL_SIGNATURE (0x711BF141AF572346ULL)
#define UAVCAN_PROTOCOL_DEBUG_LOGLEVEL_WARNING 2
#define UAVCAN_PROTOCOL_DEBUG_LOGMESSAGE_ID 16383
#define UAVCAN_PROTOCOL_DEBUG_LOGMESSAGE_MAX_SIZE 123
#define UAVCAN_PROTOCOL_DEBUG_LOGMESSAGE_SIGNATURE (0xD654A48E0C049D75ULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_ANY_NODE_ID 0
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_FOLLOWUP_TIMEOUT_MS 500
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_ID 1
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_MAX_FOLLOWUP_DELAY_MS 400
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_MAX_LENGTH_OF_UNIQUE_ID_IN_REQUEST 6
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_MAX_REQUEST_PERIOD_MS 1000
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_MAX_SIZE 18
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_MIN_FOLLOWUP_DELAY_MS 0
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_MIN_REQUEST_PERIOD_MS 600
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_ALLOCATION_SIGNATURE (0xB2A812620A11D40ULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_ID 30
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_REQUEST_DEFAULT_MAX_ELECTION_TIMEOUT_MS 4000
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_REQUEST_DEFAULT_MIN_ELECTION_TIMEOUT_MS 2000
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_REQUEST_ID 30
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_REQUEST_MAX_SIZE 32
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_REQUEST_SIGNATURE (0x8032C7097B48A3CCULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_RESPONSE_ID 30
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_RESPONSE_MAX_SIZE 5
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_RESPONSE_SIGNATURE (0x8032C7097B48A3CCULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_APPENDENTRIES_SIGNATURE (0x8032C7097B48A3CCULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_DISCOVERY_BROADCASTING_PERIOD_MS 1000
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_DISCOVERY_ID 390
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_DISCOVERY_MAX_SIZE 7
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_DISCOVERY_SIGNATURE (0x821AE2F525F69F21ULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_ENTRY_MAX_SIZE 21
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_ENTRY_SIGNATURE (0x7FAA779D64FA75C2ULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_ID 31
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_REQUEST_ID 31
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_REQUEST_MAX_SIZE 9
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_REQUEST_SIGNATURE (0xCDDE07BB89A56356ULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_RESPONSE_ID 31
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_RESPONSE_MAX_SIZE 5
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_RESPONSE_SIGNATURE (0xCDDE07BB89A56356ULL)
#define UAVCAN_PROTOCOL_DYNAMIC_NODE_ID_SERVER_REQUESTVOTE_SIGNATURE (0xCDDE07BB89A56356ULL)
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_ID 15
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_REQUEST_ID 15
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_REQUEST_MAX_SIZE 95
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_REQUEST_SIGNATURE (0x196AE06426A3B5D8ULL)
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_REQUEST_TIMEOUT_CANCEL 0
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_REQUEST_TIMEOUT_INFINITE 65535
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_ERROR_INVALID_MODE 1
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_ERROR_INVALID_PARAMETER 2
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_ERROR_OK 0
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_ERROR_UNKNOWN 255
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_ERROR_UNSUPPORTED 3
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_ID 15
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_MAX_SIZE 1
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_RESPONSE_SIGNATURE (0x196AE06426A3B5D8ULL)
#define UAVCAN_PROTOCOL_ENUMERATION_BEGIN_SIGNATURE (0x196AE06426A3B5D8ULL)
#define UAVCAN_PROTOCOL_ENUMERATION_INDICATION_ID 380
#define UAVCAN_PROTOCOL_ENUMERATION_INDICATION_MAX_SIZE 102
#define UAVCAN_PROTOCOL_ENUMERATION_INDICATION_SIGNATURE (0x884CB63050A84F35ULL)
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_ID 40
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_REQUEST_ID 40
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_REQUEST_MAX_SIZE 202
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_REQUEST_SIGNATURE (0xB7D725DF72724126ULL)
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_ERROR_INVALID_MODE 1
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_ERROR_IN_PROGRESS 2
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_ERROR_OK 0
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_ERROR_UNKNOWN 255
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_ID 40
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_MAX_SIZE 129
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_RESPONSE_SIGNATURE (0xB7D725DF72724126ULL)
#define UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_SIGNATURE (0xB7D725DF72724126ULL)
#define UAVCAN_PROTOCOL_FILE_DELETE_ID 47
#define UAVCAN_PROTOCOL_FILE_DELETE_REQUEST_ID 47
#define UAVCAN_PROTOCOL_FILE_DELETE_REQUEST_MAX_SIZE 201
#define UAVCAN_PROTOCOL_FILE_DELETE_REQUEST_SIGNATURE (0x78648C99170B47AAULL)
#define UAVCAN_PROTOCOL_FILE_DELETE_RESPONSE_ID 47
#define UAVCAN_PROTOCOL_FILE_DELETE_RESPONSE_MAX_SIZE 2
#define UAVCAN_PROTOCOL_FILE_DELETE_RESPONSE_SIGNATURE (0x78648C99170B47AAULL)
#define UAVCAN_PROTOCOL_FILE_DELETE_SIGNATURE (0x78648C99170B47AAULL)
#define UAVCAN_PROTOCOL_FILE_ENTRYTYPE_FLAG_DIRECTORY 2
#define UAVCAN_PROTOCOL_FILE_ENTRYTYPE_FLAG_FILE 1
#define UAVCAN_PROTOCOL_FILE_ENTRYTYPE_FLAG_READABLE 8
#define UAVCAN_PROTOCOL_FILE_ENTRYTYPE_FLAG_SYMLINK 4
#define UAVCAN_PROTOCOL_FILE_ENTRYTYPE_FLAG_WRITEABLE 16
#define UAVCAN_PROTOCOL_FILE_ENTRYTYPE_MAX_SIZE 1
#define UAVCAN_PROTOCOL_FILE_ENTRYTYPE_SIGNATURE (0x6924572FBB2086E5ULL)
#define UAVCAN_PROTOCOL_FILE_ERROR_ACCESS_DENIED 13
#define UAVCAN_PROTOCOL_FILE_ERROR_FILE_TOO_LARGE 27
#define UAVCAN_PROTOCOL_FILE_ERROR_INVALID_VALUE 22
#define UAVCAN_PROTOCOL_FILE_ERROR_IO_ERROR 5
#define UAVCAN_PROTOCOL_FILE_ERROR_IS_DIRECTORY 21
#define UAVCAN_PROTOCOL_FILE_ERROR_MAX_SIZE 2
#define UAVCAN_PROTOCOL_FILE_ERROR_NOT_FOUND 2
#define UAVCAN_PROTOCOL_FILE_ERROR_NOT_IMPLEMENTED 38
#define UAVCAN_PROTOCOL_FILE_ERROR_OK 0
#define UAVCAN_PROTOCOL_FILE_ERROR_OUT_OF_SPACE 28
#define UAVCAN_PROTOCOL_FILE_ERROR_SIGNATURE (0xA83071FFEA4FAE15ULL)
#define UAVCAN_PROTOCOL_FILE_ERROR_UNKNOWN_ERROR 32767
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_ID 46
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_REQUEST_ID 46
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_REQUEST_MAX_SIZE 205
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_REQUEST_SIGNATURE (0x8C46E8AB568BDA79ULL)
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_RESPONSE_ID 46
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_RESPONSE_MAX_SIZE 204
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_RESPONSE_SIGNATURE (0x8C46E8AB568BDA79ULL)
#define UAVCAN_PROTOCOL_FILE_GETDIRECTORYENTRYINFO_SIGNATURE (0x8C46E8AB568BDA79ULL)
#define UAVCAN_PROTOCOL_FILE_GETINFO_ID 45
#define UAVCAN_PROTOCOL_FILE_GETINFO_REQUEST_ID 45
#define UAVCAN_PROTOCOL_FILE_GETINFO_REQUEST_MAX_SIZE 201
#define UAVCAN_PROTOCOL_FILE_GETINFO_REQUEST_SIGNATURE (0x5004891EE8A27531ULL)
#define UAVCAN_PROTOCOL_FILE_GETINFO_RESPONSE_ID 45
#define UAVCAN_PROTOCOL_FILE_GETINFO_RESPONSE_MAX_SIZE 8
#define UAVCAN_PROTOCOL_FILE_GETINFO_RESPONSE_SIGNATURE (0x5004891EE8A27531ULL)
#define UAVCAN_PROTOCOL_FILE_GETINFO_SIGNATURE (0x5004891EE8A27531ULL)
#define UAVCAN_PROTOCOL_FILE_PATH_MAX_SIZE 201
#define UAVCAN_PROTOCOL_FILE_PATH_SEPARATOR 47
#define UAVCAN_PROTOCOL_FILE_PATH_SIGNATURE (0x12AEFC50878A43E2ULL)
#define UAVCAN_PROTOCOL_FILE_READ_ID 48
#define UAVCAN_PROTOCOL_FILE_READ_REQUEST_ID 48
#define UAVCAN_PROTOCOL_FILE_READ_REQUEST_MAX_SIZE 206
#define UAVCAN_PROTOCOL_FILE_READ_REQUEST_SIGNATURE (0x8DCDCA939F33F678ULL)
#define UAVCAN_PROTOCOL_FILE_READ_RESPONSE_ID 48
#define UAVCAN_PROTOCOL_FILE_READ_RESPONSE_MAX_SIZE 260
#define UAVCAN_PROTOCOL_FILE_READ_RESPONSE_SIGNATURE (0x8DCDCA939F33F678ULL)
#define UAVCAN_PROTOCOL_FILE_READ_SIGNATURE (0x8DCDCA939F33F678ULL)
#define UAVCAN_PROTOCOL_FILE_WRITE_ID 49
#define UAVCAN_PROTOCOL_FILE_WRITE_REQUEST_ID 49
#define UAVCAN_PROTOCOL_FILE_WRITE_REQUEST_MAX_SIZE 399
#define UAVCAN_PROTOCOL_FILE_WRITE_REQUEST_SIGNATURE (0x515AA1DC77E58429ULL)
#define UAVCAN_PROTOCOL_FILE_WRITE_RESPONSE_ID 49
#define UAVCAN_PROTOCOL_FILE_WRITE_RESPONSE_MAX_SIZE 2
#define UAVCAN_PROTOCOL_FILE_WRITE_RESPONSE_SIGNATURE (0x515AA1DC77E58429ULL)
#define UAVCAN_PROTOCOL_FILE_WRITE_SIGNATURE (0x515AA1DC77E58429ULL)
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_ID 2
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_REQUEST_ID 2
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_REQUEST_MAX_SIZE 84
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_REQUEST_SIGNATURE (0x1B283338A7BED2D8ULL)
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_RESPONSE_FLAG_KNOWN 1
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_RESPONSE_FLAG_PUBLISHING 4
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_RESPONSE_FLAG_SERVING 8
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_RESPONSE_FLAG_SUBSCRIBED 2
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_RESPONSE_ID 2
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_RESPONSE_MAX_SIZE 93
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_RESPONSE_SIGNATURE (0x1B283338A7BED2D8ULL)
#define UAVCAN_PROTOCOL_GETDATATYPEINFO_SIGNATURE (0x1B283338A7BED2D8ULL)
#define UAVCAN_PROTOCOL_GETNODEINFO_ID 1
#define UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_ID 1
#define UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_MAX_SIZE 0
#define UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_SIGNATURE (0xEE468A8121C46A9EULL)
#define UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_ID 1
#define UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE 377
#define UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_SIGNATURE (0xEE468A8121C46A9EULL)
#define UAVCAN_PROTOCOL_GETNODEINFO_SIGNATURE (0xEE468A8121C46A9EULL)
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_ID 4
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_REQUEST_ID 4
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_REQUEST_MAX_SIZE 0
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_REQUEST_SIGNATURE (0xBE6F76A7EC312B04ULL)
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_RESPONSE_ID 4
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_RESPONSE_MAX_SIZE 73
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_RESPONSE_SIGNATURE (0xBE6F76A7EC312B04ULL)
#define UAVCAN_PROTOCOL_GETTRANSPORTSTATS_SIGNATURE (0xBE6F76A7EC312B04ULL)
#define UAVCAN_PROTOCOL_GLOBALTIMESYNC_ID 4
#define UAVCAN_PROTOCOL_GLOBALTIMESYNC_MAX_BROADCASTING_PERIOD_MS 1100
#define UAVCAN_PROTOCOL_GLOBALTIMESYNC_MAX_SIZE 7
#define UAVCAN_PROTOCOL_GLOBALTIMESYNC_MIN_BROADCASTING_PERIOD_MS 40
#define UAVCAN_PROTOCOL_GLOBALTIMESYNC_RECOMMENDED_BROADCASTER_TIMEOUT_MS 2200
#define UAVCAN_PROTOCOL_GLOBALTIMESYNC_SIGNATURE (0x20271116A793C2DBULL)
#define UAVCAN_PROTOCOL_HARDWAREVERSION_MAX_SIZE 274
#define UAVCAN_PROTOCOL_HARDWAREVERSION_SIGNATURE (0xAD5C4C933F4A0C4ULL)
#define UAVCAN_PROTOCOL_NODESTATUS_HEALTH_CRITICAL 3
#define UAVCAN_PROTOCOL_NODESTATUS_HEALTH_ERROR 2
#define UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK 0
#define UAVCAN_PROTOCOL_NODESTATUS_HEALTH_WARNING 1
#define UAVCAN_PROTOCOL_NODESTATUS_ID 341
#define UAVCAN_PROTOCOL_NODESTATUS_MAX_BROADCASTING_PERIOD_MS 1000
#define UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE 7
#define UAVCAN_PROTOCOL_NODESTATUS_MIN_BROADCASTING_PERIOD_MS 2
#define UAVCAN_PROTOCOL_NODESTATUS_MODE_INITIALIZATION 1
#define UAVCAN_PROTOCOL_NODESTATUS_MODE_MAINTENANCE 2
#define UAVCAN_PROTOCOL_NODESTATUS_MODE_OFFLINE 7
#define UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL 0
#define UAVCAN_PROTOCOL_NODESTATUS_MODE_SOFTWARE_UPDATE 3
#define UAVCAN_PROTOCOL_NODESTATUS_OFFLINE_TIMEOUT_MS 3000
#define UAVCAN_PROTOCOL_NODESTATUS_SIGNATURE (0xF0868D0C1A7C6F1ULL)
#define UAVCAN_PROTOCOL_PANIC_ID 5
#define UAVCAN_PROTOCOL_PANIC_MAX_INTERVAL_MS 500
#define UAVCAN_PROTOCOL_PANIC_MAX_SIZE 8
#define UAVCAN_PROTOCOL_PANIC_MIN_MESSAGES 3
#define UAVCAN_PROTOCOL_PANIC_SIGNATURE (0x8B79B4101811C1D7ULL)
#define UAVCAN_PROTOCOL_PARAM_EMPTY_MAX_SIZE 0
#define UAVCAN_PROTOCOL_PARAM_EMPTY_SIGNATURE (0x6C4D0E8EF37361DFULL)
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_ID 10
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_REQUEST_ID 10
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_REQUEST_MAX_SIZE 7
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_REQUEST_OPCODE_ERASE 1
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_REQUEST_OPCODE_SAVE 0
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_REQUEST_SIGNATURE (0x3B131AC5EB69D2CDULL)
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_RESPONSE_ID 10
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_RESPONSE_MAX_SIZE 7
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_RESPONSE_SIGNATURE (0x3B131AC5EB69D2CDULL)
#define UAVCAN_PROTOCOL_PARAM_EXECUTEOPCODE_SIGNATURE (0x3B131AC5EB69D2CDULL)
#define UAVCAN_PROTOCOL_PARAM_GETSET_ID 11
#define UAVCAN_PROTOCOL_PARAM_GETSET_REQUEST_ID 11
#define UAVCAN_PROTOCOL_PARAM_GETSET_REQUEST_MAX_SIZE 224
#define UAVCAN_PROTOCOL_PARAM_GETSET_REQUEST_SIGNATURE (0xA7B622F939D1A4D5ULL)
#define UAVCAN_PROTOCOL_PARAM_GETSET_RESPONSE_ID 11
#define UAVCAN_PROTOCOL_PARAM_GETSET_RESPONSE_MAX_SIZE 371
#define UAVCAN_PROTOCOL_PARAM_GETSET_RESPONSE_SIGNATURE (0xA7B622F939D1A4D5ULL)
#define UAVCAN_PROTOCOL_PARAM_GETSET_SIGNATURE (0xA7B622F939D1A4D5ULL)
#define UAVCAN_PROTOCOL_PARAM_NUMERICVALUE_MAX_SIZE 9
#define UAVCAN_PROTOCOL_PARAM_NUMERICVALUE_SIGNATURE (0xDA6D6FEA22E3587ULL)
#define UAVCAN_PROTOCOL_PARAM_VALUE_MAX_SIZE 130
#define UAVCAN_PROTOCOL_PARAM_VALUE_SIGNATURE (0x29F14BF484727267ULL)
#define UAVCAN_PROTOCOL_RESTARTNODE_ID 5
#define UAVCAN_PROTOCOL_RESTARTNODE_REQUEST_ID 5
#define UAVCAN_PROTOCOL_RESTARTNODE_REQUEST_MAGIC_NUMBER 742196058910
#define UAVCAN_PROTOCOL_RESTARTNODE_REQUEST_MAX_SIZE 5
#define UAVCAN_PROTOCOL_RESTARTNODE_REQUEST_SIGNATURE (0x569E05394A3017F0ULL)
#define UAVCAN_PROTOCOL_RESTARTNODE_RESPONSE_ID 5
#define UAVCAN_PROTOCOL_RESTARTNODE_RESPONSE_MAX_SIZE 1
#define UAVCAN_PROTOCOL_RESTARTNODE_RESPONSE_SIGNATURE (0x569E05394A3017F0ULL)
#define UAVCAN_PROTOCOL_RESTARTNODE_SIGNATURE (0x569E05394A3017F0ULL)
#define UAVCAN_PROTOCOL_SOFTWAREVERSION_MAX_SIZE 15
#define UAVCAN_PROTOCOL_SOFTWAREVERSION_OPTIONAL_FIELD_FLAG_IMAGE_CRC 2
#define UAVCAN_PROTOCOL_SOFTWAREVERSION_OPTIONAL_FIELD_FLAG_VCS_COMMIT 1
#define UAVCAN_PROTOCOL_SOFTWAREVERSION_SIGNATURE (0xDD46FD376527FEA1ULL)
#define UAVCAN_TIMESTAMP_MAX_SIZE 7
#define UAVCAN_TIMESTAMP_SIGNATURE (0x5BD0B5C81087E0DULL)
#define UAVCAN_TIMESTAMP_UNKNOWN 0
#define UAVCAN_TUNNEL_BROADCAST_ID 2010
#define UAVCAN_TUNNEL_BROADCAST_MAX_SIZE 63
#define UAVCAN_TUNNEL_BROADCAST_SIGNATURE (0x5AA2D4D9CF4B1E85ULL)
#define UAVCAN_TUNNEL_CALL_ID 63
#define UAVCAN_TUNNEL_CALL_REQUEST_ID 63
#define UAVCAN_TUNNEL_CALL_REQUEST_MAX_SIZE 63
#define UAVCAN_TUNNEL_CALL_REQUEST_SIGNATURE (0xDB11EDC510502658ULL)
#define UAVCAN_TUNNEL_CALL_RESPONSE_ID 63
#define UAVCAN_TUNNEL_CALL_RESPONSE_MAX_SIZE 61
#define UAVCAN_TUNNEL_CALL_RESPONSE_SIGNATURE (0xDB11EDC510502658ULL)
#define UAVCAN_TUNNEL_CALL_SIGNATURE (0xDB11EDC510502658ULL)
#define UAVCAN_TUNNEL_PROTOCOL_GPS_GENERIC 2
#define UAVCAN_TUNNEL_PROTOCOL_MAVLINK 0
#define UAVCAN_TUNNEL_PROTOCOL_MAVLINK2 1
#define UAVCAN_TUNNEL_PROTOCOL_MAX_SIZE 1
#define UAVCAN_TUNNEL_PROTOCOL_SIGNATURE (0xA367483C9B920E49ULL)
#define UAVCAN_TUNNEL_PROTOCOL_UNDEFINED 255
#define UAVCAN_TUNNEL_SERIALCONFIG_ID 2011
#define UAVCAN_TUNNEL_SERIALCONFIG_MAX_SIZE 8
#define UAVCAN_TUNNEL_SERIALCONFIG_SIGNATURE (0x4237AACEE87E82ADULL)
#define UAVCAN_TUNNEL_TARGETTED_ID 3001
#define UAVCAN_TUNNEL_TARGETTED_MAX_SIZE 127
#define UAVCAN_TUNNEL_TARGETTED_OPTION_LOCK_PORT 1
#define UAVCAN_TUNNEL_TARGETTED_SIGNATURE (0xB138E7EA72A2A2E9ULL)
#define UBLOX_CFG_DEBUGGING 0
#define UBLOX_DEBUGGING 0
#define UBLOX_FAKE_3DLOCK 0
#define UBLOX_GNSS_SETTINGS 1
#define UBLOX_MAX_EXTENSIONS 8
#define UBLOX_MAX_GNSS_CONFIG_BLOCKS 7
#define UBLOX_MAX_PORTS 6
#define UBLOX_MAX_RXM_RAWX_SATS 32
#define UBLOX_MAX_RXM_RAW_SATS 22
#define UBLOX_MB_DEBUGGING 0
#define UBLOX_MODULE_LEN 9
#define UBLOX_RXM_RAW_LOGGING 1
#define UBLOX_SET_BINARY_115200 "\265\142\006\001\003\000\001\006\001\022\117$PUBX,41,1,0023,0001,115200,0*1C\r\n"
#define UBLOX_SET_BINARY_230400 "\265\142\006\001\003\000\001\006\001\022\117$PUBX,41,1,0023,0001,230400,0*1E\r\n"
#define UBLOX_SET_BINARY_460800 "\265\142\006\001\003\000\001\006\001\022\117$PUBX,41,1,0023,0001,460800,0*11\r\n"
#define UBLOX_SPEED_CHANGE 0
#define UBLOX_TIM_TM2_LOGGING (BOARD_FLASH_SIZE>1024)
#define UBX_TIMEGPS_VALID_WEEK_MASK 0x2
#define UBX_VALSET_LAYER_ALL 0x7U
#define UBX_VALSET_LAYER_BBR 0x2U
#define UBX_VALSET_LAYER_FLASH 0x4U
#define UBX_VALSET_LAYER_RAM 0x1U
#define UCHAR_MAX (SCHAR_MAX * 2 + 1)
#define UDID_START UID_BASE
#define UDPLITE_RECV_CSCOV 0x02
#define UDPLITE_SEND_CSCOV 0x01
#define UDP_DEBUG LWIP_DBG_OFF
#define UDP_ENSURE_LOCAL_PORT_RANGE(port) ((u16_t)(((port) & (u16_t)~UDP_LOCAL_PORT_RANGE_START) + UDP_LOCAL_PORT_RANGE_START))
#define UDP_FLAGS_CONNECTED 0x04U
#define UDP_FLAGS_MULTICAST_LOOP 0x08U
#define UDP_FLAGS_NOCHKSUM 0x01U
#define UDP_FLAGS_UDPLITE 0x02U
#define UDP_HLEN 8
#define UDP_LOCAL_PORT_RANGE_END 0xffff
#define UDP_LOCAL_PORT_RANGE_START 0xc000
#define UDP_STATS 0
#define UDP_STATS_DISPLAY() 
#define UDP_STATS_INC(x) 
#define UDP_TTL 255
#define UID_BASE 0x1FF0F420UL
#define UINT16_C(x) __UINT16_C(x)
#define UINT16_MAX (__UINT16_MAX__)
#define UINT16_VALUE(hbyte,lbyte) (static_cast<uint16_t>(((hbyte)<<8)|(lbyte)))
#define UINT32_C(x) __UINT32_C(x)
#define UINT32_MAX (__UINT32_MAX__)
#define UINT32_VALUE(b3,b2,b1,b0) (static_cast<uint32_t>(((b3)<<24)|((b2)<<16)|((b1)<<8)|(b0)))
#define UINT64_C(x) __UINT64_C(x)
#define UINT64_MAX (__UINT64_MAX__)
#define UINT8_C(x) __UINT8_C(x)
#define UINT8_MAX (__UINT8_MAX__)
#define UINTMAX_C(x) __UINTMAX_C(x)
#define UINTMAX_MAX (__UINTMAX_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
#define UINT_MAX (INT_MAX * 2U + 1U)
#define ULLONG_MAX (LLONG_MAX * 2ULL + 1ULL)
#define ULLONG_MAX (__LONG_LONG_MAX__ * 2ULL + 1)
#define ULONG_LONG_MAX (LONG_LONG_MAX * 2ULL + 1ULL)
#define ULONG_MAX (LONG_MAX * 2UL + 1UL)
#define UNARY_PRIORITY 12
#define UNDEFINED_FRAME 0
#define UNIX_OFFSET_MSEC (17000ULL * 86400ULL + 52ULL * 10ULL * AP_MSEC_PER_WEEK - GPS_LEAPSECONDS_MILLIS)
#define UNLOCK_TCPIP_CORE() sys_unlock_tcpip_core()
#define UNTIMEOUT(f,a) sys_untimeout((f), (a))
#define UNUSED(x) ((void)(x))
#define UNUSED_FUNCTION __attribute__((unused))
#define UNUSED_PRIVATE_MEMBER 
#define UNUSED_RESULT(expr_) _UNUSED_RESULT(__unique_name_ ##__COUNTER__, expr_)
#define UPAPDEBUG(a) 
#define UPAP_DEFTIMEOUT 6
#define UPAP_DEFTRANSMITS 10
#define UPFLOW_FOOTER (uint8_t)0x55
#define UPFLOW_HEADER0 (uint8_t)0xFE
#define UPFLOW_HEADER1 (uint8_t)0x0A
#define UPFLOW_PIXEL_SCALING (1e-4)
#define UPFLOW_TIMEOUT_SEC 0.3f
#define UPVALNAME(x) ((f->upvalues[x].name) ? getstr(f->upvalues[x].name) : "-")
#define US2RTC(freq,usec) (rtcnt_t)((((freq) + 999999UL) / 1000000UL) * (usec))
#define USART1 ((USART_TypeDef *) USART1_BASE)
#define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)
#define USART2 ((USART_TypeDef *) USART2_BASE)
#define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)
#define USART3 ((USART_TypeDef *) USART3_BASE)
#define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)
#define USART6 ((USART_TypeDef *) USART6_BASE)
#define USART6_BASE (APB2PERIPH_BASE + 0x1400UL)
#define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk
#define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)
#define USART_BRR_DIV_FRACTION_Pos (0U)
#define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk
#define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)
#define USART_BRR_DIV_MANTISSA_Pos (4U)
#define USART_CR1_CMIE USART_CR1_CMIE_Msk
#define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)
#define USART_CR1_CMIE_Pos (14U)
#define USART_CR1_DATA7 (USART_CR1_M1)
#define USART_CR1_DATA8 (0U)
#define USART_CR1_DATA9 (USART_CR1_M0)
#define USART_CR1_DEAT USART_CR1_DEAT_Msk
#define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)
#define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)
#define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)
#define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)
#define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)
#define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)
#define USART_CR1_DEAT_Pos (21U)
#define USART_CR1_DEDT USART_CR1_DEDT_Msk
#define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)
#define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)
#define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)
#define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)
#define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)
#define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)
#define USART_CR1_DEDT_Pos (16U)
#define USART_CR1_EOBIE USART_CR1_EOBIE_Msk
#define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)
#define USART_CR1_EOBIE_Pos (27U)
#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk
#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)
#define USART_CR1_IDLEIE_Pos (4U)
#define USART_CR1_M USART_CR1_M_Msk
#define USART_CR1_M0 (0x00001UL << USART_CR1_M_Pos)
#define USART_CR1_M1 0x10000000U
#define USART_CR1_MME USART_CR1_MME_Msk
#define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)
#define USART_CR1_MME_Pos (13U)
#define USART_CR1_M_0 USART_CR1_M0
#define USART_CR1_M_1 USART_CR1_M1
#define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)
#define USART_CR1_M_Pos (12U)
#define USART_CR1_OVER16 (0)
#define USART_CR1_OVER8 USART_CR1_OVER8_Msk
#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)
#define USART_CR1_OVER8_Pos (15U)
#define USART_CR1_PCE USART_CR1_PCE_Msk
#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)
#define USART_CR1_PCE_Pos (10U)
#define USART_CR1_PEIE USART_CR1_PEIE_Msk
#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)
#define USART_CR1_PEIE_Pos (8U)
#define USART_CR1_PS USART_CR1_PS_Msk
#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)
#define USART_CR1_PS_Pos (9U)
#define USART_CR1_RE USART_CR1_RE_Msk
#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)
#define USART_CR1_RE_Pos (2U)
#define USART_CR1_RTOIE USART_CR1_RTOIE_Msk
#define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)
#define USART_CR1_RTOIE_Pos (26U)
#define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk
#define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)
#define USART_CR1_RXNEIE_Pos (5U)
#define USART_CR1_TCIE USART_CR1_TCIE_Msk
#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)
#define USART_CR1_TCIE_Pos (6U)
#define USART_CR1_TE USART_CR1_TE_Msk
#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)
#define USART_CR1_TE_Pos (3U)
#define USART_CR1_TXEIE USART_CR1_TXEIE_Msk
#define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)
#define USART_CR1_TXEIE_Pos (7U)
#define USART_CR1_UE USART_CR1_UE_Msk
#define USART_CR1_UESM USART_CR1_UESM_Msk
#define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)
#define USART_CR1_UESM_Pos (1U)
#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)
#define USART_CR1_UE_Pos (0U)
#define USART_CR1_WAKE USART_CR1_WAKE_Msk
#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)
#define USART_CR1_WAKE_Pos (11U)
#define USART_CR2_ABREN USART_CR2_ABREN_Msk
#define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)
#define USART_CR2_ABREN_Pos (20U)
#define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk
#define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)
#define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)
#define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)
#define USART_CR2_ABRMODE_Pos (21U)
#define USART_CR2_ADD USART_CR2_ADD_Msk
#define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk
#define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)
#define USART_CR2_ADDM7_Pos (4U)
#define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)
#define USART_CR2_ADD_Pos (24U)
#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk
#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)
#define USART_CR2_CLKEN_Pos (11U)
#define USART_CR2_CPHA USART_CR2_CPHA_Msk
#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)
#define USART_CR2_CPHA_Pos (9U)
#define USART_CR2_CPOL USART_CR2_CPOL_Msk
#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)
#define USART_CR2_CPOL_Pos (10U)
#define USART_CR2_DATAINV USART_CR2_DATAINV_Msk
#define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)
#define USART_CR2_DATAINV_Pos (18U)
#define USART_CR2_LBCL USART_CR2_LBCL_Msk
#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)
#define USART_CR2_LBCL_Pos (8U)
#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk
#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)
#define USART_CR2_LBDIE_Pos (6U)
#define USART_CR2_LBDL USART_CR2_LBDL_Msk
#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)
#define USART_CR2_LBDL_Pos (5U)
#define USART_CR2_LINEN USART_CR2_LINEN_Msk
#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)
#define USART_CR2_LINEN_Pos (14U)
#define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk
#define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)
#define USART_CR2_MSBFIRST_Pos (19U)
#define USART_CR2_RTOEN USART_CR2_RTOEN_Msk
#define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)
#define USART_CR2_RTOEN_Pos (23U)
#define USART_CR2_RXINV USART_CR2_RXINV_Msk
#define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)
#define USART_CR2_RXINV_Pos (16U)
#define USART_CR2_STOP USART_CR2_STOP_Msk
#define USART_CR2_STOP0P5_BITS (1U << 12)
#define USART_CR2_STOP1P5_BITS (3U << 12)
#define USART_CR2_STOP1_BITS (0U << 12)
#define USART_CR2_STOP2_BITS (2U << 12)
#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)
#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)
#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)
#define USART_CR2_STOP_Pos (12U)
#define USART_CR2_SWAP USART_CR2_SWAP_Msk
#define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)
#define USART_CR2_SWAP_Pos (15U)
#define USART_CR2_TXINV USART_CR2_TXINV_Msk
#define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)
#define USART_CR2_TXINV_Pos (17U)
#define USART_CR3_CTSE USART_CR3_CTSE_Msk
#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)
#define USART_CR3_CTSE_Pos (9U)
#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk
#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)
#define USART_CR3_CTSIE_Pos (10U)
#define USART_CR3_DDRE USART_CR3_DDRE_Msk
#define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)
#define USART_CR3_DDRE_Pos (13U)
#define USART_CR3_DEM USART_CR3_DEM_Msk
#define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)
#define USART_CR3_DEM_Pos (14U)
#define USART_CR3_DEP USART_CR3_DEP_Msk
#define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)
#define USART_CR3_DEP_Pos (15U)
#define USART_CR3_DMAR USART_CR3_DMAR_Msk
#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)
#define USART_CR3_DMAR_Pos (6U)
#define USART_CR3_DMAT USART_CR3_DMAT_Msk
#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)
#define USART_CR3_DMAT_Pos (7U)
#define USART_CR3_EIE USART_CR3_EIE_Msk
#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)
#define USART_CR3_EIE_Pos (0U)
#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk
#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)
#define USART_CR3_HDSEL_Pos (3U)
#define USART_CR3_IREN USART_CR3_IREN_Msk
#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)
#define USART_CR3_IREN_Pos (1U)
#define USART_CR3_IRLP USART_CR3_IRLP_Msk
#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)
#define USART_CR3_IRLP_Pos (2U)
#define USART_CR3_NACK USART_CR3_NACK_Msk
#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
#define USART_CR3_NACK_Pos (4U)
#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk
#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)
#define USART_CR3_ONEBIT_Pos (11U)
#define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk
#define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)
#define USART_CR3_OVRDIS_Pos (12U)
#define USART_CR3_RTSE USART_CR3_RTSE_Msk
#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)
#define USART_CR3_RTSE_Pos (8U)
#define USART_CR3_RXFTCFG_1H (USART_CR3_RXFTCFG_1)
#define USART_CR3_RXFTCFG_1Q (USART_CR3_RXFTCFG_0)
#define USART_CR3_RXFTCFG_3Q (USART_CR3_RXFTCFG_1 | USART_CR3_RXFTCFG_0)
#define USART_CR3_RXFTCFG_7E (USART_CR3_RXFTCFG_2)
#define USART_CR3_RXFTCFG_FULL (USART_CR3_RXFTCFG_2 | USART_CR3_RXFTCFG_0)
#define USART_CR3_RXFTCFG_NONEMPTY (0U)
#define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk
#define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)
#define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)
#define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)
#define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)
#define USART_CR3_SCARCNT_Pos (17U)
#define USART_CR3_SCEN USART_CR3_SCEN_Msk
#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)
#define USART_CR3_SCEN_Pos (5U)
#define USART_CR3_TXFTCFG_1H (USART_CR3_TXFTCFG_1)
#define USART_CR3_TXFTCFG_1Q (USART_CR3_TXFTCFG_0)
#define USART_CR3_TXFTCFG_3Q (USART_CR3_TXFTCFG_1 | USART_CR3_TXFTCFG_0)
#define USART_CR3_TXFTCFG_7E (USART_CR3_TXFTCFG_2)
#define USART_CR3_TXFTCFG_EMPTY (USART_CR3_TXFTCFG_2 | USART_CR3_TXFTCFG_0)
#define USART_CR3_TXFTCFG_NONFULL (0U)
#define USART_CR3_UCESM USART_CR3_UCESM_Msk
#define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos)
#define USART_CR3_UCESM_Pos (23U)
#define USART_CR3_WUFIE USART_CR3_WUFIE_Msk
#define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)
#define USART_CR3_WUFIE_Pos (22U)
#define USART_CR3_WUS USART_CR3_WUS_Msk
#define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)
#define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)
#define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)
#define USART_CR3_WUS_Pos (20U)
#define USART_GTPR_GT USART_GTPR_GT_Msk
#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)
#define USART_GTPR_GT_Pos (8U)
#define USART_GTPR_PSC USART_GTPR_PSC_Msk
#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)
#define USART_GTPR_PSC_Pos (0U)
#define USART_ICR_CMCF USART_ICR_CMCF_Msk
#define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)
#define USART_ICR_CMCF_Pos (17U)
#define USART_ICR_CTSCF USART_ICR_CTSCF_Msk
#define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)
#define USART_ICR_CTSCF_Pos (9U)
#define USART_ICR_EOBCF USART_ICR_EOBCF_Msk
#define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)
#define USART_ICR_EOBCF_Pos (12U)
#define USART_ICR_FECF USART_ICR_FECF_Msk
#define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)
#define USART_ICR_FECF_Pos (1U)
#define USART_ICR_IDLECF USART_ICR_IDLECF_Msk
#define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)
#define USART_ICR_IDLECF_Pos (4U)
#define USART_ICR_LBDCF USART_ICR_LBDCF_Msk
#define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)
#define USART_ICR_LBDCF_Pos (8U)
#define USART_ICR_NCF USART_ICR_NCF_Msk
#define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos)
#define USART_ICR_NCF_Pos (2U)
#define USART_ICR_ORECF USART_ICR_ORECF_Msk
#define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)
#define USART_ICR_ORECF_Pos (3U)
#define USART_ICR_PECF USART_ICR_PECF_Msk
#define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)
#define USART_ICR_PECF_Pos (0U)
#define USART_ICR_RTOCF USART_ICR_RTOCF_Msk
#define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)
#define USART_ICR_RTOCF_Pos (11U)
#define USART_ICR_TCCF USART_ICR_TCCF_Msk
#define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)
#define USART_ICR_TCCF_Pos (6U)
#define USART_ICR_WUCF USART_ICR_WUCF_Msk
#define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)
#define USART_ICR_WUCF_Pos (20U)
#define USART_ISR_ABRE USART_ISR_ABRE_Msk
#define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)
#define USART_ISR_ABRE_Pos (14U)
#define USART_ISR_ABRF USART_ISR_ABRF_Msk
#define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)
#define USART_ISR_ABRF_Pos (15U)
#define USART_ISR_BUSY USART_ISR_BUSY_Msk
#define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)
#define USART_ISR_BUSY_Pos (16U)
#define USART_ISR_CMF USART_ISR_CMF_Msk
#define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)
#define USART_ISR_CMF_Pos (17U)
#define USART_ISR_CTS USART_ISR_CTS_Msk
#define USART_ISR_CTSIF USART_ISR_CTSIF_Msk
#define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)
#define USART_ISR_CTSIF_Pos (9U)
#define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)
#define USART_ISR_CTS_Pos (10U)
#define USART_ISR_EOBF USART_ISR_EOBF_Msk
#define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)
#define USART_ISR_EOBF_Pos (12U)
#define USART_ISR_FE USART_ISR_FE_Msk
#define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)
#define USART_ISR_FE_Pos (1U)
#define USART_ISR_IDLE USART_ISR_IDLE_Msk
#define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)
#define USART_ISR_IDLE_Pos (4U)
#define USART_ISR_LBDF USART_ISR_LBDF_Msk
#define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)
#define USART_ISR_LBDF_Pos (8U)
#define USART_ISR_NE USART_ISR_NE_Msk
#define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)
#define USART_ISR_NE_Pos (2U)
#define USART_ISR_ORE USART_ISR_ORE_Msk
#define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)
#define USART_ISR_ORE_Pos (3U)
#define USART_ISR_PE USART_ISR_PE_Msk
#define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)
#define USART_ISR_PE_Pos (0U)
#define USART_ISR_REACK USART_ISR_REACK_Msk
#define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)
#define USART_ISR_REACK_Pos (22U)
#define USART_ISR_RTOF USART_ISR_RTOF_Msk
#define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)
#define USART_ISR_RTOF_Pos (11U)
#define USART_ISR_RWU USART_ISR_RWU_Msk
#define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)
#define USART_ISR_RWU_Pos (19U)
#define USART_ISR_RXNE USART_ISR_RXNE_Msk
#define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)
#define USART_ISR_RXNE_Pos (5U)
#define USART_ISR_SBKF USART_ISR_SBKF_Msk
#define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)
#define USART_ISR_SBKF_Pos (18U)
#define USART_ISR_TC USART_ISR_TC_Msk
#define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)
#define USART_ISR_TC_Pos (6U)
#define USART_ISR_TEACK USART_ISR_TEACK_Msk
#define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)
#define USART_ISR_TEACK_Pos (21U)
#define USART_ISR_TXE USART_ISR_TXE_Msk
#define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)
#define USART_ISR_TXE_Pos (7U)
#define USART_ISR_WUF USART_ISR_WUF_Msk
#define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)
#define USART_ISR_WUF_Pos (20U)
#define USART_PRESC1 USART_PRESC_N(0U)
#define USART_PRESC10 USART_PRESC_N(5U)
#define USART_PRESC12 USART_PRESC_N(6U)
#define USART_PRESC128 USART_PRESC_N(10U)
#define USART_PRESC16 USART_PRESC_N(7U)
#define USART_PRESC2 USART_PRESC_N(1U)
#define USART_PRESC256 USART_PRESC_N(11U)
#define USART_PRESC32 USART_PRESC_N(8U)
#define USART_PRESC4 USART_PRESC_N(2U)
#define USART_PRESC6 USART_PRESC_N(3U)
#define USART_PRESC64 USART_PRESC_N(9U)
#define USART_PRESC8 USART_PRESC_N(4U)
#define USART_PRESC_N(n) ((n) << USART_PRESC_PRESCALER_Pos)
#define USART_RDR_RDR USART_RDR_RDR_Msk
#define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)
#define USART_RDR_RDR_Pos (0U)
#define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk
#define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)
#define USART_RQR_ABRRQ_Pos (0U)
#define USART_RQR_MMRQ USART_RQR_MMRQ_Msk
#define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)
#define USART_RQR_MMRQ_Pos (2U)
#define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk
#define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)
#define USART_RQR_RXFRQ_Pos (3U)
#define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk
#define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)
#define USART_RQR_SBKRQ_Pos (1U)
#define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk
#define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)
#define USART_RQR_TXFRQ_Pos (4U)
#define USART_RTOR_BLEN USART_RTOR_BLEN_Msk
#define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)
#define USART_RTOR_BLEN_Pos (24U)
#define USART_RTOR_RTO USART_RTOR_RTO_Msk
#define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)
#define USART_RTOR_RTO_Pos (0U)
#define USART_TDR_TDR USART_TDR_TDR_Msk
#define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)
#define USART_TDR_TDR_Pos (0U)
#define USB_CDC_H 
#define USB_DESCRIPTOR_CONFIGURATION 2U
#define USB_DESCRIPTOR_DEVICE 1U
#define USB_DESCRIPTOR_DEVICE_QUALIFIER 6U
#define USB_DESCRIPTOR_ENDPOINT 5U
#define USB_DESCRIPTOR_INTERFACE 4U
#define USB_DESCRIPTOR_INTERFACE_ASSOCIATION 11U
#define USB_DESCRIPTOR_INTERFACE_POWER 8U
#define USB_DESCRIPTOR_OTHER_SPEED_CFG 7U
#define USB_DESCRIPTOR_STRING 3U
#define USB_DESC_BCD(bcd) (uint8_t)((bcd) & 255U), (uint8_t)(((bcd) >> 8) & 255)
#define USB_DESC_BYTE(b) ((uint8_t)(b))
#define USB_DESC_CONFIGURATION(wTotalLength,bNumInterfaces,bConfigurationValue,iConfiguration,bmAttributes,bMaxPower) USB_DESC_BYTE(USB_DESC_CONFIGURATION_SIZE), USB_DESC_BYTE(USB_DESCRIPTOR_CONFIGURATION), USB_DESC_WORD(wTotalLength), USB_DESC_BYTE(bNumInterfaces), USB_DESC_BYTE(bConfigurationValue), USB_DESC_INDEX(iConfiguration), USB_DESC_BYTE(bmAttributes), USB_DESC_BYTE(bMaxPower)
#define USB_DESC_CONFIGURATION_SIZE 9U
#define USB_DESC_DEVICE(bcdUSB,bDeviceClass,bDeviceSubClass,bDeviceProtocol,bMaxPacketSize,idVendor,idProduct,bcdDevice,iManufacturer,iProduct,iSerialNumber,bNumConfigurations) USB_DESC_BYTE(USB_DESC_DEVICE_SIZE), USB_DESC_BYTE(USB_DESCRIPTOR_DEVICE), USB_DESC_BCD(bcdUSB), USB_DESC_BYTE(bDeviceClass), USB_DESC_BYTE(bDeviceSubClass), USB_DESC_BYTE(bDeviceProtocol), USB_DESC_BYTE(bMaxPacketSize), USB_DESC_WORD(idVendor), USB_DESC_WORD(idProduct), USB_DESC_BCD(bcdDevice), USB_DESC_INDEX(iManufacturer), USB_DESC_INDEX(iProduct), USB_DESC_INDEX(iSerialNumber), USB_DESC_BYTE(bNumConfigurations)
#define USB_DESC_DEVICE_SIZE 18U
#define USB_DESC_ENDPOINT(bEndpointAddress,bmAttributes,wMaxPacketSize,bInterval) USB_DESC_BYTE(USB_DESC_ENDPOINT_SIZE), USB_DESC_BYTE(USB_DESCRIPTOR_ENDPOINT), USB_DESC_BYTE(bEndpointAddress), USB_DESC_BYTE(bmAttributes), USB_DESC_WORD(wMaxPacketSize), USB_DESC_BYTE(bInterval)
#define USB_DESC_ENDPOINT_SIZE 7U
#define USB_DESC_INDEX(i) ((uint8_t)(i))
#define USB_DESC_INTERFACE(bInterfaceNumber,bAlternateSetting,bNumEndpoints,bInterfaceClass,bInterfaceSubClass,bInterfaceProtocol,iInterface) USB_DESC_BYTE(USB_DESC_INTERFACE_SIZE), USB_DESC_BYTE(USB_DESCRIPTOR_INTERFACE), USB_DESC_BYTE(bInterfaceNumber), USB_DESC_BYTE(bAlternateSetting), USB_DESC_BYTE(bNumEndpoints), USB_DESC_BYTE(bInterfaceClass), USB_DESC_BYTE(bInterfaceSubClass), USB_DESC_BYTE(bInterfaceProtocol), USB_DESC_INDEX(iInterface)
#define USB_DESC_INTERFACE_ASSOCIATION(bFirstInterface,bInterfaceCount,bFunctionClass,bFunctionSubClass,bFunctionProcotol,iInterface) USB_DESC_BYTE(USB_DESC_INTERFACE_ASSOCIATION_SIZE), USB_DESC_BYTE(USB_DESCRIPTOR_INTERFACE_ASSOCIATION), USB_DESC_BYTE(bFirstInterface), USB_DESC_BYTE(bInterfaceCount), USB_DESC_BYTE(bFunctionClass), USB_DESC_BYTE(bFunctionSubClass), USB_DESC_BYTE(bFunctionProcotol), USB_DESC_INDEX(iInterface)
#define USB_DESC_INTERFACE_ASSOCIATION_SIZE 8U
#define USB_DESC_INTERFACE_SIZE 9U
#define USB_DESC_MAX_STRLEN 100
#define USB_DESC_WORD(w) (uint8_t)((w) & 255U), (uint8_t)(((w) >> 8) & 255U)
#define USB_EARLY_SET_ADDRESS 0
#define USB_ENDPOINT_IN(ep) ((ep) | 0x80U)
#define USB_ENDPOINT_OUT(ep) (ep)
#define USB_EP0_STATUS_STAGE USB_EP0_STATUS_STAGE_SW
#define USB_EP0_STATUS_STAGE_HW 1
#define USB_EP0_STATUS_STAGE_SW 0
#define USB_EP_MODE_TYPE 0x0003U
#define USB_EP_MODE_TYPE_BULK 0x0002U
#define USB_EP_MODE_TYPE_CTRL 0x0000U
#define USB_EP_MODE_TYPE_INTR 0x0003U
#define USB_EP_MODE_TYPE_ISOC 0x0001U
#define USB_FEATURE_DEVICE_REMOTE_WAKEUP 1U
#define USB_FEATURE_ENDPOINT_HALT 0U
#define USB_FEATURE_TEST_MODE 2U
#define USB_IN_STATE 0x08U
#define USB_LATE_SET_ADDRESS 1
#define USB_MAX_ENDPOINTS STM32_OTG1_ENDPOINTS
#define USB_OTG_BCNT USB_OTG_BCNT_Msk
#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)
#define USB_OTG_BCNT_Pos (4U)
#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk
#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)
#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)
#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)
#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)
#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)
#define USB_OTG_CHNUM_Pos (0U)
#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk
#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)
#define USB_OTG_CID_PRODUCT_ID_Pos (0U)
#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk
#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)
#define USB_OTG_DAINTMSK_IEPM_Pos (0U)
#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk
#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)
#define USB_OTG_DAINTMSK_OEPM_Pos (16U)
#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk
#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)
#define USB_OTG_DAINT_IEPINT_Pos (0U)
#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk
#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)
#define USB_OTG_DAINT_OEPINT_Pos (16U)
#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk
#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)
#define USB_OTG_DCFG_DAD_Pos (4U)
#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk
#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)
#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)
#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)
#define USB_OTG_DCFG_DSPD_Pos (0U)
#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk
#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)
#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk
#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)
#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)
#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)
#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk
#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)
#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)
#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)
#define USB_OTG_DCFG_PFIVL_Pos (11U)
#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk
#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)
#define USB_OTG_DCTL_CGINAK_Pos (8U)
#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk
#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)
#define USB_OTG_DCTL_CGONAK_Pos (10U)
#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk
#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)
#define USB_OTG_DCTL_GINSTS_Pos (2U)
#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk
#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)
#define USB_OTG_DCTL_GONSTS_Pos (3U)
#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk
#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)
#define USB_OTG_DCTL_POPRGDNE_Pos (11U)
#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk
#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)
#define USB_OTG_DCTL_RWUSIG_Pos (0U)
#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk
#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)
#define USB_OTG_DCTL_SDIS_Pos (1U)
#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk
#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)
#define USB_OTG_DCTL_SGINAK_Pos (7U)
#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk
#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)
#define USB_OTG_DCTL_SGONAK_Pos (9U)
#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk
#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)
#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)
#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)
#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)
#define USB_OTG_DCTL_TCTL_Pos (4U)
#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk
#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)
#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk
#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)
#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk
#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)
#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk
#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)
#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
#define USB_OTG_DEVICE_BASE 0x0800UL
#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk
#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)
#define USB_OTG_DIEPCTL_CNAK_Pos (26U)
#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk
#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)
#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk
#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)
#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk
#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)
#define USB_OTG_DIEPCTL_EPENA_Pos (31U)
#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk
#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)
#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)
#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)
#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk
#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)
#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk
#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)
#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)
#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk
#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)
#define USB_OTG_DIEPCTL_SNAK_Pos (27U)
#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk
#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)
#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk
#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)
#define USB_OTG_DIEPCTL_STALL_Pos (21U)
#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk
#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)
#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk
#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)
#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk
#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)
#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk
#define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)
#define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk
#define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)
#define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)
#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)
#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)
#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk
#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)
#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk
#define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)
#define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk
#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)
#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk
#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)
#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)
#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
#define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk
#define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)
#define USB_OTG_DIEPINT_AHBERR_Pos (2U)
#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk
#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)
#define USB_OTG_DIEPINT_BERR_Pos (12U)
#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk
#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)
#define USB_OTG_DIEPINT_BNA_Pos (9U)
#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk
#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)
#define USB_OTG_DIEPINT_EPDISD_Pos (1U)
#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk
#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)
#define USB_OTG_DIEPINT_INEPNE_Pos (6U)
#define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk
#define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)
#define USB_OTG_DIEPINT_INEPNM_Pos (5U)
#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk
#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)
#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk
#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)
#define USB_OTG_DIEPINT_NAK_Pos (13U)
#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk
#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)
#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk
#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)
#define USB_OTG_DIEPINT_TOC_Pos (3U)
#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk
#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)
#define USB_OTG_DIEPINT_TXFE_Pos (7U)
#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk
#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)
#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk
#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)
#define USB_OTG_DIEPINT_XFRC_Pos (0U)
#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk
#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)
#define USB_OTG_DIEPMSK_BIM_Pos (9U)
#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk
#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)
#define USB_OTG_DIEPMSK_EPDM_Pos (1U)
#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk
#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)
#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk
#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)
#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk
#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)
#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk
#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)
#define USB_OTG_DIEPMSK_TOM_Pos (3U)
#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk
#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)
#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk
#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)
#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk
#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)
#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk
#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)
#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk
#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)
#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk
#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)
#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk
#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)
#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk
#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)
#define USB_OTG_DOEPCTL_CNAK_Pos (26U)
#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk
#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)
#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk
#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)
#define USB_OTG_DOEPCTL_EPENA_Pos (31U)
#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk
#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)
#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)
#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)
#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk
#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)
#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk
#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)
#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)
#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk
#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)
#define USB_OTG_DOEPCTL_SNAK_Pos (27U)
#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk
#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)
#define USB_OTG_DOEPCTL_SNPM_Pos (20U)
#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk
#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)
#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk
#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)
#define USB_OTG_DOEPCTL_STALL_Pos (21U)
#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk
#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)
#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk
#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)
#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk
#define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)
#define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk
#define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)
#define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)
#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)
#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)
#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk
#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)
#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk
#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)
#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk
#define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)
#define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk
#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)
#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk
#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)
#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
#define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk
#define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)
#define USB_OTG_DOEPINT_AHBERR_Pos (2U)
#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk
#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)
#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk
#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)
#define USB_OTG_DOEPINT_EPDISD_Pos (1U)
#define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk
#define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos)
#define USB_OTG_DOEPINT_NAK_Pos (13U)
#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk
#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)
#define USB_OTG_DOEPINT_NYET_Pos (14U)
#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk
#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)
#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
#define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk
#define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)
#define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
#define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk
#define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)
#define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)
#define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk
#define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)
#define USB_OTG_DOEPINT_STPKTRX_Pos (15U)
#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk
#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)
#define USB_OTG_DOEPINT_STUP_Pos (3U)
#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk
#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)
#define USB_OTG_DOEPINT_XFRC_Pos (0U)
#define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk
#define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)
#define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)
#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk
#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)
#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
#define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk
#define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)
#define USB_OTG_DOEPMSK_BERRM_Pos (12U)
#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk
#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)
#define USB_OTG_DOEPMSK_BOIM_Pos (9U)
#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk
#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)
#define USB_OTG_DOEPMSK_EPDM_Pos (1U)
#define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk
#define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)
#define USB_OTG_DOEPMSK_NAKM_Pos (13U)
#define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk
#define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)
#define USB_OTG_DOEPMSK_NYETM_Pos (14U)
#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk
#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)
#define USB_OTG_DOEPMSK_OPEM_Pos (8U)
#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk
#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)
#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
#define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk
#define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)
#define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk
#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)
#define USB_OTG_DOEPMSK_STUPM_Pos (3U)
#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk
#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)
#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk
#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)
#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk
#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk
#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)
#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
#define USB_OTG_DPID USB_OTG_DPID_Msk
#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)
#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)
#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)
#define USB_OTG_DPID_Pos (15U)
#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk
#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)
#define USB_OTG_DSTS_EERR_Pos (3U)
#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk
#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)
#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)
#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)
#define USB_OTG_DSTS_ENUMSPD_Pos (1U)
#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk
#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)
#define USB_OTG_DSTS_FNSOF_Pos (8U)
#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk
#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)
#define USB_OTG_DSTS_SUSPSTS_Pos (0U)
#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk
#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)
#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk
#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)
#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk
#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)
#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk
#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)
#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk
#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk
#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk
#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)
#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk
#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)
#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk
#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)
#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk
#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)
#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)
#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)
#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)
#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)
#define USB_OTG_EPNUM_Pos (0U)
#define USB_OTG_EP_REG_SIZE 0x0020UL
#define USB_OTG_FIFO_BASE 0x1000UL
#define USB_OTG_FIFO_SIZE 0x1000UL
#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk
#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)
#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)
#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)
#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)
#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)
#define USB_OTG_FRMNUM_Pos (21U)
#define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
#define USB_OTG_FS_PERIPH_BASE 0x50000000UL
#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk
#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)
#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk
#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)
#define USB_OTG_GAHBCFG_GINT_Pos (0U)
#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk
#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
#define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk
#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)
#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk
#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)
#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk
#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)
#define USB_OTG_GCCFG_PWRDWN_Pos (16U)
#define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk
#define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)
#define USB_OTG_GCCFG_VBDEN_Pos (21U)
#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk
#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)
#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk
#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)
#define USB_OTG_GINTMSK_DISCINT_Pos (29U)
#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk
#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)
#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk
#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)
#define USB_OTG_GINTMSK_EOPFM_Pos (15U)
#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk
#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)
#define USB_OTG_GINTMSK_EPMISM_Pos (17U)
#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk
#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)
#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk
#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)
#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk
#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)
#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk
#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)
#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk
#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)
#define USB_OTG_GINTMSK_HCIM_Pos (25U)
#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk
#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)
#define USB_OTG_GINTMSK_IEPINT_Pos (18U)
#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk
#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)
#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk
#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)
#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
#define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk
#define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)
#define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk
#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)
#define USB_OTG_GINTMSK_MMISM_Pos (1U)
#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk
#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)
#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk
#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)
#define USB_OTG_GINTMSK_OEPINT_Pos (19U)
#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk
#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)
#define USB_OTG_GINTMSK_OTGINT_Pos (2U)
#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk
#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)
#define USB_OTG_GINTMSK_PRTIM_Pos (24U)
#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk
#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)
#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)
#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
#define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk
#define USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)
#define USB_OTG_GINTMSK_RSTDEM_Pos (23U)
#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk
#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)
#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk
#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)
#define USB_OTG_GINTMSK_SOFM_Pos (3U)
#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk
#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)
#define USB_OTG_GINTMSK_SRQIM_Pos (30U)
#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk
#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)
#define USB_OTG_GINTMSK_USBRST_Pos (12U)
#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk
#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)
#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk
#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)
#define USB_OTG_GINTMSK_WUIM_Pos (31U)
#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk
#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)
#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk
#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)
#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk
#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)
#define USB_OTG_GINTSTS_CMOD_Pos (0U)
#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk
#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)
#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk
#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)
#define USB_OTG_GINTSTS_DISCINT_Pos (29U)
#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk
#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)
#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk
#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)
#define USB_OTG_GINTSTS_EOPF_Pos (15U)
#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk
#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)
#define USB_OTG_GINTSTS_ESUSP_Pos (10U)
#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk
#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)
#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk
#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)
#define USB_OTG_GINTSTS_HCINT_Pos (25U)
#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk
#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)
#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk
#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)
#define USB_OTG_GINTSTS_IEPINT_Pos (18U)
#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk
#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)
#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk
#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)
#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
#define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk
#define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)
#define USB_OTG_GINTSTS_LPMINT_Pos (27U)
#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk
#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)
#define USB_OTG_GINTSTS_MMIS_Pos (1U)
#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk
#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)
#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk
#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)
#define USB_OTG_GINTSTS_OEPINT_Pos (19U)
#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk
#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)
#define USB_OTG_GINTSTS_OTGINT_Pos (2U)
#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk
#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)
#define USB_OTG_GINTSTS_PTXFE_Pos (26U)
#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)
#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
#define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk
#define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)
#define USB_OTG_GINTSTS_RSTDET_Pos (23U)
#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk
#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)
#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk
#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)
#define USB_OTG_GINTSTS_SOF_Pos (3U)
#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk
#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)
#define USB_OTG_GINTSTS_SRQINT_Pos (30U)
#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk
#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)
#define USB_OTG_GINTSTS_USBRST_Pos (12U)
#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk
#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)
#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk
#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)
#define USB_OTG_GINTSTS_WKUINT_Pos (31U)
#define USB_OTG_GLOBAL_BASE 0x0000UL
#define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk
#define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk
#define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)
#define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
#define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)
#define USB_OTG_GLPMCFG_BESL_Pos (2U)
#define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk
#define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)
#define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
#define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk
#define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)
#define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
#define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk
#define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)
#define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
#define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk
#define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)
#define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
#define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk
#define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)
#define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
#define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk
#define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)
#define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
#define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk
#define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)
#define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
#define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk
#define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk
#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)
#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
#define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)
#define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
#define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk
#define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)
#define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
#define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk
#define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)
#define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
#define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk
#define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)
#define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
#define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk
#define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)
#define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk
#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk
#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)
#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk
#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
#define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk
#define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)
#define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
#define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk
#define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)
#define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
#define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk
#define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)
#define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
#define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk
#define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)
#define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
#define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk
#define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)
#define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
#define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk
#define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)
#define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
#define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk
#define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)
#define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
#define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk
#define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)
#define USB_OTG_GOTGCTL_DBCT_Pos (17U)
#define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk
#define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)
#define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
#define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk
#define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)
#define USB_OTG_GOTGCTL_EHEN_Pos (12U)
#define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk
#define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)
#define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
#define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk
#define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)
#define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
#define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk
#define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)
#define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
#define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk
#define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)
#define USB_OTG_GOTGCTL_OTGVER_Pos (20U)
#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk
#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk
#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)
#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)
#define USB_OTG_GOTGCTL_SRQ_Pos (1U)
#define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk
#define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)
#define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
#define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk
#define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)
#define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk
#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)
#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk
#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)
#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk
#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)
#define USB_OTG_GOTGINT_HNGDET_Pos (17U)
#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk
#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)
#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
#define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk
#define USB_OTG_GOTGINT_IDCHNG_Msk (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)
#define USB_OTG_GOTGINT_IDCHNG_Pos (20U)
#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk
#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)
#define USB_OTG_GOTGINT_SEDET_Pos (2U)
#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk
#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)
#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk
#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)
#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk
#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)
#define USB_OTG_GRSTCTL_CSRST_Pos (0U)
#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk
#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)
#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk
#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)
#define USB_OTG_GRSTCTL_FCRST_Pos (2U)
#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk
#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)
#define USB_OTG_GRSTCTL_HSRST_Pos (1U)
#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk
#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)
#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk
#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)
#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk
#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)
#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk
#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)
#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk
#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)
#define USB_OTG_GRXSTSP_BCNT_Pos (4U)
#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk
#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)
#define USB_OTG_GRXSTSP_DPID_Pos (15U)
#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk
#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)
#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk
#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)
#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk
#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)
#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk
#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)
#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk
#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)
#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk
#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)
#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk
#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)
#define USB_OTG_GUSBCFG_PCCI_Pos (23U)
#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk
#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)
#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk
#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)
#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk
#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)
#define USB_OTG_GUSBCFG_PTCI_Pos (24U)
#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk
#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)
#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk
#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)
#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)
#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)
#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)
#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk
#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)
#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)
#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)
#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)
#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)
#define USB_OTG_GUSBCFG_TRDT_Pos (10U)
#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk
#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)
#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk
#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)
#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk
#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)
#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)
#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)
#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk
#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)
#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk
#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)
#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk
#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)
#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk
#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)
#define USB_OTG_HAINT_HAINT_Pos (0U)
#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk
#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)
#define USB_OTG_HCCHAR_CHDIS_Pos (30U)
#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk
#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)
#define USB_OTG_HCCHAR_CHENA_Pos (31U)
#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk
#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)
#define USB_OTG_HCCHAR_DAD_Pos (22U)
#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk
#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)
#define USB_OTG_HCCHAR_EPDIR_Pos (15U)
#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk
#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)
#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)
#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)
#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)
#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)
#define USB_OTG_HCCHAR_EPNUM_Pos (11U)
#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk
#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)
#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)
#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)
#define USB_OTG_HCCHAR_EPTYP_Pos (18U)
#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk
#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)
#define USB_OTG_HCCHAR_LSDEV_Pos (17U)
#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk
#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)
#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)
#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)
#define USB_OTG_HCCHAR_MC_Pos (20U)
#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk
#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)
#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk
#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)
#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk
#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)
#define USB_OTG_HCDMA_DMAADDR_Pos (0U)
#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk
#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)
#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)
#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)
#define USB_OTG_HCFG_FSLSPCS_Pos (0U)
#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk
#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)
#define USB_OTG_HCFG_FSLSS_Pos (2U)
#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk
#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)
#define USB_OTG_HCINTMSK_ACKM_Pos (5U)
#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk
#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)
#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk
#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)
#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk
#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)
#define USB_OTG_HCINTMSK_CHHM_Pos (1U)
#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk
#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)
#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk
#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)
#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk
#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)
#define USB_OTG_HCINTMSK_NAKM_Pos (4U)
#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk
#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)
#define USB_OTG_HCINTMSK_NYET_Pos (6U)
#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk
#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)
#define USB_OTG_HCINTMSK_STALLM_Pos (3U)
#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk
#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)
#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk
#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)
#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk
#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)
#define USB_OTG_HCINT_ACK_Pos (5U)
#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk
#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)
#define USB_OTG_HCINT_AHBERR_Pos (2U)
#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk
#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)
#define USB_OTG_HCINT_BBERR_Pos (8U)
#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk
#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)
#define USB_OTG_HCINT_CHH_Pos (1U)
#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk
#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)
#define USB_OTG_HCINT_DTERR_Pos (10U)
#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk
#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)
#define USB_OTG_HCINT_FRMOR_Pos (9U)
#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk
#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)
#define USB_OTG_HCINT_NAK_Pos (4U)
#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk
#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)
#define USB_OTG_HCINT_NYET_Pos (6U)
#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk
#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)
#define USB_OTG_HCINT_STALL_Pos (3U)
#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk
#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)
#define USB_OTG_HCINT_TXERR_Pos (7U)
#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk
#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)
#define USB_OTG_HCINT_XFRC_Pos (0U)
#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk
#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)
#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk
#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)
#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk
#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)
#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk
#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)
#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk
#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)
#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)
#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)
#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk
#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)
#define USB_OTG_HCTSIZ_DOPING_Pos (31U)
#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk
#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)
#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)
#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)
#define USB_OTG_HCTSIZ_DPID_Pos (29U)
#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk
#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)
#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk
#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)
#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk
#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)
#define USB_OTG_HFIR_FRIVL_Pos (0U)
#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk
#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)
#define USB_OTG_HFNUM_FRNUM_Pos (0U)
#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk
#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)
#define USB_OTG_HFNUM_FTREM_Pos (16U)
#define USB_OTG_HOST_BASE 0x0400UL
#define USB_OTG_HOST_CHANNEL_BASE 0x0500UL
#define USB_OTG_HOST_CHANNEL_SIZE 0x0020UL
#define USB_OTG_HOST_PORT_BASE 0x0440UL
#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk
#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)
#define USB_OTG_HPRT_PCDET_Pos (1U)
#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk
#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)
#define USB_OTG_HPRT_PCSTS_Pos (0U)
#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk
#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)
#define USB_OTG_HPRT_PENA_Pos (2U)
#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk
#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)
#define USB_OTG_HPRT_PENCHNG_Pos (3U)
#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk
#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)
#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)
#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)
#define USB_OTG_HPRT_PLSTS_Pos (10U)
#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk
#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)
#define USB_OTG_HPRT_POCA_Pos (4U)
#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk
#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)
#define USB_OTG_HPRT_POCCHNG_Pos (5U)
#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk
#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)
#define USB_OTG_HPRT_PPWR_Pos (12U)
#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk
#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)
#define USB_OTG_HPRT_PRES_Pos (6U)
#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk
#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)
#define USB_OTG_HPRT_PRST_Pos (8U)
#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk
#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)
#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)
#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)
#define USB_OTG_HPRT_PSPD_Pos (17U)
#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk
#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)
#define USB_OTG_HPRT_PSUSP_Pos (7U)
#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk
#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)
#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)
#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)
#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)
#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)
#define USB_OTG_HPRT_PTCTL_Pos (13U)
#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk
#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)
#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk
#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)
#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk
#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)
#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk
#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk
#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
#define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
#define USB_OTG_HS_PERIPH_BASE 0x40040000UL
#define USB_OTG_IN_ENDPOINT_BASE 0x0900UL
#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk
#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)
#define USB_OTG_NPTXFD_Pos (16U)
#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk
#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)
#define USB_OTG_NPTXFSA_Pos (0U)
#define USB_OTG_OUT_ENDPOINT_BASE 0x0B00UL
#define USB_OTG_PCGCCTL_BASE 0x0E00UL
#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk
#define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)
#define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk
#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)
#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk
#define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)
#define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk
#define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)
#define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk
#define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)
#define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk
#define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)
#define USB_OTG_PCGCR_STPPCLK_Pos (0U)
#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk
#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)
#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)
#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)
#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)
#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)
#define USB_OTG_PKTSTS_Pos (17U)
#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk
#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)
#define USB_OTG_TX0FD_Pos (16U)
#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk
#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)
#define USB_OTG_TX0FSA_Pos (0U)
#define USB_OUT_STATE 0x10U
#define USB_REQ_CLEAR_FEATURE 1U
#define USB_REQ_GET_CONFIGURATION 8U
#define USB_REQ_GET_DESCRIPTOR 6U
#define USB_REQ_GET_INTERFACE 10U
#define USB_REQ_GET_STATUS 0U
#define USB_REQ_SET_ADDRESS 5U
#define USB_REQ_SET_CONFIGURATION 9U
#define USB_REQ_SET_DESCRIPTOR 7U
#define USB_REQ_SET_FEATURE 3U
#define USB_REQ_SET_INTERFACE 11U
#define USB_REQ_SYNCH_FRAME 12U
#define USB_RTYPE_DIR_DEV2HOST 0x80U
#define USB_RTYPE_DIR_HOST2DEV 0x00U
#define USB_RTYPE_DIR_MASK 0x80U
#define USB_RTYPE_RECIPIENT_DEVICE 0x00U
#define USB_RTYPE_RECIPIENT_ENDPOINT 0x02U
#define USB_RTYPE_RECIPIENT_INTERFACE 0x01U
#define USB_RTYPE_RECIPIENT_MASK 0x1FU
#define USB_RTYPE_RECIPIENT_OTHER 0x03U
#define USB_RTYPE_TYPE_CLASS 0x20U
#define USB_RTYPE_TYPE_MASK 0x60U
#define USB_RTYPE_TYPE_RESERVED 0x60U
#define USB_RTYPE_TYPE_STD 0x00U
#define USB_RTYPE_TYPE_VENDOR 0x40U
#define USB_SET_ADDRESS_ACK_HANDLING USB_SET_ADDRESS_ACK_SW
#define USB_SET_ADDRESS_ACK_HW 1
#define USB_SET_ADDRESS_ACK_SW 0
#define USB_SET_ADDRESS_MODE USB_EARLY_SET_ADDRESS
#define USB_USE_WAIT FALSE
#define USD1_HDR 254
#define USD1_HDR_V0 72
#define USER_PARAMS_ENABLED 0
#define USE_LIBC_REALLOC 0
#define USE_POSIX 
#define USE_PPP 1
#define USE_USER_HELPERS 1
#define USHRT_MAX (SHRT_MAX * 2 + 1)
#define UTESLA_TO_MGAUSS 10.0f
#define UTF8BUFFSZ 8
#define UTF8PATT "[\0-\x7F\xC2-\xF4][\x80-\xBF]*"
#define UTIL_H 
#define V1_CHECKSUM_STARTPOS 3
#define VALUE_TO_DEGREE(d) (float(d)*INT14_DEGREES)
#define VAL_GPIOA_AFRH (PIN_AFIO_AF(8U, 1U) | PIN_AFIO_AF(9U, 0U) | PIN_AFIO_AF(10U, 1U) | PIN_AFIO_AF(11U, 10U) | PIN_AFIO_AF(12U, 10U) | PIN_AFIO_AF(13U, 0U) | PIN_AFIO_AF(14U, 0U) | PIN_AFIO_AF(15U, 0U))
#define VAL_GPIOA_AFRL (PIN_AFIO_AF(0U, 0U) | PIN_AFIO_AF(1U, 0U) | PIN_AFIO_AF(2U, 0U) | PIN_AFIO_AF(3U, 7U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 5U) | PIN_AFIO_AF(6U, 0U) | PIN_AFIO_AF(7U, 0U))
#define VAL_GPIOA_MODER (PIN_MODE_ANALOG(0U) | PIN_MODE_INPUT(1U) | PIN_MODE_INPUT(2U) | PIN_MODE_ALTERNATE(3U) | PIN_MODE_INPUT(4U) | PIN_MODE_ALTERNATE(5U) | PIN_MODE_INPUT(6U) | PIN_MODE_INPUT(7U) | PIN_MODE_ALTERNATE(8U) | PIN_MODE_INPUT(9U) | PIN_MODE_ALTERNATE(10U) | PIN_MODE_ALTERNATE(11U) | PIN_MODE_ALTERNATE(12U) | PIN_MODE_ALTERNATE(13U) | PIN_MODE_ALTERNATE(14U) | PIN_MODE_INPUT(15U))
#define VAL_GPIOA_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOA_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOA_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_PUSHPULL(7U) | PIN_OTYPE_PUSHPULL(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOA_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_PULLUP(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_FLOATING(5U) | PIN_PUPDR_FLOATING(6U) | PIN_PUPDR_FLOATING(7U) | PIN_PUPDR_FLOATING(8U) | PIN_PUPDR_FLOATING(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_PULLUP(13U) | PIN_PUPDR_PULLDOWN(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOB_AFRH (PIN_AFIO_AF(8U, 4U) | PIN_AFIO_AF(9U, 7U) | PIN_AFIO_AF(10U, 0U) | PIN_AFIO_AF(11U, 0U) | PIN_AFIO_AF(12U, 9U) | PIN_AFIO_AF(13U, 0U) | PIN_AFIO_AF(14U, 4U) | PIN_AFIO_AF(15U, 4U))
#define VAL_GPIOB_AFRL (PIN_AFIO_AF(0U, 0U) | PIN_AFIO_AF(1U, 0U) | PIN_AFIO_AF(2U, 7U) | PIN_AFIO_AF(3U, 0U) | PIN_AFIO_AF(4U, 5U) | PIN_AFIO_AF(5U, 5U) | PIN_AFIO_AF(6U, 9U) | PIN_AFIO_AF(7U, 4U))
#define VAL_GPIOB_MODER (PIN_MODE_ANALOG(0U) | PIN_MODE_ANALOG(1U) | PIN_MODE_ALTERNATE(2U) | PIN_MODE_INPUT(3U) | PIN_MODE_ALTERNATE(4U) | PIN_MODE_ALTERNATE(5U) | PIN_MODE_ALTERNATE(6U) | PIN_MODE_ALTERNATE(7U) | PIN_MODE_ALTERNATE(8U) | PIN_MODE_ALTERNATE(9U) | PIN_MODE_OUTPUT(10U) | PIN_MODE_INPUT(11U) | PIN_MODE_ALTERNATE(12U) | PIN_MODE_INPUT(13U) | PIN_MODE_ALTERNATE(14U) | PIN_MODE_ALTERNATE(15U))
#define VAL_GPIOB_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_LOW(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOB_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOB_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_OPENDRAIN(7U) | PIN_OTYPE_OPENDRAIN(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOB_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_FLOATING(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_FLOATING(5U) | PIN_PUPDR_FLOATING(6U) | PIN_PUPDR_FLOATING(7U) | PIN_PUPDR_FLOATING(8U) | PIN_PUPDR_PULLUP(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_FLOATING(13U) | PIN_PUPDR_PULLUP(14U) | PIN_PUPDR_PULLUP(15U))
#define VAL_GPIOC_AFRH (PIN_AFIO_AF(8U, 0U) | PIN_AFIO_AF(9U, 0U) | PIN_AFIO_AF(10U, 6U) | PIN_AFIO_AF(11U, 6U) | PIN_AFIO_AF(12U, 0U) | PIN_AFIO_AF(13U, 0U) | PIN_AFIO_AF(14U, 0U) | PIN_AFIO_AF(15U, 0U))
#define VAL_GPIOC_AFRL (PIN_AFIO_AF(0U, 0U) | PIN_AFIO_AF(1U, 0U) | PIN_AFIO_AF(2U, 0U) | PIN_AFIO_AF(3U, 0U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 0U) | PIN_AFIO_AF(6U, 8U) | PIN_AFIO_AF(7U, 8U))
#define VAL_GPIOC_MODER (PIN_MODE_ANALOG(0U) | PIN_MODE_INPUT(1U) | PIN_MODE_INPUT(2U) | PIN_MODE_ANALOG(3U) | PIN_MODE_INPUT(4U) | PIN_MODE_INPUT(5U) | PIN_MODE_ALTERNATE(6U) | PIN_MODE_ALTERNATE(7U) | PIN_MODE_INPUT(8U) | PIN_MODE_INPUT(9U) | PIN_MODE_ALTERNATE(10U) | PIN_MODE_ALTERNATE(11U) | PIN_MODE_INPUT(12U) | PIN_MODE_INPUT(13U) | PIN_MODE_INPUT(14U) | PIN_MODE_INPUT(15U))
#define VAL_GPIOC_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOC_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOC_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_PUSHPULL(7U) | PIN_OTYPE_PUSHPULL(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOC_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_FLOATING(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_FLOATING(5U) | PIN_PUPDR_PULLUP(6U) | PIN_PUPDR_PULLUP(7U) | PIN_PUPDR_FLOATING(8U) | PIN_PUPDR_FLOATING(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_FLOATING(13U) | PIN_PUPDR_FLOATING(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOD_AFRH (PIN_AFIO_AF(8U, 7U) | PIN_AFIO_AF(9U, 7U) | PIN_AFIO_AF(10U, 0U) | PIN_AFIO_AF(11U, 0U) | PIN_AFIO_AF(12U, 0U) | PIN_AFIO_AF(13U, 2U) | PIN_AFIO_AF(14U, 2U) | PIN_AFIO_AF(15U, 0U))
#define VAL_GPIOD_AFRL (PIN_AFIO_AF(0U, 9U) | PIN_AFIO_AF(1U, 9U) | PIN_AFIO_AF(2U, 8U) | PIN_AFIO_AF(3U, 7U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 7U) | PIN_AFIO_AF(6U, 11U) | PIN_AFIO_AF(7U, 11U))
#define VAL_GPIOD_MODER (PIN_MODE_ALTERNATE(0U) | PIN_MODE_ALTERNATE(1U) | PIN_MODE_ALTERNATE(2U) | PIN_MODE_ALTERNATE(3U) | PIN_MODE_OUTPUT(4U) | PIN_MODE_ALTERNATE(5U) | PIN_MODE_ALTERNATE(6U) | PIN_MODE_ALTERNATE(7U) | PIN_MODE_ALTERNATE(8U) | PIN_MODE_ALTERNATE(9U) | PIN_MODE_INPUT(10U) | PIN_MODE_INPUT(11U) | PIN_MODE_INPUT(12U) | PIN_MODE_ALTERNATE(13U) | PIN_MODE_ALTERNATE(14U) | PIN_MODE_OUTPUT(15U))
#define VAL_GPIOD_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOD_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOD_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_PUSHPULL(7U) | PIN_OTYPE_PUSHPULL(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOD_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_PULLUP(2U) | PIN_PUPDR_PULLUP(3U) | PIN_PUPDR_PULLDOWN(4U) | PIN_PUPDR_PULLUP(5U) | PIN_PUPDR_FLOATING(6U) | PIN_PUPDR_PULLUP(7U) | PIN_PUPDR_PULLUP(8U) | PIN_PUPDR_PULLUP(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_FLOATING(13U) | PIN_PUPDR_FLOATING(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOE_AFRH (PIN_AFIO_AF(8U, 8U) | PIN_AFIO_AF(9U, 0U) | PIN_AFIO_AF(10U, 0U) | PIN_AFIO_AF(11U, 1U) | PIN_AFIO_AF(12U, 0U) | PIN_AFIO_AF(13U, 0U) | PIN_AFIO_AF(14U, 1U) | PIN_AFIO_AF(15U, 0U))
#define VAL_GPIOE_AFRL (PIN_AFIO_AF(0U, 8U) | PIN_AFIO_AF(1U, 8U) | PIN_AFIO_AF(2U, 0U) | PIN_AFIO_AF(3U, 0U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 0U) | PIN_AFIO_AF(6U, 0U) | PIN_AFIO_AF(7U, 0U))
#define VAL_GPIOE_MODER (PIN_MODE_ALTERNATE(0U) | PIN_MODE_ALTERNATE(1U) | PIN_MODE_INPUT(2U) | PIN_MODE_OUTPUT(3U) | PIN_MODE_OUTPUT(4U) | PIN_MODE_OUTPUT(5U) | PIN_MODE_INPUT(6U) | PIN_MODE_OUTPUT(7U) | PIN_MODE_ALTERNATE(8U) | PIN_MODE_INPUT(9U) | PIN_MODE_INPUT(10U) | PIN_MODE_ALTERNATE(11U) | PIN_MODE_INPUT(12U) | PIN_MODE_INPUT(13U) | PIN_MODE_ALTERNATE(14U) | PIN_MODE_INPUT(15U))
#define VAL_GPIOE_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_LOW(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOE_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOE_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_OPENDRAIN(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_PUSHPULL(7U) | PIN_OTYPE_PUSHPULL(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOE_PUPDR (PIN_PUPDR_PULLUP(0U) | PIN_PUPDR_PULLUP(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_FLOATING(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_FLOATING(5U) | PIN_PUPDR_FLOATING(6U) | PIN_PUPDR_FLOATING(7U) | PIN_PUPDR_PULLUP(8U) | PIN_PUPDR_FLOATING(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_FLOATING(13U) | PIN_PUPDR_FLOATING(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOF_AFRH (PIN_AFIO_AF(8U, 5U) | PIN_AFIO_AF(9U, 9U) | PIN_AFIO_AF(10U, 0U) | PIN_AFIO_AF(11U, 5U) | PIN_AFIO_AF(12U, 0U) | PIN_AFIO_AF(13U, 0U) | PIN_AFIO_AF(14U, 4U) | PIN_AFIO_AF(15U, 4U))
#define VAL_GPIOF_AFRL (PIN_AFIO_AF(0U, 4U) | PIN_AFIO_AF(1U, 4U) | PIN_AFIO_AF(2U, 0U) | PIN_AFIO_AF(3U, 0U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 0U) | PIN_AFIO_AF(6U, 8U) | PIN_AFIO_AF(7U, 5U))
#define VAL_GPIOF_MODER (PIN_MODE_ALTERNATE(0U) | PIN_MODE_ALTERNATE(1U) | PIN_MODE_INPUT(2U) | PIN_MODE_INPUT(3U) | PIN_MODE_INPUT(4U) | PIN_MODE_INPUT(5U) | PIN_MODE_ALTERNATE(6U) | PIN_MODE_ALTERNATE(7U) | PIN_MODE_ALTERNATE(8U) | PIN_MODE_ALTERNATE(9U) | PIN_MODE_INPUT(10U) | PIN_MODE_ALTERNATE(11U) | PIN_MODE_OUTPUT(12U) | PIN_MODE_INPUT(13U) | PIN_MODE_ALTERNATE(14U) | PIN_MODE_ALTERNATE(15U))
#define VAL_GPIOF_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOF_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOF_OTYPER (PIN_OTYPE_OPENDRAIN(0U) | PIN_OTYPE_OPENDRAIN(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_PUSHPULL(7U) | PIN_OTYPE_PUSHPULL(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_OPENDRAIN(14U) | PIN_OTYPE_OPENDRAIN(15U))
#define VAL_GPIOF_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_FLOATING(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_FLOATING(5U) | PIN_PUPDR_PULLUP(6U) | PIN_PUPDR_FLOATING(7U) | PIN_PUPDR_FLOATING(8U) | PIN_PUPDR_FLOATING(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_FLOATING(13U) | PIN_PUPDR_FLOATING(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOG_AFRH (PIN_AFIO_AF(8U, 0U) | PIN_AFIO_AF(9U, 11U) | PIN_AFIO_AF(10U, 11U) | PIN_AFIO_AF(11U, 10U) | PIN_AFIO_AF(12U, 11U) | PIN_AFIO_AF(13U, 0U) | PIN_AFIO_AF(14U, 0U) | PIN_AFIO_AF(15U, 0U))
#define VAL_GPIOG_AFRL (PIN_AFIO_AF(0U, 0U) | PIN_AFIO_AF(1U, 0U) | PIN_AFIO_AF(2U, 0U) | PIN_AFIO_AF(3U, 0U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 0U) | PIN_AFIO_AF(6U, 0U) | PIN_AFIO_AF(7U, 0U))
#define VAL_GPIOG_MODER (PIN_MODE_INPUT(0U) | PIN_MODE_INPUT(1U) | PIN_MODE_INPUT(2U) | PIN_MODE_INPUT(3U) | PIN_MODE_OUTPUT(4U) | PIN_MODE_INPUT(5U) | PIN_MODE_INPUT(6U) | PIN_MODE_OUTPUT(7U) | PIN_MODE_OUTPUT(8U) | PIN_MODE_ALTERNATE(9U) | PIN_MODE_ALTERNATE(10U) | PIN_MODE_ALTERNATE(11U) | PIN_MODE_ALTERNATE(12U) | PIN_MODE_INPUT(13U) | PIN_MODE_INPUT(14U) | PIN_MODE_INPUT(15U))
#define VAL_GPIOG_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOG_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_VERYLOW(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOG_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_PUSHPULL(7U) | PIN_OTYPE_PUSHPULL(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOG_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_FLOATING(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_FLOATING(5U) | PIN_PUPDR_FLOATING(6U) | PIN_PUPDR_PULLUP(7U) | PIN_PUPDR_FLOATING(8U) | PIN_PUPDR_PULLUP(9U) | PIN_PUPDR_PULLUP(10U) | PIN_PUPDR_PULLUP(11U) | PIN_PUPDR_PULLUP(12U) | PIN_PUPDR_FLOATING(13U) | PIN_PUPDR_FLOATING(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOH_AFRH (PIN_AFIO_AF(8U, 4U) | PIN_AFIO_AF(9U, 9U) | PIN_AFIO_AF(10U, 0U) | PIN_AFIO_AF(11U, 0U) | PIN_AFIO_AF(12U, 0U) | PIN_AFIO_AF(13U, 8U) | PIN_AFIO_AF(14U, 8U) | PIN_AFIO_AF(15U, 0U))
#define VAL_GPIOH_AFRL (PIN_AFIO_AF(0U, 0U) | PIN_AFIO_AF(1U, 0U) | PIN_AFIO_AF(2U, 0U) | PIN_AFIO_AF(3U, 0U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 0U) | PIN_AFIO_AF(6U, 9U) | PIN_AFIO_AF(7U, 4U))
#define VAL_GPIOH_MODER (PIN_MODE_INPUT(0U) | PIN_MODE_INPUT(1U) | PIN_MODE_INPUT(2U) | PIN_MODE_INPUT(3U) | PIN_MODE_INPUT(4U) | PIN_MODE_OUTPUT(5U) | PIN_MODE_ALTERNATE(6U) | PIN_MODE_ALTERNATE(7U) | PIN_MODE_ALTERNATE(8U) | PIN_MODE_ALTERNATE(9U) | PIN_MODE_INPUT(10U) | PIN_MODE_INPUT(11U) | PIN_MODE_INPUT(12U) | PIN_MODE_ALTERNATE(13U) | PIN_MODE_ALTERNATE(14U) | PIN_MODE_INPUT(15U))
#define VAL_GPIOH_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOH_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_MEDIUM(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOH_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_OPENDRAIN(7U) | PIN_OTYPE_OPENDRAIN(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOH_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_FLOATING(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_PULLUP(5U) | PIN_PUPDR_FLOATING(6U) | PIN_PUPDR_FLOATING(7U) | PIN_PUPDR_FLOATING(8U) | PIN_PUPDR_FLOATING(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_PULLUP(13U) | PIN_PUPDR_PULLUP(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOI_AFRH (PIN_AFIO_AF(8U, 0U) | PIN_AFIO_AF(9U, 0U) | PIN_AFIO_AF(10U, 0U) | PIN_AFIO_AF(11U, 0U) | PIN_AFIO_AF(12U, 0U) | PIN_AFIO_AF(13U, 0U) | PIN_AFIO_AF(14U, 0U) | PIN_AFIO_AF(15U, 0U))
#define VAL_GPIOI_AFRL (PIN_AFIO_AF(0U, 0U) | PIN_AFIO_AF(1U, 5U) | PIN_AFIO_AF(2U, 5U) | PIN_AFIO_AF(3U, 5U) | PIN_AFIO_AF(4U, 0U) | PIN_AFIO_AF(5U, 0U) | PIN_AFIO_AF(6U, 0U) | PIN_AFIO_AF(7U, 0U))
#define VAL_GPIOI_MODER (PIN_MODE_INPUT(0U) | PIN_MODE_ALTERNATE(1U) | PIN_MODE_ALTERNATE(2U) | PIN_MODE_ALTERNATE(3U) | PIN_MODE_INPUT(4U) | PIN_MODE_INPUT(5U) | PIN_MODE_INPUT(6U) | PIN_MODE_INPUT(7U) | PIN_MODE_OUTPUT(8U) | PIN_MODE_OUTPUT(9U) | PIN_MODE_INPUT(10U) | PIN_MODE_OUTPUT(11U) | PIN_MODE_INPUT(12U) | PIN_MODE_INPUT(13U) | PIN_MODE_INPUT(14U) | PIN_MODE_INPUT(15U))
#define VAL_GPIOI_ODR (PIN_ODR_HIGH(0U) | PIN_ODR_HIGH(1U) | PIN_ODR_HIGH(2U) | PIN_ODR_HIGH(3U) | PIN_ODR_HIGH(4U) | PIN_ODR_HIGH(5U) | PIN_ODR_HIGH(6U) | PIN_ODR_HIGH(7U) | PIN_ODR_HIGH(8U) | PIN_ODR_HIGH(9U) | PIN_ODR_HIGH(10U) | PIN_ODR_HIGH(11U) | PIN_ODR_HIGH(12U) | PIN_ODR_HIGH(13U) | PIN_ODR_HIGH(14U) | PIN_ODR_HIGH(15U))
#define VAL_GPIOI_OSPEEDR (PIN_OSPEED_MEDIUM(0U) | PIN_OSPEED_MEDIUM(1U) | PIN_OSPEED_MEDIUM(2U) | PIN_OSPEED_MEDIUM(3U) | PIN_OSPEED_MEDIUM(4U) | PIN_OSPEED_MEDIUM(5U) | PIN_OSPEED_MEDIUM(6U) | PIN_OSPEED_MEDIUM(7U) | PIN_OSPEED_MEDIUM(8U) | PIN_OSPEED_VERYLOW(9U) | PIN_OSPEED_MEDIUM(10U) | PIN_OSPEED_MEDIUM(11U) | PIN_OSPEED_MEDIUM(12U) | PIN_OSPEED_MEDIUM(13U) | PIN_OSPEED_MEDIUM(14U) | PIN_OSPEED_MEDIUM(15U))
#define VAL_GPIOI_OTYPER (PIN_OTYPE_PUSHPULL(0U) | PIN_OTYPE_PUSHPULL(1U) | PIN_OTYPE_PUSHPULL(2U) | PIN_OTYPE_PUSHPULL(3U) | PIN_OTYPE_PUSHPULL(4U) | PIN_OTYPE_PUSHPULL(5U) | PIN_OTYPE_PUSHPULL(6U) | PIN_OTYPE_PUSHPULL(7U) | PIN_OTYPE_PUSHPULL(8U) | PIN_OTYPE_PUSHPULL(9U) | PIN_OTYPE_PUSHPULL(10U) | PIN_OTYPE_PUSHPULL(11U) | PIN_OTYPE_PUSHPULL(12U) | PIN_OTYPE_PUSHPULL(13U) | PIN_OTYPE_PUSHPULL(14U) | PIN_OTYPE_PUSHPULL(15U))
#define VAL_GPIOI_PUPDR (PIN_PUPDR_FLOATING(0U) | PIN_PUPDR_FLOATING(1U) | PIN_PUPDR_FLOATING(2U) | PIN_PUPDR_FLOATING(3U) | PIN_PUPDR_FLOATING(4U) | PIN_PUPDR_FLOATING(5U) | PIN_PUPDR_FLOATING(6U) | PIN_PUPDR_FLOATING(7U) | PIN_PUPDR_PULLUP(8U) | PIN_PUPDR_PULLUP(9U) | PIN_PUPDR_FLOATING(10U) | PIN_PUPDR_FLOATING(11U) | PIN_PUPDR_FLOATING(12U) | PIN_PUPDR_FLOATING(13U) | PIN_PUPDR_FLOATING(14U) | PIN_PUPDR_FLOATING(15U))
#define VAL_GPIOJ_AFRH 0x0
#define VAL_GPIOJ_AFRL 0x0
#define VAL_GPIOJ_MODER 0x0
#define VAL_GPIOJ_ODR 0x0
#define VAL_GPIOJ_OSPEEDR 0x0
#define VAL_GPIOJ_OTYPER 0x0
#define VAL_GPIOJ_PUPDR 0x0
#define VAL_GPIOK_AFRH 0x0
#define VAL_GPIOK_AFRL 0x0
#define VAL_GPIOK_MODER 0x0
#define VAL_GPIOK_ODR 0x0
#define VAL_GPIOK_OSPEEDR 0x0
#define VAL_GPIOK_OTYPER 0x0
#define VAL_GPIOK_PUPDR 0x0
#define VEHICLE_TIMEOUT_MS 5000
#define VELANDYAW_ARSPD_OFFSET 28
#define VELANDYAW_XYVEL_OFFSET 9
#define VELANDYAW_YAW_LIMIT 0x7FF
#define VELANDYAW_YAW_OFFSET 17
#define VELD_M_NSE_DEFAULT 0.5f
#define VELNE_M_NSE_DEFAULT 0.3f
#define VEL_I_GATE_DEFAULT 500
#define VEL_STATE_MIN_VARIANCE 1E-4
#define VERTICAL_ENABLED APM_BUILD_COPTER_OR_HELI
#define VERT_VEL_VAR_CLIP_COUNT_LIM (5 * EKF_TARGET_RATE_HZ)
#define VISUALODOM_RESET_IGNORE_DURATION_MS 1000
#define VJ_SUPPORT 0
#define VLAN_ID(vlan_hdr) (lwip_htons((vlan_hdr)->prio_vid) & 0xFFF)
#define VOID(p) ((const void*)(p))
#define VOLTAGE_RESOLUTION 0.0049
#define VOLTAGE_SCALING (3.3f / ((1 << 12) - 1))
#define VOLTS_TO_PASCAL 819
#define VREFINT_CAL_ADDR_CMSIS ((uint16_t*) (0x1FF0F44A))
#define VTX_BAND_A_BAND (4)
#define VTX_BAND_B_BAND (3)
#define VTX_BAND_E_BAND (2)
#define VTX_BAND_FATSHARK (0)
#define VTX_BAND_RACEBAND (1)
#define VTX_MAX_CHANNELS 8
#define VTX_MAX_POWER_LEVELS 10
#define VTX_MODE_PIT (1)
#define VTX_MODE_RACE (0)
#define VTX_POWER_100MW_299MW (4)
#define VTX_POWER_15MW_25MW (2)
#define VTX_POWER_1MW_14MW (1)
#define VTX_POWER_26MW_99MW (3)
#define VTX_POWER_300MW_600MW (5)
#define VTX_POWER_601_PLUS (6)
#define VTX_POWER_MANUAL (7)
#define VTX_POWER_OFF (0)
#define VTX_REGION_EU (1)
#define VTX_REGION_US (0)
#define VTX_TRAMP_MAX_FREQUENCY_MHZ 5999
#define VTX_TRAMP_MAX_RETRIES (20)
#define VTX_TRAMP_MIN_FREQUENCY_MHZ 1000
#define VTX_TRAMP_POWER_COUNT 5
#define VTX_TRAMP_SMARTBAUD_MAX 10080
#define VTX_TRAMP_SMARTBAUD_MIN 9120
#define VTX_TRAMP_SMARTBAUD_STEP 120
#define VTX_TRAMP_UART_BAUD 9600
#define WAF_BUILD 1
#define WAI_REG 0x0
#define WARN_IF_UNUSED __attribute__ ((warn_unused_result))
#define WCHAR_MAX (__WCHAR_MAX__)
#define WCHAR_MAX __WCHAR_MAX__
#define WCHAR_MIN (__WCHAR_MIN__)
#define WCHAR_MIN __WCHAR_MIN__
#define WEAK __attribute__((__weak__))
#define WEATHERVANE_ENABLED 1
#define WEOF ((wint_t)-1)
#define WHEELENCODER_CPR_DEFAULT 3200
#define WHEELENCODER_MAX_INSTANCES 2
#define WHEELENCODER_RADIUS_DEFAULT 0.05f
#define WHITE (RED|GREEN|BLUE)
#define WHITE0BIT 0
#define WHITE1BIT 1
#define WHITEBITS bit2mask(WHITE0BIT, WHITE1BIT)
#define WHO_AM_I 0x68
#define WHO_AM_I_G 0x0F
#define WHO_AM_I_M 0x3D
#define WHO_AM_I_MAG 0x3D
#define WHO_AM_I_XM 0x0F
#define WHO_I_AM 0x49
#define WINDOW_MS 300
#define WINDSPEED_DEFAULT_SPEED_PIN -1
#define WINDSPEED_DEFAULT_TEMP_PIN -1
#define WINDSPEED_DEFAULT_VOLT_OFFSET 1.346f
#define WINDVANE_CALIBRATION_VOLT_DIFF_MIN 1.0f
#define WINDVANE_DEFAULT_PIN -1
#define WIND_ANGLE_LIMIT 0x7F
#define WIND_APPARENT_ANGLE_OFFSET 15
#define WIND_APPARENT_SPEED_OFFSET 22
#define WIND_P_NSE_DEFAULT 0.2
#define WIND_SPEED_OFFSET 7
#define WIND_VEL_VARIANCE_MAX 400.0f
#define WIND_VEL_VARIANCE_MIN 0.25f
#define WINT_MAX (__WINT_MAX__)
#define WINT_MIN (__WINT_MIN__)
#define WIPE_BUFFER(buffer) crypto_wipe(buffer, sizeof(buffer))
#define WIPE_CTX(ctx) crypto_wipe(ctx , sizeof(*(ctx)))
#define WITH_SEMAPHORE(sem) JOIN( sem, __AP_LINE__, __COUNTER__ )
#define WORD_ADDRESSING_IS_16BITS 0
#define WPNAV_ACCELERATION 250.0f
#define WPNAV_WP_ACCEL_Z_DEFAULT 100.0f
#define WPNAV_WP_RADIUS 200.0f
#define WPNAV_WP_RADIUS_MIN 5.0f
#define WPNAV_WP_SPEED 1000.0f
#define WPNAV_WP_SPEED_DOWN 150.0f
#define WPNAV_WP_SPEED_MIN 10.0f
#define WPNAV_WP_SPEED_UP 250.0f
#define WP_BEARING_OFFSET 23
#define WP_DISTANCE_LIMIT 1023000
#define WP_DISTANCE_OFFSET 11
#define WP_NUMBER_LIMIT 2047
#define WP_YAW_BEHAVIOR_DEFAULT WP_YAW_BEHAVIOR_LOOK_AT_NEXT_WP_EXCEPT_RTL
#define WP_YAW_BEHAVIOR_LOOK_AHEAD 3
#define WP_YAW_BEHAVIOR_LOOK_AT_NEXT_WP 1
#define WP_YAW_BEHAVIOR_LOOK_AT_NEXT_WP_EXCEPT_RTL 2
#define WP_YAW_BEHAVIOR_NONE 0
#define WRITE_DELAYED , 1
#define WRITE_DELAYED_PARAM , u8_t delayed
#define WRITE_REG(REG,VAL) ((REG) = (VAL))
#define WRITE_REPLAY_BLOCK(sname,v) AP_DAL::WriteLogMessage(LOG_ ## sname ##_MSG, &v, nullptr, offsetof(log_ ##sname, _end))
#define WRITE_REPLAY_BLOCK_IFCHANGED(sname,v,old) do { static_assert(sizeof(v) == sizeof(old), "types must match"); AP_DAL::WriteLogMessage(LOG_ ## sname ##_MSG, &v, &old, offsetof(log_ ##sname, _end)); } while (0)
#define WSPI_USE_MUTUAL_EXCLUSION TRUE
#define WSPI_USE_WAIT TRUE
#define WVANE_PARAM_ENABLED 0
#define WVANE_PARAM_GAIN_DEFAULT 1
#define WVANE_PARAM_SPD_MAX_DEFAULT 2
#define WVANE_PARAM_VELZ_MAX_DEFAULT 1
#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)
#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk
#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)
#define WWDG_CFR_EWI_Pos (9U)
#define WWDG_CFR_W WWDG_CFR_W_Msk
#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk
#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)
#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)
#define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)
#define WWDG_CFR_WDGTB_Pos (7U)
#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)
#define WWDG_CFR_W_Pos (0U)
#define WWDG_CR_T WWDG_CR_T_Msk
#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)
#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)
#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)
#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)
#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)
#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)
#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)
#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)
#define WWDG_CR_T_Pos (0U)
#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk
#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)
#define WWDG_CR_WDGA_Pos (7U)
#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk
#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)
#define WWDG_SR_EWIF_Pos (0U)
#define W_OK 2
#define X16_F PRIx16
#define X25_INIT_CRC 0xffff
#define X25_VALIDATE_CRC 0xf0b8
#define X32_F PRIx32
#define X8_F "02" PRIx8
#define XACTI_DIGITAL_ZOOM_RATE_UPDATE_INTERVAL_MS 500
#define XACTI_MSG_SEND_MIN_MS 20
#define XACTI_OPTICAL_ZOOM_RATE_UPDATE_INTERVAL_MS 250
#define XACTI_SET_PARAM_QUEUE_SIZE 3
#define XACTI_STATUS_REQ_INTERVAL_MS 3000
#define XDIGITBIT 4
#define XPNDR_ADSB_TARGETS 400
#define XSTR(x) STR(x)
#define XTOA_PREFIX 0x0100
#define XTOA_UPPER 0x0200
#define XYZ_AXIS_COUNT 3
#define X_OK 1
#define YAW_ACCURACY_THRESHOLD_DEG 5.0
#define YAW_IMBALANCE_IMAX_THRESHOLD 0.75f
#define YAW_IMBALANCE_WARN_MS 10000
#define YAW_INDEPENDENT_DRIFT_CORRECTION 0
#define YAW_LOOK_AHEAD_MIN_SPEED 100
#define YAW_RESET_TO_GSF_TIMEOUT_MS 5000
#define YAW_SERVO_MAX_ANGLE 4500
#define YELLOW (RED|GREEN)
#define ZERO(buf,size) FOR(i3, 0, size) (buf)[i3] = 0
#define ZERO_FARRAY(a) memset(a, 0, sizeof(a))
#define ZIGZAG_LINE_INFINITY -1
#define ZIGZAG_WP_RADIUS_CM 300
#define _ALIGNED_BUFFER_H 1
#define _ALLOCATOR_H 1
#define _ALLOC_TRAITS_H 1
#define _ANSIDECL_H_ 
#define _ANSI_STDARG_H_ 
#define _ANSI_STDDEF_H 
#define _AP_CONFIG_H_ 
#define _ARM_MATH_H 
#define _ATEXIT_DYNAMIC_ALLOC 1
#define _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}}
#define _ATEXIT_SIZE 32
#define _ATFILE_SOURCE 1
#define _ATTRIBUTE(attrs) __attribute__ (attrs)
#define _Alignas(x) alignas(x)
#define _Alignof(x) alignof(x)
#define _B 0200
#define _BACKWARD_BINDERS_H 1
#define _BASIC_STRING_H 1
#define _BASIC_STRING_TCC 1
#define _BEGIN_STD_C 
#define _BEGIN_STD_C extern "C" {
#define _BIG_ENDIAN 4321
#define _BLKCNT_T_DECLARED 
#define _BLKSIZE_T_DECLARED 
#define _BSDTYPES_DEFINED 
#define _BSD_PTRDIFF_T_ 
#define _BSD_SIZE_T_ 
#define _BSD_SIZE_T_DEFINED_ 
#define _BYTE_ORDER _LITTLE_ENDIAN
#define _Bool bool
#define _C 040
#define _CHAR_TRAITS_H 1
#define _CHIBIOS_HAL_CONF_ 
#define _CHIBIOS_HAL_CONF_VER_8_4_ 
#define _CHIBIOS_RT_CONF_ 
#define _CHIBIOS_RT_CONF_VER_7_0_ 
#define _CLOCKID_T_ unsigned long
#define _CLOCKID_T_DECLARED 
#define _CLOCKS_PER_SEC_ 100
#define _CLOCK_T_ unsigned long
#define _CLOCK_T_DECLARED 
#define _CONCEPT_CHECK_H 1
#define _CPP_TYPE_TRAITS_H 1
#define _CRASH_CATCHER_H_ 
#define _CTYPE_H_ 
#define _CXXABI_FORCED_H 1
#define _CXXABI_INIT_EXCEPTION_H 1
#define _DEFAULT_SOURCE 1
#define _DEV_T_DECLARED 
#define _DO_DELAY_JOIN(ms,counter) ExpectDelay _getdelay ## counter(ms)
#define _DO_JOIN(sem,line,counter) WithSemaphore _getsem ## counter(sem, line)
#define _DO_JOIN_TC(limit_ms,file,line,counter) TimeCheck _gettc ## counter(limit_ms, file, line)
#define _ECUDEFINES_H 
#define _ECUPACKETS_H 
#define _ECUPROTOCOL_H 
#define _ECUSETTINGS_H 
#define _ELIDABLE_INLINE static __inline__
#define _END_STD_C 
#define _END_STD_C }
#define _ESCCOMMANDS_H 
#define _ESCDEFINES_H 
#define _ESCPACKETS_H 
#define _ESCVELOCITYPROTOCOL_H 
#define _EXCEPTION_DEFINES_H 1
#define _EXCEPTION_PTR_H 
#define _EXT_ALLOC_TRAITS_H 1
#define _EXT_NUMERIC_TRAITS 1
#define _EXT_TYPE_TRAITS 1
#define _FAPPEND 0x0008
#define _FASYNC 0x0040
#define _FBINARY 0x10000
#define _FCREAT 0x0200
#define _FDEFER 0x0020
#define _FDIRECT 0x80000
#define _FDIRECTORY 0x200000
#define _FEXCL 0x0800
#define _FEXECSRCH 0x400000
#define _FEXLOCK 0x0100
#define _FIELDDECODE_H 
#define _FIELDENCODE_H 
#define _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
#define _FLOAT_H___ 
#define _FMARK 0x0010
#define _FNBIO 0x1000
#define _FNDELAY _FNONBLOCK
#define _FNOCTTY 0x8000
#define _FNOFOLLOW 0x100000
#define _FNOINHERIT 0x40000
#define _FNONBLOCK 0x4000
#define _FOPEN (-1)
#define _FREAD 0x0001
#define _FSBLKCNT_T_DECLARED 
#define _FSEEK_OPTIMIZATION 1
#define _FSHLOCK 0x0080
#define _FSYNC 0x2000
#define _FTRUNC 0x0400
#define _FUNCTEXCEPT_H 1
#define _FUNCTIONAL_HASH_H 1
#define _FVWRITE_IN_STREAMIO 1
#define _FWRITE 0x0002
#define _GCC_LIMITS_H_ 
#define _GCC_MAX_ALIGN_T 
#define _GCC_PTRDIFF_T 
#define _GCC_SIZE_T 
#define _GCC_WCHAR_T 
#define _GCC_WRAP_STDINT_H 
#define _GDL90_H_ 
#define _GID_T_DECLARED 
#define _GLIBCXX11_USE_C99_MATH 1
#define _GLIBCXX11_USE_C99_STDIO 1
#define _GLIBCXX11_USE_C99_STDLIB 1
#define _GLIBCXX11_USE_C99_WCHAR 1
#define _GLIBCXX14_CONSTEXPR 
#define _GLIBCXX17_CONSTEXPR 
#define _GLIBCXX17_DEPRECATED 
#define _GLIBCXX17_INLINE 
#define _GLIBCXX20_CONSTEXPR 
#define _GLIBCXX20_DEPRECATED(MSG) 
#define _GLIBCXX98_USE_C99_MATH 1
#define _GLIBCXX98_USE_C99_STDIO 1
#define _GLIBCXX98_USE_C99_STDLIB 1
#define _GLIBCXX98_USE_C99_WCHAR 1
#define _GLIBCXX_ABI_TAG_CXX11 __attribute ((__abi_tag__ ("cxx11")))
#define _GLIBCXX_ALWAYS_INLINE inline __attribute__((__always_inline__))
#define _GLIBCXX_ARRAY 1
#define _GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC 
#define _GLIBCXX_ATOMIC 1
#define _GLIBCXX_ATOMICITY_H 1
#define _GLIBCXX_ATOMIC_BASE_H 1
#define _GLIBCXX_ATOMIC_LOCK_FREE_H 1
#define _GLIBCXX_ATOMIC_WORD_H 1
#define _GLIBCXX_BEGIN_EXTERN_C extern "C" {
#define _GLIBCXX_BEGIN_NAMESPACE_ALGO 
#define _GLIBCXX_BEGIN_NAMESPACE_CONTAINER 
#define _GLIBCXX_BEGIN_NAMESPACE_CXX11 namespace __cxx11 {
#define _GLIBCXX_BEGIN_NAMESPACE_LDBL 
#define _GLIBCXX_BEGIN_NAMESPACE_LDBL_OR_CXX11 _GLIBCXX_BEGIN_NAMESPACE_CXX11
#define _GLIBCXX_BEGIN_NAMESPACE_VERSION 
#define _GLIBCXX_BITS_STD_ABS_H 
#define _GLIBCXX_BUILTIN_IS_SAME_AS(T,U) __is_same_as(T, U)
#define _GLIBCXX_CCTYPE 1
#define _GLIBCXX_CDTOR_CALLABI 
#define _GLIBCXX_CERRNO 1
#define _GLIBCXX_CHARCONV_H 1
#define _GLIBCXX_CLIMITS 1
#define _GLIBCXX_CLOCALE 1
#define _GLIBCXX_CMATH 1
#define _GLIBCXX_CONCEPTS 1
#define _GLIBCXX_CONST __attribute__ ((__const__))
#define _GLIBCXX_CONSTEXPR constexpr
#define _GLIBCXX_CPU_DEFINES 1
#define _GLIBCXX_CSTDDEF 1
#define _GLIBCXX_CSTDINT 1
#define _GLIBCXX_CSTDLIB 1
#define _GLIBCXX_CSTRING 1
#define _GLIBCXX_CWCHAR 1
#define _GLIBCXX_CXX_ALLOCATOR_H 1
#define _GLIBCXX_CXX_CONFIG_H 1
#define _GLIBCXX_CXX_LOCALE_H 1
#define _GLIBCXX_DARWIN_USE_64_BIT_INODE 1
#define _GLIBCXX_DEBUG_ASSERT(_Condition) 
#define _GLIBCXX_DEBUG_ASSERTIONS_H 1
#define _GLIBCXX_DEBUG_MACRO_SWITCH_H 1
#define _GLIBCXX_DEBUG_ONLY(_Statement) 
#define _GLIBCXX_DEBUG_PEDASSERT(_Condition) 
#define _GLIBCXX_DEFAULT_ABI_TAG _GLIBCXX_ABI_TAG_CXX11
#define _GLIBCXX_DEPRECATED __attribute__ ((__deprecated__))
#define _GLIBCXX_DEPRECATED_SUGGEST(ALT) __attribute__ ((__deprecated__ ("use '" ALT "' instead")))
#define _GLIBCXX_END_EXTERN_C }
#define _GLIBCXX_END_NAMESPACE_ALGO 
#define _GLIBCXX_END_NAMESPACE_CONTAINER 
#define _GLIBCXX_END_NAMESPACE_CXX11 }
#define _GLIBCXX_END_NAMESPACE_LDBL 
#define _GLIBCXX_END_NAMESPACE_LDBL_OR_CXX11 _GLIBCXX_END_NAMESPACE_CXX11
#define _GLIBCXX_END_NAMESPACE_VERSION 
#define _GLIBCXX_ERASE_IF_H 1
#define _GLIBCXX_EXTERN_TEMPLATE 1
#define _GLIBCXX_FAST_MATH 0
#define _GLIBCXX_FORWARD(_Tp,__val) std::forward<_Tp>(__val)
#define _GLIBCXX_FULLY_DYNAMIC_STRING 0
#define _GLIBCXX_GCC_GTHR_H 
#define _GLIBCXX_GCC_GTHR_SINGLE_H 
#define _GLIBCXX_GTHREAD_USE_WEAK 1
#define _GLIBCXX_HAS_NESTED_TYPE(_NTYPE) template<typename _Tp, typename = __void_t<>> struct __has_ ##_NTYPE : false_type { }; template<typename _Tp> struct __has_ ##_NTYPE<_Tp, __void_t<typename _Tp::_NTYPE>> : true_type { };
#define _GLIBCXX_HAVE_ACOSF 1
#define _GLIBCXX_HAVE_ASINF 1
#define _GLIBCXX_HAVE_AS_SYMVER_DIRECTIVE 1
#define _GLIBCXX_HAVE_ATAN2F 1
#define _GLIBCXX_HAVE_ATANF 1
#define _GLIBCXX_HAVE_ATTRIBUTE_VISIBILITY 1
#define _GLIBCXX_HAVE_BUILTIN_HAS_UNIQ_OBJ_REP 1
#define _GLIBCXX_HAVE_BUILTIN_IS_AGGREGATE 1
#define _GLIBCXX_HAVE_BUILTIN_IS_CONSTANT_EVALUATED 1
#define _GLIBCXX_HAVE_BUILTIN_LAUNDER 1
#define _GLIBCXX_HAVE_CDTOR_CALLABI 0
#define _GLIBCXX_HAVE_CEILF 1
#define _GLIBCXX_HAVE_COMPLEX_H 1
#define _GLIBCXX_HAVE_COSF 1
#define _GLIBCXX_HAVE_COSHF 1
#define _GLIBCXX_HAVE_EXPF 1
#define _GLIBCXX_HAVE_FABSF 1
#define _GLIBCXX_HAVE_FCNTL_H 1
#define _GLIBCXX_HAVE_FENV_H 1
#define _GLIBCXX_HAVE_FLOAT_H 1
#define _GLIBCXX_HAVE_FLOORF 1
#define _GLIBCXX_HAVE_FMODF 1
#define _GLIBCXX_HAVE_FREXPF 1
#define _GLIBCXX_HAVE_GETIPINFO 1
#define _GLIBCXX_HAVE_GETS 1
#define _GLIBCXX_HAVE_HYPOT 1
#define _GLIBCXX_HAVE_ICONV 1
#define _GLIBCXX_HAVE_IEEEFP_H 1
#define _GLIBCXX_HAVE_INT64_T 1
#define _GLIBCXX_HAVE_INT64_T_LONG_LONG 1
#define _GLIBCXX_HAVE_INTTYPES_H 1
#define _GLIBCXX_HAVE_ISWBLANK 1
#define _GLIBCXX_HAVE_LC_MESSAGES 1
#define _GLIBCXX_HAVE_LDEXPF 1
#define _GLIBCXX_HAVE_LIMIT_AS 0
#define _GLIBCXX_HAVE_LIMIT_DATA 0
#define _GLIBCXX_HAVE_LIMIT_FSIZE 0
#define _GLIBCXX_HAVE_LIMIT_RSS 0
#define _GLIBCXX_HAVE_LIMIT_VMEM 0
#define _GLIBCXX_HAVE_LINK 1
#define _GLIBCXX_HAVE_LOCALE_H 1
#define _GLIBCXX_HAVE_LOG10F 1
#define _GLIBCXX_HAVE_LOGF 1
#define _GLIBCXX_HAVE_MACHINE_ENDIAN_H 1
#define _GLIBCXX_HAVE_MACHINE_PARAM_H 1
#define _GLIBCXX_HAVE_MBSTATE_T 1
#define _GLIBCXX_HAVE_MEMALIGN 1
#define _GLIBCXX_HAVE_MEMORY_H 1
#define _GLIBCXX_HAVE_MODFF 1
#define _GLIBCXX_HAVE_POWF 1
#define _GLIBCXX_HAVE_READLINK 1
#define _GLIBCXX_HAVE_SINF 1
#define _GLIBCXX_HAVE_SINHF 1
#define _GLIBCXX_HAVE_SLEEP 1
#define _GLIBCXX_HAVE_SQRTF 1
#define _GLIBCXX_HAVE_STDALIGN_H 1
#define _GLIBCXX_HAVE_STDBOOL_H 1
#define _GLIBCXX_HAVE_STDINT_H 1
#define _GLIBCXX_HAVE_STDLIB_H 1
#define _GLIBCXX_HAVE_STRERROR_R 1
#define _GLIBCXX_HAVE_STRINGS_H 1
#define _GLIBCXX_HAVE_STRING_H 1
#define _GLIBCXX_HAVE_STRTOF 1
#define _GLIBCXX_HAVE_SYMLINK 1
#define _GLIBCXX_HAVE_SYS_PARAM_H 1
#define _GLIBCXX_HAVE_SYS_RESOURCE_H 1
#define _GLIBCXX_HAVE_SYS_STAT_H 1
#define _GLIBCXX_HAVE_SYS_TIME_H 1
#define _GLIBCXX_HAVE_SYS_TYPES_H 1
#define _GLIBCXX_HAVE_S_ISREG 1
#define _GLIBCXX_HAVE_TANF 1
#define _GLIBCXX_HAVE_TANHF 1
#define _GLIBCXX_HAVE_TGMATH_H 1
#define _GLIBCXX_HAVE_TRUNCATE 1
#define _GLIBCXX_HAVE_UNISTD_H 1
#define _GLIBCXX_HAVE_USLEEP 1
#define _GLIBCXX_HAVE_UTIME_H 1
#define _GLIBCXX_HAVE_VFWSCANF 1
#define _GLIBCXX_HAVE_VSWSCANF 1
#define _GLIBCXX_HAVE_VWSCANF 1
#define _GLIBCXX_HAVE_WCHAR_H 1
#define _GLIBCXX_HAVE_WCSTOF 1
#define _GLIBCXX_HAVE_WCTYPE_H 1
#define _GLIBCXX_HOSTED 1
#define _GLIBCXX_INLINE_VERSION 0
#define _GLIBCXX_INVOKE_H 1
#define _GLIBCXX_IOSFWD 1
#define _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(_Iter) std::__make_move_if_noexcept_iterator(_Iter)
#define _GLIBCXX_MAKE_MOVE_ITERATOR(_Iter) std::make_move_iterator(_Iter)
#define _GLIBCXX_MANGLE_SIZE_T j
#define _GLIBCXX_MAP 1
#define _GLIBCXX_MATH_H 1
#define _GLIBCXX_MOVE(__val) std::move(__val)
#define _GLIBCXX_MOVE3(_Tp,_Up,_Vp) std::move(_Tp, _Up, _Vp)
#define _GLIBCXX_MOVE_BACKWARD3(_Tp,_Up,_Vp) std::move_backward(_Tp, _Up, _Vp)
#define _GLIBCXX_NAMESPACE_CXX11 __cxx11::
#define _GLIBCXX_NAMESPACE_LDBL 
#define _GLIBCXX_NAMESPACE_LDBL_OR_CXX11 _GLIBCXX_NAMESPACE_CXX11
#define _GLIBCXX_NESTED_EXCEPTION_H 1
#define _GLIBCXX_NODISCARD 
#define _GLIBCXX_NOEXCEPT noexcept
#define _GLIBCXX_NOEXCEPT_IF(...) noexcept(__VA_ARGS__)
#define _GLIBCXX_NOEXCEPT_PARM 
#define _GLIBCXX_NOEXCEPT_QUAL 
#define _GLIBCXX_NORETURN __attribute__ ((__noreturn__))
#define _GLIBCXX_NOTHROW _GLIBCXX_USE_NOEXCEPT
#define _GLIBCXX_NUMERIC_LIMITS 1
#define _GLIBCXX_NUM_CATEGORIES 0
#define _GLIBCXX_OS_DEFINES 1
#define _GLIBCXX_PACKAGE_BUGREPORT ""
#define _GLIBCXX_PACKAGE_NAME "package-unused"
#define _GLIBCXX_PACKAGE_STRING "package-unused version-unused"
#define _GLIBCXX_PACKAGE_TARNAME "libstdc++"
#define _GLIBCXX_PACKAGE_URL ""
#define _GLIBCXX_PACKAGE__GLIBCXX_VERSION "version-unused"
#define _GLIBCXX_POSTYPES_H 1
#define _GLIBCXX_PREDEFINED_OPS_H 1
#define _GLIBCXX_PSEUDO_VISIBILITY(V) 
#define _GLIBCXX_PTRDIFF_T_IS_INT 1
#define _GLIBCXX_PURE __attribute__ ((__pure__))
#define _GLIBCXX_RANGE_ACCESS_H 1
#define _GLIBCXX_READ_MEM_BARRIER __atomic_thread_fence (__ATOMIC_ACQUIRE)
#define _GLIBCXX_RELEASE 10
#define _GLIBCXX_SIZE_T_IS_UINT 1
#define _GLIBCXX_STDIO_EOF -1
#define _GLIBCXX_STDIO_SEEK_CUR 1
#define _GLIBCXX_STDIO_SEEK_END 2
#define _GLIBCXX_STDLIB_H 1
#define _GLIBCXX_STD_A std
#define _GLIBCXX_STD_C std
#define _GLIBCXX_STRING 1
#define _GLIBCXX_SYNCHRONIZATION_HAPPENS_AFTER(A) 
#define _GLIBCXX_SYNCHRONIZATION_HAPPENS_BEFORE(A) 
#define _GLIBCXX_THROW(_EXC) 
#define _GLIBCXX_THROW_OR_ABORT(_EXC) (throw (_EXC))
#define _GLIBCXX_TUPLE 1
#define _GLIBCXX_TXN_SAFE 
#define _GLIBCXX_TXN_SAFE_DYN 
#define _GLIBCXX_TYPE_TRAITS 1
#define _GLIBCXX_USE_ALLOCATOR_NEW 1
#define _GLIBCXX_USE_C99_COMPLEX _GLIBCXX11_USE_C99_COMPLEX
#define _GLIBCXX_USE_C99_CTYPE_TR1 1
#define _GLIBCXX_USE_C99_FENV_TR1 1
#define _GLIBCXX_USE_C99_INTTYPES_TR1 1
#define _GLIBCXX_USE_C99_INTTYPES_WCHAR_T_TR1 1
#define _GLIBCXX_USE_C99_MATH _GLIBCXX11_USE_C99_MATH
#define _GLIBCXX_USE_C99_MATH_TR1 1
#define _GLIBCXX_USE_C99_STDINT_TR1 1
#define _GLIBCXX_USE_C99_STDIO 1
#define _GLIBCXX_USE_C99_STDIO _GLIBCXX11_USE_C99_STDIO
#define _GLIBCXX_USE_C99_STDLIB _GLIBCXX11_USE_C99_STDLIB
#define _GLIBCXX_USE_C99_WCHAR _GLIBCXX11_USE_C99_WCHAR
#define _GLIBCXX_USE_CONSTEXPR constexpr
#define _GLIBCXX_USE_CXX11_ABI 1
#define _GLIBCXX_USE_DEPRECATED 1
#define _GLIBCXX_USE_DUAL_ABI 1
#define _GLIBCXX_USE_FCHMOD 1
#define _GLIBCXX_USE_FCHMODAT 1
#define _GLIBCXX_USE_GETTIMEOFDAY 1
#define _GLIBCXX_USE_LONG_LONG 1
#define _GLIBCXX_USE_NOEXCEPT noexcept
#define _GLIBCXX_USE_SC_NPROCESSORS_ONLN 1
#define _GLIBCXX_USE_ST_MTIM 1
#define _GLIBCXX_USE_TMPNAM 1
#define _GLIBCXX_USE_WCHAR_T 1
#define _GLIBCXX_USE_WEAK_REF __GXX_WEAK__
#define _GLIBCXX_UTILITY 1
#define _GLIBCXX_VECTOR 1
#define _GLIBCXX_VERBOSE 1
#define _GLIBCXX_VISIBILITY(V) __attribute__ ((__visibility__ (#V)))
#define _GLIBCXX_WEAK_DEFINITION 
#define _GLIBCXX_WRITE_MEM_BARRIER __atomic_thread_fence (__ATOMIC_RELEASE)
#define _GLOBAL_ATEXIT (_GLOBAL_REENT->_atexit)
#define _GLOBAL_REENT _global_impure_ptr
#define _GNU_SOURCE 1
#define _GTHREAD_USE_MUTEX_TIMEDLOCK 1
#define _GXX_NULLPTR_T 
#define _HASH_BYTES_H 1
#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1
#define _HAVE_LONG_DOUBLE 1
#define _ID_T_DECLARED 
#define _IFBLK 0060000
#define _IFCHR 0020000
#define _IFDIR 0040000
#define _IFIFO 0010000
#define _IFLNK 0120000
#define _IFMT 0170000
#define _IFREG 0100000
#define _IFSOCK 0140000
#define _INITIALIZER_LIST 
#define _INO_T_DECLARED 
#define _INT16_T_DECLARED 
#define _INT32_EQ_LONG 
#define _INT32_T_DECLARED 
#define _INT64_T_DECLARED 
#define _INT8_T_DECLARED 
#define _INTMAX_T_DECLARED 
#define _INTPTR_EQ_INT 
#define _INTPTR_T_DECLARED 
#define _INTTYPES_H 
#define _IN_ADDR_T_DECLARED 
#define _IN_PORT_T_DECLARED 
#define _IO(x,y) ((long)(IOC_VOID|((x)<<8)|(y)))
#define _IOBUS_DATA(name,port,width,offset) {port, PAL_GROUP_MASK(width), offset}
#define _IOR(x,y,t) ((long)(IOC_OUT|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))
#define _IOW(x,y,t) ((long)(IOC_IN|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))
#define _ISOC11_SOURCE 1
#define _ISOC99_SOURCE 1
#define _ITERATOR_CONCEPTS_H 1
#define _JBLEN 23
#define _KEY_T_DECLARED 
#define _Kmax (sizeof (size_t) << 3)
#define _L 02
#define _LDBL_EQ_DBL 1
#define _LIBC_LIMITS_H_ 1
#define _LIMITS_H___ 
#define _LITTLE_ENDIAN 1234
#define _LOCALE_FWD_H 1
#define _LOCALE_H_ 
#define _LOCK_RECURSIVE_T _LOCK_T
#define _LONG_DOUBLE long double
#define _MACHINE__DEFAULT_TYPES_H 
#define _MACHINE__TYPES_H 
#define _MACHSTDLIB_H_ 
#define _MACHTIME_H_ 
#define _MATH_ERRHANDLING_ERREXCEPT 0
#define _MATH_ERRHANDLING_ERRNO MATH_ERRNO
#define _MATH_H_ 
#define _MAV_MSG_RETURN_TYPE(TYPE) static inline TYPE _MAV_RETURN_ ## TYPE(const mavlink_message_t *msg, uint8_t ofs) { return *(const TYPE *)(&_MAV_PAYLOAD(msg)[ofs]);}
#define _MAV_PAYLOAD(msg) ((const char *)(&((msg)->payload64[0])))
#define _MAV_PAYLOAD_NON_CONST(msg) ((char *)(&((msg)->payload64[0])))
#define _MAV_PUT_ARRAY(TYPE,V) static inline void _mav_put_ ## TYPE ##_array(char *buf, uint8_t wire_offset, const TYPE *b, uint8_t array_length) { mav_array_memcpy(&buf[wire_offset], b, array_length*sizeof(TYPE)); }
#define _MAV_RETURN_ARRAY(TYPE,V) static inline uint16_t _MAV_RETURN_ ## TYPE ##_array(const mavlink_message_t *msg, TYPE *value, uint8_t array_length, uint8_t wire_offset) { memcpy(value, &_MAV_PAYLOAD(msg)[wire_offset], array_length*sizeof(TYPE)); return array_length*sizeof(TYPE); }
#define _MAV_RETURN_char(msg,wire_offset) (char)_MAV_PAYLOAD(msg)[wire_offset]
#define _MAV_RETURN_int8_t(msg,wire_offset) (int8_t)_MAV_PAYLOAD(msg)[wire_offset]
#define _MAV_RETURN_uint8_t(msg,wire_offset) (uint8_t)_MAV_PAYLOAD(msg)[wire_offset]
#define _MBSTATE_T 
#define _MB_LEN_MAX 1
#define _MEMORYFWD_H 1
#define _MODE_T_DECLARED 
#define _MOVE_H 1
#define _M_LN2 0.693147180559945309417
#define _N 04
#define _NEW 
#define _NEWLIB_ALLOCA_H 
#define _NEWLIB_VERSION "4.1.0"
#define _NEWLIB_VERSION_H__ 1
#define _NEW_ALLOCATOR_H 1
#define _NFDBITS ((int)sizeof(__fd_mask) * 8)
#define _NLINK_T_DECLARED 
#define _NOINLINE __attribute__ ((__noinline__))
#define _NOINLINE_STATIC _NOINLINE static
#define _NOTHROW 
#define _NOTHROW __attribute__ ((__nothrow__))
#define _NULL 0
#define _N_LISTS 30
#define _Nonnull 
#define _Noreturn [[noreturn]]
#define _Null_unspecified 
#define _Nullable 
#define _OFF_T_DECLARED 
#define _OSTREAM_INSERT_H 1
#define _P 020
#define _PC_2_SYMLINKS 13
#define _PC_ALLOC_SIZE_MIN 15
#define _PC_ASYNC_IO 9
#define _PC_CHOWN_RESTRICTED 6
#define _PC_FILESIZEBITS 12
#define _PC_LINK_MAX 0
#define _PC_MAX_CANON 1
#define _PC_MAX_INPUT 2
#define _PC_NAME_MAX 3
#define _PC_NO_TRUNC 7
#define _PC_PATH_MAX 4
#define _PC_PIPE_BUF 5
#define _PC_PRIO_IO 10
#define _PC_REC_INCR_XFER_SIZE 16
#define _PC_REC_MAX_XFER_SIZE 17
#define _PC_REC_MIN_XFER_SIZE 18
#define _PC_REC_XFER_ALIGN 19
#define _PC_SYMLINK_MAX 14
#define _PC_SYNC_IO 11
#define _PC_TIMESTAMP_RESOLUTION 20
#define _PC_VDISABLE 8
#define _PDP_ENDIAN 3412
#define _PID_T_DECLARED 
#define _POINTER_INT long
#define _POSIX2_RE_DUP_MAX 255
#define _POSIX_C_SOURCE 200112L
#define _POSIX_C_SOURCE 200809L
#define _POSIX_SOURCE 1
#define _PTHREAD_COND_INITIALIZER ((pthread_cond_t) 0xFFFFFFFF)
#define _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF)
#define _PTHREAD_ONCE_INIT { 1, 0 }
#define _PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _PTRDIFF_T_DECLARED 
#define _PTR_TRAITS_H 1
#define _QUAD_HIGHWORD 1
#define _QUAD_LOWWORD 0
#define _RAND48_ADD (0x000b)
#define _RAND48_MULT_0 (0xe66d)
#define _RAND48_MULT_1 (0xdeec)
#define _RAND48_MULT_2 (0x0005)
#define _RAND48_SEED_0 (0x330e)
#define _RAND48_SEED_1 (0xabcd)
#define _RAND48_SEED_2 (0x1234)
#define _RANGE_CMP_H 1
#define _READ_WRITE_BUFSIZE_TYPE int
#define _READ_WRITE_RETURN_TYPE int
#define _REENT _impure_ptr
#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf)
#define _REENT_ASCTIME_SIZE 26
#define _REENT_CHECK_ASCTIME_BUF(ptr) 
#define _REENT_CHECK_EMERGENCY(ptr) 
#define _REENT_CHECK_MISC(ptr) 
#define _REENT_CHECK_MP(ptr) 
#define _REENT_CHECK_RAND48(ptr) 
#define _REENT_CHECK_SIGNAL_BUF(ptr) 
#define _REENT_CHECK_TM(ptr) 
#define _REENT_CHECK_VERIFY 1
#define _REENT_EMERGENCY(ptr) ((ptr)->_emergency)
#define _REENT_EMERGENCY_SIZE 25
#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_new._reent._getdate_err))
#define _REENT_INIT(var) { 0, _REENT_STDIO_STREAM(&(var), 0), _REENT_STDIO_STREAM(&(var), 1), _REENT_STDIO_STREAM(&(var), 2), 0, "", 0, _NULL, 0, _NULL, _NULL, 0, _NULL, _NULL, 0, _NULL, { { 0, _NULL, "", {0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 1, { {_RAND48_SEED_0, _RAND48_SEED_1, _RAND48_SEED_2}, {_RAND48_MULT_0, _RAND48_MULT_1, _RAND48_MULT_2}, _RAND48_ADD }, {0, {0}}, {0, {0}}, {0, {0}}, "", "", 0, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}} } }, _REENT_INIT_ATEXIT _NULL, {_NULL, 0, _NULL} }
#define _REENT_INIT_ATEXIT _NULL, _ATEXIT_INIT,
#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }
#define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = _REENT_STDIO_STREAM(var, 0); (var)->_stdout = _REENT_STDIO_STREAM(var, 1); (var)->_stderr = _REENT_STDIO_STREAM(var, 2); (var)->_new._reent._rand_next = 1; (var)->_new._reent._r48._seed[0] = _RAND48_SEED_0; (var)->_new._reent._r48._seed[1] = _RAND48_SEED_1; (var)->_new._reent._r48._seed[2] = _RAND48_SEED_2; (var)->_new._reent._r48._mult[0] = _RAND48_MULT_0; (var)->_new._reent._r48._mult[1] = _RAND48_MULT_1; (var)->_new._reent._r48._mult[2] = _RAND48_MULT_2; (var)->_new._reent._r48._add = _RAND48_ADD; }
#define _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf)
#define _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state)
#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_new._reent._mbrlen_state)
#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state)
#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_new._reent._mbsrtowcs_state)
#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_new._reent._mbtowc_state)
#define _REENT_MP_FREELIST(ptr) ((ptr)->_freelist)
#define _REENT_MP_P5S(ptr) ((ptr)->_p5s)
#define _REENT_MP_RESULT(ptr) ((ptr)->_result)
#define _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k)
#define _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add)
#define _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult)
#define _REENT_RAND48_SEED(ptr) ((ptr)->_new._reent._r48._seed)
#define _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next)
#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf)
#define _REENT_SIGNAL_SIZE 24
#define _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam)
#define _REENT_SMALL_CHECK_INIT(ptr) 
#define _REENT_STDIO_STREAM(var,index) &(var)->__sf[index]
#define _REENT_STRTOK_LAST(ptr) ((ptr)->_new._reent._strtok_last)
#define _REENT_TM(ptr) (&(ptr)->_new._reent._localtime_buf)
#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state)
#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state)
#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state)
#define _RETARGETABLE_LOCKING 1
#define _S 010
#define _SCALEDDECODE_H 
#define _SCALEDENCODE_H 
#define _SC_2_CHAR_TERM 107
#define _SC_2_C_BIND 108
#define _SC_2_C_DEV 109
#define _SC_2_FORT_DEV 110
#define _SC_2_FORT_RUN 111
#define _SC_2_LOCALEDEF 112
#define _SC_2_PBS 113
#define _SC_2_PBS_ACCOUNTING 114
#define _SC_2_PBS_CHECKPOINT 115
#define _SC_2_PBS_LOCATE 116
#define _SC_2_PBS_MESSAGE 117
#define _SC_2_PBS_TRACK 118
#define _SC_2_SW_DEV 119
#define _SC_2_UPE 120
#define _SC_2_VERSION 121
#define _SC_ADVISORY_INFO 54
#define _SC_AIO_LISTIO_MAX 34
#define _SC_AIO_MAX 35
#define _SC_AIO_PRIO_DELTA_MAX 36
#define _SC_ARG_MAX 0
#define _SC_ASYNCHRONOUS_IO 21
#define _SC_ATEXIT_MAX 55
#define _SC_AVPHYS_PAGES 12
#define _SC_BARRIERS 56
#define _SC_BC_BASE_MAX 57
#define _SC_BC_DIM_MAX 58
#define _SC_BC_SCALE_MAX 59
#define _SC_BC_STRING_MAX 60
#define _SC_CHILD_MAX 1
#define _SC_CLK_TCK 2
#define _SC_CLOCK_SELECTION 61
#define _SC_COLL_WEIGHTS_MAX 62
#define _SC_CPUTIME 63
#define _SC_DELAYTIMER_MAX 37
#define _SC_EXPR_NEST_MAX 64
#define _SC_FSYNC 22
#define _SC_GETGR_R_SIZE_MAX 50
#define _SC_GETPW_R_SIZE_MAX 51
#define _SC_HOST_NAME_MAX 65
#define _SC_IOV_MAX 66
#define _SC_IPV6 67
#define _SC_JOB_CONTROL 5
#define _SC_LEVEL1_DCACHE_ASSOC 129
#define _SC_LEVEL1_DCACHE_LINESIZE 130
#define _SC_LEVEL1_DCACHE_SIZE 128
#define _SC_LEVEL1_ICACHE_ASSOC 126
#define _SC_LEVEL1_ICACHE_LINESIZE 127
#define _SC_LEVEL1_ICACHE_SIZE 125
#define _SC_LEVEL2_CACHE_ASSOC 132
#define _SC_LEVEL2_CACHE_LINESIZE 133
#define _SC_LEVEL2_CACHE_SIZE 131
#define _SC_LEVEL3_CACHE_ASSOC 135
#define _SC_LEVEL3_CACHE_LINESIZE 136
#define _SC_LEVEL3_CACHE_SIZE 134
#define _SC_LEVEL4_CACHE_ASSOC 138
#define _SC_LEVEL4_CACHE_LINESIZE 139
#define _SC_LEVEL4_CACHE_SIZE 137
#define _SC_LINE_MAX 68
#define _SC_LOGIN_NAME_MAX 52
#define _SC_MAPPED_FILES 23
#define _SC_MEMLOCK 24
#define _SC_MEMLOCK_RANGE 25
#define _SC_MEMORY_PROTECTION 26
#define _SC_MESSAGE_PASSING 27
#define _SC_MONOTONIC_CLOCK 69
#define _SC_MQ_OPEN_MAX 13
#define _SC_MQ_PRIO_MAX 14
#define _SC_NGROUPS_MAX 3
#define _SC_NPROCESSORS_CONF 9
#define _SC_NPROCESSORS_ONLN 10
#define _SC_OPEN_MAX 4
#define _SC_PAGESIZE 8
#define _SC_PAGE_SIZE _SC_PAGESIZE
#define _SC_PHYS_PAGES 11
#define _SC_POSIX_26_VERSION 140
#define _SC_PRIORITIZED_IO 28
#define _SC_PRIORITY_SCHEDULING 101
#define _SC_RAW_SOCKETS 70
#define _SC_READER_WRITER_LOCKS 71
#define _SC_REALTIME_SIGNALS 29
#define _SC_REGEXP 72
#define _SC_RE_DUP_MAX 73
#define _SC_RTSIG_MAX 15
#define _SC_SAVED_IDS 6
#define _SC_SEMAPHORES 30
#define _SC_SEM_NSEMS_MAX 16
#define _SC_SEM_VALUE_MAX 17
#define _SC_SHARED_MEMORY_OBJECTS 31
#define _SC_SHELL 74
#define _SC_SIGQUEUE_MAX 18
#define _SC_SPAWN 75
#define _SC_SPIN_LOCKS 76
#define _SC_SPORADIC_SERVER 77
#define _SC_SS_REPL_MAX 78
#define _SC_STREAM_MAX 100
#define _SC_SYMLOOP_MAX 79
#define _SC_SYNCHRONIZED_IO 32
#define _SC_THREADS 42
#define _SC_THREAD_ATTR_STACKADDR 43
#define _SC_THREAD_ATTR_STACKSIZE 44
#define _SC_THREAD_CPUTIME 80
#define _SC_THREAD_DESTRUCTOR_ITERATIONS 53
#define _SC_THREAD_KEYS_MAX 38
#define _SC_THREAD_PRIORITY_SCHEDULING 45
#define _SC_THREAD_PRIO_CEILING _SC_THREAD_PRIO_PROTECT
#define _SC_THREAD_PRIO_INHERIT 46
#define _SC_THREAD_PRIO_PROTECT 47
#define _SC_THREAD_PROCESS_SHARED 48
#define _SC_THREAD_ROBUST_PRIO_INHERIT 122
#define _SC_THREAD_ROBUST_PRIO_PROTECT 123
#define _SC_THREAD_SAFE_FUNCTIONS 49
#define _SC_THREAD_SPORADIC_SERVER 81
#define _SC_THREAD_STACK_MIN 39
#define _SC_THREAD_THREADS_MAX 40
#define _SC_TIMEOUTS 82
#define _SC_TIMERS 33
#define _SC_TIMER_MAX 19
#define _SC_TRACE 83
#define _SC_TRACE_EVENT_FILTER 84
#define _SC_TRACE_EVENT_NAME_MAX 85
#define _SC_TRACE_INHERIT 86
#define _SC_TRACE_LOG 87
#define _SC_TRACE_NAME_MAX 88
#define _SC_TRACE_SYS_MAX 89
#define _SC_TRACE_USER_EVENT_MAX 90
#define _SC_TTY_NAME_MAX 41
#define _SC_TYPED_MEMORY_OBJECTS 91
#define _SC_TZNAME_MAX 20
#define _SC_V6_ILP32_OFF32 _SC_V7_ILP32_OFF32
#define _SC_V6_ILP32_OFFBIG _SC_V7_ILP32_OFFBIG
#define _SC_V6_LP64_OFF64 _SC_V7_LP64_OFF64
#define _SC_V6_LPBIG_OFFBIG _SC_V7_LPBIG_OFFBIG
#define _SC_V7_ILP32_OFF32 92
#define _SC_V7_ILP32_OFFBIG 93
#define _SC_V7_LP64_OFF64 94
#define _SC_V7_LPBIG_OFFBIG 95
#define _SC_VERSION 7
#define _SC_XBS5_ILP32_OFF32 _SC_V7_ILP32_OFF32
#define _SC_XBS5_ILP32_OFFBIG _SC_V7_ILP32_OFFBIG
#define _SC_XBS5_LP64_OFF64 _SC_V7_LP64_OFF64
#define _SC_XBS5_LPBIG_OFFBIG _SC_V7_LPBIG_OFFBIG
#define _SC_XOPEN_CRYPT 96
#define _SC_XOPEN_ENH_I18N 97
#define _SC_XOPEN_LEGACY 98
#define _SC_XOPEN_REALTIME 99
#define _SC_XOPEN_REALTIME_THREADS 102
#define _SC_XOPEN_SHM 103
#define _SC_XOPEN_STREAMS 104
#define _SC_XOPEN_UNIX 105
#define _SC_XOPEN_UUCP 124
#define _SC_XOPEN_VERSION 106
#define _SERVOCOMMANDS_H 
#define _SERVODEFINES_H 
#define _SERVOPACKETS_H 
#define _SERVOPROTOCOL_H 
#define _SETJMP_H_ 
#define _SIGNAL_H_ 
#define _SIGSET_T_DECLARED 
#define _SIMD32_OFFSET(addr) (*(__SIMD32_TYPE * ) (addr))
#define _SIZET_ 
#define _SIZE_T 
#define _SIZE_T_ 
#define _SIZE_T_DECLARED 
#define _SIZE_T_DEFINED 
#define _SIZE_T_DEFINED_ 
#define _SRXL_CONFIG_H_ 
#define _SSIZE_T_DECLARED 
#define _STDARG_H 
#define _STDBOOL_H 
#define _STDDEF_H 
#define _STDDEF_H_ 
#define _STDINT_H 
#define _STDLIB_H_ 
#define _STL_ALGOBASE_H 1
#define _STL_BVECTOR_H 1
#define _STL_CONSTRUCT_H 1
#define _STL_FUNCTION_H 1
#define _STL_ITERATOR_BASE_FUNCS_H 1
#define _STL_ITERATOR_BASE_TYPES_H 1
#define _STL_ITERATOR_H 1
#define _STL_MAP_H 1
#define _STL_MULTIMAP_H 1
#define _STL_PAIR_H 1
#define _STL_RELOPS_H 1
#define _STL_TREE_H 1
#define _STL_UNINITIALIZED_H 1
#define _STL_VECTOR_H 1
#define _STRINGFWD_H 1
#define _STRINGS_H_ 
#define _STRING_CONVERSIONS_H 1
#define _STRING_H_ 
#define _SUSECONDS_T_DECLARED 
#define _SYS_CDEFS_H_ 
#define _SYS_ERRNO_H_ 
#define _SYS_FCNTL_H_ 
#define _SYS_FEATURES_H 
#define _SYS_REENT_H_ 
#define _SYS_SCHED_H_ 
#define _SYS_SELECT_H 
#define _SYS_SIGNAL_H 
#define _SYS_SIZE_T_H 
#define _SYS_STAT_H 
#define _SYS_SYSLIMITS_H_ 
#define _SYS_TIMESPEC_H_ 
#define _SYS_TIME_H_ 
#define _SYS_TYPES_FD_SET 
#define _SYS_TYPES_H 
#define _SYS_UNISTD_H 
#define _SYS__DEFAULT_FCNTL_H_ 
#define _SYS__INTSUP_H 
#define _SYS__LOCALE_H 
#define _SYS__PTHREADTYPES_H_ 
#define _SYS__SIGSET_H_ 
#define _SYS__STDINT_H 
#define _SYS__TIMESPEC_H_ 
#define _SYS__TIMEVAL_H_ 
#define _SYS__TYPES_H 
#define _Static_assert(x,y) static_assert(x, y)
#define _T(x) x
#define _TEXT(x) x
#define _TIMER_T_ unsigned long
#define _TIMER_T_DECLARED 
#define _TIMEVAL_DEFINED 
#define _TIME_H_ 
#define _TIME_T_ __int_least64_t
#define _TIME_T_DECLARED 
#define _TYPEINFO 
#define _T_PTRDIFF 
#define _T_PTRDIFF_ 
#define _T_SIZE 
#define _T_SIZE_ 
#define _T_WCHAR 
#define _T_WCHAR_ 
#define _Thread_local __thread
#define _U 01
#define _UID_T_DECLARED 
#define _UINT16_T_DECLARED 
#define _UINT32_T_DECLARED 
#define _UINT64_T_DECLARED 
#define _UINT8_T_DECLARED 
#define _UINTMAX_T_DECLARED 
#define _UINTPTR_T_DECLARED 
#define _UNBUF_STREAM_OPT 1
#define _UNISTD_H_ 
#define _UNUSED(x) ((void)(x))
#define _UNUSED_RESULT(uniq_,expr_) do { decltype(expr_) uniq_ __attribute__((unused)); uniq_ = expr_; } while (0)
#define _USECONDS_T_DECLARED 
#define _USES_ALLOCATOR_H 1
#define _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
#define _VA_LIST 
#define _VA_LIST_ 
#define _VA_LIST_DEFINED 
#define _VA_LIST_T_H 
#define _VECTOR_TCC 1
#define _WANT_IO_C99_FORMATS 1
#define _WANT_IO_LONG_LONG 1
#define _WANT_REGISTER_FINI 1
#define _WCHAR_H_ 
#define _WCHAR_T 
#define _WCHAR_T_ 
#define _WCHAR_T_DECLARED 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_H 
#define _WIDE_ORIENT 1
#define _WINT_T 
#define _X 0100
#define _XOPEN_SOURCE 600
#define _XOPEN_SOURCE 700
#define _XOPEN_SOURCE_EXTENDED 1
#define __ACCUM_EPSILON__ 0x1P-15K
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ALIGNED(x) __attribute__((aligned(x)))
#define __APCS_32__ 1
#define __AP_LINE__ __LINE__
#define __ARMEL__ 1
#define __ARM_32BIT_STATE 1
#define __ARM_ARCH 4
#define __ARM_ARCH_4T__ 1
#define __ARM_ARCH_ISA_ARM 1
#define __ARM_ARCH_ISA_THUMB 1
#define __ARM_EABI__ 1
#define __ARM_FEATURE_COPROC 1
#define __ARM_PCS 1
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#define __ASM __asm
#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname
#define __ATFILE_VISIBLE 0
#define __ATFILE_VISIBLE 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __ATOMIC_RELAXED 0
#define __ATOMIC_RELEASE 3
#define __ATOMIC_SEQ_CST 5
#define __ATTRIBUTE_IMPURE_PTR__ 
#define __BEGIN_DECLS 
#define __BEGIN_DECLS extern "C" {
#define __BIGGEST_ALIGNMENT__ 8
#define __BIG_ENDIAN 4321
#define __BIT_TYPES_DEFINED__ 1
#define __BKPT(value) __ASM volatile ("bkpt "#value)
#define __BSD_VISIBLE 0
#define __BSD_VISIBLE 1
#define __BSEMAPHORE_DATA(name,taken) {__SEMAPHORE_DATA(name.sem, ((taken) ? 0 : 1))}
#define __BYTE_ORDER __LITTLE_ENDIAN
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1
#define __CC_SUPPORTS_INLINE 1
#define __CC_SUPPORTS_VARADIC_XXX 1
#define __CC_SUPPORTS_WARNING 1
#define __CC_SUPPORTS___FUNC__ 1
#define __CC_SUPPORTS___INLINE 1
#define __CC_SUPPORTS___INLINE__ 1
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __CHAR_BIT__ 8
#define __CHAR_UNSIGNED__ 1
#define __CHIBIOS_HAL__ 
#define __CHIBIOS_OSLIB__ 
#define __CHIBIOS_RT__ 
#define __CHIBIOS__ 
#define __CH_OFFSETOF(st,m) ((size_t)((char *)&((st *)0)->m - (char *)0))
#define __CH_QUEUE_DATA(name) {(ch_queue_t *)&name, (ch_queue_t *)&name}
#define __CH_STRINGIFY(a) #a
#define __CH_USED(x) (void)(x)
#define __CLZ (uint8_t)__builtin_clz
#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB )
#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)
#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB)
#define __CM7_REV 0x0100U
#define __CMSIS_COMPILER_H 
#define __CMSIS_GCC_H 
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define __CMSIS_GCC_RW_REG(r) "+r" (r)
#define __CMSIS_GCC_USE_REG(r) "r" (r)
#define __CMSIS_VERSION_H 
#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )
#define __CM_CMSIS_VERSION_MAIN ( 5U)
#define __CM_CMSIS_VERSION_SUB ( 1U)
#define __CONCAT(x,y) __CONCAT1(x,y)
#define __CONCAT1(x,y) x ## y
#define __COPYRIGHT(s) struct __hack
#define __CORE_CM7_H_DEPENDANT 
#define __CORE_CM7_H_GENERIC 
#define __CORTEX_M (7U)
#define __CTYPE_PTR (__locale_ctype_ptr ())
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_DENORM_MIN__ double(4.9406564584124654e-324L)
#define __DBL_DIG__ 15
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_EPSILON__ double(2.2204460492503131e-16L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MAX__ double(1.7976931348623157e+308L)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_MIN__ double(2.2250738585072014e-308L)
#define __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_NORM_MAX__ double(1.7976931348623157e+308L)
#define __DCACHE_PRESENT 1
#define __DECIMAL_DIG__ 17
#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))
#define __DEC_EVAL_METHOD__ 2
#define __DEPRECATED 1
#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))
#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))
#define __DOTS , ...
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __ELASTERROR 2000
#define __ELF__ 1
#define __END_DECLS 
#define __END_DECLS }
#define __ERRNO_H__ 
#define __EVENTSOURCE_DATA(name) {(event_listener_t *)(&name)}
#define __EXCEPTIONS 1
#define __EXCEPTION_H 1
#define __EXCEPTION__ 
#define __EXPORT 
#define __EXTFLASHFUNC__ 
#define __FAST16 
#define __FAST32 
#define __FAST64 "ll"
#define __FAST8 
#define __FASTRAMFUNC__ 
#define __FBSDID(s) struct __hack
#define __FILE_defined 
#define __FINITE_MATH_ONLY__ 0
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLT32X_DECIMAL_DIG__ 17
#define __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x
#define __FLT32X_DIG__ 15
#define __FLT32X_EPSILON__ 2.2204460492503131e-16F32x
#define __FLT32X_HAS_DENORM__ 1
#define __FLT32X_HAS_INFINITY__ 1
#define __FLT32X_HAS_QUIET_NAN__ 1
#define __FLT32X_MANT_DIG__ 53
#define __FLT32X_MAX_10_EXP__ 308
#define __FLT32X_MAX_EXP__ 1024
#define __FLT32X_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_MIN_10_EXP__ (-307)
#define __FLT32X_MIN_EXP__ (-1021)
#define __FLT32X_MIN__ 2.2250738585072014e-308F32x
#define __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x
#define __FLT32_DECIMAL_DIG__ 9
#define __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32
#define __FLT32_DIG__ 6
#define __FLT32_EPSILON__ 1.1920928955078125e-7F32
#define __FLT32_HAS_DENORM__ 1
#define __FLT32_HAS_INFINITY__ 1
#define __FLT32_HAS_QUIET_NAN__ 1
#define __FLT32_MANT_DIG__ 24
#define __FLT32_MAX_10_EXP__ 38
#define __FLT32_MAX_EXP__ 128
#define __FLT32_MAX__ 3.4028234663852886e+38F32
#define __FLT32_MIN_10_EXP__ (-37)
#define __FLT32_MIN_EXP__ (-125)
#define __FLT32_MIN__ 1.1754943508222875e-38F32
#define __FLT32_NORM_MAX__ 3.4028234663852886e+38F32
#define __FLT64_DECIMAL_DIG__ 17
#define __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64
#define __FLT64_DIG__ 15
#define __FLT64_EPSILON__ 2.2204460492503131e-16F64
#define __FLT64_HAS_DENORM__ 1
#define __FLT64_HAS_INFINITY__ 1
#define __FLT64_HAS_QUIET_NAN__ 1
#define __FLT64_MANT_DIG__ 53
#define __FLT64_MAX_10_EXP__ 308
#define __FLT64_MAX_EXP__ 1024
#define __FLT64_MAX__ 1.7976931348623157e+308F64
#define __FLT64_MIN_10_EXP__ (-307)
#define __FLT64_MIN_EXP__ (-1021)
#define __FLT64_MIN__ 2.2250738585072014e-308F64
#define __FLT64_NORM_MAX__ 1.7976931348623157e+308F64
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_DIG__ 6
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
#define __FLT_EVAL_METHOD__ 0
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_NORM_MAX__ 3.4028234663852886e+38F
#define __FLT_RADIX__ 2
#define __FPU_PRESENT 1
#define __FPU_USED 0U
#define __FRACT_EPSILON__ 0x1P-15R
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __GLIBCXX__ 20210824
#define __GNUCLIKE_ASM 3
#define __GNUCLIKE_BUILTIN_CONSTANT_P 1
#define __GNUCLIKE_BUILTIN_MEMCPY 1
#define __GNUCLIKE_BUILTIN_NEXT_ARG 1
#define __GNUCLIKE_BUILTIN_STDARG 1
#define __GNUCLIKE_BUILTIN_VAALIST 1
#define __GNUCLIKE_BUILTIN_VARARGS 1
#define __GNUCLIKE_CTOR_SECTION_HANDLING 1
#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS 
#define __GNUCLIKE_MATH_BUILTIN_RELOPS 
#define __GNUCLIKE___OFFSETOF 1
#define __GNUCLIKE___SECTION 1
#define __GNUCLIKE___TYPEOF 1
#define __GNUC_MINOR__ 3
#define __GNUC_PATCHLEVEL__ 1
#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))
#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
#define __GNUC_STDC_INLINE__ 1
#define __GNUC_VA_LIST 
#define __GNUC_VA_LIST_COMPATIBILITY 1
#define __GNUC__ 10
#define __GNUG__ 10
#define __GNU_VISIBLE 0
#define __GNU_VISIBLE 1
#define __GTHREAD_MUTEX_INIT 0
#define __GTHREAD_MUTEX_INIT_FUNCTION(mx) do {} while (0)
#define __GTHREAD_ONCE_INIT 0
#define __GTHREAD_RECURSIVE_MUTEX_INIT 0
#define __GXX_ABI_VERSION 1014
#define __GXX_EXPERIMENTAL_CXX0X__ 1
#define __GXX_MERGED_TYPEINFO_NAMES 0
#define __GXX_RTTI 1
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __GXX_WEAK__ 1
#define __HAVE_SPECULATION_SAFE_VALUE 1
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __I volatile
#define __I volatile const
#define __ICACHE_PRESENT 1
#define __IEEE_LITTLE_ENDIAN 
#define __IM volatile const
#define __IMPORT 
#define __INLINE inline
#define __INT16 "h"
#define __INT16_C(c) c
#define __INT16_MAX__ 0x7fff
#define __INT16_TYPE__ short int
#define __INT32 "l"
#define __INT32_C(c) c ## L
#define __INT32_MAX__ 0x7fffffffL
#define __INT32_TYPE__ long int
#define __INT64 "ll"
#define __INT64_C(c) c ## LL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __INT64_TYPE__ long long int
#define __INT8 "hh"
#define __INT8_C(c) c
#define __INT8_MAX__ 0x7f
#define __INT8_TYPE__ signed char
#define __INTMAX_C(c) c ## LL
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_TYPE__ long long int
#define __INTMAX_WIDTH__ 64
#define __INTPTR_MAX__ 0x7fffffff
#define __INTPTR_TYPE__ int
#define __INTPTR_WIDTH__ 32
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST16_TYPE__ int
#define __INT_FAST16_WIDTH__ 32
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST8_TYPE__ int
#define __INT_FAST8_WIDTH__ 32
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST8_MAX__ 0x7f
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_WIDTH__ 8
#define __INT_MAX__ 0x7fffffff
#define __INT_WCHAR_T_H 
#define __INT_WIDTH__ 32
#define __IO volatile
#define __IOM volatile
#define __ISO_C_VISIBLE 2011
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LARGEFILE_VISIBLE 0
#define __LARGEFILE_VISIBLE 1
#define __LDBL_DECIMAL_DIG__ 17
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_DIG__ 15
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_MAX_10_EXP__ 308
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_NORM_MAX__ 1.7976931348623157e+308L
#define __LEAST16 "h"
#define __LEAST32 "l"
#define __LEAST64 "ll"
#define __LEAST8 "hh"
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LITTLE_ENDIAN 1234
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock
#define __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock)
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __LONG_LONG_WIDTH__ 64
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_WIDTH__ 32
#define __Long long
#define __MACHINE_ENDIAN_H__ 
#define __MISC_VISIBLE 0
#define __MISC_VISIBLE 1
#define __MPU_PRESENT 1
#define __MUTEX_DATA(name) {__CH_QUEUE_DATA(name.queue), NULL, NULL, 0}
#define __N(msgid) (msgid)
#define __NEWLIB_H__ 1
#define __NEWLIB_MINOR__ 1
#define __NEWLIB_PATCHLEVEL__ 0
#define __NEWLIB__ 4
#define __NOP() __ASM volatile ("nop")
#define __NO_INLINE__ 1
#define __NO_RETURN __attribute__((__noreturn__))
#define __NULLABILITY_PRAGMA_POP 
#define __NULLABILITY_PRAGMA_PUSH 
#define __NVIC_PRIO_BITS 4
#define __O volatile
#define __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT
#define __OBSOLETE_MATH_DEFAULT 1
#define __OM volatile
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_PDP_ENDIAN__ 3412
#define __P(protos) protos
#define __PACKED __attribute__((packed, aligned(1)))
#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
#define __PACKED_UNION union __attribute__((packed, aligned(1)))
#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000) )
#define __PKHBT(ARG1,ARG2,ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0x0000FFFF) | (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000) )
#define __PKHTB(ARG1,ARG2,ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0xFFFF0000) | (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF) )
#define __PMT(args) args
#define __PORT_SETUP_CONTEXT_MPU(tp) 
#define __PORT_SETUP_CONTEXT_SYSCALL(tp,wtop) 
#define __POSIX_VISIBLE 0
#define __POSIX_VISIBLE 200112
#define __POSIX_VISIBLE 200809
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __PRI16(x) __INT16 __STRINGIFY(x)
#define __PRI16FAST(x) __FAST16 __STRINGIFY(x)
#define __PRI16LEAST(x) __LEAST16 __STRINGIFY(x)
#define __PRI32(x) __INT32 __STRINGIFY(x)
#define __PRI32FAST(x) __FAST32 __STRINGIFY(x)
#define __PRI32LEAST(x) __LEAST32 __STRINGIFY(x)
#define __PRI64(x) __INT64 __STRINGIFY(x)
#define __PRI64FAST(x) __FAST64 __STRINGIFY(x)
#define __PRI64LEAST(x) __LEAST64 __STRINGIFY(x)
#define __PRI8(x) __INT8 __STRINGIFY(x)
#define __PRI8FAST(x) __FAST8 __STRINGIFY(x)
#define __PRI8LEAST(x) __LEAST8 __STRINGIFY(x)
#define __PRIMAX(x) __STRINGIFY(ll ##x)
#define __PRIPTR(x) __STRINGIFY(x)
#define __PTRDIFF_MAX__ 0x7fffffff
#define __PTRDIFF_T 
#define __PTRDIFF_TYPE__ int
#define __PTRDIFF_WIDTH__ 32
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __RAMFUNC__ 
#define __RAND_MAX 0x7fffffff
#define __RCSID(s) struct __hack
#define __RCSID_SOURCE(s) struct __hack
#define __REGISTER_PREFIX__ 
#define __RESTRICT __restrict
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __SCCSID(s) struct __hack
#define __SCHAR_MAX__ 0x7f
#define __SCHAR_WIDTH__ 8
#define __SCN16(x) __INT16 __STRINGIFY(x)
#define __SCN16FAST(x) __FAST16 __STRINGIFY(x)
#define __SCN16LEAST(x) __LEAST16 __STRINGIFY(x)
#define __SCN32(x) __INT32 __STRINGIFY(x)
#define __SCN32FAST(x) __FAST32 __STRINGIFY(x)
#define __SCN32LEAST(x) __LEAST32 __STRINGIFY(x)
#define __SCN64(x) __INT64 __STRINGIFY(x)
#define __SCN64FAST(x) __FAST64 __STRINGIFY(x)
#define __SCN64LEAST(x) __LEAST64 __STRINGIFY(x)
#define __SCN8(x) __INT8 __STRINGIFY(x)
#define __SCN8FAST(x) __FAST8 __STRINGIFY(x)
#define __SCN8LEAST(x) __LEAST8 __STRINGIFY(x)
#define __SCNMAX(x) __STRINGIFY(ll ##x)
#define __SCNPTR(x) __STRINGIFY(x)
#define __SEMAPHORE_DATA(name,n) {__CH_QUEUE_DATA(name.queue), n}
#define __SEV() __ASM volatile ("sev")
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SHRT_MAX__ 0x7fff
#define __SHRT_WIDTH__ 16
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __SIG_ATOMIC_TYPE__ int
#define __SIG_ATOMIC_WIDTH__ 32
#define __SIMD32(addr) (*(__SIMD32_TYPE **) & (addr))
#define __SIMD32_CONST(addr) ( (__SIMD32_TYPE * ) (addr))
#define __SIMD32_TYPE int32_t
#define __SIMD64(addr) (*( int64_t **) & (addr))
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_LONG__ 4
#define __SIZEOF_POINTER__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_SIZE_T__ 4
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZE_MAX__ 0xffffffffU
#define __SIZE_T 
#define __SIZE_TYPE__ unsigned int
#define __SIZE_T__ 
#define __SIZE_WIDTH__ 32
#define __SOFTFP__ 1
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __SRXL_H__ 
#define __SSP_FORTIFY_LEVEL 0
#define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
#define __STATIC_INLINE static inline
#define __STDC_CONSTANT_MACROS 
#define __STDC_FORMAT_MACROS 1
#define __STDC_HOSTED__ 1
#define __STDC_LIMIT_MACROS 
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_VERSION__ 201112L
#define __STDC__ 1
#define __STDINT_EXP(x) __ ##x ##__
#define __STM32F767xx_H 
#define __STM32F7_CMSIS_VERSION ((__STM32F7_CMSIS_VERSION_MAIN << 24) |(__STM32F7_CMSIS_VERSION_SUB1 << 16) |(__STM32F7_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F7_CMSIS_VERSION_RC))
#define __STM32F7_CMSIS_VERSION_MAIN (0x01)
#define __STM32F7_CMSIS_VERSION_RC (0x00)
#define __STM32F7_CMSIS_VERSION_SUB1 (0x02)
#define __STM32F7_CMSIS_VERSION_SUB2 (0x05)
#define __STM32F7xx_H 
#define __STRICT_ANSI__ 1
#define __STRING(x) #x
#define __STRINGIFY(a) #a
#define __SVID_VISIBLE 0
#define __SVID_VISIBLE 1
#define __SYSTEM_STM32F7XX_H 
#define __SYS_CONFIG_H__ 
#define __SYS_LOCK_H__ 
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __THREADS_QUEUE_DATA(name) {__CH_QUEUE_DATA(name)}
#define __THROW 
#define __THUMB_INTERWORK__ 1
#define __TMP_FLT_EVAL_METHOD 
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_MIN__ 0.0UK
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_MIN__ 0.0UR
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __UINT16_C(c) c
#define __UINT16_MAX__ 0xffff
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_C(c) c ## UL
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_C(c) c ## ULL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __UINT64_TYPE__ long long unsigned int
#define __UINT8_C(c) c
#define __UINT8_MAX__ 0xff
#define __UINT8_TYPE__ unsigned char
#define __UINTMAX_C(c) c ## ULL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTPTR_MAX__ 0xffffffffU
#define __UINTPTR_TYPE__ unsigned int
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT_LEAST8_TYPE__ unsigned char
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_MIN__ 0.0ULK
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_MIN__ 0.0ULR
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_MIN__ 0.0ULLR
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
#define __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
#define __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_MIN__ 0.0UHK
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __USED __attribute__((used))
#define __USER_LABEL_PREFIX__ 
#define __USES_INITFINI__ 1
#define __USE_CMSIS 1
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_MIN__ 0.0UHR
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __VALIST __gnuc_va_list
#define __VERSION__ "10.3.1 20210824 (release)"
#define __VFP_FP__ 1
#define __Vendor_SysTickConfig 0
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WCHAR_T 
#define __WCHAR_TYPE__ unsigned int
#define __WCHAR_T__ 
#define __WCHAR_UNSIGNED__ 1
#define __WCHAR_WIDTH__ 32
#define __WEAK __attribute__((weak))
#define __WFE() __ASM volatile ("wfe")
#define __WFI() __ASM volatile ("wfi")
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __WINT_TYPE__ unsigned int
#define __WINT_WIDTH__ 32
#define __XSI_VISIBLE 0
#define __XSI_VISIBLE 600
#define __XSI_VISIBLE 700
#define __XSTRING(x) __STRING(x)
#define ___int16_t_defined 1
#define ___int32_t_defined 1
#define ___int64_t_defined 1
#define ___int8_t_defined 1
#define ___int_least16_t_defined 1
#define ___int_least32_t_defined 1
#define ___int_least64_t_defined 1
#define ___int_least8_t_defined 1
#define ___int_ptrdiff_t_h 
#define ___int_size_t_h 
#define ___int_wchar_t_h 
#define __aligned(x) __attribute__((__aligned__(x)))
#define __alloc_align(x) __attribute__((__alloc_align__(x)))
#define __alloc_size(x) __attribute__((__alloc_size__(x)))
#define __alloc_size2(n,x) __attribute__((__alloc_size__(n, x)))
#define __always_inline __inline__ __attribute__((__always_inline__))
#define __arg_type_tag(arg_kind,arg_idx,type_tag_idx) 
#define __arm__ 1
#define __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))
#define __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__))
#define __attribute_format_strfmon__(a,b) 
#define __attribute_malloc__ 
#define __attribute_pure__ 
#define __bool_true_false_are_defined 1
#define __bounded 
#define __bswap16(_x) __builtin_bswap16(_x)
#define __bswap32(_x) __builtin_bswap32(_x)
#define __bswap64(_x) __builtin_bswap64(_x)
#define __buffered_serial_data _base_asynchronous_channel_data bsstate_t state; input_queue_t iqueue; output_queue_t oqueue;
#define __buffered_serial_methods _base_asynchronous_channel_methods
#define __caddr_t_defined 
#define __catch(X) catch(X)
#define __clock_t_defined 
#define __clockid_t_defined 
#define __compar_fn_t_defined 
#define __compiler_membar() __asm __volatile(" " : : : "memory")
#define __const const
#define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})
#define __cplusplus 201103L
#define __cpp_alias_templates 200704L
#define __cpp_attributes 200809L
#define __cpp_binary_literals 201304L
#define __cpp_constexpr 200704L
#define __cpp_decltype 200707L
#define __cpp_delegating_constructors 200604L
#define __cpp_exceptions 199711L
#define __cpp_hex_float 201603L
#define __cpp_inheriting_constructors 201511L
#define __cpp_initializer_lists 200806L
#define __cpp_lambdas 200907L
#define __cpp_lib_allocator_traits_is_always_equal 201411
#define __cpp_lib_incomplete_container_elements 201505
#define __cpp_lib_is_null_pointer 201309
#define __cpp_lib_is_swappable 201603
#define __cpp_lib_result_of_sfinae 201210
#define __cpp_lib_uncaught_exceptions 201411L
#define __cpp_lib_void_t 201411
#define __cpp_nsdmi 200809L
#define __cpp_range_based_for 200907L
#define __cpp_raw_strings 200710L
#define __cpp_ref_qualifiers 200710L
#define __cpp_rtti 199711L
#define __cpp_runtime_arrays 198712L
#define __cpp_rvalue_reference 200610L
#define __cpp_rvalue_references 200610L
#define __cpp_static_assert 200410L
#define __cpp_threadsafe_static_init 200806L
#define __cpp_unicode_characters 200704L
#define __cpp_unicode_literals 200710L
#define __cpp_user_defined_literals 200809L
#define __cpp_variadic_templates 200704L
#define __ctype_lookup(__c) ((__CTYPE_PTR+sizeof(""[__c]))[(int)(__c)])
#define __daddr_t_defined 
#define __datatype_type_tag(kind,type) 
#define __dbg_check_disable() 
#define __dbg_check_enable() 
#define __dbg_check_enter_isr() 
#define __dbg_check_leave_isr() 
#define __dbg_check_lock() 
#define __dbg_check_lock_from_isr() 
#define __dbg_check_suspend() 
#define __dbg_check_unlock() 
#define __dbg_check_unlock_from_isr() 
#define __dead2 __attribute__((__noreturn__))
#define __errno_r(ptr) ((ptr)->_errno)
#define __error_t_defined 1
#define __exported __attribute__((__visibility__("default")))
#define __fastcall __attribute__((__fastcall__))
#define __fdset_mask(n) ((__fd_mask)1 << ((n) % _NFDBITS))
#define __flexarr [0]
#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))
#define __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no)
#define __glibcxx_assert(_Condition) 
#define __glibcxx_class_requires(_a,_b) 
#define __glibcxx_class_requires2(_a,_b,_c) 
#define __glibcxx_class_requires3(_a,_b,_c,_d) 
#define __glibcxx_class_requires4(_a,_b,_c,_d,_e) 
#define __glibcxx_digits10_b(T,B) (__glibcxx_digits_b (T,B) * 643L / 2136)
#define __glibcxx_digits_b(T,B) (B - __glibcxx_signed_b (T,B))
#define __glibcxx_function_requires(...) 
#define __glibcxx_integral_traps true
#define __glibcxx_max_b(T,B) (__glibcxx_signed_b (T,B) ? (((((T)1 << (__glibcxx_digits_b (T,B) - 1)) - 1) << 1) + 1) : ~(T)0)
#define __glibcxx_min_b(T,B) (__glibcxx_signed_b (T,B) ? -__glibcxx_max_b (T,B) - 1 : (T)0)
#define __glibcxx_requires_can_decrement_range(_First1,_Last1,_First2) 
#define __glibcxx_requires_can_increment(_First,_Size) 
#define __glibcxx_requires_can_increment_range(_First1,_Last1,_First2) 
#define __glibcxx_requires_cond(_Cond,_Msg) 
#define __glibcxx_requires_heap(_First,_Last) 
#define __glibcxx_requires_heap_pred(_First,_Last,_Pred) 
#define __glibcxx_requires_irreflexive(_First,_Last) 
#define __glibcxx_requires_irreflexive2(_First,_Last) 
#define __glibcxx_requires_irreflexive_pred(_First,_Last,_Pred) 
#define __glibcxx_requires_irreflexive_pred2(_First,_Last,_Pred) 
#define __glibcxx_requires_non_empty_range(_First,_Last) 
#define __glibcxx_requires_nonempty() 
#define __glibcxx_requires_partitioned_lower(_First,_Last,_Value) 
#define __glibcxx_requires_partitioned_lower_pred(_First,_Last,_Value,_Pred) 
#define __glibcxx_requires_partitioned_upper(_First,_Last,_Value) 
#define __glibcxx_requires_partitioned_upper_pred(_First,_Last,_Value,_Pred) 
#define __glibcxx_requires_sorted(_First,_Last) 
#define __glibcxx_requires_sorted_pred(_First,_Last,_Pred) 
#define __glibcxx_requires_sorted_set(_First1,_Last1,_First2) 
#define __glibcxx_requires_sorted_set_pred(_First1,_Last1,_First2,_Pred) 
#define __glibcxx_requires_string(_String) 
#define __glibcxx_requires_string_len(_String,_Len) 
#define __glibcxx_requires_subscript(_N) 
#define __glibcxx_requires_valid_range(_First,_Last) 
#define __glibcxx_signed_b(T,B) ((T)(-1) < 0)
#define __guarded_by(x) __lock_annotate(guarded_by(x))
#define __has_extension __has_feature
#define __has_feature(x) 0
#define __have_long32 1
#define __have_longlong64 1
#define __hidden __attribute__((__visibility__("hidden")))
#define __htonl(_x) __bswap32(_x)
#define __htons(_x) __bswap16(_x)
#define __inline inline
#define __instance_get_currthread(oip) (oip)->rlist.current
#define __instance_set_currthread(oip,tp) (oip)->rlist.current = (tp)
#define __int16_t_defined 1
#define __int32_t_defined 1
#define __int64_t_defined 1
#define __int8_t_defined 1
#define __int_fast16_t_defined 1
#define __int_fast32_t_defined 1
#define __int_fast64_t_defined 1
#define __int_fast8_t_defined 1
#define __int_least16_t_defined 1
#define __int_least32_t_defined 1
#define __int_least64_t_defined 1
#define __int_least8_t_defined 1
#define __locale_ctype_ptr() _ctype_
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
#define __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock)
#define __lock_annotate(x) 
#define __lock_close(lock) __retarget_lock_close(lock)
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
#define __lock_init(lock) __retarget_lock_init(&lock)
#define __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock)
#define __lock_release(lock) __retarget_lock_release(lock)
#define __lock_release_recursive(lock) __retarget_lock_release_recursive(lock)
#define __lock_try_acquire(lock) __retarget_lock_try_acquire(lock)
#define __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock)
#define __lockable __lock_annotate(lockable)
#define __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))
#define __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__))
#define __long_double_t long double
#define __malloc_like __attribute__((__malloc__))
#define __min_size(x) (x)
#define __min_size(x) static (x)
#define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)
#define __noinline __attribute__ ((__noinline__))
#define __nonnull(x) __attribute__((__nonnull__ x))
#define __nonnull_all __attribute__((__nonnull__))
#define __nosanitizeaddress 
#define __nosanitizethread 
#define __ntohl(_x) __bswap32(_x)
#define __ntohs(_x) __bswap16(_x)
#define __null_sentinel __attribute__((__sentinel__))
#define __offsetof(type,field) offsetof(type, field)
#define __packed __attribute__((__packed__))
#define __predict_false(exp) __builtin_expect((exp), 0)
#define __predict_true(exp) __builtin_expect((exp), 1)
#define __printf0like(fmtarg,firstvararg) 
#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))
#define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))
#define __ptr_t void *
#define __ptrvalue 
#define __pure __attribute__((__pure__))
#define __pure2 __attribute__((__const__))
#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))
#define __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))
#define __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__))
#define __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__))
#define __restrict 
#define __restrict restrict
#define __result_use_check __attribute__((__warn_unused_result__))
#define __returns_twice __attribute__((__returns_twice__))
#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))
#define __sch_get_currthread() __instance_get_currthread(currcore)
#define __section(x) __attribute__((__section__(x)))
#define __signed signed
#define __signgam_r(ptr) _REENT_SIGNGAM(ptr)
#define __size_t 
#define __size_t__ 
#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))
#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))
#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))
#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)
#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)
#define __throw_exception_again throw
#define __time_t_defined 
#define __timer_t_defined 
#define __trace_halt(reason) 
#define __trace_isr_enter(isr) 
#define __trace_isr_leave(isr) 
#define __trace_ready(tp,msg) 
#define __trace_switch(ntp,otp) 
#define __try try
#define __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))
#define __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__))
#define __u_char_defined 
#define __u_int_defined 
#define __u_long_defined 
#define __u_short_defined 
#define __unbounded 
#define __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__))
#define __unreachable() __builtin_unreachable()
#define __unused __attribute__((__unused__))
#define __used __attribute__((__used__))
#define __va_copy(d,s) __builtin_va_copy(d,s)
#define __va_list__ 
#define __volatile volatile
#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")
#define __wchar_t__ 
#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)
#define __weak_symbol __attribute__((__weak__))
#define _adc_isr_error_code(adcp,err) { adc_lld_stop_conversion(adcp); if ((adcp)->grpp->error_cb != NULL) { (adcp)->state = ADC_ERROR; (adcp)->grpp->error_cb(adcp, err); if ((adcp)->state == ADC_ERROR) { (adcp)->state = ADC_READY; (adcp)->grpp = NULL; } } else { (adcp)->state = ADC_READY; (adcp)->grpp = NULL; } _adc_timeout_isr(adcp); }
#define _adc_isr_full_code(adcp) { if ((adcp)->grpp->circular) { if ((adcp)->grpp->end_cb != NULL) { (adcp)->state = ADC_COMPLETE; (adcp)->grpp->end_cb(adcp); if ((adcp)->state == ADC_COMPLETE) { (adcp)->state = ADC_ACTIVE; } } } else { adc_lld_stop_conversion(adcp); if ((adcp)->grpp->end_cb != NULL) { (adcp)->state = ADC_COMPLETE; (adcp)->grpp->end_cb(adcp); if ((adcp)->state == ADC_COMPLETE) { (adcp)->state = ADC_READY; (adcp)->grpp = NULL; } } else { (adcp)->state = ADC_READY; (adcp)->grpp = NULL; } _adc_wakeup_isr(adcp); } }
#define _adc_isr_half_code(adcp) { if ((adcp)->grpp->end_cb != NULL) { (adcp)->grpp->end_cb(adcp); } }
#define _adc_reset_i(adcp) osalThreadResumeI(&(adcp)->thread, MSG_RESET)
#define _adc_reset_s(adcp) osalThreadResumeS(&(adcp)->thread, MSG_RESET)
#define _adc_timeout_isr(adcp) { osalSysLockFromISR(); osalThreadResumeI(&(adcp)->thread, MSG_TIMEOUT); osalSysUnlockFromISR(); }
#define _adc_wakeup_isr(adcp) { osalSysLockFromISR(); osalThreadResumeI(&(adcp)->thread, MSG_OK); osalSysUnlockFromISR(); }
#define _base_asynchronous_channel_data _base_channel_data event_source_t event;
#define _base_asynchronous_channel_methods _base_channel_methods
#define _base_block_device_data _base_object_data blkstate_t state;
#define _base_block_device_methods _base_object_methods bool (*is_inserted)(void *instance); bool (*is_protected)(void *instance); bool (*connect)(void *instance); bool (*disconnect)(void *instance); bool (*read)(void *instance, uint32_t startblk, uint8_t *buffer, uint32_t n); bool (*write)(void *instance, uint32_t startblk, const uint8_t *buffer, uint32_t n); bool (*sync)(void *instance); bool (*get_info)(void *instance, BlockDeviceInfo *bdip);
#define _base_buffered_stream_data _base_sequential_stream_data
#define _base_buffered_stream_methods _base_sequential_stream_methods msg_t (*unget)(void *instance, uint8_t b);
#define _base_channel_data _base_sequential_stream_data
#define _base_channel_methods _base_sequential_stream_methods msg_t (*putt)(void *instance, uint8_t b, sysinterval_t time); msg_t (*gett)(void *instance, sysinterval_t time); size_t (*writet)(void *instance, const uint8_t *bp, size_t n, sysinterval_t time); size_t (*readt)(void *instance, uint8_t *bp, size_t n, sysinterval_t time); msg_t (*ctl)(void *instance, unsigned int operation, void *arg);
#define _base_flash_data _base_object_data flash_state_t state;
#define _base_flash_methods _base_object_methods _base_flash_methods_alone
#define _base_flash_methods_alone const flash_descriptor_t * (*get_descriptor)(void *instance); flash_error_t (*read)(void *instance, flash_offset_t offset, size_t n, uint8_t *rp); flash_error_t (*program)(void *instance, flash_offset_t offset, size_t n, const uint8_t *pp); flash_error_t (*start_erase_all)(void *instance); flash_error_t (*start_erase_sector)(void *instance, flash_sector_t sector); flash_error_t (*query_erase)(void *instance, uint32_t *wait_time); flash_error_t (*verify_erase)(void *instance, flash_sector_t sector); flash_error_t (*acquire_exclusive)(void *instance); flash_error_t (*release_exclusive)(void *instance);
#define _base_object_data 
#define _base_object_methods size_t instance_offset;
#define _base_pers_storage_methods _base_object_methods _base_pers_storage_methods_alone
#define _base_pers_storage_methods_alone size_t (*getsize)(void *instance); ps_error_t (*read)(void *instance, ps_offset_t offset, size_t n, uint8_t *rp); ps_error_t (*write)(void *instance, ps_offset_t offset, size_t n, const uint8_t *wp);
#define _base_persistent_storage_data _base_object_data
#define _base_sequential_stream_data _base_object_data
#define _base_sequential_stream_methods _base_object_methods size_t (*write)(void *instance, const uint8_t *bp, size_t n); size_t (*read)(void *instance, uint8_t *bp, size_t n); msg_t (*put)(void *instance, uint8_t b); msg_t (*get)(void *instance);
#define _file_stream_data _base_sequential_stream_data
#define _file_stream_methods _base_sequential_stream_methods msg_t (*close)(void *instance); msg_t (*geterror)(void *instance); msg_t (*getsize)(void *instance, fileoffset_t *offset); msg_t (*getposition)(void *instance, fileoffset_t *offset); msg_t (*setposition)(void *instance, fileoffset_t offset);
#define _howmany(x,y) (((x) + ((y) - 1)) / (y))
#define _i2c_wakeup_error_isr(i2cp) do { osalSysLockFromISR(); osalThreadResumeI(&(i2cp)->thread, MSG_RESET); osalSysUnlockFromISR(); } while (0)
#define _i2c_wakeup_isr(i2cp) do { osalSysLockFromISR(); osalThreadResumeI(&(i2cp)->thread, MSG_OK); osalSysUnlockFromISR(); } while (0)
#define _mav_put_char(buf,wire_offset,b) buf[wire_offset] = b
#define _mav_put_double(buf,wire_offset,b) *(double *)&buf[wire_offset] = b
#define _mav_put_float(buf,wire_offset,b) *(float *)&buf[wire_offset] = b
#define _mav_put_int16_t(buf,wire_offset,b) *(int16_t *)&buf[wire_offset] = b
#define _mav_put_int32_t(buf,wire_offset,b) *(int32_t *)&buf[wire_offset] = b
#define _mav_put_int64_t(buf,wire_offset,b) *(int64_t *)&buf[wire_offset] = b
#define _mav_put_int8_t(buf,wire_offset,b) buf[wire_offset] = (int8_t)b
#define _mav_put_uint16_t(buf,wire_offset,b) *(uint16_t *)&buf[wire_offset] = b
#define _mav_put_uint32_t(buf,wire_offset,b) *(uint32_t *)&buf[wire_offset] = b
#define _mav_put_uint64_t(buf,wire_offset,b) *(uint64_t *)&buf[wire_offset] = b
#define _mav_put_uint8_t(buf,wire_offset,b) buf[wire_offset] = (uint8_t)b
#define _mmcsd_block_device_data _base_block_device_data uint32_t cid[4]; uint32_t csd[4]; uint32_t capacity;
#define _mmcsd_block_device_methods _base_block_device_methods
#define _pal_clear_event(e) do { _pal_events[e].cb = NULL; _pal_events[e].arg = NULL; } while (false)
#define _pal_init_event(e) do { _pal_events[e].cb = NULL; _pal_events[e].arg = NULL; } while (false)
#define _pal_isr_code(e) do { if (_pal_events[e].cb != NULL) { _pal_events[e].cb(_pal_events[e].arg); } } while (false)
#define _printf(fmt,args...) do { if (_gcs != nullptr) { _gcs->send_text(MAV_SEVERITY_CRITICAL, fmt, ## args); } } while (0)
#define _sdc_driver_methods _mmcsd_block_device_methods
#define _serial_driver_data _base_asynchronous_channel_data sdstate_t state; input_queue_t iqueue; output_queue_t oqueue; USART_TypeDef *usart; uint32_t clock; uint8_t rxmask; const SerialConfig *config;
#define _serial_driver_methods _base_asynchronous_channel_methods
#define _serial_irq_code(sd) { if ((sd)->config->irq_cb != NULL) (sd)->config->irq_cb((sd)->config->ctx); }
#define _serial_usb_driver_data _base_asynchronous_channel_data sdustate_t state; input_buffers_queue_t ibqueue; output_buffers_queue_t obqueue; uint8_t ib[BQ_BUFFER_SIZE(SERIAL_USB_BUFFERS_NUMBER, SERIAL_USB_BUFFERS_SIZE)]; uint8_t ob[BQ_BUFFER_SIZE(SERIAL_USB_BUFFERS_NUMBER, SERIAL_USB_BUFFERS_SIZE)]; const SerialUSBConfig *config;
#define _serial_usb_driver_methods _base_asynchronous_channel_methods
#define _spi_isr_code(spip) { if ((spip)->config->end_cb) { (spip)->state = SPI_COMPLETE; (spip)->config->end_cb(spip); if ((spip)->state == SPI_COMPLETE) (spip)->state = SPI_READY; } else (spip)->state = SPI_READY; _spi_wakeup_isr(spip); }
#define _spi_isr_full_code(spip) { if ((spip)->config->end_cb) { (spip)->state = SPI_COMPLETE; (spip)->config->end_cb(spip); if ((spip)->state == SPI_COMPLETE) (spip)->state = SPI_ACTIVE; } }
#define _spi_isr_half_code(spip) { if ((spip)->config->end_cb) { (spip)->config->end_cb(spip); } }
#define _spi_wakeup_isr(spip) { osalSysLockFromISR(); osalThreadResumeI(&(spip)->thread, MSG_OK); osalSysUnlockFromISR(); }
#define _tolower(__c) ((unsigned char)(__c) - 'A' + 'a')
#define _toupper(__c) ((unsigned char)(__c) - 'a' + 'A')
#define _usb_isr_invoke_event_cb(usbp,evt) { if (((usbp)->config->event_cb) != NULL) { (usbp)->config->event_cb(usbp, evt); } }
#define _usb_isr_invoke_in_cb(usbp,ep) { (usbp)->transmitting &= ~(1 << (ep)); if ((usbp)->epc[ep]->in_cb != NULL) { (usbp)->epc[ep]->in_cb(usbp, ep); } }
#define _usb_isr_invoke_out_cb(usbp,ep) { (usbp)->receiving &= ~(1 << (ep)); if ((usbp)->epc[ep]->out_cb != NULL) { (usbp)->epc[ep]->out_cb(usbp, ep); } }
#define _usb_isr_invoke_setup_cb(usbp,ep) { (usbp)->epc[ep]->setup_cb(usbp, ep); }
#define _usb_isr_invoke_sof_cb(usbp) { if (((usbp)->config->sof_cb) != NULL) { (usbp)->config->sof_cb(usbp); } }
#define acosF(x) acos(x)
#define adcIsBufferComplete(adcp) ((bool)((adcp)->state == ADC_COMPLETE))
#define adc_lld_config_fields uint32_t dummy
#define adc_lld_configuration_group_fields uint32_t cr1; uint32_t cr2; uint32_t smpr1; uint32_t smpr2; uint16_t htr; uint16_t ltr; uint32_t sqr1; uint32_t sqr2; uint32_t sqr3
#define adc_lld_driver_fields ADC_TypeDef *adc; const stm32_dma_stream_t *dmastp; uint32_t dmamode
#define addbuff(b,p,e) { size_t t = cast(size_t, e); memcpy(b + p, &t, sizeof(t)); p += sizeof(t); }
#define addstr(a,b,l) ( memcpy(a,b,(l) * sizeof(char)), a += (l) )
#define adjustresults(L,nres) { if ((nres) == LUA_MULTRET && L->ci->top < L->top) L->ci->top = L->top; }
#define alloca(size) __builtin_alloca(size)
#define allocsizenode(t) (isdummy(t) ? 0 : sizenode(t))
#define altcp_listen(conn) altcp_listen_with_backlog_and_err(conn, TCP_DEFAULT_LISTEN_BACKLOG, NULL)
#define altcp_listen_with_backlog(conn,backlog) altcp_listen_with_backlog_and_err(conn, backlog, NULL)
#define altcp_tcp_new() altcp_tcp_new_ip_type(IPADDR_TYPE_V4)
#define altcp_tcp_new_ip6() altcp_tcp_new_ip_type(IPADDR_TYPE_V6)
#define api_check(l,e,msg) luai_apicheck(l,(e) && msg)
#define api_checknelems(L,n) api_check(L, (n) < (L->top - L->ci->func), "not enough elements in the stack")
#define api_checkstackindex(l,i,o) api_check(l, isstackindex(i, o), "index not in the stack")
#define api_checkvalidindex(l,o) api_check(l, isvalid(o), "invalid index")
#define api_incr_top(L) {L->top++; api_check(L, L->top <= L->ci->top, "stack overflow");}
#define asinF(x) asin(x)
#define assert(__e) ((void)0)
#define atan2F(x,y) atan2(x,y)
#define atanF(x) atan(x)
#define aux_getn(L,n,w) (checktab(L, n, (w) | TAB_L), luaL_len(L, n))
#define basename basename
#define bintime_clear(a) ((a)->sec = (a)->frac = 0)
#define bintime_cmp(a,b,cmp) (((a)->sec == (b)->sec) ? ((a)->frac cmp (b)->frac) : ((a)->sec cmp (b)->sec))
#define bintime_isset(a) ((a)->sec || (a)->frac)
#define bit2mask(b1,b2) (bitmask(b1) | bitmask(b2))
#define bitmask(b) (1<<(b))
#define bkpt() __asm volatile("BKPT #0\n")
#define black2gray(x) resetbit(x->marked, BLACKBIT)
#define blkConnect(ip) ((ip)->vmt->connect(ip))
#define blkDisconnect(ip) ((ip)->vmt->disconnect(ip))
#define blkGetDriverState(ip) ((ip)->state)
#define blkGetInfo(ip,bdip) ((ip)->vmt->get_info(ip, bdip))
#define blkIsInserted(ip) ((ip)->vmt->is_inserted(ip))
#define blkIsTransferring(ip) ((((ip)->state) == BLK_CONNECTING) || (((ip)->state) == BLK_DISCONNECTING) || (((ip)->state) == BLK_READING) || (((ip)->state) == BLK_WRITING))
#define blkIsWriteProtected(ip) ((ip)->vmt->is_protected(ip))
#define blkRead(ip,startblk,buf,n) ((ip)->vmt->read(ip, startblk, buf, n))
#define blkSync(ip) ((ip)->vmt->sync(ip))
#define blkWrite(ip,startblk,buf,n) ((ip)->vmt->write(ip, startblk, buf, n))
#define bool _Bool
#define bqGetLinkX(bqp) ((bqp)->link)
#define bqIsSuspendedX(bqp) ((bqp)->suspended)
#define bqResumeX(bqp) { (bqp)->suspended = false; }
#define bqSetLinkX(bqp,lk) ((bqp)->link = lk)
#define bqSizeX(bqp) ((bqp)->bn)
#define bqSpaceI(bqp) ((bqp)->bcounter)
#define bqSuspendI(bqp) { (bqp)->suspended = true; osalThreadDequeueAllI(&(bqp)->waiting, MSG_RESET); }
#define brERRORCOMMAND 0xC1
#define brERRORCRC 0xC2
#define brERRORVERIFY 0xC0
#define brNONE 0xFF
#define brSUCCESS 0x30
#define bswap_16_on_be(x) (x)
#define bswap_16_on_le(x) __bswap_16(x)
#define bswap_32_on_be(x) (x)
#define bswap_32_on_le(x) __bswap_32(x)
#define bswap_64_on_be(x) (x)
#define bswap_64_on_le(x) __bswap_64(x)
#define buffonstack(B) ((B)->b != (B)->initb)
#define bvalue(o) check_exp(ttisboolean(o), val_(o).b)
#define cacheBufferFlush(saddr,n) { uint8_t *start = (uint8_t *)(saddr); uint8_t *end = start + (size_t)(n); __DSB(); while (start < end) { SCB->DCCIMVAC = (uint32_t)start; start += CACHE_LINE_SIZE; } __DSB(); __ISB(); }
#define cacheBufferInvalidate(saddr,n) { uint8_t *start = (uint8_t *)(saddr); uint8_t *end = start + (size_t)(n); __DSB(); while (start < end) { SCB->DCIMVAC = (uint32_t)start; start += CACHE_LINE_SIZE; } __DSB(); __ISB(); }
#define calcMacroPeriod(vcsel_period_pclks) ((((uint32_t)2304 * (vcsel_period_pclks) * 1655) + 500) / 1000)
#define cast(t,exp) ((t)(exp))
#define cast_byte(i) cast(lu_byte, (i))
#define cast_int(i) cast(int, (i))
#define cast_num(i) cast(lua_Number, (i))
#define cast_u(o) cast(union GCUnion *, (o))
#define cast_uchar(i) cast(unsigned char, (i))
#define cast_void(i) cast(void, (i))
#define ceilF(x) ceil(x)
#define chCoreAllocAlignedWithOffset chCoreAllocFromTop
#define chCoreAllocAlignedWithOffsetI chCoreAllocFromTopI
#define chDbgAssert(c,r) do { if (CH_DBG_ENABLE_ASSERTS != FALSE) { if (unlikely(!(c))) { chSysHalt(__func__); } } } while (false)
#define chDbgCheck(c) do { if (CH_DBG_ENABLE_CHECKS != FALSE) { if (unlikely(!(c))) { chSysHalt(__func__); } } } while (false)
#define chDbgCheckClassI() 
#define chDbgCheckClassS() 
#define chDbgWriteTrace(up1,up2) 
#define chDbgWriteTraceI(up1,up2) 
#define chSysGetRealtimeCounterX() (rtcnt_t)port_rt_get_counter_value()
#define chSysSwitch(ntp,otp) { __trace_switch(ntp, otp); __stats_ctxswc(ntp, otp); CH_CFG_CONTEXT_SWITCH_HOOK(ntp, otp); port_switch(ntp, otp); }
#define chThdSleepMicroseconds(usec) chThdSleep(TIME_US2I(usec))
#define chThdSleepMilliseconds(msec) chThdSleep(TIME_MS2I(msec))
#define chThdSleepSeconds(sec) chThdSleep(TIME_S2I(sec))
#define changewhite(x) ((x)->marked ^= WHITEBITS)
#define checkGC(L,c) { luaC_condGC(L, L->top = (c), Protect(L->top = ci->top)); luai_threadyield(L); }
#define check_condition(ls,c,msg) { if (!(c)) luaX_syntaxerror(ls, msg); }
#define check_exp(c,e) (e)
#define check_exp(c,e) (lua_assert(c), (e))
#define check_is_device_port() (is_device_port)
#define checkconsistency(obj) lua_longassert(!iscollectable(obj) || righttt(obj))
#define checkdeadkey(n) lua_assert(!ttisdeadkey(gkey(n)) || ttisnil(gval(n)))
#define checkliveness(L,obj) lua_longassert(!iscollectable(obj) || (righttt(obj) && (L == NULL || !isdead(G(L),gcvalue(obj)))))
#define checkresults(L,na,nr) api_check(L, (nr) == LUA_MULTRET || (L->ci->top - L->top >= (nr) - (na)), "results from function overflow current stack size")
#define checksize(S,t) fchecksize(S,sizeof(t),#t)
#define checkstackp(L,n,p) luaD_checkstackaux(L, n, ptrdiff_t t__ = savestack(L, p); luaC_checkGC(L), p = restorestack(L, t__))
#define checktag(o,t) (rttype(o) == (t))
#define checktype(o,t) (ttnov(o) == (t))
#define chgfltvalue(obj,x) { TValue *io=(obj); lua_assert(ttisfloat(io)); val_(io).n=(x); }
#define chgivalue(obj,x) { TValue *io=(obj); lua_assert(ttisinteger(io)); val_(io).i=(x); }
#define chnAddFlagsI(ip,flags) { osalEventBroadcastFlagsI(&(ip)->event, flags); }
#define chnControl(ip,operation,arg) ((ip)->vmt->ctl(ip, operation, arg))
#define chnGetEventSource(ip) (&((ip)->event))
#define chnGetTimeout(ip,time) ((ip)->vmt->gett(ip, time))
#define chnPutTimeout(ip,b,time) ((ip)->vmt->putt(ip, b, time))
#define chnRead(ip,bp,n) streamRead(ip, bp, n)
#define chnReadTimeout(ip,bp,n,time) ((ip)->vmt->readt(ip, bp, n, time))
#define chnWrite(ip,bp,n) streamWrite(ip, bp, n)
#define chnWriteTimeout(ip,bp,n,time) ((ip)->vmt->writet(ip, bp, n, time))
#define ci_func(ci) (clLvalue((ci)->func))
#define clCvalue(o) check_exp(ttisCclosure(o), gco2ccl(val_(o).gc))
#define clLvalue(o) check_exp(ttisLclosure(o), gco2lcl(val_(o).gc))
#define clearerr(stream) apfs_clearerr(stream)
#define clvalue(o) check_exp(ttisclosure(o), gco2cl(val_(o).gc))
#define cmd_DeviceC2CK_LOW 0x3C
#define cmd_DeviceEraseAll 0x38
#define cmd_DeviceInitFlash 0x37
#define cmd_DevicePageErase 0x39
#define cmd_DeviceRead 0x3A
#define cmd_DeviceReadEEprom 0x3D
#define cmd_DeviceReset 0x35
#define cmd_DeviceVerify 0x40
#define cmd_DeviceWrite 0x3B
#define cmd_DeviceWriteEEprom 0x3E
#define cmd_InterfaceExit 0x34
#define cmd_InterfaceGetName 0x32
#define cmd_InterfaceGetVersion 0x33
#define cmd_InterfaceSetMode 0x3F
#define cmd_InterfaceTestAlive 0x30
#define cmd_Local_Escape 0x2F
#define cmd_ProtocolGetVersion 0x31
#define cmd_Remote_Escape 0x2E
#define condchangemem(L,pre,pos) ((void)0)
#define condmovestack(L,pre,pos) ((void)0)
#define constrain_float(amt,low,high) constrain_value_line(float(amt), float(low), float(high), uint32_t(__AP_LINE__))
#define constrain_ftype(amt,low,high) constrain_value_line(ftype(amt), ftype(low), ftype(high), uint32_t(__AP_LINE__))
#define cosF(x) cos(x)
#define crypto_key_exchange_public_key crypto_x25519_public_key
#define ctb(t) ((t) | BIT_ISCOLLECTABLE)
#define currIsNewline(ls) (ls->current == '\n' || ls->current == '\r')
#define currcore (&ch0)
#define cvt2num(o) ttisstring(o)
#define cvt2str(o) ttisnumber(o)
#define deadvalue(o) check_exp(ttisdeadkey(o), cast(void *, val_(o).gc))
#define debug(fmt,args...) 
#define debug(fmt,args...) do { hal.console->printf("IOMCU: " fmt "\n", ## args); } while(0)
#define debug(fmt,args...) do { if (AP_MOUNT_SCRIPTING_DEBUG) { GCS_SEND_TEXT(MAV_SEVERITY_INFO, "Siyi: " fmt, ## args); } } while (0)
#define debug(fmt,args...) do { if (AP_MOUNT_SIYI_DEBUG) { GCS_SEND_TEXT(MAV_SEVERITY_INFO, "Siyi: " fmt, ## args); } } while (0)
#define debug(fmt,args...) do { if (AP_MOUNT_TOPOTEK_DEBUG) { GCS_SEND_TEXT(MAV_SEVERITY_INFO, "Topotek: " fmt, ## args); } } while (0)
#define debug(fmt,args...) do { if (AP_MOUNT_VIEWPRO_DEBUG) { GCS_SEND_TEXT(MAV_SEVERITY_INFO, "Viewpro: " fmt, ## args); } } while (0)
#define debug(fmt,args...) do { if (AP_MOUNT_XACTI_DEBUG) { GCS_SEND_TEXT(MAV_SEVERITY_INFO, "Xacti: " fmt, ## args); } } while (0)
#define debug(fmt,args...) do { if (debug_level) { GCS_SEND_TEXT(MAV_SEVERITY_INFO, "ESC: " fmt, ## args); } } while (0)
#define debug(fmt,args...) do { } while(0)
#define debug(fmt,args...) do {hal.console->printf("IMU: " fmt "\n", ## args); } while(0)
#define debug(fmt,args...) do {hal.console->printf("INV2: " fmt "\n", ## args); } while(0)
#define debug(fmt,args...) do {hal.console->printf("MPU: " fmt "\n", ## args); } while(0)
#define debug(fmt,args...) do {printf(fmt, ## args); } while(0)
#define debug(fmt,args...) do {} while(0)
#define debug(level,fmt,args...) do { if ((level) <= _debug.get()) { hal.console->printf(fmt, ##args); }} while (0)
#define debug_can(level_debug,fmt,args...) do { AP::can().log_text(level_debug, "PiccoloCAN", fmt, ##args); } while (0)
#define debug_can(level_debug,fmt,args...) do { AP::can().log_text(level_debug, _driver_name, fmt, ##args); } while (0)
#define debug_dronecan(level_debug,fmt,args...) do { AP::can().log_text(level_debug, "DroneCAN", fmt, ##args); } while (0)
#define debug_print 0
#define debug_range_finder_uavcan(level_debug,can_driver,fmt,args...) do { if ((level_debug) <= AP::can().get_debug_level_driver(can_driver)) { hal.console->printf(fmt, ##args); }} while (0)
#define decodeVcselPeriod(reg_val) (((reg_val) + 1) << 1)
#define dhcp_clear_all_options(dhcp) (memset(dhcp_rx_options_given, 0, sizeof(dhcp_rx_options_given)))
#define dhcp_clear_option(dhcp,idx) (dhcp_rx_options_given[idx] = 0)
#define dhcp_get_option_value(dhcp,idx) (dhcp_rx_options_val[idx])
#define dhcp_got_option(dhcp,idx) (dhcp_rx_options_given[idx] = 1)
#define dhcp_option_given(dhcp,idx) (dhcp_rx_options_given[idx] != 0)
#define dhcp_remove_struct(netif) netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, NULL)
#define dhcp_set_option_value(dhcp,idx,val) (dhcp_rx_options_val[idx] = (val))
#define dmaStartMemCopy(dmastp,mode,src,dst,n) { dmaStreamSetPeripheral(dmastp, src); dmaStreamSetMemory0(dmastp, dst); dmaStreamSetTransactionSize(dmastp, n); dmaStreamSetMode(dmastp, (mode) | STM32_DMA_CR_MINC | STM32_DMA_CR_PINC | STM32_DMA_CR_DIR_M2M); dmaStreamEnable(dmastp); }
#define dmaStreamClearInterrupt(dmastp) { *(dmastp)->ifcr = STM32_DMA_ISR_MASK << (dmastp)->shift; }
#define dmaStreamDisable(dmastp) { (dmastp)->stream->CR &= ~(STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE | STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE | STM32_DMA_CR_EN); while (((dmastp)->stream->CR & STM32_DMA_CR_EN) != 0) ; dmaStreamClearInterrupt(dmastp); }
#define dmaStreamEnable(dmastp) { (dmastp)->stream->CR |= STM32_DMA_CR_EN; }
#define dmaStreamGetCurrentTarget(dmastp) (((dmastp)->stream->CR >> DMA_SxCR_CT_Pos) & 1U)
#define dmaStreamGetTransactionSize(dmastp) ((size_t)((dmastp)->stream->NDTR))
#define dmaStreamSetFIFO(dmastp,mode) { (dmastp)->stream->FCR = (uint32_t)(mode); }
#define dmaStreamSetMemory0(dmastp,addr) { (dmastp)->stream->M0AR = (uint32_t)(addr); }
#define dmaStreamSetMemory1(dmastp,addr) { (dmastp)->stream->M1AR = (uint32_t)(addr); }
#define dmaStreamSetMode(dmastp,mode) { (dmastp)->stream->CR = (uint32_t)(mode); }
#define dmaStreamSetPeripheral(dmastp,addr) { (dmastp)->stream->PAR = (uint32_t)(addr); }
#define dmaStreamSetTransactionSize(dmastp,size) { (dmastp)->stream->NDTR = (uint32_t)(size); }
#define dmaWaitCompletion(dmastp) { (dmastp)->stream->CR &= ~(STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE | STM32_DMA_CR_TEIE | STM32_DMA_CR_DMEIE); while ((dmastp)->stream->CR & STM32_DMA_CR_EN) ; dmaStreamClearInterrupt(dmastp); }
#define doing_multilink 0
#define dojump(ci,i,e) { int a = GETARG_A(i); if (a != 0) luaF_close(L, ci->u.l.base + a - 1); ci->u.l.savedpc += GETARG_sBx(i) + e; }
#define done_socket(sock) 
#define donextjump(ci) { i = *ci->u.l.savedpc; dojump(ci, i, 1); }
#define dummynode (&dummynode_)
#define earthRate 0.000072921f
#define eqshrstr(a,b) check_exp((a)->tt == LUA_TSHRSTR, (a) == (b))
#define eqstr(a,b) ((a) == (b))
#define errno (*__errno())
#define error(fmt,args...) 
#define errorstatus(s) ((s) > LUA_YIELD)
#define eth_addr_cmp(addr1,addr2) eth_addr_eq((addr1), (addr2))
#define eth_addr_eq(addr1,addr2) (memcmp((addr1)->addr, (addr2)->addr, ETH_HWADDR_LEN) == 0)
#define etharp_gratuitous(netif) etharp_request((netif), netif_ip4_addr(netif))
#define etharp_init() 
#define extiClearGroup1(mask) do { osalDbgAssert(((mask) & STM32_EXTI_IMR1_MASK) == 0U, "fixed lines"); EXTI->PR1 = (uint32_t)(mask); } while (false)
#define extiGetAndClearGroup1(mask,out) do { uint32_t pr1; pr1 = EXTI->PR1 & (mask); (out) = pr1; EXTI->PR1 = pr1; } while (false)
#define f(i) FilterWithBuffer<T,FILTER_SIZE>::samples[(((FilterWithBuffer<T,FILTER_SIZE>::sample_index-1)+i+1)+3*FILTER_SIZE/2) % FILTER_SIZE]
#define f_eof(fp) ((int)((fp)->fptr == (fp)->obj.objsize))
#define f_error(fp) ((fp)->err)
#define f_rewind(fp) f_lseek((fp), 0)
#define f_rewinddir(dp) f_readdir((dp), 0)
#define f_rmdir(path) f_unlink(path)
#define f_size(fp) ((fp)->obj.objsize)
#define f_tell(fp) ((fp)->fptr)
#define f_unmount(path) f_mount(0, path, 0)
#define fabsF(x) fabs(x)
#define false 0
#define fasttm(l,et,e) gfasttm(G(l), et, e)
#define fclose(stream) apfs_fclose(stream)
#define fds_bits __fds_bits
#define feof(stream) apfs_ferror(stream)
#define ferror(stream) apfs_ferror(stream)
#define fet_debug(fmt,args...) 
#define fflush(s) apfs_fflush(s)
#define fgets(s,size,stream) apfs_fgets(s, size, stream)
#define fileStreamClose(ip) ((ip)->vmt->close(ip))
#define fileStreamGet(ip) streamGet(ip)
#define fileStreamGetError(ip) ((ip)->vmt->geterror(ip))
#define fileStreamGetPosition(ip,offset) ((ip)->vmt->getposition(ip, offset))
#define fileStreamGetSize(ip,offset) ((ip)->vmt->getsize(ip, offset))
#define fileStreamPut(ip,b) streamPut(ip, b)
#define fileStreamRead(ip,bp,n) streamRead(ip, bp, n)
#define fileStreamSetPosition(ip,offset) ((ip)->vmt->setposition(ip, offset))
#define fileStreamWrite(ip,bp,n) streamWrite(ip, bp, n)
#define firstprio(rlp) ((rlp)->next->prio)
#define flashAcquireExclusive(ip) (ip)->vmt->acquire_exclusive(ip)
#define flashGetDescriptor(ip) (ip)->vmt->get_descriptor(ip)
#define flashProgram(ip,offset,n,pp) (ip)->vmt->program(ip, offset, n, pp)
#define flashQueryErase(ip,msec) (ip)->vmt->query_erase(ip, msec)
#define flashRead(ip,offset,n,rp) (ip)->vmt->read(ip, offset, n, rp)
#define flashReleaseExclusive(ip) (ip)->vmt->release_exclusive(ip)
#define flashStartEraseAll(ip) (ip)->vmt->start_erase_all(ip)
#define flashStartEraseSector(ip,sector) (ip)->vmt->start_erase_sector(ip, sector)
#define flashVerifyErase(ip,sector) (ip)->vmt->verify_erase(ip, sector)
#define fltvalue(o) check_exp(ttisfloat(o), val_(o).n)
#define fmaxF(x,y) fmax(x,y)
#define fminF(x,y) fmin(x,y)
#define fmodF(x,y) fmod(x,y)
#define fopen(p,m) apfs_fopen(p,m)
#define fpclassify(__x) (__builtin_fpclassify (FP_NAN, FP_INFINITE, FP_NORMAL, FP_SUBNORMAL, FP_ZERO, __x))
#define fprintf(stream,format,args...) apfs_fprintf(stream, format, ##args)
#define fputs(s,stream) apfs_fputs(s, stream)
#define fread(ptr,size,nmemb,stream) apfs_fread(ptr, size, nmemb, stream)
#define freelist 0
#define freopen(pathname,mode,stream) apfs_freopen(pathname, mode, stream)
#define fromstate(L) (cast(LX *, cast(lu_byte *, (L)) - offsetof(LX, l)))
#define fseek(stream,offset,whence) apfs_fseek(stream, offset, whence)
#define ftell(stream) apfs_ftell(stream)
#define fvalue(o) check_exp(ttislcf(o), val_(o).f)
#define fwrite(ptr,size,nmemb,stream) apfs_fwrite(ptr, size, nmemb, stream)
#define gco2ccl(o) check_exp((o)->tt == LUA_TCCL, &((cast_u(o))->cl.c))
#define gco2cl(o) check_exp(novariant((o)->tt) == LUA_TFUNCTION, &((cast_u(o))->cl))
#define gco2lcl(o) check_exp((o)->tt == LUA_TLCL, &((cast_u(o))->cl.l))
#define gco2p(o) check_exp((o)->tt == LUA_TPROTO, &((cast_u(o))->p))
#define gco2t(o) check_exp((o)->tt == LUA_TTABLE, &((cast_u(o))->h))
#define gco2th(o) check_exp((o)->tt == LUA_TTHREAD, &((cast_u(o))->th))
#define gco2ts(o) check_exp(novariant((o)->tt) == LUA_TSTRING, &((cast_u(o))->ts))
#define gco2u(o) check_exp((o)->tt == LUA_TUSERDATA, &((cast_u(o))->u))
#define gcvalue(o) check_exp(iscollectable(o), val_(o).gc)
#define getBMode(m) (cast(enum OpArgMask, (luaP_opmodes[m] >> 4) & 3))
#define getBaseFlash(ip) ((BaseFlash *)&(ip)->vmt)
#define getBasePersistentStorage(ip) ((BasePersistentStorage *)&(ip)->vmt)
#define getCMode(m) (cast(enum OpArgMask, (luaP_opmodes[m] >> 2) & 3))
#define getECUApi() 11
#define getECUVersion() "7.0"
#define getECU_CHTLoopSettingsMaxDataLength() (8)
#define getECU_CHTLoopSettingsMinDataLength() (8)
#define getECU_CHTLoopSettingsPacketID() (PKT_ECU_CHT_LOOP)
#define getECU_CalibrateAnalogClosedMaxDataLength() (1)
#define getECU_CalibrateAnalogClosedMinDataLength() (1)
#define getECU_CalibrateAnalogClosedPacketID() (PKT_ECU_SYS_CMD)
#define getECU_CalibrateAnalogOpenMaxDataLength() (1)
#define getECU_CalibrateAnalogOpenMinDataLength() (1)
#define getECU_CalibrateAnalogOpenPacketID() (PKT_ECU_SYS_CMD)
#define getECU_CalibratePulseClosedMaxDataLength() (1)
#define getECU_CalibratePulseClosedMinDataLength() (1)
#define getECU_CalibratePulseClosedPacketID() (PKT_ECU_SYS_CMD)
#define getECU_CalibratePulseOpenMaxDataLength() (1)
#define getECU_CalibratePulseOpenMinDataLength() (1)
#define getECU_CalibratePulseOpenPacketID() (PKT_ECU_SYS_CMD)
#define getECU_CalibratePulseWriteMaxDataLength() (1)
#define getECU_CalibratePulseWriteMinDataLength() (1)
#define getECU_CalibratePulseWritePacketID() (PKT_ECU_SYS_CMD)
#define getECU_DualPumpControlTelemetryMaxDataLength() (4)
#define getECU_DualPumpControlTelemetryMinDataLength() (4)
#define getECU_DualPumpControlTelemetryPacketID() (0x08)
#define getECU_DualPump_SelectPumpMaxDataLength() (3)
#define getECU_DualPump_SelectPumpMinDataLength() (3)
#define getECU_DualPump_SelectPumpPacketID() (0x08)
#define getECU_DualPump_SetTelemetryPeriodMaxDataLength() (2)
#define getECU_DualPump_SetTelemetryPeriodMinDataLength() (2)
#define getECU_DualPump_SetTelemetryPeriodPacketID() (0x08)
#define getECU_DualPump_TestPumpMaxDataLength() (4)
#define getECU_DualPump_TestPumpMinDataLength() (3)
#define getECU_DualPump_TestPumpPacketID() (0x08)
#define getECU_ECUDataMaxDataLength() (20)
#define getECU_ECUDataMinDataLength() (20)
#define getECU_ECUDataPacketID() (PKT_ECU_SETTINGS_USER)
#define getECU_ErrorsMaxDataLength() (8)
#define getECU_ErrorsMinDataLength() (8)
#define getECU_ErrorsPacketID() (PKT_ECU_ERROR_MSG)
#define getECU_FuelUsedSettingsMaxDataLength() (5)
#define getECU_FuelUsedSettingsMinDataLength() (5)
#define getECU_FuelUsedSettingsPacketID() (PKT_ECU_SETTINGS_FUEL_USED)
#define getECU_GovernorSettingsMaxDataLength() (19)
#define getECU_GovernorSettingsMinDataLength() (19)
#define getECU_GovernorSettingsPacketID() (PKT_ECU_SETTINGS_GOVERNOR)
#define getECU_HardwareConfigMaxDataLength() (5)
#define getECU_HardwareConfigMinDataLength() (5)
#define getECU_HardwareConfigPacketID() (PKT_ECU_HARDWARE_CONFIG)
#define getECU_PowerCyclesMaxDataLength() (8)
#define getECU_PowerCyclesMinDataLength() (8)
#define getECU_PowerCyclesPacketID() (PKT_ECU_POWER_CYCLES)
#define getECU_Pump2ConfigMaxDataLength() (7)
#define getECU_Pump2ConfigMinDataLength() (7)
#define getECU_Pump2ConfigPacketID() (PKT_ECU_PUMP_2_CONFIG)
#define getECU_PumpConfigMaxDataLength() (8)
#define getECU_PumpConfigMinDataLength() (8)
#define getECU_PumpConfigPacketID() (PKT_ECU_PUMP_CONFIG)
#define getECU_PumpDebugMaxDataLength() (8)
#define getECU_PumpDebugMinDataLength() (8)
#define getECU_PumpDebugPacketID() (PKT_ECU_PUMP_DEBUG)
#define getECU_PumpSettingsMaxDataLength() (30)
#define getECU_PumpSettingsMinDataLength() (30)
#define getECU_PumpSettingsPacketID() (PKT_ECU_SETTINGS_PUMP)
#define getECU_RPMCommandMaxDataLength() (2)
#define getECU_RPMCommandMinDataLength() (2)
#define getECU_RPMCommandPacketID() (PKT_ECU_RPM_COMMAND)
#define getECU_RPMLoopCalibrationMaxDataLength() (8)
#define getECU_RPMLoopCalibrationMinDataLength() (8)
#define getECU_RPMLoopCalibrationPacketID() (PKT_ECU_RPM_CALIBRATION)
#define getECU_RequestThrottleCurveDataMaxDataLength() (1)
#define getECU_RequestThrottleCurveDataMinDataLength() (1)
#define getECU_RequestThrottleCurveDataPacketID() (PKT_ECU_SYS_CMD)
#define getECU_ResetECUMaxDataLength() (4)
#define getECU_ResetECUMinDataLength() (4)
#define getECU_ResetECUPacketID() (PKT_ECU_SYS_CMD)
#define getECU_ResetEngineTimeMaxDataLength() (4)
#define getECU_ResetEngineTimeMinDataLength() (1)
#define getECU_ResetEngineTimePacketID() (PKT_ECU_SYS_CMD)
#define getECU_ResetFuelUsedMaxDataLength() (1)
#define getECU_ResetFuelUsedMinDataLength() (1)
#define getECU_ResetFuelUsedPacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetECUAddressMaxDataLength() (3)
#define getECU_SetECUAddressMinDataLength() (3)
#define getECU_SetECUAddressPacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetFuelUsedDivisorMaxDataLength() (3)
#define getECU_SetFuelUsedDivisorMinDataLength() (3)
#define getECU_SetFuelUsedDivisorPacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetFuelUsedResetFlagMaxDataLength() (2)
#define getECU_SetFuelUsedResetFlagMinDataLength() (2)
#define getECU_SetFuelUsedResetFlagPacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetGovernorModeMaxDataLength() (2)
#define getECU_SetGovernorModeMinDataLength() (2)
#define getECU_SetGovernorModePacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetOutputDriverMaxDataLength() (3)
#define getECU_SetOutputDriverMinDataLength() (3)
#define getECU_SetOutputDriverPacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetSerialModeMaxDataLength() (2)
#define getECU_SetSerialModeMinDataLength() (2)
#define getECU_SetSerialModePacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetThrottleCurveActiveMaxDataLength() (2)
#define getECU_SetThrottleCurveActiveMinDataLength() (2)
#define getECU_SetThrottleCurveActivePacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetThrottleCurveElementMaxDataLength() (3)
#define getECU_SetThrottleCurveElementMinDataLength() (3)
#define getECU_SetThrottleCurveElementPacketID() (PKT_ECU_SYS_CMD)
#define getECU_SetUserDataMaxDataLength() (3)
#define getECU_SetUserDataMinDataLength() (3)
#define getECU_SetUserDataPacketID() (PKT_ECU_SYS_CMD)
#define getECU_SystemCommandMaxDataLength() (4)
#define getECU_SystemCommandMinDataLength() (1)
#define getECU_SystemCommandPacketID() (PKT_ECU_SYS_CMD)
#define getECU_TPSDelayCalibrationMaxDataLength() (8)
#define getECU_TPSDelayCalibrationMinDataLength() (8)
#define getECU_TPSDelayCalibrationPacketID() (PKT_ECU_TPS_DELAY_CONFIG)
#define getECU_TelemetryFastMaxDataLength() (8)
#define getECU_TelemetryFastMinDataLength() (8)
#define getECU_TelemetryFastPacketID() (PKT_ECU_TELEMETRY_FAST)
#define getECU_TelemetrySettingsMaxDataLength() (3)
#define getECU_TelemetrySettingsMinDataLength() (3)
#define getECU_TelemetrySettingsPacketID() (PKT_ECU_TELEMETRY_SETTINGS)
#define getECU_TelemetrySlow0MaxDataLength() (8)
#define getECU_TelemetrySlow0MinDataLength() (8)
#define getECU_TelemetrySlow0PacketID() (PKT_ECU_TELEMETRY_SLOW_0)
#define getECU_TelemetrySlow1MaxDataLength() (8)
#define getECU_TelemetrySlow1MinDataLength() (8)
#define getECU_TelemetrySlow1PacketID() (PKT_ECU_TELEMETRY_SLOW_1)
#define getECU_TelemetrySlow2MaxDataLength() (8)
#define getECU_TelemetrySlow2MinDataLength() (8)
#define getECU_TelemetrySlow2PacketID() (PKT_ECU_TELEMETRY_SLOW_2)
#define getECU_ThrottleCalibrationMaxDataLength() (8)
#define getECU_ThrottleCalibrationMinDataLength() (8)
#define getECU_ThrottleCalibrationPacketID() (PKT_ECU_THROTTLE_CALIBRATION)
#define getECU_ThrottleCommandMaxDataLength() (2)
#define getECU_ThrottleCommandMinDataLength() (2)
#define getECU_ThrottleCommandPacketID() (PKT_ECU_THROTTLE)
#define getECU_ThrottleCurve1MaxDataLength() (5)
#define getECU_ThrottleCurve1MinDataLength() (5)
#define getECU_ThrottleCurve1PacketID() (PKT_ECU_THROTTLE_CURVE_1)
#define getECU_ThrottleCurveMaxDataLength() (6)
#define getECU_ThrottleCurveMinDataLength() (6)
#define getECU_ThrottleCurvePacketID() (PKT_ECU_THROTTLE_CURVE_0)
#define getECU_ThrottleSettingsMaxDataLength() (31)
#define getECU_ThrottleSettingsMinDataLength() (31)
#define getECU_ThrottleSettingsPacketID() (PKT_ECU_SETTINGS_THROTTLE)
#define getECU_TotalEngineTimeMaxDataLength() (3)
#define getECU_TotalEngineTimeMinDataLength() (3)
#define getECU_TotalEngineTimePacketID() (PKT_ECU_TOTAL_ENGINE_TIME)
#define getECU_UserDataMaxDataLength() (8)
#define getECU_UserDataMinDataLength() (8)
#define getECU_UserDataPacketID() (PKT_ECU_USER_DATA)
#define getECU_VersionMaxDataLength() (8)
#define getECU_VersionMinDataLength() (8)
#define getECU_VersionPacketID() (PKT_ECU_SOFTWARE_VERSION)
#define getECU_eepromSettingsMaxDataLength() (7)
#define getECU_eepromSettingsMinDataLength() (7)
#define getECU_eepromSettingsPacketID() (PKT_ECU_SETTINGS_DATA)
#define getESCVelocityApi() 88
#define getESCVelocityVersion() "3.70"
#define getESC_AddressMaxDataLength() (8)
#define getESC_AddressMinDataLength() (8)
#define getESC_AddressPacketID() (PKT_ESC_SERIAL_NUMBER)
#define getESC_CommandMultipleESCsMaxDataLength() (8)
#define getESC_CommandMultipleESCsMinDataLength() (8)
#define getESC_ConfigMaxDataLength() (8)
#define getESC_ConfigMinDataLength() (8)
#define getESC_ConfigPacketID() (PKT_ESC_CONFIG)
#define getESC_ControlLoopOutputsMaxDataLength() (8)
#define getESC_ControlLoopOutputsMinDataLength() (8)
#define getESC_ControlLoopOutputsPacketID() (PKT_ESC_CONTROL_LOOP_DATA)
#define getESC_DisableMaxDataLength() (2)
#define getESC_DisableMinDataLength() (2)
#define getESC_DisablePacketID() (PKT_ESC_DISABLE)
#define getESC_EEPROMSettingsMaxDataLength() (7)
#define getESC_EEPROMSettingsMinDataLength() (5)
#define getESC_EEPROMSettingsPacketID() (PKT_ESC_EEPROM)
#define getESC_EnableMaxDataLength() (2)
#define getESC_EnableMinDataLength() (2)
#define getESC_EnablePacketID() (PKT_ESC_STANDBY)
#define getESC_EnterBootloaderMaxDataLength() (3)
#define getESC_EnterBootloaderMinDataLength() (3)
#define getESC_EnterBootloaderPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_FirmwareMaxDataLength() (8)
#define getESC_FirmwareMinDataLength() (8)
#define getESC_FirmwarePacketID() (PKT_ESC_FIRMWARE)
#define getESC_GitHashMaxDataLength() (8)
#define getESC_GitHashMinDataLength() (1)
#define getESC_GitHashPacketID() (PKT_ESC_GIT_HASH)
#define getESC_HallSensorInfoMaxDataLength() (1)
#define getESC_HallSensorInfoMinDataLength() (1)
#define getESC_HallSensorInfoPacketID() (PKT_ESC_HALL_SENSOR_INFO)
#define getESC_LockSettingsMaxDataLength() (4)
#define getESC_LockSettingsMinDataLength() (4)
#define getESC_LockSettingsPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_MotorHallSensorConfigMaxDataLength() (9)
#define getESC_MotorHallSensorConfigMinDataLength() (9)
#define getESC_MotorHallSensorConfigPacketID() (PKT_ESC_MOTOR_HALL_CONFIG)
#define getESC_MotorParametersMaxDataLength() (6)
#define getESC_MotorParametersMinDataLength() (4)
#define getESC_MotorParametersPacketID() (PKT_ESC_MOTOR_PARAMETERS)
#define getESC_MotorStatusFlagsMaxDataLength() (8)
#define getESC_MotorStatusFlagsMinDataLength() (8)
#define getESC_MotorStatusFlagsPacketID() (PKT_ESC_MOTOR_FLAGS)
#define getESC_PWMCommandMaxDataLength() (2)
#define getESC_PWMCommandMinDataLength() (2)
#define getESC_PWMCommandPacketID() (PKT_ESC_PWM_CMD)
#define getESC_PWMInputCalibrationMaxDataLength() (8)
#define getESC_PWMInputCalibrationMinDataLength() (8)
#define getESC_PWMInputCalibrationPacketID() (PKT_ESC_PWM_INPUT_CALIBRATION)
#define getESC_ProtectionActionsMaxDataLength() (4)
#define getESC_ProtectionActionsMinDataLength() (3)
#define getESC_ProtectionActionsPacketID() (PKT_ESC_PROTECTION_ACTIONS)
#define getESC_ProtectionValuesMaxDataLength() (11)
#define getESC_ProtectionValuesMinDataLength() (10)
#define getESC_ProtectionValuesPacketID() (PKT_ESC_PROTECTION_LEVELS)
#define getESC_RPMCommandMaxDataLength() (2)
#define getESC_RPMCommandMinDataLength() (2)
#define getESC_RPMCommandPacketID() (PKT_ESC_RPM_CMD)
#define getESC_RPMControlLoopSettingsMaxDataLength() (15)
#define getESC_RPMControlLoopSettingsMinDataLength() (8)
#define getESC_RPMControlLoopSettingsPacketID() (PKT_ESC_RPM_LOOP_SETTINGS)
#define getESC_ResetESCMaxDataLength() (3)
#define getESC_ResetESCMinDataLength() (3)
#define getESC_ResetESCPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_ResetMotorRunTimeMaxDataLength() (5)
#define getESC_ResetMotorRunTimeMinDataLength() (5)
#define getESC_ResetMotorRunTimePacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_SetMotorDirectionMaxDataLength() (2)
#define getESC_SetMotorDirectionMinDataLength() (2)
#define getESC_SetMotorDirectionPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_SetNodeIDMaxDataLength() (6)
#define getESC_SetNodeIDMinDataLength() (6)
#define getESC_SetNodeIDPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_SetUserIDAMaxDataLength() (3)
#define getESC_SetUserIDAMinDataLength() (3)
#define getESC_SetUserIDAPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_SetUserIDBMaxDataLength() (3)
#define getESC_SetUserIDBMinDataLength() (3)
#define getESC_SetUserIDBPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_StatusAMaxDataLength() (8)
#define getESC_StatusAMinDataLength() (8)
#define getESC_StatusAPacketID() (PKT_ESC_STATUS_A)
#define getESC_StatusBMaxDataLength() (8)
#define getESC_StatusBMinDataLength() (8)
#define getESC_StatusBPacketID() (PKT_ESC_STATUS_B)
#define getESC_StatusCMaxDataLength() (7)
#define getESC_StatusCMinDataLength() (7)
#define getESC_StatusCPacketID() (PKT_ESC_STATUS_C)
#define getESC_StatusDMaxDataLength() (8)
#define getESC_StatusDMinDataLength() (8)
#define getESC_StatusDPacketID() (PKT_ESC_STATUS_D)
#define getESC_SystemInfoMaxDataLength() (8)
#define getESC_SystemInfoMinDataLength() (8)
#define getESC_SystemInfoPacketID() (PKT_ESC_SYSTEM_INFO)
#define getESC_TelemetryConfigMaxDataLength() (3)
#define getESC_TelemetryConfigMinDataLength() (3)
#define getESC_TelemetryConfigPacketID() (PKT_ESC_TELEMETRY_SETTINGS)
#define getESC_TelemetrySettingsMaxDataLength() (8)
#define getESC_TelemetrySettingsMinDataLength() (4)
#define getESC_TelemetrySettingsPacketID() (PKT_ESC_TELEMETRY_SETTINGS)
#define getESC_TelltaleValuesMaxDataLength() (24)
#define getESC_TelltaleValuesMinDataLength() (3)
#define getESC_TelltaleValuesPacketID() (PKT_ESC_TELLTALES)
#define getESC_TempSensorConfigMaxDataLength() (20)
#define getESC_TempSensorConfigMinDataLength() (20)
#define getESC_TempSensorConfigPacketID() (PKT_ESC_MOTOR_TEMP_SENSOR)
#define getESC_TitleMaxDataLength() (8)
#define getESC_TitleMinDataLength() (8)
#define getESC_TitlePacketID() (PKT_ESC_TITLE)
#define getESC_UnlockSettingsMaxDataLength() (4)
#define getESC_UnlockSettingsMinDataLength() (4)
#define getESC_UnlockSettingsPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_ValidateSettingsMaxDataLength() (4)
#define getESC_ValidateSettingsMinDataLength() (4)
#define getESC_ValidateSettingsPacketID() (PKT_ESC_SYSTEM_CMD)
#define getESC_VoltageCommandMaxDataLength() (2)
#define getESC_VoltageCommandMinDataLength() (2)
#define getESC_VoltageCommandPacketID() (PKT_ESC_VOLT_CMD)
#define getESC_VoltageControlLoopSettingsMaxDataLength() (11)
#define getESC_VoltageControlLoopSettingsMinDataLength() (8)
#define getESC_VoltageControlLoopSettingsPacketID() (PKT_ESC_VOLT_LOOP_SETTINGS)
#define getESC_WarningErrorStatusMaxDataLength() (8)
#define getESC_WarningErrorStatusMinDataLength() (4)
#define getESC_WarningErrorStatusPacketID() (PKT_ESC_WARNINGS_ERRORS)
#define getMaxLengthOfECU_AutronicErrorBits_t() (4)
#define getMaxLengthOfECU_AuxiliaryErrorBits_t() (4)
#define getMaxLengthOfECU_CompileOptions_t() (2)
#define getMaxLengthOfECU_ECUSettings_t() (7)
#define getMaxLengthOfECU_ErrorBits_t() (8)
#define getMaxLengthOfECU_PumpOptionBits_t() (1)
#define getMaxLengthOfECU_ThrottleConfigBits_t() (1)
#define getMaxLengthOfECU_ThrottleCurveConfigBits_t() (1)
#define getMaxLengthOfECU_ThrottleDelayConfigBits_t() (1)
#define getMaxLengthOfESC_ControlLoopCommon_t() (11)
#define getMaxLengthOfESC_DebugPackets_t() (2)
#define getMaxLengthOfESC_ErrorBits_t() (2)
#define getMaxLengthOfESC_ExtendedErrorBits_t() (1)
#define getMaxLengthOfESC_ExtendedWarningBits_t() (2)
#define getMaxLengthOfESC_HallSensorPattern_t() (1)
#define getMaxLengthOfESC_StatusBits_t() (3)
#define getMaxLengthOfESC_TelemetryPackets_t() (1)
#define getMaxLengthOfESC_WarningBits_t() (2)
#define getMaxLengthOfServo_ConfigBits_t() (2)
#define getMaxLengthOfServo_ErrorBits_t() (1)
#define getMaxLengthOfServo_StatusBits_t() (1)
#define getMaxLengthOfServo_TelemetryPackets_t() (1)
#define getMaxLengthOfServo_TelemetrySettings_t() (4)
#define getMaxLengthOfServo_WarningBits_t() (2)
#define getMinLengthOfECU_AutronicErrorBits_t() (4)
#define getMinLengthOfECU_AuxiliaryErrorBits_t() (4)
#define getMinLengthOfECU_CompileOptions_t() (2)
#define getMinLengthOfECU_ECUSettings_t() (7)
#define getMinLengthOfECU_ErrorBits_t() (8)
#define getMinLengthOfECU_PumpOptionBits_t() (1)
#define getMinLengthOfECU_ThrottleConfigBits_t() (1)
#define getMinLengthOfECU_ThrottleCurveConfigBits_t() (1)
#define getMinLengthOfECU_ThrottleDelayConfigBits_t() (1)
#define getMinLengthOfESC_ControlLoopCommon_t() (8)
#define getMinLengthOfESC_DebugPackets_t() (1)
#define getMinLengthOfESC_ErrorBits_t() (2)
#define getMinLengthOfESC_ExtendedErrorBits_t() 0
#define getMinLengthOfESC_ExtendedWarningBits_t() 0
#define getMinLengthOfESC_HallSensorPattern_t() (1)
#define getMinLengthOfESC_StatusBits_t() (3)
#define getMinLengthOfESC_TelemetryPackets_t() (1)
#define getMinLengthOfESC_WarningBits_t() (2)
#define getMinLengthOfServo_ConfigBits_t() (2)
#define getMinLengthOfServo_ErrorBits_t() (1)
#define getMinLengthOfServo_StatusBits_t() (1)
#define getMinLengthOfServo_TelemetryPackets_t() (1)
#define getMinLengthOfServo_TelemetrySettings_t() (4)
#define getMinLengthOfServo_WarningBits_t() (2)
#define getOpMode(m) (cast(enum OpMode, luaP_opmodes[m] & 3))
#define getServoApi() 21
#define getServoVersion() "2.11"
#define getServo_AccelerometerMaxDataLength() (8)
#define getServo_AccelerometerMinDataLength() (8)
#define getServo_AccelerometerPacketID() (PKT_SERVO_ACCELEROMETER)
#define getServo_AddressMaxDataLength() (8)
#define getServo_AddressMinDataLength() (8)
#define getServo_AddressPacketID() (PKT_SERVO_ADDRESS)
#define getServo_ConfigMaxDataLength() (8)
#define getServo_ConfigMinDataLength() (8)
#define getServo_ConfigPacketID() (PKT_SERVO_CONFIG)
#define getServo_DisableMaxDataLength() 0
#define getServo_DisableMinDataLength() 0
#define getServo_DisablePacketID() (PKT_SERVO_DISABLE)
#define getServo_EnableMaxDataLength() 0
#define getServo_EnableMinDataLength() 0
#define getServo_EnablePacketID() (PKT_SERVO_ENABLE)
#define getServo_EnterBootloaderMaxDataLength() (3)
#define getServo_EnterBootloaderMinDataLength() (3)
#define getServo_EnterBootloaderPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getServo_FirmwareMaxDataLength() (8)
#define getServo_FirmwareMinDataLength() (8)
#define getServo_FirmwarePacketID() (PKT_SERVO_FIRMWARE)
#define getServo_LockSettingsMaxDataLength() (4)
#define getServo_LockSettingsMinDataLength() (4)
#define getServo_LockSettingsPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getServo_MultiPositionCommandMaxDataLength() (8)
#define getServo_MultiPositionCommandMinDataLength() (8)
#define getServo_NeutralPositionCommandMaxDataLength() 0
#define getServo_NeutralPositionCommandMinDataLength() 0
#define getServo_NeutralPositionCommandPacketID() (PKT_SERVO_NEUTRAL_COMMAND)
#define getServo_PositionCommandMaxDataLength() (2)
#define getServo_PositionCommandMinDataLength() (2)
#define getServo_PositionCommandPacketID() (PKT_SERVO_POSITION_COMMAND)
#define getServo_RequestHighFrequencyDataMaxDataLength() (2)
#define getServo_RequestHighFrequencyDataMinDataLength() (2)
#define getServo_RequestHighFrequencyDataPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getServo_ResetDefaultSettingsMaxDataLength() (3)
#define getServo_ResetDefaultSettingsMinDataLength() (3)
#define getServo_ResetDefaultSettingsPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getServo_SetNodeIDMaxDataLength() (6)
#define getServo_SetNodeIDMinDataLength() (6)
#define getServo_SetNodeIDPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getServo_SetTitleMaxDataLength() (8)
#define getServo_SetTitleMinDataLength() (8)
#define getServo_SetTitlePacketID() (PKT_SERVO_SET_TITLE)
#define getServo_SetUserIdAMaxDataLength() (3)
#define getServo_SetUserIdAMinDataLength() (3)
#define getServo_SetUserIdAPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getServo_SetUserIdBMaxDataLength() (3)
#define getServo_SetUserIdBMinDataLength() (3)
#define getServo_SetUserIdBPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getServo_SettingsInfoMaxDataLength() (8)
#define getServo_SettingsInfoMinDataLength() (8)
#define getServo_SettingsInfoPacketID() (PKT_SERVO_SETTINGS_INFO)
#define getServo_StatusAMaxDataLength() (8)
#define getServo_StatusAMinDataLength() (8)
#define getServo_StatusAPacketID() (PKT_SERVO_STATUS_A)
#define getServo_StatusBMaxDataLength() (8)
#define getServo_StatusBMinDataLength() (5)
#define getServo_StatusBPacketID() (PKT_SERVO_STATUS_B)
#define getServo_StatusCMaxDataLength() (2)
#define getServo_StatusCMinDataLength() (2)
#define getServo_StatusCPacketID() (PKT_SERVO_STATUS_C)
#define getServo_SystemInfoMaxDataLength() (8)
#define getServo_SystemInfoMinDataLength() (8)
#define getServo_SystemInfoPacketID() (PKT_SERVO_SYSTEM_INFO)
#define getServo_TelemetryConfigMaxDataLength() (8)
#define getServo_TelemetryConfigMinDataLength() (8)
#define getServo_TelemetryConfigPacketID() (PKT_SERVO_TELEMETRY_CONFIG)
#define getServo_TelltaleAMaxDataLength() (2)
#define getServo_TelltaleAMinDataLength() (2)
#define getServo_TelltaleAPacketID() (PKT_SERVO_TELLTALE_A)
#define getServo_TitleMaxDataLength() (8)
#define getServo_TitleMinDataLength() (8)
#define getServo_TitlePacketID() (PKT_SERVO_TITLE)
#define getServo_UnlockSettingsMaxDataLength() (4)
#define getServo_UnlockSettingsMinDataLength() (4)
#define getServo_UnlockSettingsPacketID() (PKT_SERVO_SYSTEM_COMMAND)
#define getarg(i,pos,size) (cast(int, ((i)>>pos) & MASK1(size,0)))
#define getc(stream) apfs_getc(stream)
#define getfuncline(f,pc) (((f)->lineinfo) ? (f)->lineinfo[pc] : -1)
#define getinstruction(fs,e) ((fs)->f->code[(e)->u.info])
#define getoah(st) ((st) & CIST_OAH)
#define getproto(o) (clLvalue(o)->p)
#define getstr(ts) check_exp(sizeof((ts)->extra), cast(char *, (ts)) + sizeof(UTString))
#define gettableProtected(L,t,k,v) { const TValue *slot; if (luaV_fastget(L,t,k,slot,luaH_get)) { setobj2s(L, v, slot); } else Protect(luaV_finishget(L,t,k,v,slot)); }
#define gettotalbytes(g) cast(lu_mem, (g)->totalbytes + (g)->GCdebt)
#define getudatamem(u) check_exp(sizeof((u)->ttuv_), (cast(char*, (u)) + sizeof(UUdata)))
#define getuservalue(L,u,o) { TValue *io=(o); const Udata *iu = (u); io->value_ = iu->user_; settt_(io, iu->ttuv_); checkliveness(L,io); }
#define getwc_unlocked(fp) fgetwc_unlocked(fp)
#define getwchar_unlocked() fgetwc_unlocked(_REENT->_stdin)
#define gfasttm(g,et,e) ((et) == NULL ? NULL : ((et)->flags & (1u<<(e))) ? NULL : luaT_gettm(et, e, (g)->tmname[e]))
#define gkey(n) cast(const TValue*, (&(n)->i_key.tvk))
#define gnext(n) ((n)->i_key.nk.next)
#define gnode(t,i) (&(t)->node[i])
#define gnodelast(h) gnode(h, cast(size_t, sizenode(h)))
#define gray2black(x) l_setbit((x)->marked, BLACKBIT)
#define gsof_DEBUGGING 0
#define gval(n) (&(n)->i_val)
#define hashboolean(t,p) hashpow2(t, p)
#define hashint(t,i) hashpow2(t, i)
#define hashmod(t,n) (gnode(t, ((n) % ((sizenode(t)-1)|1))))
#define hashpointer(t,p) hashmod(t, point2uint(p))
#define hashpow2(t,n) (gnode(t, lmod((n), sizenode(t))))
#define hashstr(t,str) hashpow2(t, (str)->hash)
#define hasjumps(e) ((e)->t != (e)->f)
#define hasmultret(k) ((k) == VCALL || (k) == VVARARG)
#define hexdigit(x) ((x)>9?'A'+((x)-10):'0'+(x))
#define htonl(x) lwip_htonl(x)
#define htons(x) lwip_htons(x)
#define hvalue(o) check_exp(ttistable(o), gco2t(val_(o).gc))
#define i2cMasterReceive(i2cp,addr,rxbuf,rxbytes) (i2cMasterReceiveTimeout(i2cp, addr, rxbuf, rxbytes, TIME_INFINITE))
#define i2cMasterTransmit(i2cp,addr,txbuf,txbytes,rxbuf,rxbytes) (i2cMasterTransmitTimeout(i2cp, addr, txbuf, txbytes, rxbuf, rxbytes, TIME_INFINITE))
#define i2c_lld_get_errors(i2cp) ((i2cp)->errors)
#define ibqIsEmptyI(ibqp) ((bool)(bqSpaceI(ibqp) == 0U))
#define ibqIsFullI(ibqp) ((bool)(((ibqp)->bwrptr == (ibqp)->brdptr) && ((ibqp)->bcounter != 0U)))
#define icmp_port_unreach(isipv6,pbuf) icmp_dest_unreach(pbuf, ICMP_DUR_PORT)
#define imARM_BLB 4
#define imATM_BLB 2
#define imC2 0
#define imSIL_BLB 1
#define imSK 3
#define inet_addr(cp) ipaddr_addr(cp)
#define inet_addr_from_ip4addr(target_inaddr,source_ipaddr) ((target_inaddr)->s_addr = ip4_addr_get_u32(source_ipaddr))
#define inet_addr_to_ip4addr(target_ipaddr,source_inaddr) (ip4_addr_set_u32(target_ipaddr, (source_inaddr)->s_addr))
#define inet_aton(cp,addr) ip4addr_aton(cp, (ip4_addr_t*)addr)
#define inet_ntoa(addr) ip4addr_ntoa((const ip4_addr_t*)&(addr))
#define inet_ntoa_r(addr,buf,buflen) ip4addr_ntoa_r((const ip4_addr_t*)&(addr), buf, buflen)
#define int16_val(v,idx) ((int16_t)(((uint16_t)v[2*idx] << 8) | v[2*idx+1]))
#define int8FromBytes(bytes,index) (int8_t)((bytes)[(*(index))++])
#define int8ToBytes(number,bytes,index) (bytes)[(*(index))++] = ((int8_t)(number))
#define intop(op,v1,v2) l_castU2S(l_castS2U(v1) op l_castS2U(v2))
#define invalidateTMcache(t) ((t)->flags = 0)
#define ip4_addr1(ipaddr) ip4_addr_get_byte(ipaddr, 0)
#define ip4_addr1_16(ipaddr) ((u16_t)ip4_addr1(ipaddr))
#define ip4_addr1_16_val(ipaddr) ((u16_t)ip4_addr1_val(ipaddr))
#define ip4_addr1_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 0)
#define ip4_addr2(ipaddr) ip4_addr_get_byte(ipaddr, 1)
#define ip4_addr2_16(ipaddr) ((u16_t)ip4_addr2(ipaddr))
#define ip4_addr2_16_val(ipaddr) ((u16_t)ip4_addr2_val(ipaddr))
#define ip4_addr2_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 1)
#define ip4_addr3(ipaddr) ip4_addr_get_byte(ipaddr, 2)
#define ip4_addr3_16(ipaddr) ((u16_t)ip4_addr3(ipaddr))
#define ip4_addr3_16_val(ipaddr) ((u16_t)ip4_addr3_val(ipaddr))
#define ip4_addr3_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 2)
#define ip4_addr4(ipaddr) ip4_addr_get_byte(ipaddr, 3)
#define ip4_addr4_16(ipaddr) ((u16_t)ip4_addr4(ipaddr))
#define ip4_addr4_16_val(ipaddr) ((u16_t)ip4_addr4_val(ipaddr))
#define ip4_addr4_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 3)
#define ip4_addr_cmp(addr1,addr2) ip4_addr_eq(addr1, addr2)
#define ip4_addr_copy(dest,src) ((dest).addr = (src).addr)
#define ip4_addr_debug_print(debug,ipaddr) ip4_addr_debug_print_parts(debug, (u16_t)((ipaddr) != NULL ? ip4_addr1_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr2_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr3_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr4_16(ipaddr) : 0))
#define ip4_addr_debug_print_parts(debug,a,b,c,d) LWIP_DEBUGF(debug, ("%" U16_F ".%" U16_F ".%" U16_F ".%" U16_F, a, b, c, d))
#define ip4_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_parts(debug, ip4_addr1_16_val(ipaddr), ip4_addr2_16_val(ipaddr), ip4_addr3_16_val(ipaddr), ip4_addr4_16_val(ipaddr))
#define ip4_addr_eq(addr1,addr2) ((addr1)->addr == (addr2)->addr)
#define ip4_addr_get_byte(ipaddr,idx) (((const u8_t*)(&(ipaddr)->addr))[idx])
#define ip4_addr_get_byte_val(ipaddr,idx) ((u8_t)(((ipaddr).addr >> (idx * 8)) & 0xff))
#define ip4_addr_get_network(target,host,netmask) do { ((target)->addr = ((host)->addr) & ((netmask)->addr)); } while(0)
#define ip4_addr_get_u32(src_ipaddr) ((src_ipaddr)->addr)
#define ip4_addr_isany(addr1) ((addr1) == NULL || ip4_addr_isany_val(*(addr1)))
#define ip4_addr_isany_val(addr1) ((addr1).addr == IPADDR_ANY)
#define ip4_addr_isbroadcast(addr1,netif) ip4_addr_isbroadcast_u32((addr1)->addr, netif)
#define ip4_addr_islinklocal(addr1) (((addr1)->addr & PP_HTONL(0xffff0000UL)) == PP_HTONL(0xa9fe0000UL))
#define ip4_addr_isloopback(ipaddr) (((ipaddr)->addr & PP_HTONL(IP_CLASSA_NET)) == PP_HTONL(((u32_t)IP_LOOPBACKNET) << 24))
#define ip4_addr_ismulticast(addr1) (((addr1)->addr & PP_HTONL(0xf0000000UL)) == PP_HTONL(0xe0000000UL))
#define ip4_addr_net_eq(addr1,addr2,mask) (((addr1)->addr & (mask)->addr) == ((addr2)->addr & (mask)->addr))
#define ip4_addr_netcmp(addr1,addr2,mask) ip4_addr_net_eq(addr1, addr2, mask)
#define ip4_addr_set(dest,src) ((dest)->addr = ((src) == NULL ? 0 : (src)->addr))
#define ip4_addr_set_any(ipaddr) ((ipaddr)->addr = IPADDR_ANY)
#define ip4_addr_set_hton(dest,src) ((dest)->addr = ((src) == NULL ? 0: lwip_htonl((src)->addr)))
#define ip4_addr_set_loopback(ipaddr) ((ipaddr)->addr = PP_HTONL(IPADDR_LOOPBACK))
#define ip4_addr_set_u32(dest_ipaddr,src_u32) ((dest_ipaddr)->addr = (src_u32))
#define ip4_addr_set_zero(ipaddr) ((ipaddr)->addr = 0)
#define ip4_current_dest_addr() (&ip_data.current_iphdr_dest)
#define ip4_current_header() ip_data.current_ip4_header
#define ip4_current_src_addr() (&ip_data.current_iphdr_src)
#define ip4_debug_print(p) 
#define ip4_netif_get_local_ip(netif) (((netif) != NULL) ? netif_ip_addr4(netif) : NULL)
#define ip4_route_src(src,dest) ip4_route(dest)
#define ip_2_ip4(ipaddr) (ipaddr)
#define ip_addr_cmp(addr1,addr2) ip4_addr_eq(addr1, addr2)
#define ip_addr_copy(dest,src) ip4_addr_copy(dest, src)
#define ip_addr_copy_from_ip4(dest,src) ip4_addr_copy(dest, src)
#define ip_addr_debug_print(debug,ipaddr) ip4_addr_debug_print(debug, ipaddr)
#define ip_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_val(debug, ipaddr)
#define ip_addr_eq(addr1,addr2) ip4_addr_eq(addr1, addr2)
#define ip_addr_get_ip4_u32(ipaddr) ip4_addr_get_u32(ip_2_ip4(ipaddr))
#define ip_addr_get_network(target,host,mask) ip4_addr_get_network(target, host, mask)
#define ip_addr_isany(ipaddr) ip4_addr_isany(ipaddr)
#define ip_addr_isany_val(ipaddr) ip4_addr_isany_val(ipaddr)
#define ip_addr_isbroadcast(addr,netif) ip4_addr_isbroadcast(addr, netif)
#define ip_addr_islinklocal(ipaddr) ip4_addr_islinklocal(ipaddr)
#define ip_addr_isloopback(ipaddr) ip4_addr_isloopback(ipaddr)
#define ip_addr_ismulticast(ipaddr) ip4_addr_ismulticast(ipaddr)
#define ip_addr_net_eq(addr1,addr2,mask) ip4_addr_net_eq(addr1, addr2, mask)
#define ip_addr_netcmp(addr1,addr2,mask) ip4_addr_net_eq(addr1, addr2, mask)
#define ip_addr_netmask_valid(netmask) ip4_addr_netmask_valid((netmask)->addr)
#define ip_addr_set(dest,src) ip4_addr_set(dest, src)
#define ip_addr_set_any(is_ipv6,ipaddr) ip4_addr_set_any(ipaddr)
#define ip_addr_set_any_val(is_ipv6,ipaddr) ip_addr_set_any(is_ipv6, &(ipaddr))
#define ip_addr_set_hton(dest,src) ip4_addr_set_hton(dest, src)
#define ip_addr_set_ip4_u32(ipaddr,val) ip4_addr_set_u32(ip_2_ip4(ipaddr), val)
#define ip_addr_set_ip4_u32_val(ipaddr,val) ip_addr_set_ip4_u32(&(ipaddr), val)
#define ip_addr_set_ipaddr(dest,src) ip4_addr_set(dest, src)
#define ip_addr_set_loopback(is_ipv6,ipaddr) ip4_addr_set_loopback(ipaddr)
#define ip_addr_set_loopback_val(is_ipv6,ipaddr) ip_addr_set_loopback(is_ipv6, &(ipaddr))
#define ip_addr_set_zero(ipaddr) ip4_addr_set_zero(ipaddr)
#define ip_addr_set_zero_ip4(ipaddr) ip4_addr_set_zero(ipaddr)
#define ip_current_dest_addr() (&ip_data.current_iphdr_dest)
#define ip_current_header_proto() IPH_PROTO(ip4_current_header())
#define ip_current_header_tot_len() (ip_data.current_ip_header_tot_len)
#define ip_current_input_netif() (ip_data.current_input_netif)
#define ip_current_is_v6() 0
#define ip_current_netif() (ip_data.current_netif)
#define ip_current_src_addr() (&ip_data.current_iphdr_src)
#define ip_debug_print(is_ipv6,p) ip4_debug_print(p)
#define ip_get_option(pcb,opt) ((pcb)->so_options & (opt))
#define ip_init() 
#define ip_input ip4_input
#define ip_netif_get_local_ip(netif,dest) ip4_netif_get_local_ip(netif)
#define ip_next_header_ptr() ((const void*)((const u8_t*)ip4_current_header() + ip_current_header_tot_len()))
#define ip_ntoa(ipaddr) ipaddr_ntoa(ipaddr)
#define ip_output(p,src,dest,ttl,tos,proto) ip4_output(p, src, dest, ttl, tos, proto)
#define ip_output_hinted(p,src,dest,ttl,tos,proto,netif_hint) ip4_output_hinted(p, src, dest, ttl, tos, proto, netif_hint)
#define ip_output_if(p,src,dest,ttl,tos,proto,netif) ip4_output_if(p, src, dest, ttl, tos, proto, netif)
#define ip_output_if_hdrincl(p,src,dest,netif) ip4_output_if(p, src, LWIP_IP_HDRINCL, 0, 0, 0, netif)
#define ip_output_if_src(p,src,dest,ttl,tos,proto,netif) ip4_output_if_src(p, src, dest, ttl, tos, proto, netif)
#define ip_reset_option(pcb,opt) ((pcb)->so_options = (u8_t)((pcb)->so_options & ~(opt)))
#define ip_route(src,dest) ip4_route_src(src, dest)
#define ip_route_get_local_ip(src,dest,netif,ipaddr) do { (netif) = ip_route(src, dest); (ipaddr) = ip_netif_get_local_ip(netif, dest); }while(0)
#define ip_set_option(pcb,opt) ((pcb)->so_options = (u8_t)((pcb)->so_options | (opt)))
#define ipaddr_aton(cp,addr) ip4addr_aton(cp, addr)
#define ipaddr_ntoa(ipaddr) ip4addr_ntoa(ipaddr)
#define ipaddr_ntoa_r(ipaddr,buf,buflen) ip4addr_ntoa_r(ipaddr, buf, buflen)
#define iqGet(iqp) iqGetTimeout(iqp, TIME_INFINITE)
#define iqGetEmptyI(iqp) (qSizeX(iqp) - qSpaceI(iqp))
#define iqGetFullI(iqp) qSpaceI(iqp)
#define iqIsEmptyI(iqp) ((bool)(qSpaceI(iqp) == 0U))
#define iqIsFullI(iqp) ((bool)(((iqp)->q_wrptr == (iqp)->q_rdptr) && ((iqp)->q_counter != 0U)))
#define isLfunction(o) ttisLclosure(o)
#define isLua(ci) ((ci)->callstatus & CIST_LUA)
#define isalnum(__c) (__ctype_lookup(__c)&(_U|_L|_N))
#define isalpha(__c) (__ctype_lookup(__c)&(_U|_L))
#define isascii(__c) ((unsigned)(__c)<=0177)
#define isblack(x) testbit((x)->marked, BLACKBIT)
#define isblank(__c) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup(__x)&_B) || (int) (__x) == '\t';})
#define isclosed(p) ((p)->closef == NULL)
#define iscntrl(__c) (__ctype_lookup(__c)&_C)
#define iscollectable(o) (rttype(o) & BIT_ISCOLLECTABLE)
#define iscont(p) ((*(p) & 0xC0) == 0x80)
#define isdead(g,v) isdeadm(otherwhite(g), (v)->marked)
#define isdeadm(ow,m) (!(((m) ^ WHITEBITS) & (ow)))
#define isdigit(__c) (__ctype_lookup(__c)&_N)
#define isdummy(t) ((t)->lastfree == NULL)
#define isemptystr(o) (ttisshrstring(o) && tsvalue(o)->shrlen == 0)
#define isfinite(__x) (__builtin_isfinite (__x))
#define isgraph(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N))
#define isgray(x) (!testbits((x)->marked, WHITEBITS | bitmask(BLACKBIT)))
#define isgreater(__x,__y) (__builtin_isgreater (__x, __y))
#define isgreaterequal(__x,__y) (__builtin_isgreaterequal (__x, __y))
#define isinf(__x) (__builtin_isinf_sign (__x))
#define isintwups(L) (L->twups != L)
#define isless(__x,__y) (__builtin_isless (__x, __y))
#define islessequal(__x,__y) (__builtin_islessequal (__x, __y))
#define islessgreater(__x,__y) (__builtin_islessgreater (__x, __y))
#define islower(__c) ((__ctype_lookup(__c)&(_U|_L))==_L)
#define isnan(__x) (__builtin_isnan (__x))
#define isnormal(__x) (__builtin_isnormal (__x))
#define isprint(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N|_B))
#define ispseudo(i) ((i) <= LUA_REGISTRYINDEX)
#define ispunct(__c) (__ctype_lookup(__c)&_P)
#define isreserved(s) ((s)->tt == LUA_TSHRSTR && (s)->extra > 0)
#define isspace(__c) (__ctype_lookup(__c)&_S)
#define isstackindex(i,o) (isvalid(o) && !ispseudo(i))
#define issweepphase(g) (GCSswpallgc <= (g)->gcstate && (g)->gcstate <= GCSswpend)
#define isunordered(__x,__y) (__builtin_isunordered (__x, __y))
#define isupper(__c) ((__ctype_lookup(__c)&(_U|_L))==_U)
#define isupvalue(i) ((i) < LUA_REGISTRYINDEX)
#define isvalid(o) ((o) != luaO_nilobject)
#define iswhite(x) testbits((x)->marked, WHITEBITS)
#define isxdigit(__c) (__ctype_lookup(__c)&(_X|_N))
#define ivalue(o) check_exp(ttisinteger(o), val_(o).i)
#define keepinvariant(g) ((g)->gcstate <= GCSatomic)
#define keyfromval(v) (gkey(cast(Node *, cast(char *, (v)) - offsetof(Node, i_val))))
#define l_castS2U(i) ((lua_Unsigned)(i))
#define l_castU2S(i) ((lua_Integer)(i))
#define l_floor(x) (l_mathop(floor)(x))
#define l_fseek(f,o,w) fseek(f,o,w)
#define l_ftell(f) ftell(f)
#define l_getc(f) getc(f)
#define l_gmtime(t,r) gmtime_r(t,r)
#define l_inspectstat(stat,what) 
#define l_intfitsf(i) (-((lua_Integer)1 << NBM) <= (i) && (i) <= ((lua_Integer)1 << NBM))
#define l_isfalse(o) (ttisnil(o) || (ttisboolean(o) && bvalue(o) == 0))
#define l_localtime(t,r) localtime_r(t,r)
#define l_lockfile(f) ((void)0)
#define l_mathlim(n) (FLT_ ##n)
#define l_mathop(op) op ##f
#define l_noret void __attribute__((noreturn))
#define l_pclose(L,file) ((void)L, (void)file, -1)
#define l_popen(L,c,m) ((void)((void)c, m), luaL_error(L, "'popen' not supported"), (FILE*)0)
#define l_pushtime(L,t) lua_pushinteger(L,(lua_Integer)(t))
#define l_rand() rand()
#define l_seeknum long
#define l_setbit(x,b) setbits(x, bitmask(b))
#define l_signalT sig_atomic_t
#define l_sprintf(s,sz,f,i) snprintf(s,sz,f,i)
#define l_srand(x) srand(x)
#define l_timet lua_Integer
#define l_unlockfile(f) ((void)0)
#define lapi_c 
#define lapi_h 
#define lauxlib_c 
#define lauxlib_h 
#define lbaselib_c 
#define lbitlib_c 
#define lcode_c 
#define lcode_h 
#define lcorolib_c 
#define lctype_c 
#define lctype_h 
#define ldblib_c 
#define ldebug_c 
#define ldebug_h 
#define ldo_c 
#define ldo_h 
#define ldump_c 
#define leavelevel(ls) ((ls)->L->nCcalls--)
#define lfunc_c 
#define lfunc_h 
#define lgc_c 
#define lgc_h 
#define likely(x) PORT_LIKELY(x)
#define limitBoth(number,min,max) (((number) > (max)) ? (max) : (limitMin((number), (min))))
#define limitMax(number,max) (((number) > (max)) ? (max) : (number))
#define limitMin(number,min) (((number) < (min)) ? (min) : (number))
#define linit_c 
#define linkgclist(o,p) ((o)->gclist = (p), (p) = obj2gco(o))
#define liolib_c 
#define lisdigit(c) testprop(c, MASK(DIGITBIT))
#define lislalnum(c) testprop(c, (MASK(ALPHABIT) | MASK(DIGITBIT)))
#define lislalpha(c) testprop(c, MASK(ALPHABIT))
#define lisprint(c) testprop(c, MASK(PRINTBIT))
#define lisspace(c) testprop(c, MASK(SPACEBIT))
#define lisxdigit(c) testprop(c, MASK(XDIGITBIT))
#define llex_c 
#define llex_h 
#define llimits_h 
#define lmathlib_c 
#define lmem_c 
#define lmem_h 
#define lmod(s,size) (check_exp((size&(size-1))==0, (cast(int, (s) & ((size)-1)))))
#define loadlib_c 
#define lobject_c 
#define lobject_h 
#define log2(x) (log (x) / _M_LN2)
#define logF(x) log(x)
#define log_REV3 log_REV2
#define log_RSO3 log_RSO2
#define log_RWA3 log_RWA2
#define lopcodes_c 
#define lopcodes_h 
#define loslib_c 
#define lparser_c 
#define lparser_h 
#define lprefix_h 
#define lstate_c 
#define lstate_h 
#define lstring_c 
#define lstring_h 
#define lstrlib_c 
#define ltable_c 
#define ltable_h 
#define ltablib_c 
#define ltm_c 
#define ltm_h 
#define ltolower(c) ((c) | ('A' ^ 'a'))
#define luaC_barrier(L,p,v) ( (iscollectable(v) && isblack(p) && iswhite(gcvalue(v))) ? luaC_barrier_(L,obj2gco(p),gcvalue(v)) : cast_void(0))
#define luaC_barrierback(L,p,v) ( (iscollectable(v) && isblack(p) && iswhite(gcvalue(v))) ? luaC_barrierback_(L,p) : cast_void(0))
#define luaC_checkGC(L) luaC_condGC(L,(void)0,(void)0)
#define luaC_condGC(L,pre,pos) { if (G(L)->GCdebt > 0) { pre; luaC_step(L); pos;}; condchangemem(L,pre,pos); }
#define luaC_objbarrier(L,p,o) ( (isblack(p) && iswhite(o)) ? luaC_barrier_(L,obj2gco(p),obj2gco(o)) : cast_void(0))
#define luaC_upvalbarrier(L,uv) ( (iscollectable((uv)->v) && !upisopen(uv)) ? luaC_upvalbarrier_(L,uv) : cast_void(0))
#define luaC_white(g) cast(lu_byte, (g)->currentwhite & WHITEBITS)
#define luaD_checkstack(L,n) luaD_checkstackaux(L,n,(void)0,(void)0)
#define luaD_checkstackaux(L,n,pre,pos) if (L->stack_last - L->top <= (n)) { pre; luaD_growstack(L, n); pos; } else { condmovestack(L,pre,pos); }
#define luaK_codeAsBx(fs,o,A,sBx) luaK_codeABx(fs,o,A,(sBx)+MAXARG_sBx)
#define luaK_jumpto(fs,t) luaK_patchlist(fs, luaK_jump(fs), t)
#define luaK_setmultret(fs,e) luaK_setreturns(fs, e, LUA_MULTRET)
#define luaL_addchar(B,c) ((void)((B)->n < (B)->size || luaL_prepbuffsize((B), 1)), ((B)->b[(B)->n++] = (c)))
#define luaL_addsize(B,s) ((B)->n += (s))
#define luaL_argcheck(L,cond,arg,extramsg) ((void)((cond) || luaL_argerror(L, (arg), (extramsg))))
#define luaL_checkstring(L,n) (luaL_checklstring(L, (n), NULL))
#define luaL_checkversion(L) luaL_checkversion_(L, LUA_VERSION_NUM, LUAL_NUMSIZES)
#define luaL_dofile(L,fn) (luaL_loadfile(L, fn) || lua_pcall(L, 0, LUA_MULTRET, 0))
#define luaL_dostring(L,s) (luaL_loadstring(L, s) || lua_pcall(L, 0, LUA_MULTRET, 0))
#define luaL_getmetatable(L,n) (lua_getfield(L, LUA_REGISTRYINDEX, (n)))
#define luaL_loadbuffer(L,s,sz,n) luaL_loadbufferx(L,s,sz,n,NULL)
#define luaL_loadfile(L,f) luaL_loadfilex(L,f,NULL)
#define luaL_newlib(L,l) (luaL_checkversion(L), luaL_newlibtable(L,l), luaL_setfuncs(L,l,0))
#define luaL_newlibtable(L,l) lua_createtable(L, 0, sizeof(l)/sizeof((l)[0]) - 1)
#define luaL_opt(L,f,n,d) (lua_isnoneornil(L,(n)) ? (d) : f(L,(n)))
#define luaL_optstring(L,n,d) (luaL_optlstring(L, (n), (d), NULL))
#define luaL_prepbuffer(B) luaL_prepbuffsize(B, LUAL_BUFFERSIZE)
#define luaL_typename(L,i) lua_typename(L, lua_type(L,(i)))
#define luaM_free(L,b) luaM_realloc_(L, (b), sizeof(*(b)), 0)
#define luaM_freearray(L,b,n) luaM_realloc_(L, (b), (n)*sizeof(*(b)), 0)
#define luaM_freemem(L,b,s) luaM_realloc_(L, (b), (s), 0)
#define luaM_growvector(L,v,nelems,size,t,limit,e) if ((nelems)+1 > (size)) ((v)=cast(t *, luaM_growaux_(L,v,&(size),sizeof(t),limit,e)))
#define luaM_malloc(L,s) luaM_realloc_(L, NULL, 0, (s))
#define luaM_new(L,t) cast(t *, luaM_malloc(L, sizeof(t)))
#define luaM_newobject(L,tag,s) luaM_realloc_(L, NULL, tag, (s))
#define luaM_newvector(L,n,t) cast(t *, luaM_reallocv(L, NULL, 0, n, sizeof(t)))
#define luaM_reallocv(L,b,on,n,e) (((sizeof(n) >= sizeof(size_t) && cast(size_t, (n)) + 1 > MAX_SIZET/(e)) ? luaM_toobig(L) : cast_void(0)) , luaM_realloc_(L, (b), (on)*(e), (n)*(e)))
#define luaM_reallocvchar(L,b,on,n) cast(char *, luaM_realloc_(L, (b), (on)*sizeof(char), (n)*sizeof(char)))
#define luaM_reallocvector(L,v,oldn,n,t) ((v)=cast(t *, luaM_reallocv(L, v, oldn, n, sizeof(t))))
#define luaO_nilobject (&luaO_nilobject_)
#define luaS_newliteral(L,s) (luaS_newlstr(L, "" s, (sizeof(s)/sizeof(char))-1))
#define luaU_print PrintFunction
#define luaV_fastget(L,t,k,slot,f) (!ttistable(t) ? (slot = NULL, 0) : (slot = f(hvalue(t), k), !ttisnil(slot)))
#define luaV_fastset(L,t,k,slot,f,v) (!ttistable(t) ? (slot = NULL, 0) : (slot = f(hvalue(t), k), ttisnil(slot) ? 0 : (luaC_barrierback(L, hvalue(t), v), setobj2t(L, cast(TValue *,slot), v), 1)))
#define luaV_gettable(L,t,k,v) { const TValue *slot; if (luaV_fastget(L,t,k,slot,luaH_get)) { setobj2s(L, v, slot); } else luaV_finishget(L,t,k,v,slot); }
#define luaV_rawequalobj(t1,t2) luaV_equalobj(NULL,t1,t2)
#define luaV_settable(L,t,k,v) { const TValue *slot; if (!luaV_fastset(L,t,k,slot,luaH_get,v)) luaV_finishset(L,t,k,v,slot); }
#define luaZ_buffer(buff) ((buff)->buffer)
#define luaZ_bufflen(buff) ((buff)->n)
#define luaZ_buffremove(buff,i) ((buff)->n -= (i))
#define luaZ_freebuffer(L,buff) luaZ_resizebuffer(L, buff, 0)
#define luaZ_initbuffer(L,buff) ((buff)->buffer = NULL, (buff)->buffsize = 0)
#define luaZ_resetbuffer(buff) ((buff)->n = 0)
#define luaZ_resizebuffer(L,buff,size) ((buff)->buffer = luaM_reallocvchar(L, (buff)->buffer, (buff)->buffsize, size), (buff)->buffsize = size)
#define luaZ_sizebuffer(buff) ((buff)->buffsize)
#define lua_assert(c) ((void)0)
#define lua_assert(x) ((void)0)
#define lua_call(L,n,r) lua_callk(L, (n), (r), 0, NULL)
#define lua_getextraspace(L) ((void *)((char *)(L) - LUA_EXTRASPACE))
#define lua_getlocaledecpoint() (localeconv()->decimal_point[0])
#define lua_h 
#define lua_insert(L,idx) lua_rotate(L, (idx), 1)
#define lua_integer2str(s,sz,n) l_sprintf((s), sz, LUA_INTEGER_FMT, (LUAI_UACINT)(n))
#define lua_isboolean(L,n) (lua_type(L, (n)) == LUA_TBOOLEAN)
#define lua_isfunction(L,n) (lua_type(L, (n)) == LUA_TFUNCTION)
#define lua_islightuserdata(L,n) (lua_type(L, (n)) == LUA_TLIGHTUSERDATA)
#define lua_isnil(L,n) (lua_type(L, (n)) == LUA_TNIL)
#define lua_isnone(L,n) (lua_type(L, (n)) == LUA_TNONE)
#define lua_isnoneornil(L,n) (lua_type(L, (n)) <= 0)
#define lua_istable(L,n) (lua_type(L, (n)) == LUA_TTABLE)
#define lua_isthread(L,n) (lua_type(L, (n)) == LUA_TTHREAD)
#define lua_lock(L) ((void) 0)
#define lua_longassert(c) ((c) ? (void)0 : lua_assert(0))
#define lua_longassert(c) ((void)0)
#define lua_newtable(L) lua_createtable(L, 0, 0)
#define lua_number2str(s,sz,n) l_sprintf((s), sz, LUA_NUMBER_FMT, (LUAI_UACNUMBER)(n))
#define lua_number2strx(L,b,sz,f,n) ((void)L, l_sprintf(b,sz,f,(LUAI_UACNUMBER)(n)))
#define lua_numbertointeger(n,p) ((n) >= (LUA_NUMBER)(LUA_MININTEGER) && (n) < -(LUA_NUMBER)(LUA_MININTEGER) && (*(p) = (LUA_INTEGER)(n), 1))
#define lua_pcall(L,n,r,f) lua_pcallk(L, (n), (r), (f), 0, NULL)
#define lua_pointer2str(buff,sz,p) l_sprintf(buff,sz,"%p",p)
#define lua_pop(L,n) lua_settop(L, -(n)-1)
#define lua_pushcfunction(L,f) lua_pushcclosure(L, (f), 0)
#define lua_pushglobaltable(L) ((void)lua_rawgeti(L, LUA_REGISTRYINDEX, LUA_RIDX_GLOBALS))
#define lua_pushliteral(L,s) lua_pushstring(L, "" s)
#define lua_register(L,n,f) (lua_pushcfunction(L, (f)), lua_setglobal(L, (n)))
#define lua_remove(L,idx) (lua_rotate(L, (idx), -1), lua_pop(L, 1))
#define lua_replace(L,idx) (lua_copy(L, -1, (idx)), lua_pop(L, 1))
#define lua_str2number(s,p) strtof((s), (p))
#define lua_strx2number(s,p) lua_str2number(s,p)
#define lua_tmpnam(b,e) { e = 1; }
#define lua_tointeger(L,i) lua_tointegerx(L,(i),NULL)
#define lua_tonumber(L,i) lua_tonumberx(L,(i),NULL)
#define lua_tostring(L,i) lua_tolstring(L, (i), NULL)
#define lua_unlock(L) ((void) 0)
#define lua_upvalueindex(i) (LUA_REGISTRYINDEX - (i))
#define lua_writeline() (lua_writestring("\n", 1), fflush(stdout))
#define lua_writestring(s,l) fwrite((s), sizeof(char), (l), stdout)
#define lua_writestring(s,l) printf("%s", s)
#define lua_writestringerror(s,l) lua_writestring(s,l)
#define lua_writestringerror(s,p) (fprintf(stderr, (s), (p)), fflush(stderr))
#define lua_yield(L,n) lua_yieldk(L, (n), 0, NULL)
#define luac_c 
#define luaconf_h 
#define luai_apicheck(l,e) lua_assert(e)
#define luai_jmpbuf jmp_buf
#define luai_makeseed() lua_random32()
#define luai_numadd(L,a,b) ((a)+(b))
#define luai_numdiv(L,a,b) ((a)/(b))
#define luai_numeq(a,b) ((a)==(b))
#define luai_numidiv(L,a,b) ((void)L, l_floor(luai_numdiv(L,a,b)))
#define luai_numisnan(a) (!luai_numeq((a), (a)))
#define luai_numle(a,b) ((a)<=(b))
#define luai_numlt(a,b) ((a)<(b))
#define luai_nummod(L,a,b,m) { (m) = l_mathop(fmod)(a,b); if ((m)*(b) < 0) (m) += (b); }
#define luai_nummul(L,a,b) ((a)*(b))
#define luai_numpow(L,a,b) ((void)L, l_mathop(pow)(a,b))
#define luai_numsub(L,a,b) ((a)-(b))
#define luai_numunm(L,a) (-(a))
#define luai_threadyield(L) {lua_unlock(L); lua_lock(L);}
#define luai_userstateclose(L) ((void)L)
#define luai_userstatefree(L,L1) ((void)L)
#define luai_userstateopen(L) ((void)L)
#define luai_userstateresume(L,n) ((void)L)
#define luai_userstatethread(L,L1) ((void)L)
#define luai_userstateyield(L,n) ((void)L)
#define luai_verifycode(L,b,f) 
#define lualib_h 
#define lundump_c 
#define lundump_h 
#define lutf8lib_c 
#define lvm_c 
#define lvm_h 
#define lwip_isdigit(c) isdigit((unsigned char)(c))
#define lwip_islower(c) islower((unsigned char)(c))
#define lwip_isspace(c) isspace((unsigned char)(c))
#define lwip_isupper(c) isupper((unsigned char)(c))
#define lwip_isxdigit(c) isxdigit((unsigned char)(c))
#define lwip_ntohl(x) lwip_htonl(x)
#define lwip_ntohs(x) lwip_htons(x)
#define lwip_poll_dec_sockets_used(fds,nfds) 
#define lwip_poll_inc_sockets_used(fds,nfds) 
#define lwip_select_dec_sockets_used(maxfdp1,used_sockets) 
#define lwip_select_inc_sockets_used(maxfdp1,readset,writeset,exceptset,used_sockets) 
#define lwip_socket_init() 
#define lwip_strerr(x) ""
#define lwip_tolower(c) tolower((unsigned char)(c))
#define lwip_toupper(c) toupper((unsigned char)(c))
#define lzio_c 
#define lzio_h 
#define makewhite(g,x) (x->marked = cast_byte((x->marked & maskcolors) | luaC_white(g)))
#define markobject(g,t) { if (iswhite(t)) reallymarkobject(g, obj2gco(t)); }
#define markobjectN(g,t) { if (t) markobject(g,t); }
#define markvalue(g,o) { checkconsistency(o); if (valiswhite(o)) reallymarkobject(g,gcvalue(o)); }
#define maskcolors (~(bitmask(BLACKBIT) | WHITEBITS))
#define math_errhandling (_MATH_ERRHANDLING_ERRNO | _MATH_ERRHANDLING_ERREXCEPT)
#define mavlink_ck_a(msg) *((msg)->len + (uint8_t *)_MAV_PAYLOAD_NON_CONST(msg))
#define mavlink_ck_b(msg) *(((msg)->len+(uint16_t)1) + (uint8_t *)_MAV_PAYLOAD_NON_CONST(msg))
#define mem_clib_calloc calloc
#define mem_clib_free free
#define mem_clib_malloc malloc
#define memrchr(s,c,n) replace_memrchr(s,c,n)
#define mib2_add_arp_entry(ni,ip) 
#define mib2_add_ip4(ni) 
#define mib2_add_route_ip4(dflt,ni) 
#define mib2_netif_added(ni) 
#define mib2_netif_removed(ni) 
#define mib2_remove_arp_entry(ni,ip) 
#define mib2_remove_ip4(ni) 
#define mib2_remove_route_ip4(dflt,ni) 
#define mib2_udp_bind(pcb) 
#define mib2_udp_unbind(pcb) 
#define mmcsdGetCardCapacity(ip) ((ip)->capacity)
#define modecmp(str,pat) (strcmp(str, pat) == 0 ? 1: 0)
#define mp_bundle_terminated() 
#define mp_exit_bundle() 
#define mpuConfigureRegion(region,addr,attribs) { MPU->RNR = ((uint32_t)region); MPU->RBAR = ((uint32_t)addr); MPU->RASR = ((uint32_t)attribs); }
#define mpuDisable() { SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; MPU->CTRL = 0; }
#define mpuEnable(ctrl) { MPU->CTRL = ((uint32_t)ctrl) | MPU_CTRL_ENABLE; SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; }
#define mpuSetRegionAddress(region,addr) { MPU->RNR = ((uint32_t)region); MPU->RBAR = ((uint32_t)addr); }
#define multAcc_32x32_keep32(a,x,y) a += (q31_t) (((q63_t) x * y) >> 32)
#define multAcc_32x32_keep32_R(a,x,y) a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32)
#define multSub_32x32_keep32(a,x,y) a -= (q31_t) (((q63_t) x * y) >> 32)
#define multSub_32x32_keep32_R(a,x,y) a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32)
#define mult_32x32_keep32(a,x,y) a = (q31_t) (((q63_t) x * y ) >> 32)
#define mult_32x32_keep32_R(a,x,y) a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32)
#define multilink_master 0
#define netbuf_copy(buf,dataptr,len) netbuf_copy_partial(buf, dataptr, len, 0)
#define netbuf_copy_partial(buf,dataptr,len,offset) pbuf_copy_partial((buf)->p, (dataptr), (len), (offset))
#define netbuf_fromaddr(buf) (&((buf)->addr))
#define netbuf_fromport(buf) ((buf)->port)
#define netbuf_len(buf) ((buf)->p->tot_len)
#define netbuf_set_fromaddr(buf,fromaddr) ip_addr_set(&((buf)->addr), fromaddr)
#define netbuf_take(buf,dataptr,len) pbuf_take((buf)->p, dataptr, len)
#define netconn_addr(c,i,p) netconn_getaddr(c,i,p,1)
#define netconn_clear_flags(conn,clr_flags) do { (conn)->flags = (u8_t)((conn)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)
#define netconn_get_callback_arg(conn) ((conn)->callback_arg.ptr)
#define netconn_get_recvbufsize(conn) ((conn)->recv_bufsize)
#define netconn_get_recvtimeout(conn) ((conn)->recv_timeout)
#define netconn_is_flag_set(conn,flag) (((conn)->flags & (flag)) != 0)
#define netconn_is_nonblocking(conn) (((conn)->flags & NETCONN_FLAG_NON_BLOCKING) != 0)
#define netconn_listen(conn) netconn_listen_with_backlog(conn, TCP_DEFAULT_LISTEN_BACKLOG)
#define netconn_new(t) netconn_new_with_proto_and_callback(t, 0, NULL)
#define netconn_new_with_callback(t,c) netconn_new_with_proto_and_callback(t, 0, c)
#define netconn_peer(c,i,p) netconn_getaddr(c,i,p,0)
#define netconn_recv_bufsize(conn) ((conn)->recv_bufsize)
#define netconn_set_callback_arg(conn,arg) do { (conn)->callback_arg.ptr = (arg); } while(0)
#define netconn_set_flags(conn,set_flags) do { (conn)->flags = (u8_t)((conn)->flags | (set_flags)); } while(0)
#define netconn_set_nonblocking(conn,val) do { if(val) { netconn_set_flags(conn, NETCONN_FLAG_NON_BLOCKING); } else { netconn_clear_flags(conn, NETCONN_FLAG_NON_BLOCKING); }} while(0)
#define netconn_set_recvbufsize(conn,recvbufsize) ((conn)->recv_bufsize = (recvbufsize))
#define netconn_set_recvtimeout(conn,timeout) ((conn)->recv_timeout = (timeout))
#define netconn_thread_cleanup() 
#define netconn_thread_init() 
#define netconn_type(conn) (conn->type)
#define netconn_write(conn,dataptr,size,apiflags) netconn_write_partly(conn, dataptr, size, apiflags, NULL)
#define netif_autoip_data(netif) ((struct autoip*)netif_get_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_AUTOIP))
#define netif_clear_flags(netif,clr_flags) do { (netif)->flags = (u8_t)((netif)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)
#define netif_dhcp_data(netif) ((struct dhcp*)netif_get_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP))
#define netif_get_client_data(netif,id) (netif)->client_data[(id)]
#define netif_get_igmp_mac_filter(netif) (((netif) != NULL) ? ((netif)->igmp_mac_filter) : NULL)
#define netif_get_index(netif) ((u8_t)((netif)->num + 1))
#define netif_igmp_data(netif) ((struct igmp_group *)netif_get_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_IGMP))
#define netif_index_to_num(index) ((index) - 1)
#define netif_ip4_addr(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->ip_addr)))
#define netif_ip4_gw(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->gw)))
#define netif_ip4_netmask(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->netmask)))
#define netif_ip4_proxyarp(netif) ((const ip_addr_t*)&((netif)->proxyarp_ip))
#define netif_ip_addr4(netif) ((const ip_addr_t*)&((netif)->ip_addr))
#define netif_ip_gw4(netif) ((const ip_addr_t*)&((netif)->gw))
#define netif_ip_netmask4(netif) ((const ip_addr_t*)&((netif)->netmask))
#define netif_is_flag_set(netif,flag) (((netif)->flags & (flag)) != 0)
#define netif_is_link_up(netif) (((netif)->flags & NETIF_FLAG_LINK_UP) ? (u8_t)1 : (u8_t)0)
#define netif_is_up(netif) (((netif)->flags & NETIF_FLAG_UP) ? (u8_t)1 : (u8_t)0)
#define netif_set_client_data(netif,id,data) netif_get_client_data(netif, id) = (data)
#define netif_set_flags(netif,set_flags) do { (netif)->flags = (u8_t)((netif)->flags | (set_flags)); } while(0)
#define netif_set_igmp_mac_filter(netif,function) do { if((netif) != NULL) { (netif)->igmp_mac_filter = function; }}while(0)
#define netifapi_autoip_start(n) netifapi_netif_common(n, NULL, autoip_start)
#define netifapi_autoip_stop(n) netifapi_netif_common(n, NULL, autoip_stop)
#define netifapi_dhcp_inform(n) netifapi_netif_common(n, dhcp_inform, NULL)
#define netifapi_dhcp_release(n) netifapi_netif_common(n, NULL, dhcp_release)
#define netifapi_dhcp_release_and_stop(n) netifapi_netif_common(n, dhcp_release_and_stop, NULL)
#define netifapi_dhcp_renew(n) netifapi_netif_common(n, NULL, dhcp_renew)
#define netifapi_dhcp_start(n) netifapi_netif_common(n, NULL, dhcp_start)
#define netifapi_dhcp_stop(n) netifapi_netif_common(n, dhcp_stop, NULL)
#define netifapi_netif_remove(n) netifapi_netif_common(n, netif_remove, NULL)
#define netifapi_netif_set_default(n) netifapi_netif_common(n, netif_set_default, NULL)
#define netifapi_netif_set_down(n) netifapi_netif_common(n, netif_set_down, NULL)
#define netifapi_netif_set_link_down(n) netifapi_netif_common(n, netif_set_link_down, NULL)
#define netifapi_netif_set_link_up(n) netifapi_netif_common(n, netif_set_link_up, NULL)
#define netifapi_netif_set_up(n) netifapi_netif_common(n, netif_set_up, NULL)
#define new_localvarliteral(ls,v) new_localvarliteral_(ls, "" v, (sizeof(v)/sizeof(char))-1)
#define next(ls) (ls->current = zgetc(ls->z))
#define next_ci(L) (L->ci = (L->ci->next ? L->ci->next : luaE_extendCI(L)))
#define noLuaClosure(f) ((f) == NULL || (f)->c.tt == LUA_TCCL)
#define novariant(x) ((x) & 0x0F)
#define ntohl(x) lwip_ntohl(x)
#define ntohs(x) lwip_ntohs(x)
#define nvalue(o) check_exp(ttisnumber(o), (ttisinteger(o) ? cast_num(ivalue(o)) : fltvalue(o)))
#define obj2gco(v) check_exp(novariant((v)->tt) < LUA_TDEADKEY, (&(cast_u(v)->gc)))
#define objGetInstance(type,ip) (type)(((size_t)(ip)) - (ip)->vmt->instance_offset)
#define obqIsEmptyI(obqp) ((bool)(((obqp)->bwrptr == (obqp)->brdptr) && ((obqp)->bcounter != 0U)))
#define obqIsFullI(obqp) ((bool)(bqSpaceI(obqp) == 0U))
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define opmode(t,a,b,c,m) (((t)<<7) | ((a)<<6) | ((b)<<4) | ((c)<<2) | (m))
#define oqGetEmptyI(oqp) qSpaceI(oqp)
#define oqGetFullI(oqp) (qSizeX(oqp) - qSpaceI(oqp))
#define oqIsEmptyI(oqp) ((bool)(((oqp)->q_wrptr == (oqp)->q_rdptr) && ((oqp)->q_counter != 0U)))
#define oqIsFullI(oqp) ((bool)(qSpaceI(oqp) == 0U))
#define oqPut(oqp,b) oqPutTimeout(oqp, b, TIME_INFINITE)
#define osalDbgAssert(c,remark) chDbgAssert(c, remark)
#define osalDbgCheck(c) chDbgCheck(c)
#define osalDbgCheckClassI() chDbgCheckClassI()
#define osalDbgCheckClassS() chDbgCheckClassS()
#define osalThreadSleepMicroseconds(usecs) osalThreadSleep(OSAL_US2I(usecs))
#define osalThreadSleepMilliseconds(msecs) osalThreadSleep(OSAL_MS2I(msecs))
#define osalThreadSleepSeconds(secs) osalThreadSleep(OSAL_S2I(secs))
#define otherwhite(g) ((g)->currentwhite ^ WHITEBITS)
#define palClearLine(line) palClearPad(PAL_PORT(line), PAL_PAD(line))
#define palClearPad(port,pad) palClearPort(port, PAL_PORT_BIT(pad))
#define palClearPort(port,bits) pal_lld_clearport(port, bits)
#define palDisableLineEvent(line) do { osalSysLock(); palDisableLineEventI(line); osalSysUnlock(); } while (false)
#define palDisableLineEventI(line) palDisablePadEventI(PAL_PORT(line), PAL_PAD(line))
#define palDisablePadEvent(port,pad) do { osalSysLock(); palDisablePadEventI(port, pad); osalSysUnlock(); } while (false)
#define palDisablePadEventI(port,pad) pal_lld_disablepadevent(port, pad)
#define palEnableLineEvent(line,mode) do { osalSysLock(); palEnableLineEventI(line, mode); osalSysUnlock(); } while (false)
#define palEnableLineEventI(line,mode) palEnablePadEventI(PAL_PORT(line), PAL_PAD(line), mode)
#define palEnablePadEvent(port,pad,mode) do { osalSysLock(); palEnablePadEventI(port, pad, mode); osalSysUnlock(); } while (false)
#define palEnablePadEventI(port,pad,mode) pal_lld_enablepadevent(port, pad, mode)
#define palInit() pal_lld_init()
#define palIsLineEventEnabledX(line) pal_lld_ispadeventenabled(PAL_PORT(line), PAL_PAD(line))
#define palIsPadEventEnabledX(port,pad) pal_lld_ispadeventenabled(port, pad)
#define palReadGroup(port,mask,offset) ((palReadPort(port) >> (offset)) & (mask))
#define palReadGroupLatch(port,mask,offset) ((palReadLatch(port) >> (offset)) & (mask))
#define palReadLatch(port) pal_lld_readlatch(port)
#define palReadLine(line) palReadPad(PAL_PORT(line), PAL_PAD(line))
#define palReadPad(port,pad) ((palReadPort(port) >> (pad)) & 1U)
#define palReadPort(port) pal_lld_readport(port)
#define palSetGroupMode(port,mask,offset,mode) pal_lld_setgroupmode(port, mask, offset, mode)
#define palSetLine(line) palSetPad(PAL_PORT(line), PAL_PAD(line))
#define palSetLineCallback(line,cb,arg) do { osalSysLock(); palSetLineCallbackI(line, cb, arg); osalSysUnlock(); } while (false)
#define palSetLineMode(line,mode) palSetPadMode(PAL_PORT(line), PAL_PAD(line), mode)
#define palSetPad(port,pad) palSetPort(port, PAL_PORT_BIT(pad))
#define palSetPadCallback(port,pad,cb,arg) do { osalSysLock(); palSetPadCallbackI(port, pad, cb, arg); osalSysUnlock(); } while (false)
#define palSetPadMode(port,pad,mode) palSetGroupMode(port, PAL_PORT_BIT(pad), 0U, mode)
#define palSetPort(port,bits) pal_lld_setport(port, bits)
#define palToggleLine(line) palTogglePad(PAL_PORT(line), PAL_PAD(line))
#define palTogglePad(port,pad) palTogglePort(port, PAL_PORT_BIT(pad))
#define palTogglePort(port,bits) palWritePort(port, palReadLatch(port) ^ (bits))
#define palWriteGroup(port,mask,offset,bits) pal_lld_writegroup(port, mask, offset, bits)
#define palWriteLine(line,bit) palWritePad(PAL_PORT(line), PAL_PAD(line), bit)
#define palWritePad(port,pad,bit) pal_lld_writepad(port, pad, bit)
#define palWritePort(port,bits) pal_lld_writeport(port, bits)
#define pal_lld_clearport(port,bits) ((port)->BSRR.H.clear = (uint16_t)(bits))
#define pal_lld_disablepadevent(port,pad) _pal_lld_disablepadevent(port, pad)
#define pal_lld_enablepadevent(port,pad,mode) _pal_lld_enablepadevent(port, pad, mode)
#define pal_lld_get_line_event(line) &_pal_events[PAL_PAD(line)]
#define pal_lld_get_pad_event(port,pad) &_pal_events[pad]; (void)(port)
#define pal_lld_init() _pal_lld_init()
#define pal_lld_ispadeventenabled(port,pad) (bool)((EXTI->IMR1 & (1U << (uint32_t)pad)) != 0U)
#define pal_lld_readlatch(port) ((ioportmask_t)((port)->ODR))
#define pal_lld_readport(port) ((ioportmask_t)((port)->IDR))
#define pal_lld_setgroupmode(port,mask,offset,mode) _pal_lld_setgroupmode(port, mask << offset, mode)
#define pal_lld_setport(port,bits) ((port)->BSRR.H.set = (uint16_t)(bits))
#define pal_lld_writegroup(port,mask,offset,bits) { uint32_t w = ((~(uint32_t)(bits) & (uint32_t)(mask)) << (16U + (offset))) | ((uint32_t)(bits) & (uint32_t)(mask)) << (offset); (port)->BSRR.W = w; }
#define pal_lld_writepad(port,pad,bit) pal_lld_writegroup(port, 1, pad, bit)
#define pal_lld_writeport(port,bits) ((port)->ODR = (uint32_t)(bits))
#define pbuf_get_allocsrc(p) ((p)->type_internal & PBUF_TYPE_ALLOC_SRC_MASK)
#define pbuf_init() 
#define pbuf_match_allocsrc(p,type) (pbuf_get_allocsrc(p) == ((type) & PBUF_TYPE_ALLOC_SRC_MASK))
#define pbuf_match_type(p,type) pbuf_match_allocsrc(p, type)
#define pcRel(pc,p) (cast(int, (pc) - (p)->code) - 1)
#define pcb_tci_init(pcb) 
#define physadr physadr_t
#define point2uint(p) ((unsigned int)((size_t)(p) & UINT_MAX))
#define port_switch(ntp,otp) do { struct port_intctx *r13 = (struct port_intctx *)__get_PSP(); if ((stkalign_t *)(void *)(r13 - 1) < (otp)->wabase) { CH_CFG_STACK_OVERFLOW_HOOK(otp); } __port_switch(ntp, otp); } while (false)
#define powF(x,y) pow(x,y)
#define power3(x) ((x) * (x) * (x))
#define ppp_dbglog(x) do { if (LWIP_DEBUG_ENABLED(LOG_DEBUG)) { ppp_dbglog_impl x; }} while(0)
#define ppp_error(x) do { if (LWIP_DEBUG_ENABLED(LOG_ERR)) { ppp_error_impl x; }} while(0)
#define ppp_fatal(x) do { if (LWIP_DEBUG_ENABLED(LOG_CRITICAL)) { ppp_fatal_impl x; }} while(0)
#define ppp_info(x) do { if (LWIP_DEBUG_ENABLED(LOG_INFO)) { ppp_info_impl x; }} while(0)
#define ppp_netif(ppp) (ppp->netif)
#define ppp_notice(x) do { if (LWIP_DEBUG_ENABLED(LOG_NOTICE)) { ppp_notice_impl x; }} while(0)
#define ppp_set_asyncmap(ppp,intval) (ppp->lcp_wantoptions.asyncmap = intval)
#define ppp_set_default(ppp) netif_set_default(ppp->netif)
#define ppp_set_ipcp_hisaddr(ppp,addr) (ppp->ipcp_wantoptions.hisaddr = ip4_addr_get_u32(addr))
#define ppp_set_ipcp_ouraddr(ppp,addr) do { ppp->ipcp_wantoptions.ouraddr = ip4_addr_get_u32(addr); ppp->ask_for_local = ppp->ipcp_wantoptions.ouraddr != 0; } while(0)
#define ppp_set_listen_time(ppp,intval) (ppp->settings.listen_time = intval)
#define ppp_set_neg_accomp(ppp,boolval) (ppp->lcp_wantoptions.neg_accompression = ppp->lcp_allowoptions.neg_accompression = boolval)
#define ppp_set_neg_asyncmap(ppp,boolval) (ppp->lcp_wantoptions.neg_asyncmap = ppp->lcp_allowoptions.neg_asyncmap = boolval)
#define ppp_set_neg_pcomp(ppp,boolval) (ppp->lcp_wantoptions.neg_pcompression = ppp->lcp_allowoptions.neg_pcompression = boolval)
#define ppp_set_netif_linkcallback(ppp,link_cb) netif_set_link_callback(ppp->netif, link_cb);
#define ppp_set_netif_statuscallback(ppp,status_cb) netif_set_status_callback(ppp->netif, status_cb);
#define ppp_set_passive(ppp,boolval) (ppp->lcp_wantoptions.passive = boolval)
#define ppp_set_silent(ppp,boolval) (ppp->lcp_wantoptions.silent = boolval)
#define ppp_warn(x) do { if (LWIP_DEBUG_ENABLED(LOG_WARNING)) { ppp_warn_impl x; }} while(0)
#define psGetStorageSize(ip) (ip)->vmt->getsize(ip)
#define psRead(ip,offset,n,rp) (ip)->vmt->read(ip, offset, n, rp)
#define psWrite(ip,offset,n,wp) (ip)->vmt->write(ip, offset, n, wp)
#define putwc_unlocked(wc,fp) fputwc_unlocked((wc), (fp))
#define putwchar_unlocked(wc) fputwc_unlocked((wc), _REENT->_stdout)
#define pvalue(o) check_exp(ttislightuserdata(o), val_(o).p)
#define pwmChangePeriodI(pwmp,value) { (pwmp)->period = (value); pwm_lld_change_period(pwmp, value); }
#define pwmDisableChannelI(pwmp,channel) do { (pwmp)->enabled &= ~((pwmchnmsk_t)1U << (pwmchnmsk_t)(channel)); pwm_lld_disable_channel(pwmp, channel); } while (false)
#define pwmDisableChannelNotificationI(pwmp,channel) pwm_lld_disable_channel_notification(pwmp, channel)
#define pwmDisablePeriodicNotificationI(pwmp) pwm_lld_disable_periodic_notification(pwmp)
#define pwmEnableChannelI(pwmp,channel,width) do { (pwmp)->enabled |= ((pwmchnmsk_t)1U << (pwmchnmsk_t)(channel)); pwm_lld_enable_channel(pwmp, channel, width); } while (false)
#define pwmEnableChannelNotificationI(pwmp,channel) pwm_lld_enable_channel_notification(pwmp, channel)
#define pwmEnablePeriodicNotificationI(pwmp) pwm_lld_enable_periodic_notification(pwmp)
#define pwmIsChannelEnabledI(pwmp,channel) (((pwmp)->enabled & ((pwmchnmsk_t)1U << (pwmchnmsk_t)(channel))) != 0U)
#define pwm_lld_change_period(pwmp,period) ((pwmp)->tim->ARR = ((period) - 1))
#define qGetLink(qp) ((qp)->q_link)
#define qSetLink(qp,lk) ((qp)->q_link = lk)
#define qSizeX(qp) ((size_t)((qp)->q_top - (qp)->q_buffer))
#define qSpaceI(qp) ((qp)->q_counter)
#define quad quad_t
#define rccDisableADC1() rccDisableAPB2(RCC_APB2ENR_ADC1EN)
#define rccDisableADC2() rccDisableAPB2(RCC_APB2ENR_ADC2EN)
#define rccDisableADC3() rccDisableAPB2(RCC_APB2ENR_ADC3EN)
#define rccDisableAHB1(mask) { RCC->AHB1ENR &= ~(mask); RCC->AHB1LPENR &= ~(mask); (void)RCC->AHB1LPENR; }
#define rccDisableAHB2(mask) { RCC->AHB2ENR &= ~(mask); RCC->AHB2LPENR &= ~(mask); (void)RCC->AHB2LPENR; }
#define rccDisableAHB3(mask) { RCC->AHB3ENR &= ~(mask); RCC->AHB3LPENR &= ~(mask); (void)RCC->AHB3LPENR; }
#define rccDisableAPB1(mask) { RCC->APB1ENR &= ~(mask); RCC->APB1LPENR &= ~(mask); (void)RCC->APB1LPENR; }
#define rccDisableAPB2(mask) { RCC->APB2ENR &= ~(mask); RCC->APB2LPENR &= ~(mask); (void)RCC->APB2LPENR; }
#define rccDisableBKPSRAM() rccDisableAHB1(RCC_AHB1ENR_BKPSRAMEN)
#define rccDisableCAN1() rccDisableAPB1(RCC_APB1ENR_CAN1EN)
#define rccDisableCAN2() rccDisableAPB1(RCC_APB1ENR_CAN2EN)
#define rccDisableCAN3() rccDisableAPB1(RCC_APB1ENR_CAN3EN)
#define rccDisableCRC() rccDisableAHB1(RCC_AHB1ENR_CRCEN)
#define rccDisableCRYP() rccDisableAHB2(RCC_AHB2ENR_CRYPEN)
#define rccDisableDAC1() rccDisableAPB1(RCC_APB1ENR_DACEN)
#define rccDisableDMA1() rccDisableAHB1(RCC_AHB1ENR_DMA1EN)
#define rccDisableDMA2() rccDisableAHB1(RCC_AHB1ENR_DMA2EN)
#define rccDisableDMA2D() rccDisableAHB1(RCC_AHB1ENR_DMA2DEN)
#define rccDisableETH() rccDisableAHB1(RCC_AHB1ENR_ETHMACEN | RCC_AHB1ENR_ETHMACTXEN | RCC_AHB1ENR_ETHMACRXEN)
#define rccDisableFSMC() rccDisableAHB3(RCC_AHB3ENR_FMCEN)
#define rccDisableHASH() rccDisableAHB2(RCC_AHB2ENR_HASHEN)
#define rccDisableI2C1() rccDisableAPB1(RCC_APB1ENR_I2C1EN)
#define rccDisableI2C2() rccDisableAPB1(RCC_APB1ENR_I2C2EN)
#define rccDisableI2C3() rccDisableAPB1(RCC_APB1ENR_I2C3EN)
#define rccDisableI2C4() rccDisableAPB1(RCC_APB1ENR_I2C4EN)
#define rccDisableLTDC() rccDisableAPB2(RCC_APB2ENR_LTDCEN)
#define rccDisableOTG_FS() rccDisableAHB2(RCC_AHB2ENR_OTGFSEN)
#define rccDisableOTG_HS() rccDisableAHB1(RCC_AHB1ENR_OTGHSEN)
#define rccDisableOTG_HSULPI() rccDisableAHB1(RCC_AHB1ENR_OTGHSULPIEN)
#define rccDisablePWRInterface() rccDisableAPB1(RCC_APB1ENR_PWREN)
#define rccDisableQUADSPI1() rccDisableAHB3(RCC_AHB3ENR_QSPIEN)
#define rccDisableRNG() rccDisableAHB2(RCC_AHB2ENR_RNGEN)
#define rccDisableSDMMC1() rccDisableAPB2(RCC_APB2ENR_SDMMC1EN)
#define rccDisableSDMMC2() rccDisableAPB2(RCC_APB2ENR_SDMMC2EN)
#define rccDisableSPI1() rccDisableAPB2(RCC_APB2ENR_SPI1EN)
#define rccDisableSPI2() rccDisableAPB1(RCC_APB1ENR_SPI2EN)
#define rccDisableSPI3() rccDisableAPB1(RCC_APB1ENR_SPI3EN)
#define rccDisableSPI4() rccDisableAPB2(RCC_APB2ENR_SPI4EN)
#define rccDisableSPI5() rccDisableAPB2(RCC_APB2ENR_SPI5EN)
#define rccDisableSPI6() rccDisableAPB2(RCC_APB2ENR_SPI6EN)
#define rccDisableTIM1() rccDisableAPB2(RCC_APB2ENR_TIM1EN)
#define rccDisableTIM10() rccDisableAPB2(RCC_APB2ENR_TIM10EN)
#define rccDisableTIM11() rccDisableAPB2(RCC_APB2ENR_TIM11EN)
#define rccDisableTIM12() rccDisableAPB1(RCC_APB1ENR_TIM12EN)
#define rccDisableTIM13() rccDisableAPB1(RCC_APB1ENR_TIM13EN)
#define rccDisableTIM14() rccDisableAPB1(RCC_APB1ENR_TIM14EN)
#define rccDisableTIM2() rccDisableAPB1(RCC_APB1ENR_TIM2EN)
#define rccDisableTIM3() rccDisableAPB1(RCC_APB1ENR_TIM3EN)
#define rccDisableTIM4() rccDisableAPB1(RCC_APB1ENR_TIM4EN)
#define rccDisableTIM5() rccDisableAPB1(RCC_APB1ENR_TIM5EN)
#define rccDisableTIM6() rccDisableAPB1(RCC_APB1ENR_TIM6EN)
#define rccDisableTIM7() rccDisableAPB1(RCC_APB1ENR_TIM7EN)
#define rccDisableTIM8() rccDisableAPB2(RCC_APB2ENR_TIM8EN)
#define rccDisableTIM9() rccDisableAPB2(RCC_APB2ENR_TIM9EN)
#define rccDisableUART4() rccDisableAPB1(RCC_APB1ENR_UART4EN)
#define rccDisableUART5() rccDisableAPB1(RCC_APB1ENR_UART5EN)
#define rccDisableUART7() rccDisableAPB1(RCC_APB1ENR_UART7EN)
#define rccDisableUART8() rccDisableAPB1(RCC_APB1ENR_UART8EN)
#define rccDisableUSART1() rccDisableAPB2(RCC_APB2ENR_USART1EN)
#define rccDisableUSART2() rccDisableAPB1(RCC_APB1ENR_USART2EN)
#define rccDisableUSART3() rccDisableAPB1(RCC_APB1ENR_USART3EN)
#define rccDisableUSART6() rccDisableAPB2(RCC_APB2ENR_USART6EN)
#define rccEnableADC1(lp) rccEnableAPB2(RCC_APB2ENR_ADC1EN, lp)
#define rccEnableADC2(lp) rccEnableAPB2(RCC_APB2ENR_ADC2EN, lp)
#define rccEnableADC3(lp) rccEnableAPB2(RCC_APB2ENR_ADC3EN, lp)
#define rccEnableAHB1(mask,lp) { RCC->AHB1ENR |= (mask); if (lp) RCC->AHB1LPENR |= (mask); else RCC->AHB1LPENR &= ~(mask); (void)RCC->AHB1LPENR; }
#define rccEnableAHB2(mask,lp) { RCC->AHB2ENR |= (mask); if (lp) RCC->AHB2LPENR |= (mask); else RCC->AHB2LPENR &= ~(mask); (void)RCC->AHB2LPENR; }
#define rccEnableAHB3(mask,lp) { RCC->AHB3ENR |= (mask); if (lp) RCC->AHB3LPENR |= (mask); else RCC->AHB3LPENR &= ~(mask); (void)RCC->AHB3LPENR; }
#define rccEnableAPB1(mask,lp) { RCC->APB1ENR |= (mask); if (lp) RCC->APB1LPENR |= (mask); else RCC->APB1LPENR &= ~(mask); (void)RCC->APB1LPENR; }
#define rccEnableAPB2(mask,lp) { RCC->APB2ENR |= (mask); if (lp) RCC->APB2LPENR |= (mask); else RCC->APB2LPENR &= ~(mask); (void)RCC->APB2LPENR; }
#define rccEnableBKPSRAM(lp) rccEnableAHB1(RCC_AHB1ENR_BKPSRAMEN, lp)
#define rccEnableCAN1(lp) rccEnableAPB1(RCC_APB1ENR_CAN1EN, lp)
#define rccEnableCAN2(lp) rccEnableAPB1(RCC_APB1ENR_CAN2EN, lp)
#define rccEnableCAN3(lp) rccEnableAPB1(RCC_APB1ENR_CAN3EN, lp)
#define rccEnableCRC(lp) rccEnableAHB1(RCC_AHB1ENR_CRCEN, lp)
#define rccEnableCRYP(lp) rccEnableAHB2(RCC_AHB2ENR_CRYPEN, lp)
#define rccEnableDAC1(lp) rccEnableAPB1(RCC_APB1ENR_DACEN, lp)
#define rccEnableDMA1(lp) rccEnableAHB1(RCC_AHB1ENR_DMA1EN, lp)
#define rccEnableDMA2(lp) rccEnableAHB1(RCC_AHB1ENR_DMA2EN, lp)
#define rccEnableDMA2D(lp) rccEnableAHB1(RCC_AHB1ENR_DMA2DEN, lp)
#define rccEnableETH(lp) rccEnableAHB1(RCC_AHB1ENR_ETHMACEN | RCC_AHB1ENR_ETHMACTXEN | RCC_AHB1ENR_ETHMACRXEN, lp)
#define rccEnableFSMC(lp) rccEnableAHB3(RCC_AHB3ENR_FMCEN, lp)
#define rccEnableHASH(lp) rccEnableAHB2(RCC_AHB2ENR_HASHEN, lp)
#define rccEnableI2C1(lp) rccEnableAPB1(RCC_APB1ENR_I2C1EN, lp)
#define rccEnableI2C2(lp) rccEnableAPB1(RCC_APB1ENR_I2C2EN, lp)
#define rccEnableI2C3(lp) rccEnableAPB1(RCC_APB1ENR_I2C3EN, lp)
#define rccEnableI2C4(lp) rccEnableAPB1(RCC_APB1ENR_I2C4EN, lp)
#define rccEnableLTDC(lp) rccEnableAPB2(RCC_APB2ENR_LTDCEN, lp)
#define rccEnableOTG_FS(lp) rccEnableAHB2(RCC_AHB2ENR_OTGFSEN, lp)
#define rccEnableOTG_HS(lp) rccEnableAHB1(RCC_AHB1ENR_OTGHSEN, lp)
#define rccEnableOTG_HSULPI(lp) rccEnableAHB1(RCC_AHB1ENR_OTGHSULPIEN, lp)
#define rccEnablePWRInterface(lp) rccEnableAPB1(RCC_APB1ENR_PWREN, lp)
#define rccEnableQUADSPI1(lp) rccEnableAHB3(RCC_AHB3ENR_QSPIEN, lp)
#define rccEnableRNG(lp) rccEnableAHB2(RCC_AHB2ENR_RNGEN, lp)
#define rccEnableSDMMC1(lp) rccEnableAPB2(RCC_APB2ENR_SDMMC1EN, lp)
#define rccEnableSDMMC2(lp) rccEnableAPB2(RCC_APB2ENR_SDMMC2EN, lp)
#define rccEnableSPI1(lp) rccEnableAPB2(RCC_APB2ENR_SPI1EN, lp)
#define rccEnableSPI2(lp) rccEnableAPB1(RCC_APB1ENR_SPI2EN, lp)
#define rccEnableSPI3(lp) rccEnableAPB1(RCC_APB1ENR_SPI3EN, lp)
#define rccEnableSPI4(lp) rccEnableAPB2(RCC_APB2ENR_SPI4EN, lp)
#define rccEnableSPI5(lp) rccEnableAPB2(RCC_APB2ENR_SPI5EN, lp)
#define rccEnableSPI6(lp) rccEnableAPB2(RCC_APB2ENR_SPI6EN, lp)
#define rccEnableTIM1(lp) rccEnableAPB2(RCC_APB2ENR_TIM1EN, lp)
#define rccEnableTIM10(lp) rccEnableAPB2(RCC_APB2ENR_TIM10EN, lp)
#define rccEnableTIM11(lp) rccEnableAPB2(RCC_APB2ENR_TIM11EN, lp)
#define rccEnableTIM12(lp) rccEnableAPB1(RCC_APB1ENR_TIM12EN, lp)
#define rccEnableTIM13(lp) rccEnableAPB1(RCC_APB1ENR_TIM13EN, lp)
#define rccEnableTIM14(lp) rccEnableAPB1(RCC_APB1ENR_TIM14EN, lp)
#define rccEnableTIM2(lp) rccEnableAPB1(RCC_APB1ENR_TIM2EN, lp)
#define rccEnableTIM3(lp) rccEnableAPB1(RCC_APB1ENR_TIM3EN, lp)
#define rccEnableTIM4(lp) rccEnableAPB1(RCC_APB1ENR_TIM4EN, lp)
#define rccEnableTIM5(lp) rccEnableAPB1(RCC_APB1ENR_TIM5EN, lp)
#define rccEnableTIM6(lp) rccEnableAPB1(RCC_APB1ENR_TIM6EN, lp)
#define rccEnableTIM7(lp) rccEnableAPB1(RCC_APB1ENR_TIM7EN, lp)
#define rccEnableTIM8(lp) rccEnableAPB2(RCC_APB2ENR_TIM8EN, lp)
#define rccEnableTIM9(lp) rccEnableAPB2(RCC_APB2ENR_TIM9EN, lp)
#define rccEnableUART4(lp) rccEnableAPB1(RCC_APB1ENR_UART4EN, lp)
#define rccEnableUART5(lp) rccEnableAPB1(RCC_APB1ENR_UART5EN, lp)
#define rccEnableUART7(lp) rccEnableAPB1(RCC_APB1ENR_UART7EN, lp)
#define rccEnableUART8(lp) rccEnableAPB1(RCC_APB1ENR_UART8EN, lp)
#define rccEnableUSART1(lp) rccEnableAPB2(RCC_APB2ENR_USART1EN, lp)
#define rccEnableUSART2(lp) rccEnableAPB1(RCC_APB1ENR_USART2EN, lp)
#define rccEnableUSART3(lp) rccEnableAPB1(RCC_APB1ENR_USART3EN, lp)
#define rccEnableUSART6(lp) rccEnableAPB2(RCC_APB2ENR_USART6EN, lp)
#define rccResetADC() rccResetAPB2(RCC_APB2RSTR_ADCRST)
#define rccResetAHB1(mask) { RCC->AHB1RSTR |= (mask); RCC->AHB1RSTR &= ~(mask); (void)RCC->AHB1RSTR; }
#define rccResetAHB2(mask) { RCC->AHB2RSTR |= (mask); RCC->AHB2RSTR &= ~(mask); (void)RCC->AHB2RSTR; }
#define rccResetAHB3(mask) { RCC->AHB3RSTR |= (mask); RCC->AHB3RSTR &= ~(mask); (void)RCC->AHB3RSTR; }
#define rccResetAPB1(mask) { RCC->APB1RSTR |= (mask); RCC->APB1RSTR &= ~(mask); (void)RCC->APB1RSTR; }
#define rccResetAPB2(mask) { RCC->APB2RSTR |= (mask); RCC->APB2RSTR &= ~(mask); (void)RCC->APB2RSTR; }
#define rccResetCAN1() rccResetAPB1(RCC_APB1RSTR_CAN1RST)
#define rccResetCAN2() rccResetAPB1(RCC_APB1RSTR_CAN2RST)
#define rccResetCAN3() rccResetAPB1(RCC_APB1RSTR_CAN3RST)
#define rccResetCRC() rccResetAHB1(RCC_AHB1RSTR_CRCRST)
#define rccResetCRYP() rccResetAHB2(RCC_AHB2RSTR_CRYPRST)
#define rccResetDAC1() rccResetAPB1(RCC_APB1RSTR_DACRST)
#define rccResetDMA1() rccResetAHB1(RCC_AHB1RSTR_DMA1RST)
#define rccResetDMA2() rccResetAHB1(RCC_AHB1RSTR_DMA2RST)
#define rccResetDMA2D() rccResetAHB1(RCC_AHB1RSTR_DMA2DRST)
#define rccResetETH() rccResetAHB1(RCC_AHB1RSTR_ETHMACRST)
#define rccResetFSMC() rccResetAHB3(RCC_AHB3RSTR_FMCRST)
#define rccResetHASH() rccResetAHB2(RCC_AHB2RSTR_HASHRST)
#define rccResetI2C1() rccResetAPB1(RCC_APB1RSTR_I2C1RST)
#define rccResetI2C2() rccResetAPB1(RCC_APB1RSTR_I2C2RST)
#define rccResetI2C3() rccResetAPB1(RCC_APB1RSTR_I2C3RST)
#define rccResetI2C4() rccResetAPB1(RCC_APB1RSTR_I2C4RST)
#define rccResetLTDC() rccResetAPB2(RCC_APB2RSTR_LTDCRST)
#define rccResetOTG_FS() rccResetAHB2(RCC_AHB2RSTR_OTGFSRST)
#define rccResetOTG_HS() rccResetAHB1(RCC_AHB1RSTR_OTGHRST)
#define rccResetPWRInterface() rccResetAPB1(RCC_APB1RSTR_PWRRST)
#define rccResetQUADSPI1() rccResetAHB3(RCC_AHB3RSTR_QSPIRST)
#define rccResetRNG() rccResetAHB2(RCC_AHB2RSTR_RNGRST)
#define rccResetSDMMC1() rccResetAPB2(RCC_APB2RSTR_SDMMC1RST)
#define rccResetSDMMC2() rccResetAPB2(RCC_APB2RSTR_SDMMC2RST)
#define rccResetSPI1() rccResetAPB2(RCC_APB2RSTR_SPI1RST)
#define rccResetSPI2() rccResetAPB1(RCC_APB1RSTR_SPI2RST)
#define rccResetSPI3() rccResetAPB1(RCC_APB1RSTR_SPI3RST)
#define rccResetSPI4() rccResetAPB2(RCC_APB2RSTR_SPI4RST)
#define rccResetSPI5() rccResetAPB2(RCC_APB2RSTR_SPI5RST)
#define rccResetSPI6() rccResetAPB2(RCC_APB2RSTR_SPI6RST)
#define rccResetTIM1() rccResetAPB2(RCC_APB2RSTR_TIM1RST)
#define rccResetTIM10() rccResetAPB2(RCC_APB2RSTR_TIM10RST)
#define rccResetTIM11() rccResetAPB2(RCC_APB2RSTR_TIM11RST)
#define rccResetTIM12() rccResetAPB1(RCC_APB1RSTR_TIM12RST)
#define rccResetTIM13() rccResetAPB1(RCC_APB1RSTR_TIM13RST)
#define rccResetTIM14() rccResetAPB1(RCC_APB1RSTR_TIM14RST)
#define rccResetTIM2() rccResetAPB1(RCC_APB1RSTR_TIM2RST)
#define rccResetTIM3() rccResetAPB1(RCC_APB1RSTR_TIM3RST)
#define rccResetTIM4() rccResetAPB1(RCC_APB1RSTR_TIM4RST)
#define rccResetTIM5() rccResetAPB1(RCC_APB1RSTR_TIM5RST)
#define rccResetTIM6() rccResetAPB1(RCC_APB1RSTR_TIM6RST)
#define rccResetTIM7() rccResetAPB1(RCC_APB1RSTR_TIM7RST)
#define rccResetTIM8() rccResetAPB2(RCC_APB2RSTR_TIM8RST)
#define rccResetTIM9() rccResetAPB2(RCC_APB2RSTR_TIM9RST)
#define rccResetUART4() rccResetAPB1(RCC_APB1RSTR_UART4RST)
#define rccResetUART5() rccResetAPB1(RCC_APB1RSTR_UART5RST)
#define rccResetUART7() rccResetAPB1(RCC_APB1RSTR_UART7RST)
#define rccResetUART8() rccResetAPB1(RCC_APB1RSTR_UART8RST)
#define rccResetUSART1() rccResetAPB2(RCC_APB2RSTR_USART1RST)
#define rccResetUSART2() rccResetAPB1(RCC_APB1RSTR_USART2RST)
#define rccResetUSART3() rccResetAPB1(RCC_APB1RSTR_USART3RST)
#define rccResetUSART6() rccResetAPB2(RCC_APB2RSTR_USART6RST)
#define rcout_micros() AP_HAL::micros64()
#define remove(pathname) apfs_remove(pathname)
#define rename(oldpath,newpath) apfs_rename(oldpath, newpath)
#define resetbit(x,b) resetbits(x, bitmask(b))
#define resetbits(x,m) ((x) &= cast(lu_byte, ~(m)))
#define resethookcount(L) (L->hookcount = L->basehookcount)
#define restorestack(L,n) ((TValue *)((char *)L->stack + (n)))
#define righttt(obj) (ttype(obj) == gcvalue(obj)->tt)
#define rttype(o) ((o)->tt_)
#define s6_addr un.u8_addr
#define save_and_next(ls) (save(ls, ls->current), next(ls))
#define savestack(L,p) ((char *)(p) - (char *)L->stack)
#define sdAsynchronousRead(sdp,b,n) iqReadTimeout(&(sdp)->iqueue, b, n, TIME_IMMEDIATE)
#define sdAsynchronousWrite(sdp,b,n) oqWriteTimeout(&(sdp)->oqueue, b, n, TIME_IMMEDIATE)
#define sdGet(sdp) iqGet(&(sdp)->iqueue)
#define sdGetI(sdp) iqGetI(&(sdp)->iqueue)
#define sdGetTimeout(sdp,t) iqGetTimeout(&(sdp)->iqueue, t)
#define sdPut(sdp,b) oqPut(&(sdp)->oqueue, b)
#define sdPutI(sdp,b) oqPutI(&(sdp)->oqueue, b)
#define sdPutTimeout(sdp,b,t) oqPutTimeout(&(sdp)->oqueue, b, t)
#define sdRead(sdp,b,n) iqReadTimeout(&(sdp)->iqueue, b, n, TIME_INFINITE)
#define sdReadI(sdp,b,n) iqReadI(&(sdp)->iqueue, b, n)
#define sdReadTimeout(sdp,b,n,t) iqReadTimeout(&(sdp)->iqueue, b, n, t)
#define sdWrite(sdp,b,n) oqWriteTimeout(&(sdp)->oqueue, b, n, TIME_INFINITE)
#define sdWriteI(sdp,b,n) oqWriteI(&(sdp)->oqueue, b, n)
#define sdWriteTimeout(sdp,b,n,t) oqWriteTimeout(&(sdp)->oqueue, b, n, t)
#define sdcIsCardInserted(sdcp) (sdc_lld_is_card_inserted(sdcp))
#define sdcIsWriteProtected(sdcp) (sdc_lld_is_write_protected(sdcp))
#define set_errno(err) do { if (err) { errno = (err); } } while(0)
#define setarg(i,v,pos,size) ((i) = (((i)&MASK0(size,pos)) | ((cast(Instruction, v)<<pos)&MASK1(size,pos))))
#define setbits(x,m) ((x) |= (m))
#define setbvalue(obj,x) { TValue *io=(obj); val_(io).b=(x); settt_(io, LUA_TBOOLEAN); }
#define setclCvalue(L,obj,x) { TValue *io = (obj); CClosure *x_ = (x); val_(io).gc = obj2gco(x_); settt_(io, ctb(LUA_TCCL)); checkliveness(L,io); }
#define setclLvalue(L,obj,x) { TValue *io = (obj); LClosure *x_ = (x); val_(io).gc = obj2gco(x_); settt_(io, ctb(LUA_TLCL)); checkliveness(L,io); }
#define setdeadvalue(obj) settt_(obj, LUA_TDEADKEY)
#define setfltvalue(obj,x) { TValue *io=(obj); val_(io).n=(x); settt_(io, LUA_TNUMFLT); }
#define setfvalue(obj,x) { TValue *io=(obj); val_(io).f=(x); settt_(io, LUA_TLCF); }
#define setgcovalue(L,obj,x) { TValue *io = (obj); GCObject *i_g=(x); val_(io).gc = i_g; settt_(io, ctb(i_g->tt)); }
#define sethvalue(L,obj,x) { TValue *io = (obj); Table *x_ = (x); val_(io).gc = obj2gco(x_); settt_(io, ctb(LUA_TTABLE)); checkliveness(L,io); }
#define sethvalue2s sethvalue
#define setivalue(obj,x) { TValue *io=(obj); val_(io).i=(x); settt_(io, LUA_TNUMINT); }
#define setnilvalue(obj) settt_(obj, LUA_TNIL)
#define setnodekey(L,key,obj) { TKey *k_=(key); const TValue *io_=(obj); k_->nk.value_ = io_->value_; k_->nk.tt_ = io_->tt_; (void)L; checkliveness(L,io_); }
#define setoah(st,v) ((st) = ((st) & ~CIST_OAH) | (v))
#define setobj(L,obj1,obj2) { TValue *io1=(obj1); *io1 = *(obj2); (void)L; checkliveness(L,io1); }
#define setobj2n setobj
#define setobj2s setobj
#define setobj2t(L,o1,o2) ((void)L, *(o1)=*(o2), checkliveness(L,(o1)))
#define setobjs2s setobj
#define setobjt2t setobj
#define setprogdir(L) ((void)0)
#define setptvalue2s setptvalue
#define setpvalue(obj,x) { TValue *io=(obj); val_(io).p=(x); settt_(io, LUA_TLIGHTUSERDATA); }
#define setsvalue(L,obj,x) { TValue *io = (obj); TString *x_ = (x); val_(io).gc = obj2gco(x_); settt_(io, ctb(x_->tt)); checkliveness(L,io); }
#define setsvalue2n setsvalue
#define setsvalue2s setsvalue
#define settableProtected(L,t,k,v) { const TValue *slot; if (!luaV_fastset(L,t,k,slot,luaH_get,v)) Protect(luaV_finishset(L,t,k,v,slot)); }
#define setthvalue(L,obj,x) { TValue *io = (obj); lua_State *x_ = (x); val_(io).gc = obj2gco(x_); settt_(io, ctb(LUA_TTHREAD)); checkliveness(L,io); }
#define settt_(o,t) ((o)->tt_=(t))
#define setuservalue(L,u,o) { const TValue *io=(o); Udata *iu = (u); iu->user_ = io->value_; iu->ttuv_ = rttype(io); checkliveness(L,io); }
#define setuvalue(L,obj,x) { TValue *io = (obj); Udata *x_ = (x); val_(io).gc = obj2gco(x_); settt_(io, ctb(LUA_TUSERDATA)); checkliveness(L,io); }
#define sigaddset(what,sig) (*(what) |= (1<<(sig)), 0)
#define sigdelset(what,sig) (*(what) &= ~(1<<(sig)), 0)
#define sigemptyset(what) (*(what) = 0, 0)
#define sigfillset(what) (*(what) = ~(0), 0)
#define sigismember(what,sig) (((*(what)) & (1<<(sig))) != 0)
#define signbit(__x) ((sizeof(__x) == sizeof(float)) ? __builtin_signbitf(__x) : (sizeof(__x) == sizeof(double)) ? __builtin_signbit (__x) : __builtin_signbitl(__x))
#define signgam (*__signgam())
#define sinF(x) sin(x)
#define sizeCclosure(n) (cast(int, sizeof(CClosure)) + cast(int, sizeof(TValue)*((n)-1)))
#define sizeLclosure(n) (cast(int, sizeof(LClosure)) + cast(int, sizeof(TValue *)*((n)-1)))
#define sizelstring(l) (sizeof(union UTString) + ((l) + 1) * sizeof(char))
#define sizeludata(l) (sizeof(union UUdata) + (l))
#define sizenode(t) (twoto((t)->lsizenode))
#define sizeudata(u) sizeludata((u)->len)
#define snmp_add_ifinoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifinoctets, value)
#define snmp_add_ifoutoctets(ni,value) MIB2_STATS_NETIF_ADD(ni, ifoutoctets, value)
#define snmp_inc_ifindiscards(ni) MIB2_STATS_NETIF_INC(ni, ifindiscards)
#define snmp_inc_ifinerrors(ni) MIB2_STATS_NETIF_INC(ni, ifinerrors)
#define snmp_inc_ifinnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinnucastpkts)
#define snmp_inc_ifinucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifinucastpkts)
#define snmp_inc_ifinunknownprotos(ni) MIB2_STATS_NETIF_INC(ni, ifinunknownprotos)
#define snmp_inc_ifoutdiscards(ni) MIB2_STATS_NETIF_INC(ni, ifoutdiscards)
#define snmp_inc_ifouterrors(ni) MIB2_STATS_NETIF_INC(ni, ifouterrors)
#define snmp_inc_ifoutnucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutnucastpkts)
#define snmp_inc_ifoutucastpkts(ni) MIB2_STATS_NETIF_INC(ni, ifoutucastpkts)
#define sock_inc_used(sock) 1
#define sock_inc_used_locked(sock) 1
#define sof(e) (sizeof(e) / sizeof(unsigned int))
#define spiIsBufferComplete(spip) ((bool)((spip)->state == SPI_COMPLETE))
#define spiPolledExchange(spip,frame) spi_lld_polled_exchange(spip, frame)
#define spiSelectI(spip) do { palClearPad((spip)->config->ssport, (spip)->config->sspad); } while (false)
#define spiStartExchangeI(spip,n,txbuf,rxbuf) { (spip)->state = SPI_ACTIVE; spi_lld_exchange(spip, n, txbuf, rxbuf); }
#define spiStartIgnoreI(spip,n) { (spip)->state = SPI_ACTIVE; spi_lld_ignore(spip, n); }
#define spiStartReceiveI(spip,n,rxbuf) { (spip)->state = SPI_ACTIVE; spi_lld_receive(spip, n, rxbuf); }
#define spiStartSendI(spip,n,txbuf) { (spip)->state = SPI_ACTIVE; spi_lld_send(spip, n, txbuf); }
#define spiUnselectI(spip) do { palSetPad((spip)->config->ssport, (spip)->config->sspad); } while (false)
#define spi_lld_config_fields uint16_t cr1; uint16_t cr2
#define spi_lld_driver_fields SPI_TypeDef *spi; const stm32_dma_stream_t *dmarx; const stm32_dma_stream_t *dmatx; uint32_t rxdmamode; uint32_t txdmamode
#define sqrtF(x) sqrt(x)
#define st_atime st_atim.tv_sec
#define st_ctime st_ctim.tv_sec
#define st_mtime st_mtim.tv_sec
#define static_assert _Static_assert
#define stats_display() 
#define stats_display_igmp(igmp,name) 
#define stats_display_mem(mem,name) 
#define stats_display_memp(mem,index) 
#define stats_display_proto(proto,name) 
#define stats_display_sys(sys) 
#define stats_init() 
#define stderr ((APFS_FILE*)3)
#define stdin ((APFS_FILE*)1)
#define stdout ((APFS_FILE*)2)
#define strdupa(__s) (__extension__ ({const char *__sin = (__s); size_t __len = strlen (__sin) + 1; char * __sout = (char *) __builtin_alloca (__len); (char *) memcpy (__sout, __sin, __len);}))
#define streamGet(ip) ((ip)->vmt->get(ip))
#define streamPut(ip,b) ((ip)->vmt->put(ip, b))
#define streamRead(ip,bp,n) ((ip)->vmt->read(ip, bp, n))
#define streamUnget(ip,b) ((ip)->vmt->unget(ip, b))
#define streamWrite(ip,bp,n) ((ip)->vmt->write(ip, bp, n))
#define stream_the_level_of_background_noise "ln"
#define stream_the_median_distance_to_the_first_return "ldf,0"
#define stream_the_raw_distance_to_the_first_return "ldf,1"
#define stream_the_raw_distance_to_the_last_return "ldl,1"
#define stream_the_signal_strength_first_return "lhf"
#define stream_the_signal_strength_last_return "lhl"
#define streq(x,y) (!strcmp(x, y))
#define strndupa(__s,__n) (__extension__ ({const char *__sin = (__s); size_t __len = strnlen (__sin, (__n)) + 1; char *__sout = (char *) __builtin_alloca (__len); __sout[__len-1] = '\0'; (char *) memcpy (__sout, __sin, __len-1);}))
#define strndupa(old_string,len) ({ const size_t string_len = strnlen(old_string, len); char *new_string = static_cast<char*>(alloca(string_len + 1)); new_string[string_len] = '\0'; static_cast<char*>(memcpy(new_string, old_string, len)); })
#define strtodf strtof
#define svalue(o) getstr(tsvalue(o))
#define swap16(data) ((((data) >> 8) & 0x00FF) | (((data) << 8) & 0xFF00))
#define swap24(data) (((data) >> 16) | ((data)&0x00FF00) | (((data) << 16) & 0xFF0000))
#define swap32(data) (((data) >> 24) | (((data)&0x00FF0000) >> 8) | (((data)&0x0000FF00) << 8) | ((data) << 24))
#define swap64(data) (swap32((data & 0x00000000ffffffffULL))) << 32 | swap32(data >> 32))
#define sweepwholelist(L,p) sweeplist(L,p,MAX_LUMEM)
#define sys_mbox_fetch(mbox,msg) sys_arch_mbox_fetch(mbox, msg, 0)
#define sys_mbox_set_invalid(mbox) sys_sem_set_invalid(mbox)
#define sys_mbox_set_invalid_val(mbox) sys_sem_set_invalid_val(mbox)
#define sys_mbox_tryfetch(mbox,msg) sys_arch_mbox_tryfetch(mbox, msg)
#define sys_mbox_valid(mbox) sys_sem_valid(mbox)
#define sys_mbox_valid_val(mbox) sys_sem_valid_val(mbox)
#define sys_mutex_set_invalid(mutex) sys_sem_set_invalid(mutex)
#define sys_mutex_valid(mutex) sys_sem_valid(mutex)
#define sys_sem_set_invalid(sem) do { if((sem) != NULL) { *(sem) = NULL; }}while(0)
#define sys_sem_set_invalid_val(sem) do { (sem) = NULL; }while(0)
#define sys_sem_valid(sem) (((sem) != NULL) && (*(sem) != NULL))
#define sys_sem_valid_val(sem) ((sem) != NULL)
#define sys_sem_wait(sem) sys_arch_sem_wait(sem, 0)
#define tanF(x) tan(x)
#define tcp_accepted(pcb) do { LWIP_UNUSED_ARG(pcb); } while(0)
#define tcp_ack(pcb) do { if((pcb)->flags & TF_ACK_DELAY) { tcp_clear_flags(pcb, TF_ACK_DELAY); tcp_ack_now(pcb); } else { tcp_set_flags(pcb, TF_ACK_DELAY); } } while (0)
#define tcp_ack_now(pcb) tcp_set_flags(pcb, TF_ACK_NOW)
#define tcp_backlog_set(pcb,new_backlog) do { LWIP_ASSERT("pcb->state == LISTEN (called for wrong pcb?)", (pcb)->state == LISTEN); ((struct tcp_pcb_listen *)(pcb))->backlog = ((new_backlog) ? (new_backlog) : 1); } while(0)
#define tcp_clear_flags(pcb,clr_flags) do { (pcb)->flags = (tcpflags_t)((pcb)->flags & (tcpflags_t)(~(clr_flags) & TCP_ALLFLAGS)); } while(0)
#define tcp_dbg_get_tcp_state(pcb) ((pcb)->state)
#define tcp_debug_print(tcphdr) 
#define tcp_debug_print_flags(flags) 
#define tcp_debug_print_pcbs() 
#define tcp_debug_print_state(s) 
#define tcp_do_output_nagle(tpcb) ((((tpcb)->unacked == NULL) || ((tpcb)->flags & (TF_NODELAY | TF_INFR)) || (((tpcb)->unsent != NULL) && (((tpcb)->unsent->next != NULL) || ((tpcb)->unsent->len >= (tpcb)->mss))) || ((tcp_sndbuf(tpcb) == 0) || (tcp_sndqueuelen(tpcb) >= TCP_SND_QUEUELEN)) ) ? 1 : 0)
#define tcp_eff_send_mss(sendmss,src,dest) tcp_eff_send_mss_netif(sendmss, ip_route(src, dest), dest)
#define tcp_is_flag_set(pcb,flag) (((pcb)->flags & (flag)) != 0)
#define tcp_listen(pcb) tcp_listen_with_backlog(pcb, TCP_DEFAULT_LISTEN_BACKLOG)
#define tcp_mss(pcb) ((pcb)->mss)
#define tcp_nagle_disable(pcb) tcp_set_flags(pcb, TF_NODELAY)
#define tcp_nagle_disabled(pcb) tcp_is_flag_set(pcb, TF_NODELAY)
#define tcp_nagle_enable(pcb) tcp_clear_flags(pcb, TF_NODELAY)
#define tcp_new_ip6() tcp_new_ip_type(IPADDR_TYPE_V6)
#define tcp_output_nagle(tpcb) (tcp_do_output_nagle(tpcb) ? tcp_output(tpcb) : ERR_OK)
#define tcp_pcbs_sane() 1
#define tcp_set_flags(pcb,set_flags) do { (pcb)->flags = (tcpflags_t)((pcb)->flags | (set_flags)); } while(0)
#define tcp_sndbuf(pcb) (TCPWND16((pcb)->snd_buf))
#define tcp_sndqueuelen(pcb) ((pcb)->snd_queuelen)
#define tcpip_callback_with_block(function,ctx,block) ((block != 0)? tcpip_callback(function, ctx) : tcpip_try_callback(function, ctx))
#define testAMode(m) (luaP_opmodes[m] & (1 << 6))
#define testTMode(m) (luaP_opmodes[m] & (1 << 7))
#define testbit(x,b) testbits(x, bitmask(b))
#define testbits(x,m) ((x) & (m))
#define testprop(c,p) (luai_ctype_[(c)+1] & (p))
#define threadref(p) ((thread_t *)(void *)(p))
#define thvalue(o) check_exp(ttisthread(o), gco2th(val_(o).gc))
#define timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0)
#define timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0)
#define timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))
#define timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec)
#define timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0)
#define timespecadd(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec + (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec + (usp)->tv_nsec; if ((vsp)->tv_nsec >= 1000000000L) { (vsp)->tv_sec++; (vsp)->tv_nsec -= 1000000000L; } } while (0)
#define timespecclear(tvp) ((tvp)->tv_sec = (tvp)->tv_nsec = 0)
#define timespeccmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_nsec cmp (uvp)->tv_nsec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))
#define timespecisset(tvp) ((tvp)->tv_sec || (tvp)->tv_nsec)
#define timespecsub(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec - (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec - (usp)->tv_nsec; if ((vsp)->tv_nsec < 0) { (vsp)->tv_sec--; (vsp)->tv_nsec += 1000000000L; } } while (0)
#define timing_printf(fmt,args...) 
#define tmpfile() apfs_tmpfile()
#define toDeg(rad) ((rad)*180 / PI)
#define toFeet(meter) ((meter)*3.2808)
#define toMeter(feet) ((feet)*0.3048)
#define toRad(deg) ((deg)*PI / 180.0)
#define toascii(__c) ((__c)&0177)
#define tofinalize(x) testbit((x)->marked, FINALIZEDBIT)
#define toftype todouble
#define tointeger(o,i) (ttisinteger(o) ? (*(i) = ivalue(o), 1) : luaV_tointeger(o,i,LUA_FLOORN2I))
#define tolower(__c) __extension__ ({ __typeof__ (__c) __x = (__c); isupper (__x) ? (int) __x - 'A' + 'a' : (int) __x;})
#define tolstream(L) ((LStream *)luaL_checkudata(L, 1, LUA_FILEHANDLE))
#define tonumber(o,n) (ttisfloat(o) ? (*(n) = fltvalue(o), 1) : luaV_tonumber_(o,n))
#define topostype todouble
#define toproto(L,i) getproto(L->top+(i))
#define tostring(L,o) (ttisstring(o) || (cvt2str(o) && (luaO_tostring(L, o), 1)))
#define toupper(__c) __extension__ ({ __typeof__ (__c) __x = (__c); islower (__x) ? (int) __x - 'a' + 'A' : (int) __x;})
#define translateECU(x) x
#define translateServo(x) x
#define true 1
#define tsslen(s) ((s)->tt == LUA_TSHRSTR ? (s)->shrlen : (s)->u.lnglen)
#define tsvalue(o) check_exp(ttisstring(o), gco2ts(val_(o).gc))
#define ttisCclosure(o) checktag((o), ctb(LUA_TCCL))
#define ttisLclosure(o) checktag((o), ctb(LUA_TLCL))
#define ttisboolean(o) checktag((o), LUA_TBOOLEAN)
#define ttisclosure(o) ((rttype(o) & 0x1F) == LUA_TFUNCTION)
#define ttisdeadkey(o) checktag((o), LUA_TDEADKEY)
#define ttisfloat(o) checktag((o), LUA_TNUMFLT)
#define ttisfulluserdata(o) checktag((o), ctb(LUA_TUSERDATA))
#define ttisfunction(o) checktype(o, LUA_TFUNCTION)
#define ttisinteger(o) checktag((o), LUA_TNUMINT)
#define ttislcf(o) checktag((o), LUA_TLCF)
#define ttislightuserdata(o) checktag((o), LUA_TLIGHTUSERDATA)
#define ttislngstring(o) checktag((o), ctb(LUA_TLNGSTR))
#define ttisnil(o) checktag((o), LUA_TNIL)
#define ttisnumber(o) checktype((o), LUA_TNUMBER)
#define ttisshrstring(o) checktag((o), ctb(LUA_TSHRSTR))
#define ttisstring(o) checktype((o), LUA_TSTRING)
#define ttistable(o) checktag((o), ctb(LUA_TTABLE))
#define ttisthread(o) checktag((o), ctb(LUA_TTHREAD))
#define ttnov(o) (novariant(rttype(o)))
#define ttype(o) (rttype(o) & 0x3F)
#define ttypename(x) luaT_typenames_[(x) + 1]
#define twoto(x) (1<<(x))
#define tzname _tzname
#define uchar(c) ((unsigned char)(c))
#define udp_clear_flags(pcb,clr_flags) do { (pcb)->flags = (u8_t)((pcb)->flags & (u8_t)(~(clr_flags) & 0xff)); } while(0)
#define udp_debug_print(udphdr) 
#define udp_flags(pcb) ((pcb)->flags)
#define udp_get_multicast_netif_addr(pcb) (&(pcb)->mcast_ip4)
#define udp_get_multicast_netif_index(pcb) ((pcb)->mcast_ifindex)
#define udp_get_multicast_ttl(pcb) ((pcb)->mcast_ttl)
#define udp_is_flag_set(pcb,flag) (((pcb)->flags & (flag)) != 0)
#define udp_new_ip6() udp_new_ip_type(IPADDR_TYPE_V6)
#define udp_set_flags(pcb,set_flags) do { (pcb)->flags = (u8_t)((pcb)->flags | (set_flags)); } while(0)
#define udp_set_multicast_netif_addr(pcb,ip4addr) ip4_addr_copy((pcb)->mcast_ip4, *(ip4addr))
#define udp_set_multicast_netif_index(pcb,idx) ((pcb)->mcast_ifindex = (idx))
#define udp_set_multicast_ttl(pcb,value) ((pcb)->mcast_ttl = (value))
#define udp_setflags(pcb,f) ((pcb)->flags = (f))
#define uint16_val(v,idx) (((uint16_t)v[2*idx] << 8) | v[2*idx+1])
#define uint8FromBytes(bytes,index) (uint8_t)((bytes)[(*(index))++])
#define uint8ToBytes(number,bytes,index) (bytes)[(*(index))++] = ((uint8_t)(number))
#define ungetc(c,stream) apfs_ungetc(c, stream)
#define unlikely(x) PORT_UNLIKELY(x)
#define upisopen(up) ((up)->v != &(up)->u.value)
#define usbConnectBus(usbp) usb_lld_connect_bus(usbp)
#define usbDisconnectBus(usbp) usb_lld_disconnect_bus(usbp)
#define usbGetDriverStateI(usbp) ((usbp)->state)
#define usbGetFrameNumberX(usbp) usb_lld_get_frame_number(usbp)
#define usbGetReceiveStatusI(usbp,ep) (((usbp)->receiving & (uint16_t)((unsigned)1U << (unsigned)(ep))) != 0U)
#define usbGetReceiveTransactionSizeX(usbp,ep) usb_lld_get_transaction_size(usbp, ep)
#define usbGetTransmitStatusI(usbp,ep) (((usbp)->transmitting & (uint16_t)((unsigned)1U << (unsigned)(ep))) != 0U)
#define usbReadSetup(usbp,ep,buf) usb_lld_read_setup(usbp, ep, buf)
#define usbSetupTransfer(usbp,buf,n,endcb) { (usbp)->ep0next = (buf); (usbp)->ep0n = (n); (usbp)->ep0endcb = (endcb); }
#define usb_lld_connect_bus(usbp) ((usbp)->otg->DCTL &= ~DCTL_SDIS)
#define usb_lld_disconnect_bus(usbp) ((usbp)->otg->DCTL |= DCTL_SDIS)
#define usb_lld_get_transaction_size(usbp,ep) ((usbp)->epc[ep]->out_state->rxcnt)
#define usb_lld_wakeup_host(usbp) do { (usbp)->otg->DCTL |= DCTL_RWUSIG; (usbp)->otg->GINTSTS |= GINTSTS_SOF; (usbp)->otg->GINTMSK |= GINTMSK_SOFM; osalThreadSleepMilliseconds(STM32_USB_HOST_WAKEUP_DURATION); (usbp)->otg->DCTL &= ~DCTL_RWUSIG; } while (false)
#define uvalue(o) check_exp(ttisfulluserdata(o), gco2u(val_(o).gc))
#define va_arg(v,l) __builtin_va_arg(v,l)
#define va_copy(d,s) __builtin_va_copy(d,s)
#define va_end(v) __builtin_va_end(v)
#define va_start(v,l) __builtin_va_start(v,l)
#define val_(o) ((o)->value_)
#define valiswhite(x) (iscollectable(x) && iswhite(gcvalue(x)))
#define vkisinreg(k) ((k) == VNONRELOC || (k) == VLOCAL)
#define vkisvar(k) (VLOCAL <= (k) && (k) <= VINDEXED)
#define vmbreak break
#define vmcase(l) case l:
#define vmdispatch(o) switch(o)
#define vmfetch() { i = *(ci->u.l.savedpc++); if (L->hookmask & (LUA_MASKLINE | LUA_MASKCOUNT)) Protect(luaG_traceexec(L)); ra = RA(i); lua_assert(base == ci->u.l.base); lua_assert(base <= L->top && L->top < L->stack + L->stacksize); }
#define vslen(o) tsslen(tsvalue(o))
#define wgkey(n) (&(n)->i_key.nk)
#define white2gray(x) resetbits(x->marked, WHITEBITS)
#define x(i) _timestamps[(((FilterWithBuffer<T,FILTER_SIZE>::sample_index-1)+i+1)+3*FILTER_SIZE/2) % FILTER_SIZE]
#define xPSR_C_Msk (1UL << xPSR_C_Pos)
#define xPSR_C_Pos 29U
#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)
#define xPSR_GE_Pos 16U
#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)
#define xPSR_ICI_IT_1_Pos 10U
#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)
#define xPSR_ICI_IT_2_Pos 25U
#define xPSR_ISR_Msk (0x1FFUL )
#define xPSR_ISR_Pos 0U
#define xPSR_N_Msk (1UL << xPSR_N_Pos)
#define xPSR_N_Pos 31U
#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)
#define xPSR_Q_Pos 27U
#define xPSR_T_Msk (1UL << xPSR_T_Pos)
#define xPSR_T_Pos 24U
#define xPSR_V_Msk (1UL << xPSR_V_Pos)
#define xPSR_V_Pos 28U
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)
#define xPSR_Z_Pos 30U
#define zgetc(z) (((z)->n--)>0 ? cast_uchar(*(z)->p++) : luaZ_fill(z))
