<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1751" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1751{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1751{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1751{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1751{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1751{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1751{left:360px;bottom:805px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1751{left:70px;bottom:716px;letter-spacing:0.13px;}
#t8_1751{left:70px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1751{left:70px;bottom:675px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#ta_1751{left:70px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_1751{left:70px;bottom:642px;letter-spacing:-0.18px;word-spacing:-1.33px;}
#tc_1751{left:445px;bottom:648px;}
#td_1751{left:459px;bottom:642px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#te_1751{left:70px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_1751{left:70px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_1751{left:91px;bottom:576px;letter-spacing:-0.1px;}
#th_1751{left:181px;bottom:576px;}
#ti_1751{left:192px;bottom:576px;letter-spacing:-0.08px;}
#tj_1751{left:214px;bottom:575px;}
#tk_1751{left:225px;bottom:576px;}
#tl_1751{left:233px;bottom:583px;}
#tm_1751{left:239px;bottom:583px;letter-spacing:-0.02px;}
#tn_1751{left:70px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#to_1751{left:70px;bottom:535px;letter-spacing:-0.12px;word-spacing:-1.15px;}
#tp_1751{left:122px;bottom:535px;}
#tq_1751{left:135px;bottom:535px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#tr_1751{left:70px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_1751{left:608px;bottom:525px;}
#tt_1751{left:624px;bottom:518px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tu_1751{left:70px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tv_1751{left:70px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_1751{left:414px;bottom:484px;}
#tx_1751{left:421px;bottom:484px;}
#ty_1751{left:430px;bottom:491px;letter-spacing:0.02px;}
#tz_1751{left:451px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_1751{left:70px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t11_1751{left:462px;bottom:474px;letter-spacing:0.02px;}
#t12_1751{left:483px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t13_1751{left:70px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t14_1751{left:70px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t15_1751{left:70px;bottom:417px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t16_1751{left:70px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_1751{left:70px;bottom:376px;letter-spacing:-0.22px;}
#t18_1751{left:70px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t19_1751{left:70px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_1751{left:70px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_1751{left:70px;bottom:296px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t1c_1751{left:70px;bottom:279px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1d_1751{left:70px;bottom:263px;letter-spacing:-0.16px;}
#t1e_1751{left:70px;bottom:240px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1f_1751{left:70px;bottom:223px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1g_1751{left:70px;bottom:200px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_1751{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t1i_1751{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t1j_1751{left:396px;bottom:1065px;letter-spacing:-0.14px;}
#t1k_1751{left:396px;bottom:1050px;letter-spacing:-0.18px;}
#t1l_1751{left:434px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1m_1751{left:434px;bottom:1050px;letter-spacing:-0.14px;}
#t1n_1751{left:434px;bottom:1034px;letter-spacing:-0.13px;}
#t1o_1751{left:508px;bottom:1065px;letter-spacing:-0.12px;}
#t1p_1751{left:508px;bottom:1050px;letter-spacing:-0.12px;}
#t1q_1751{left:508px;bottom:1034px;letter-spacing:-0.12px;}
#t1r_1751{left:579px;bottom:1065px;letter-spacing:-0.13px;}
#t1s_1751{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_1751{left:75px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_1751{left:396px;bottom:1011px;letter-spacing:-0.21px;}
#t1v_1751{left:434px;bottom:1011px;letter-spacing:-0.18px;}
#t1w_1751{left:508px;bottom:1011px;letter-spacing:-0.14px;}
#t1x_1751{left:579px;bottom:1011px;letter-spacing:-0.11px;}
#t1y_1751{left:579px;bottom:995px;letter-spacing:-0.1px;word-spacing:-1.03px;}
#t1z_1751{left:579px;bottom:978px;letter-spacing:-0.13px;}
#t20_1751{left:75px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_1751{left:75px;bottom:933px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t22_1751{left:396px;bottom:955px;letter-spacing:-0.21px;}
#t23_1751{left:434px;bottom:955px;letter-spacing:-0.18px;}
#t24_1751{left:508px;bottom:955px;letter-spacing:-0.16px;}
#t25_1751{left:579px;bottom:955px;letter-spacing:-0.12px;}
#t26_1751{left:579px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_1751{left:579px;bottom:921px;letter-spacing:-0.12px;}
#t28_1751{left:75px;bottom:898px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_1751{left:75px;bottom:877px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_1751{left:396px;bottom:898px;letter-spacing:-0.21px;}
#t2b_1751{left:434px;bottom:898px;letter-spacing:-0.18px;}
#t2c_1751{left:508px;bottom:898px;letter-spacing:-0.16px;}
#t2d_1751{left:579px;bottom:898px;letter-spacing:-0.12px;}
#t2e_1751{left:579px;bottom:881px;letter-spacing:-0.12px;}
#t2f_1751{left:579px;bottom:865px;letter-spacing:-0.12px;}
#t2g_1751{left:90px;bottom:784px;letter-spacing:-0.14px;}
#t2h_1751{left:203px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2i_1751{left:380px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2j_1751{left:556px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2k_1751{left:731px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2l_1751{left:99px;bottom:759px;letter-spacing:-0.19px;}
#t2m_1751{left:192px;bottom:759px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2n_1751{left:372px;bottom:759px;letter-spacing:-0.12px;}
#t2o_1751{left:577px;bottom:759px;letter-spacing:-0.12px;}
#t2p_1751{left:752px;bottom:759px;letter-spacing:-0.16px;}

.s1_1751{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1751{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1751{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1751{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1751{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1751{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1751{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1751{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s9_1751{font-size:15px;font-family:Symbol_b5z;color:#000;}
.sa_1751{font-size:11px;font-family:Symbol_b5z;color:#000;}
.sb_1751{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_1751{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1751" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1751Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1751" style="-webkit-user-select: none;"><object width="935" height="1210" data="1751/1751.svg" type="image/svg+xml" id="pdf1751" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1751" class="t s1_1751">RCPPS—Compute Reciprocals of Packed Single Precision Floating-Point Values </span>
<span id="t2_1751" class="t s2_1751">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1751" class="t s1_1751">Vol. 2B </span><span id="t4_1751" class="t s1_1751">4-531 </span>
<span id="t5_1751" class="t s3_1751">RCPPS—Compute Reciprocals of Packed Single Precision Floating-Point Values </span>
<span id="t6_1751" class="t s4_1751">Instruction Operand Encoding </span>
<span id="t7_1751" class="t s4_1751">Description </span>
<span id="t8_1751" class="t s5_1751">Performs a SIMD computation of the approximate reciprocals of the four packed single precision floating-point </span>
<span id="t9_1751" class="t s5_1751">values in the source operand (second operand) stores the packed single precision floating-point results in the desti- </span>
<span id="ta_1751" class="t s5_1751">nation operand. The source operand can be an XMM register or a 128-bit memory location. The destination </span>
<span id="tb_1751" class="t s5_1751">operand is an XMM register. See Figure 10-5 in the Intel </span>
<span id="tc_1751" class="t s6_1751">® </span>
<span id="td_1751" class="t s5_1751">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="te_1751" class="t s5_1751">Volume 1, for an illustration of a SIMD single precision floating-point operation. </span>
<span id="tf_1751" class="t s5_1751">The relative error for this approximation is: </span>
<span id="tg_1751" class="t s7_1751">|Relative Error| </span><span id="th_1751" class="t s8_1751">≤ </span><span id="ti_1751" class="t s7_1751">1.5 </span><span id="tj_1751" class="t s9_1751">∗ </span><span id="tk_1751" class="t s7_1751">2 </span>
<span id="tl_1751" class="t sa_1751">−</span><span id="tm_1751" class="t sb_1751">12 </span>
<span id="tn_1751" class="t s5_1751">The RCPPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a </span>
<span id="to_1751" class="t s5_1751">0.0, an </span><span id="tp_1751" class="t s8_1751">∞ </span><span id="tq_1751" class="t s5_1751">of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). </span>
<span id="tr_1751" class="t s5_1751">Tiny results (see Section 4.9.1.5, “Numeric Underflow Exception (#U)” in Intel </span>
<span id="ts_1751" class="t s6_1751">® </span>
<span id="tt_1751" class="t s5_1751">64 and IA-32 Architectures Soft- </span>
<span id="tu_1751" class="t s5_1751">ware Developer’s Manual, Volume 1) are always flushed to 0.0, with the sign of the operand. (Input values greater </span>
<span id="tv_1751" class="t s5_1751">than or equal to |1.11111111110100000000000B</span><span id="tw_1751" class="t s8_1751">∗</span><span id="tx_1751" class="t s5_1751">2 </span>
<span id="ty_1751" class="t s6_1751">125 </span>
<span id="tz_1751" class="t s5_1751">| are guaranteed to not produce tiny results; input values </span>
<span id="t10_1751" class="t s5_1751">less than or equal to |1.00000000000110000000001B*2 </span>
<span id="t11_1751" class="t s6_1751">126 </span>
<span id="t12_1751" class="t s5_1751">| are guaranteed to produce tiny results, which are in </span>
<span id="t13_1751" class="t s5_1751">turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the </span>
<span id="t14_1751" class="t s5_1751">implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN </span>
<span id="t15_1751" class="t s5_1751">is returned. </span>
<span id="t16_1751" class="t s5_1751">In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers </span>
<span id="t17_1751" class="t s5_1751">(XMM8-XMM15). </span>
<span id="t18_1751" class="t s5_1751">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="t19_1751" class="t s5_1751">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="t1a_1751" class="t s5_1751">YMM register destination are unmodified. </span>
<span id="t1b_1751" class="t s5_1751">VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination </span>
<span id="t1c_1751" class="t s5_1751">operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding YMM register destination are </span>
<span id="t1d_1751" class="t s5_1751">zeroed. </span>
<span id="t1e_1751" class="t s5_1751">VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM </span>
<span id="t1f_1751" class="t s5_1751">register or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="t1g_1751" class="t s5_1751">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="t1h_1751" class="t sc_1751">Opcode*/ </span>
<span id="t1i_1751" class="t sc_1751">Instruction </span>
<span id="t1j_1751" class="t sc_1751">Op/ </span>
<span id="t1k_1751" class="t sc_1751">En </span>
<span id="t1l_1751" class="t sc_1751">64/32 bit </span>
<span id="t1m_1751" class="t sc_1751">Mode </span>
<span id="t1n_1751" class="t sc_1751">Support </span>
<span id="t1o_1751" class="t sc_1751">CPUID </span>
<span id="t1p_1751" class="t sc_1751">Feature </span>
<span id="t1q_1751" class="t sc_1751">Flag </span>
<span id="t1r_1751" class="t sc_1751">Description </span>
<span id="t1s_1751" class="t s7_1751">NP 0F 53 /r </span>
<span id="t1t_1751" class="t s7_1751">RCPPS xmm1, xmm2/m128 </span>
<span id="t1u_1751" class="t s7_1751">RM </span><span id="t1v_1751" class="t s7_1751">V/V </span><span id="t1w_1751" class="t s7_1751">SSE </span><span id="t1x_1751" class="t s7_1751">Computes the approximate reciprocals of the </span>
<span id="t1y_1751" class="t s7_1751">packed single precision floating-point values in </span>
<span id="t1z_1751" class="t s7_1751">xmm2/m128 and stores the results in xmm1. </span>
<span id="t20_1751" class="t s7_1751">VEX.128.0F.WIG 53 /r </span>
<span id="t21_1751" class="t s7_1751">VRCPPS xmm1, xmm2/m128 </span>
<span id="t22_1751" class="t s7_1751">RM </span><span id="t23_1751" class="t s7_1751">V/V </span><span id="t24_1751" class="t s7_1751">AVX </span><span id="t25_1751" class="t s7_1751">Computes the approximate reciprocals of </span>
<span id="t26_1751" class="t s7_1751">packed single precision values in xmm2/mem </span>
<span id="t27_1751" class="t s7_1751">and stores the results in xmm1. </span>
<span id="t28_1751" class="t s7_1751">VEX.256.0F.WIG 53 /r </span>
<span id="t29_1751" class="t s7_1751">VRCPPS ymm1, ymm2/m256 </span>
<span id="t2a_1751" class="t s7_1751">RM </span><span id="t2b_1751" class="t s7_1751">V/V </span><span id="t2c_1751" class="t s7_1751">AVX </span><span id="t2d_1751" class="t s7_1751">Computes the approximate reciprocals of </span>
<span id="t2e_1751" class="t s7_1751">packed single precision values in ymm2/mem </span>
<span id="t2f_1751" class="t s7_1751">and stores the results in ymm1. </span>
<span id="t2g_1751" class="t sc_1751">Op/En </span><span id="t2h_1751" class="t sc_1751">Operand 1 </span><span id="t2i_1751" class="t sc_1751">Operand 2 </span><span id="t2j_1751" class="t sc_1751">Operand 3 </span><span id="t2k_1751" class="t sc_1751">Operand 4 </span>
<span id="t2l_1751" class="t s7_1751">RM </span><span id="t2m_1751" class="t s7_1751">ModRM:reg (w) </span><span id="t2n_1751" class="t s7_1751">ModRM:r/m (r) </span><span id="t2o_1751" class="t s7_1751">N/A </span><span id="t2p_1751" class="t s7_1751">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
