{
    "nl": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/34-openroad-cts/counter.nl.v",
    "pnl": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/34-openroad-cts/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/34-openroad-cts/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/34-openroad-cts/counter.odb",
    "sdc": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/34-openroad-cts/counter.sdc",
    "sdf": {
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/12-openroad-staprepnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 16,
        "design__inferred_latch__count": 0,
        "design__instance__count": 9480,
        "design__instance__area": 260397,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 30,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "power__internal__total": 41872800,
        "power__switching__total": 3.42999e-06,
        "power__leakage__total": 1.94482e-05,
        "power__total": 41872800,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.40096527233382984,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.7834858539263982,
        "timing__setup__ws__corner:min_ss_100C_1v60": 0.9936223236546677,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.783486,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.321737,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count": 44,
        "design__max_fanout_violation__count": 3,
        "design__max_cap_violation__count": 33,
        "clock__skew__worst_hold": -0.585075,
        "clock__skew__worst_setup": 0.255023,
        "timing__hold__ws": 0.523369,
        "timing__setup__ws": 1.13986,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.523369,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1.75656,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 1200.0 800.0",
        "design__core__bbox": "5.52 10.88 1194.16 788.8",
        "design__io": 70,
        "design__die__area": 960000,
        "design__core__area": 924667,
        "design__instance__count__stdcell": 9478,
        "design__instance__area__stdcell": 13366.6,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.281612,
        "design__instance__utilization__stdcell": 0.0197253,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 50,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 1000,
        "design__instance__count__class:tap_cell": 9275,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 11627393,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 44,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 33,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.585075,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.255023,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.523369,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.13986,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.523369,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.75656,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 402.13,
        "design__instance__displacement__mean": 0.038,
        "design__instance__displacement__max": 62.767,
        "route__wirelength__estimated": 31901.3,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 109,
        "design__instance__count__class:clock_buffer": 5,
        "design__instance__count__class:clock_inverter": 3
    }
}