Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  2 05:05:31 2018
| Host         : DEV-WIN10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
| Design       : zsys_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   534 |
| Unused register locations in slices containing registers |  1132 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            9 |
|      6 |            7 |
|      8 |           63 |
|     10 |           32 |
|     12 |            8 |
|     14 |           15 |
|    16+ |          397 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5670 |          743 |
| No           | No                    | Yes                    |              86 |           11 |
| No           | Yes                   | No                     |            2460 |          418 |
| Yes          | No                    | No                     |            5850 |          738 |
| Yes          | No                    | Yes                    |             152 |           16 |
| Yes          | Yes                   | No                     |           10482 |         1450 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk    |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              2 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp                                                                                                                                                                            |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                         |                                                                                                                                                                                                                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              4 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                          |                3 |              6 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                            |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                         |                                                                                                                                                                                                                                                  |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                  |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                    |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                   |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                     |                                                                                                                                                                                                                                                  |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                                           | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                              |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                             | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                             | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                      | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                              | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                    |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[0][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                    |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/m_axis_tlast_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                    |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                    |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                              | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                3 |              8 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                         | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                      | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                      | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[0][0]                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                           | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                          |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ptr_ref_i_reg[4][0]                                                                                                             | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                 | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg[0]                                                                                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                            |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/sum_dly                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/start_dly                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/end_dly                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/curr_delay                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/resets/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]                                                                                                   | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                                 |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                  |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                  |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]                                                                                                | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i_reg[0]                                              |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                           |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |             10 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                4 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                                                                                                  | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                                                                  | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                             |                3 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                    |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                  |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                    | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg               |                2 |             12 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | zsys_i/video_in/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                 | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/resets/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | zsys_i/resets/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                              |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             14 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/to_cnt[1]_1                                                                                                                                                                                                                                  | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/p_5_out[1]                                                                                                                                                                                      |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                          | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                         |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                  | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                                 | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                    |                1 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][13]_i_1_n_0                                                                                                                                                                 |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |             14 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/to_cnt[0]_2                                                                                                                                                                                                                                  | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/p_5_out[0]                                                                                                                                                                                      |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                   | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][12]_i_1_n_0                                                                                                                                                                 |                4 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[6]                                                                     | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                       |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                         |                1 |             14 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0[0]                                                                                                                                         | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[19]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             16 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0__17                                                                                                                                                                               |                3 |             16 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0__17                                                                                                                                                                               |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         |                                                                                                                                                                                                                                                  |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/s_fsync_d2_reg                                                                                                                                                                                        |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                         | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                           |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                  |                1 |             16 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                 |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                     |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                           | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_SOF_I/SR[0]                                                                                                                                                                                 |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                        | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |             16 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_shift[1]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/packet_size[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                     | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                          | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22][0]                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                    |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7][0]                                                                                        |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                             |                                                                                                                                                                                                                                                  |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                             |                                                                                                                                                                                                                                                  |                5 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                    | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[9]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                2 |             16 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                             |                                                                                                                                                                                                                                                  |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[39]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/pixels_data[29]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                  |                4 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                           |                                                                                                                                                                                                                                                  |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                   |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                       |                                                                                                                                                                                                                                                  |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                                               | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                         |                4 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                    |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                    |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                              |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                  | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                        |                4 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                    |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8][0] | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                    |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8][0] | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                    |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                  |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                             | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                  | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                  |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                  |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                  |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                      |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                      |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                      |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                       |                                                                                                                                                                                                                                                  |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]        |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]        |                2 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                          |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/m_axis_tdata[9]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                3 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                          |                4 |             22 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out__0                                                                                                                                                                                                                  | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1_n_0                                                                                                                                                                   |                3 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK2                       | zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                4 |             22 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]        |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]_0[0]                                                                                                                                                    | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                       |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                         |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                             |                                                                                                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                  | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                       |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                3 |             24 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                    |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_cmd_cmplt_reg_reg                                                                                                                |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                                 |                                                                                                                                                                                                                                                  |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                5 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                3 |             26 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                             | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                        |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]_0                                                                                                                                                       |                                                                                                                                                                                                                                                  |                3 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                           | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/reg_module_vsize_reg[12][0]                                                                                                     | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                  | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                6 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                        | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                       |                3 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                                  |                2 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/xbar/inst/m_valid_i_i_1__13_n_0                                                                                                                                                                           |                8 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen80_in                                                                             |                                                                                                                                                                                                                                                  |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[5].reg_slice_mi/p_1_in                                                                                                                                                         |                7 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen72_in                                                                             |                                                                                                                                                                                                                                                  |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen420_in                                                                            |                                                                                                                                                                                                                                                  |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_video_resize_0/U0/hor_cnt                                                                                                                                                                                                                                                | zsys_i/video_in/axis_video_resize_0/U0/hor_cnt[15]_i_1_n_0                                                                                                                                                                                       |                4 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                           | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                                                                                                                                                            | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg[0]                                                                                                                                 |                5 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen57_in                                                                             |                                                                                                                                                                                                                                                  |                4 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.all_lines_xfred_reg[0]                                                                                                                                 |                5 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen8                                                                                 |                                                                                                                                                                                                                                                  |                2 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             30 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout[14]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                3 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                             | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg[0]                                                                   |                5 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                2 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_video_resize_0/U0/ver_cnt                                                                                                                                                                                                                                                | zsys_i/video_in/axis_video_resize_0/U0/ver_cnt[15]_i_1_n_0                                                                                                                                                                                       |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                          | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                3 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                           | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                4 |             30 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_2_n_0                                                                                                                                                                                                                         | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/transfer_cnt[15]_i_1_n_0                                                                                                                                                                            |                4 |             32 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/csi_to_axis_0/U0/parser_inst/packet_size[7]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             32 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync                                                                                                                                                                                                                         | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp                                                                                                                                                                            |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                                   | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                      |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                        |                                                                                                                                                                                                                                                  |                2 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |               10 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                       |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/reg_module_hsize_reg[0][0]                                                                                                      | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0][0]                                                                             | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                       |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                       |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                             | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                  |                4 |             32 |
| ~zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                4 |             34 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                |                6 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                    |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                                  |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                     |                6 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                            |                                                                                                                                                                                                                                                  |                3 |             38 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[3]_0                                                                                                                                                                       |               12 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                  |                3 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]                                                                                                                                       | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                  |                3 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                   | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                          |                5 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                  |                8 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                9 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                9 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                8 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                7 |             42 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                   | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                               |                6 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                9 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                9 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[10]_0[0]                        | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                5 |             44 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               12 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                  |                4 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                3 |             44 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                 | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                              |                5 |             44 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                8 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                9 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                7 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                6 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                6 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                6 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               11 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                5 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                7 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                7 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                6 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                8 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                9 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                5 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                7 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                5 |             46 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                5 |             46 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_demosaic_0/U0/tx_valid                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                7 |             48 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                        | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                          |                5 |             48 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                               |                9 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |               10 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |                9 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |               10 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                  |               12 |             50 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                              | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               11 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                              | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                     |                8 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                7 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                8 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                6 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                9 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               12 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                8 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               12 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               10 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               10 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                             | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               11 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                          | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                     |                9 |             52 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |                7 |             52 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                6 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                6 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                5 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                8 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                5 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                6 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                7 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                6 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                5 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                7 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                4 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                    | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |                8 |             60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                                | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/gcc0.gc0.count_reg[0][0]                                                                                                                                                   |               10 |             60 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                            |                6 |             60 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db[29]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                6 |             60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                                                                                                                                                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               12 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                        |               11 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                          | zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                          |                8 |             62 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               16 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               19 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/axi_reg32_0/U0/axi_reg32_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                  | zsys_i/axi_reg32_0/U0/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                      |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                          | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][0]                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                5 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                            | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                             | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                       |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                       |               10 |             64 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                     | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                    |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             64 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                              |                                                                                                                                                                                                                                                  |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               23 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               14 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               17 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               14 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                  |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               14 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                  |                                                                                                                                                                                                                                                  |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[0][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                 |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                                                                                                                                                     | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |               10 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                                                                                                                                                      | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                          |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                |                9 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                              | zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               19 |             66 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                     |               13 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |               10 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                              | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |                6 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                    |                9 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |               12 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |               13 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             76 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0][0]                        | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               12 |             76 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                  |                5 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                8 |             80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                               |                                                                                                                                                                                                                                                  |                5 |             80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_unpack_0/U0/transfer_valid                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                  |               12 |             80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               15 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                           | zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                  |                9 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                    | zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                         |                9 |             84 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                        | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                     |                7 |             84 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                         | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                7 |             86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |               10 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |               10 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |               10 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                9 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                                                                                            |                                                                                                                                                                                                                                                  |               11 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                8 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                9 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             90 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_3[0]                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                8 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                  |               10 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                9 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                9 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                  |                7 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                9 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                      | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                         |                8 |             96 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs | zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_rxactivehs                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |               13 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                  |                7 |            100 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                          |                                                                                                                                                                                                                                                  |                7 |            100 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                      | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                         |               10 |            100 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                     | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                |                7 |            100 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/tx_user                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |               12 |            108 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                 |               19 |            110 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                |               17 |            110 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               15 |            124 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               18 |            124 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               13 |            124 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               14 |            124 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               14 |            124 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        |                                                                                                                                                                                                                                                  |               15 |            128 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               20 |            128 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                  | zsys_i/video_in/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               14 |            154 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               25 |            154 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                     | zsys_i/video_out/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                         |               14 |            154 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                   | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               14 |            156 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                               | zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               23 |            156 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               42 |            202 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                    |               34 |            282 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       | zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |               59 |            282 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                            | zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                  |               44 |            336 |
|  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/rxbyteclkhs |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |               49 |            414 |
|  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |              298 |           2440 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                  |              402 |           2910 |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


