{
  "processor": "NEC uPD7801",
  "manufacturer": "NEC",
  "year": 1980,
  "schema_version": "1.0",
  "source": "uPD7801 datasheet, NEC 1980",
  "instruction_count": 91,
  "instructions": [
    {"mnemonic": "MOV", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Register to register"},
    {"mnemonic": "MOV", "opcode": "0x01", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Immediate to register"},
    {"mnemonic": "MOV", "opcode": "0x02", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Memory to register (indirect)"},
    {"mnemonic": "MOV", "opcode": "0x03", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Register to memory (indirect)"},
    {"mnemonic": "MOV", "opcode": "0x04", "bytes": 3, "cycles": 7, "category": "data_transfer", "addressing_mode": "register,direct", "flags_affected": "none", "notes": "Direct memory to register"},
    {"mnemonic": "MOV", "opcode": "0x05", "bytes": 3, "cycles": 7, "category": "data_transfer", "addressing_mode": "direct,register", "flags_affected": "none", "notes": "Register to direct memory"},
    {"mnemonic": "MVI", "opcode": "0x06", "bytes": 3, "cycles": 7, "category": "data_transfer", "addressing_mode": "direct,immediate", "flags_affected": "none", "notes": "Immediate to direct memory"},
    {"mnemonic": "LXI", "opcode": "0x07", "bytes": 3, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_pair,immediate16", "flags_affected": "none", "notes": "Load 16-bit immediate to register pair"},
    {"mnemonic": "LHLD", "opcode": "0x08", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "HL,direct", "flags_affected": "none", "notes": "Load HL from direct address"},
    {"mnemonic": "SHLD", "opcode": "0x09", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "direct,HL", "flags_affected": "none", "notes": "Store HL to direct address"},
    {"mnemonic": "XCHG", "opcode": "0x0A", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "DE,HL", "flags_affected": "none", "notes": "Exchange DE and HL"},
    {"mnemonic": "ADD", "opcode": "0x10", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Add register to A"},
    {"mnemonic": "ADD", "opcode": "0x11", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Add immediate to A"},
    {"mnemonic": "ADD", "opcode": "0x12", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "memory", "flags_affected": "Z,CY,AC", "notes": "Add memory to A (indirect)"},
    {"mnemonic": "ADC", "opcode": "0x13", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Add with carry register to A"},
    {"mnemonic": "ADC", "opcode": "0x14", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Add with carry immediate"},
    {"mnemonic": "SUB", "opcode": "0x15", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Subtract register from A"},
    {"mnemonic": "SUB", "opcode": "0x16", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Subtract immediate from A"},
    {"mnemonic": "SUB", "opcode": "0x17", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "memory", "flags_affected": "Z,CY,AC", "notes": "Subtract memory from A"},
    {"mnemonic": "SBB", "opcode": "0x18", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Subtract with borrow"},
    {"mnemonic": "CMP", "opcode": "0x19", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY,AC", "notes": "Compare register with A"},
    {"mnemonic": "CMP", "opcode": "0x1A", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY,AC", "notes": "Compare immediate with A"},
    {"mnemonic": "CMP", "opcode": "0x1B", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "memory", "flags_affected": "Z,CY,AC", "notes": "Compare memory with A"},
    {"mnemonic": "INR", "opcode": "0x1C", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,AC", "notes": "Increment register"},
    {"mnemonic": "DCR", "opcode": "0x1D", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,AC", "notes": "Decrement register"},
    {"mnemonic": "INX", "opcode": "0x1E", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Increment register pair (16-bit)"},
    {"mnemonic": "DCX", "opcode": "0x1F", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Decrement register pair (16-bit)"},
    {"mnemonic": "DAD", "opcode": "0x20", "bytes": 1, "cycles": 7, "category": "alu", "addressing_mode": "register_pair", "flags_affected": "CY", "notes": "Double add register pair to HL"},
    {"mnemonic": "DAA", "opcode": "0x21", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z,CY,AC", "notes": "Decimal adjust accumulator"},
    {"mnemonic": "ANA", "opcode": "0x22", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY", "notes": "AND register with A"},
    {"mnemonic": "ANI", "opcode": "0x23", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY", "notes": "AND immediate with A"},
    {"mnemonic": "ORA", "opcode": "0x24", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY", "notes": "OR register with A"},
    {"mnemonic": "ORI", "opcode": "0x25", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY", "notes": "OR immediate with A"},
    {"mnemonic": "XRA", "opcode": "0x26", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,CY", "notes": "XOR register with A"},
    {"mnemonic": "XRI", "opcode": "0x27", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,CY", "notes": "XOR immediate with A"},
    {"mnemonic": "RLC", "opcode": "0x28", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A left through carry"},
    {"mnemonic": "RRC", "opcode": "0x29", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A right through carry"},
    {"mnemonic": "RAL", "opcode": "0x2A", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A left with carry"},
    {"mnemonic": "RAR", "opcode": "0x2B", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate A right with carry"},
    {"mnemonic": "CMA", "opcode": "0x2C", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Complement accumulator"},
    {"mnemonic": "PUSH", "opcode": "0x30", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Push register pair to stack"},
    {"mnemonic": "POP", "opcode": "0x31", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "register_pair", "flags_affected": "none", "notes": "Pop from stack to register pair"},
    {"mnemonic": "PUSH PSW", "opcode": "0x32", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push A and flags"},
    {"mnemonic": "POP PSW", "opcode": "0x33", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop A and flags"},
    {"mnemonic": "JMP", "opcode": "0x40", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "opcode": "0x41", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "opcode": "0x42", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JC", "opcode": "0x43", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JNC", "opcode": "0x44", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if no carry"},
    {"mnemonic": "CALL", "opcode": "0x45", "bytes": 3, "cycles": 12, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "CZ", "opcode": "0x46", "bytes": 3, "cycles": 12, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call if zero; 12 taken, 7 not taken"},
    {"mnemonic": "CNZ", "opcode": "0x47", "bytes": 3, "cycles": 12, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call if not zero"},
    {"mnemonic": "RET", "opcode": "0x48", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RZ", "opcode": "0x49", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return if zero; 8 taken, 4 not taken"},
    {"mnemonic": "RNZ", "opcode": "0x4A", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return if not zero"},
    {"mnemonic": "PCHL", "opcode": "0x4B", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Jump to address in HL"},
    {"mnemonic": "RST", "opcode": "0x4C", "bytes": 1, "cycles": 9, "category": "control", "addressing_mode": "vector", "flags_affected": "none", "notes": "Restart at vector address"},
    {"mnemonic": "IN", "opcode": "0x50", "bytes": 2, "cycles": 6, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Input from port to A"},
    {"mnemonic": "OUT", "opcode": "0x51", "bytes": 2, "cycles": 6, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Output A to port"},
    {"mnemonic": "ANIW", "opcode": "0x52", "bytes": 3, "cycles": 8, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "AND immediate with memory (work register)"},
    {"mnemonic": "ORIW", "opcode": "0x53", "bytes": 3, "cycles": 8, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "OR immediate with memory"},
    {"mnemonic": "GTIW", "opcode": "0x54", "bytes": 3, "cycles": 8, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z,CY", "notes": "Greater than immediate (work register)"},
    {"mnemonic": "LTIW", "opcode": "0x55", "bytes": 3, "cycles": 8, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z,CY", "notes": "Less than immediate (work register)"},
    {"mnemonic": "OFFIW", "opcode": "0x56", "bytes": 3, "cycles": 8, "category": "bit", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "Test bits off in memory"},
    {"mnemonic": "ONIW", "opcode": "0x57", "bytes": 3, "cycles": 8, "category": "bit", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "Test bits on in memory"},
    {"mnemonic": "EADD", "opcode": "0x58", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register_pair,register", "flags_affected": "Z,CY", "notes": "Extended add (EA = EA + register)"},
    {"mnemonic": "ESUB", "opcode": "0x59", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register_pair,register", "flags_affected": "Z,CY", "notes": "Extended subtract"},
    {"mnemonic": "STC", "opcode": "0x60", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Set carry flag"},
    {"mnemonic": "CLC", "opcode": "0x61", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Clear carry flag"},
    {"mnemonic": "EI", "opcode": "0x62", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0x63", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "RETI", "opcode": "0x64", "bytes": 1, "cycles": 9, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "NOP", "opcode": "0x65", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HLT", "opcode": "0x66", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor until interrupt"},
    {"mnemonic": "SPHL", "opcode": "0x67", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Copy HL to SP"},
    {"mnemonic": "BLOCK", "opcode": "0x68", "bytes": 1, "cycles": 10, "category": "data_transfer", "addressing_mode": "block", "flags_affected": "none", "notes": "Block transfer (per byte); ~10 cycles/byte"},
    {"mnemonic": "TABLE", "opcode": "0x69", "bytes": 1, "cycles": 8, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Table lookup from ROM"},
    {"mnemonic": "DMOV", "opcode": "0x6A", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "special_register,register_pair", "flags_affected": "none", "notes": "Move to/from special register (timer, serial)"},
    {"mnemonic": "SKIT", "opcode": "0x70", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "interrupt_flag", "flags_affected": "none", "notes": "Skip if interrupt flag true, clear flag"},
    {"mnemonic": "SKNIT", "opcode": "0x71", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "interrupt_flag", "flags_affected": "none", "notes": "Skip if interrupt flag not true"},
    {"mnemonic": "SKN", "opcode": "0x72", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "port_bit", "flags_affected": "none", "notes": "Skip if port bit is 0"},
    {"mnemonic": "SKF", "opcode": "0x73", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "port_bit", "flags_affected": "none", "notes": "Skip if port bit is 1"},
    {"mnemonic": "SOFTI", "opcode": "0x74", "bytes": 1, "cycles": 12, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Software interrupt"},
    {"mnemonic": "NEGA", "opcode": "0x75", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z,CY", "notes": "Negate accumulator (two's complement)"},
    {"mnemonic": "CALB", "opcode": "0x76", "bytes": 1, "cycles": 9, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Call subroutine at address in BC"},
    {"mnemonic": "STAW", "opcode": "0x77", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "work_register", "flags_affected": "none", "notes": "Store A to work register (internal RAM)"},
    {"mnemonic": "LDAW", "opcode": "0x78", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "work_register", "flags_affected": "none", "notes": "Load A from work register (internal RAM)"},
    {"mnemonic": "EQIW", "opcode": "0x79", "bytes": 3, "cycles": 8, "category": "alu", "addressing_mode": "memory,immediate", "flags_affected": "Z", "notes": "Equal immediate (work register compare)"},
    {"mnemonic": "BIT", "opcode": "0x80", "bytes": 2, "cycles": 5, "category": "bit", "addressing_mode": "register,bit_number", "flags_affected": "Z", "notes": "Test bit in register"},
    {"mnemonic": "SETB", "opcode": "0x81", "bytes": 2, "cycles": 5, "category": "bit", "addressing_mode": "port,bit_number", "flags_affected": "none", "notes": "Set bit in port"},
    {"mnemonic": "CLRB", "opcode": "0x82", "bytes": 2, "cycles": 5, "category": "bit", "addressing_mode": "port,bit_number", "flags_affected": "none", "notes": "Clear bit in port"}
  ]
}
