// Seed: 4187721910
module module_0 (
    input tri0 id_0,
    input wire id_1
);
  always_latch @(negedge id_1 or negedge id_0) id_3 -= id_3;
  assign module_1.id_8 = 0;
  assign id_3 = id_1;
  wire id_4;
  id_5(
      .id_0(id_3), .id_1(1), .id_2(id_1), .id_3(1'b0), .id_4(id_3), .id_5(1'b0)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input uwire id_7,
    output tri0 id_8,
    output tri id_9
    , id_14,
    output tri0 id_10,
    input tri id_11,
    input supply1 id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_11
  );
endmodule
