# IIITDM-Summer-Internship-2025
VLSI design and simulation of a 64-bit Arithmetic Logic Unit (ALU) using Verilog as part of my internship at IIITDM Kancheepuram.
