

================================================================
== Vitis HLS Report for 'compute_skip_Pipeline_VITIS_LOOP_584_3'
================================================================
* Date:           Thu Oct 19 11:50:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   439043|   658563|  21.952 ms|  32.928 ms|  439043|  658563|       no|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip     |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |- Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3  |   439041|   658561|        16|         14|          1|  31360 ~ 47040|       yes|
        +------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      711|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|       80|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      218|     -|
|Register             |        -|      -|      253|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      253|     1009|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_3ns_8ns_10_1_1_U65  |mul_3ns_8ns_10_1_1  |        0|   0|  0|  40|    0|
    |mul_3ns_8ns_10_1_1_U66  |mul_3ns_8ns_10_1_1  |        0|   0|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  80|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln578_1_fu_404_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln578_fu_280_p2                 |         +|   0|  0|  23|          16|           1|
    |add_ln580_1_fu_297_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln580_fu_513_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln582_1_fu_689_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln582_2_fu_704_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln582_3_fu_764_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln582_fu_629_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln584_fu_730_p2                 |         +|   0|  0|  10|           3|           1|
    |empty_fu_362_p2                     |         +|   0|  0|  21|          14|          14|
    |p_mid1_fu_645_p2                    |         +|   0|  0|  21|          14|          14|
    |tmp2_fu_331_p2                      |         +|   0|  0|  17|          10|          10|
    |tmp2_mid1_fu_542_p2                 |         +|   0|  0|  17|          10|          10|
    |empty_143_fu_380_p2                 |         -|   0|  0|  24|          17|          17|
    |p_mid111_fu_663_p2                  |         -|   0|  0|  24|          17|          17|
    |p_mid135_fu_590_p2                  |         -|   0|  0|  24|          17|          17|
    |p_mid198_fu_465_p2                  |         -|   0|  0|  24|          17|          17|
    |tmp3_fu_352_p2                      |         -|   0|  0|  21|          14|          14|
    |tmp3_mid186_fu_440_p2               |         -|   0|  0|  21|          14|          14|
    |tmp3_mid1_fu_564_p2                 |         -|   0|  0|  21|          14|          14|
    |and_ln580_1_fu_501_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln580_2_fu_615_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln580_fu_489_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage2_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op154_readreq_state4   |       and|   0|  0|   2|           1|           1|
    |icmp_ln578_fu_275_p2                |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln580_fu_289_p2                |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln582_fu_495_p2                |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln584_1_fu_755_p2              |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln584_fu_483_p2                |      icmp|   0|  0|   8|           3|           2|
    |ap_block_state4_io                  |        or|   0|  0|   2|           1|           1|
    |or_ln580_1_fu_519_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln580_2_fu_532_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln580_3_fu_610_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln580_fu_399_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln582_fu_635_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln584_1_fu_742_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln584_fu_736_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln578_fu_507_p3              |    select|   0|  0|   3|           1|           3|
    |select_ln580_1_fu_418_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln580_2_fu_446_p3            |    select|   0|  0|  14|           1|          14|
    |select_ln580_3_fu_471_p3            |    select|   0|  0|  17|           1|          17|
    |select_ln580_4_fu_524_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln580_5_fu_570_p3            |    select|   0|  0|  14|           1|          14|
    |select_ln580_6_fu_596_p3            |    select|   0|  0|  17|           1|          17|
    |select_ln580_7_fu_621_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln580_8_fu_303_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln580_fu_392_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln582_1_fu_719_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln582_2_fu_770_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln582_fu_669_p3              |    select|   0|  0|  17|           1|          17|
    |select_ln584_fu_747_p3              |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln580_1_fu_604_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln580_fu_478_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 711|         417|         465|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  65|         15|    1|         15|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_213_p4  |   9|          2|    1|          2|
    |c_fu_130                               |   9|          2|    8|         16|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_AW                          |   9|          2|    1|          2|
    |gmem_blk_n_B                           |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |gmem_blk_n_W                           |   9|          2|    1|          2|
    |h_fu_122                               |   9|          2|    3|          6|
    |indvar_flatten128_fu_142               |   9|          2|   16|         32|
    |indvar_flatten61_fu_134                |   9|          2|   14|         28|
    |indvar_flatten_fu_126                  |   9|          2|    6|         12|
    |n_fu_138                               |   9|          2|    3|          6|
    |w_fu_118                               |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 218|         49|   64|        141|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  14|   0|   14|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |c_fu_130                          |   8|   0|    8|          0|
    |first_iter_0_reg_208              |   1|   0|    1|          0|
    |gmem_addr_79_read_reg_977         |  32|   0|   32|          0|
    |h_fu_122                          |   3|   0|    3|          0|
    |icmp_ln578_reg_925                |   1|   0|    1|          0|
    |icmp_ln578_reg_925_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln580_reg_929                |   1|   0|    1|          0|
    |icmp_ln584_1_reg_957              |   1|   0|    1|          0|
    |indvar_flatten128_fu_142          |  16|   0|   16|          0|
    |indvar_flatten61_fu_134           |  14|   0|   14|          0|
    |indvar_flatten_fu_126             |   6|   0|    6|          0|
    |mul_ln580_reg_919                 |  10|   0|   10|          0|
    |n_2_reg_913                       |   3|   0|    3|          0|
    |n_fu_138                          |   3|   0|    3|          0|
    |or_ln582_reg_943                  |   1|   0|    1|          0|
    |sext_ln584_1_mid2_v_reg_952       |  62|   0|   62|          0|
    |sext_ln584_mid2_v_reg_947         |  62|   0|   62|          0|
    |w_fu_118                          |   3|   0|    3|          0|
    |zext_ln580_cast_reg_907           |   8|   0|   10|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 253|   0|  255|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute_skip_Pipeline_VITIS_LOOP_584_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute_skip_Pipeline_VITIS_LOOP_584_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute_skip_Pipeline_VITIS_LOOP_584_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute_skip_Pipeline_VITIS_LOOP_584_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute_skip_Pipeline_VITIS_LOOP_584_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute_skip_Pipeline_VITIS_LOOP_584_3|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                    gmem|       pointer|
|zext_ln580           |   in|    8|     ap_none|                              zext_ln580|        scalar|
|bound66              |   in|   16|     ap_none|                                 bound66|        scalar|
|bound21              |   in|   14|     ap_none|                                 bound21|        scalar|
|afterAct             |   in|   64|     ap_none|                                afterAct|        scalar|
|buffer_result        |   in|   64|     ap_none|                           buffer_result|        scalar|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 14, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 19 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 20 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 22 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten61 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 24 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten128 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_result_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %buffer_result"   --->   Operation 26 'read' 'buffer_result_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%afterAct_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterAct"   --->   Operation 27 'read' 'afterAct_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bound21_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound21"   --->   Operation 28 'read' 'bound21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bound66_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound66"   --->   Operation 29 'read' 'bound66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln580_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln580"   --->   Operation 30 'read' 'zext_ln580_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln580_cast = zext i8 %zext_ln580_read"   --->   Operation 31 'zext' 'zext_ln580_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten128"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %n"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten61"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %h"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %w"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%n_2 = load i3 %n" [kernel_attention.cpp:578]   --->   Operation 41 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten128_load = load i16 %indvar_flatten128" [kernel_attention.cpp:578]   --->   Operation 42 'load' 'indvar_flatten128_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln580_1 = zext i3 %n_2" [kernel_attention.cpp:580]   --->   Operation 43 'zext' 'zext_ln580_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%mul_ln580 = mul i10 %zext_ln580_1, i10 %zext_ln580_cast" [kernel_attention.cpp:580]   --->   Operation 44 'mul' 'mul_ln580' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.67ns)   --->   "%icmp_ln578 = icmp_eq  i16 %indvar_flatten128_load, i16 %bound66_read" [kernel_attention.cpp:578]   --->   Operation 45 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln578 = add i16 %indvar_flatten128_load, i16 1" [kernel_attention.cpp:578]   --->   Operation 46 'add' 'add_ln578' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %icmp_ln578, void %for.inc83.loopexit, void %for.end85.loopexit.exitStub" [kernel_attention.cpp:578]   --->   Operation 47 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten61_load_1 = load i14 %indvar_flatten61" [kernel_attention.cpp:580]   --->   Operation 48 'load' 'indvar_flatten61_load_1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.65ns)   --->   "%icmp_ln580 = icmp_eq  i14 %indvar_flatten61_load_1, i14 %bound21_read" [kernel_attention.cpp:580]   --->   Operation 49 'icmp' 'icmp_ln580' <Predicate = (!icmp_ln578)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten61_load = load i14 %indvar_flatten61" [kernel_attention.cpp:580]   --->   Operation 50 'load' 'indvar_flatten61_load' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.76ns)   --->   "%add_ln580_1 = add i14 %indvar_flatten61_load, i14 1" [kernel_attention.cpp:580]   --->   Operation 51 'add' 'add_ln580_1' <Predicate = (!icmp_ln578)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.34ns)   --->   "%select_ln580_8 = select i1 %icmp_ln580, i14 1, i14 %add_ln580_1" [kernel_attention.cpp:580]   --->   Operation 52 'select' 'select_ln580_8' <Predicate = (!icmp_ln578)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln584 = store i16 %add_ln578, i16 %indvar_flatten128" [kernel_attention.cpp:584]   --->   Operation 53 'store' 'store_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln584 = store i14 %select_ln580_8, i14 %indvar_flatten61" [kernel_attention.cpp:584]   --->   Operation 54 'store' 'store_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln584 = br void %for.inc" [kernel_attention.cpp:584]   --->   Operation 55 'br' 'br_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.57>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split"   --->   Operation 56 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%h_4 = load i3 %h"   --->   Operation 57 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%c_4 = load i8 %c" [kernel_attention.cpp:580]   --->   Operation 58 'load' 'c_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln580_2 = zext i8 %c_4" [kernel_attention.cpp:580]   --->   Operation 59 'zext' 'zext_ln580_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.72ns)   --->   "%tmp2 = add i10 %zext_ln580_2, i10 %mul_ln580" [kernel_attention.cpp:580]   --->   Operation 60 'add' 'tmp2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp2_cast1 = zext i10 %tmp2" [kernel_attention.cpp:580]   --->   Operation 61 'zext' 'tmp2_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp2, i3 0" [kernel_attention.cpp:580]   --->   Operation 62 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i13 %p_shl" [kernel_attention.cpp:580]   --->   Operation 63 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.75ns)   --->   "%tmp3 = sub i14 %p_shl_cast, i14 %tmp2_cast1" [kernel_attention.cpp:580]   --->   Operation 64 'sub' 'tmp3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%h_cast = zext i3 %h_4"   --->   Operation 65 'zext' 'h_cast' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.76ns)   --->   "%empty = add i14 %h_cast, i14 %tmp3" [kernel_attention.cpp:580]   --->   Operation 66 'add' 'empty' <Predicate = (!icmp_ln580)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast2 = sext i14 %empty" [kernel_attention.cpp:580]   --->   Operation 67 'sext' 'p_cast2' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %empty, i3 0" [kernel_attention.cpp:580]   --->   Operation 68 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.79ns)   --->   "%empty_143 = sub i17 %p_shl1, i17 %p_cast2" [kernel_attention.cpp:580]   --->   Operation 69 'sub' 'empty_143' <Predicate = (!icmp_ln580)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%w_load_1 = load i3 %w" [kernel_attention.cpp:584]   --->   Operation 71 'load' 'w_load_1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten_load_2 = load i6 %indvar_flatten" [kernel_attention.cpp:582]   --->   Operation 72 'load' 'indvar_flatten_load_2' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.30ns)   --->   "%select_ln580 = select i1 %icmp_ln580, i8 0, i8 %c_4" [kernel_attention.cpp:580]   --->   Operation 73 'select' 'select_ln580' <Predicate = (!icmp_ln578)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln582)   --->   "%or_ln580 = or i1 %icmp_ln580, i1 %first_iter_0" [kernel_attention.cpp:580]   --->   Operation 74 'or' 'or_ln580' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.57ns)   --->   "%add_ln578_1 = add i3 %n_2, i3 1" [kernel_attention.cpp:578]   --->   Operation 75 'add' 'add_ln578_1' <Predicate = (!icmp_ln578)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln580_3 = zext i3 %add_ln578_1" [kernel_attention.cpp:580]   --->   Operation 76 'zext' 'zext_ln580_3' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.55ns)   --->   "%mul_ln580_1 = mul i10 %zext_ln580_3, i10 %zext_ln580_cast" [kernel_attention.cpp:580]   --->   Operation 77 'mul' 'mul_ln580_1' <Predicate = (!icmp_ln578)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln580_1 = select i1 %icmp_ln580, i10 %mul_ln580_1, i10 %mul_ln580" [kernel_attention.cpp:580]   --->   Operation 78 'select' 'select_ln580_1' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp2_cast1_mid178 = zext i10 %mul_ln580_1" [kernel_attention.cpp:580]   --->   Operation 79 'zext' 'tmp2_cast1_mid178' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl_mid = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %mul_ln580_1, i3 0" [kernel_attention.cpp:580]   --->   Operation 80 'bitconcatenate' 'p_shl_mid' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl_cast_mid184 = zext i13 %p_shl_mid" [kernel_attention.cpp:580]   --->   Operation 81 'zext' 'p_shl_cast_mid184' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.75ns)   --->   "%tmp3_mid186 = sub i14 %p_shl_cast_mid184, i14 %tmp2_cast1_mid178" [kernel_attention.cpp:580]   --->   Operation 82 'sub' 'tmp3_mid186' <Predicate = (!icmp_ln578)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln580_2 = select i1 %icmp_ln580, i14 %tmp3_mid186, i14 %tmp3" [kernel_attention.cpp:580]   --->   Operation 83 'select' 'select_ln580_2' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast2_mid194 = sext i14 %tmp3_mid186" [kernel_attention.cpp:580]   --->   Operation 84 'sext' 'p_cast2_mid194' <Predicate = (!icmp_ln578 & icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp3_mid186, i3 0" [kernel_attention.cpp:580]   --->   Operation 85 'bitconcatenate' 'p_shl1_mid' <Predicate = (!icmp_ln578 & icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.79ns)   --->   "%p_mid198 = sub i17 %p_shl1_mid, i17 %p_cast2_mid194" [kernel_attention.cpp:580]   --->   Operation 86 'sub' 'p_mid198' <Predicate = (!icmp_ln578 & icmp_ln580)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%select_ln580_3 = select i1 %icmp_ln580, i17 %p_mid198, i17 %empty_143" [kernel_attention.cpp:580]   --->   Operation 87 'select' 'select_ln580_3' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.12ns)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1" [kernel_attention.cpp:580]   --->   Operation 88 'xor' 'xor_ln580' <Predicate = (!icmp_ln578)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.49ns)   --->   "%icmp_ln584 = icmp_eq  i3 %w_load_1, i3 7" [kernel_attention.cpp:584]   --->   Operation 89 'icmp' 'icmp_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln580_2)   --->   "%and_ln580 = and i1 %icmp_ln584, i1 %xor_ln580" [kernel_attention.cpp:580]   --->   Operation 90 'and' 'and_ln580' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.61ns)   --->   "%icmp_ln582 = icmp_eq  i6 %indvar_flatten_load_2, i6 49" [kernel_attention.cpp:582]   --->   Operation 91 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln578)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.12ns)   --->   "%and_ln580_1 = and i1 %icmp_ln582, i1 %xor_ln580" [kernel_attention.cpp:580]   --->   Operation 92 'and' 'and_ln580_1' <Predicate = (!icmp_ln578)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln578 = select i1 %icmp_ln580, i3 %add_ln578_1, i3 %n_2" [kernel_attention.cpp:578]   --->   Operation 93 'select' 'select_ln578' <Predicate = (!icmp_ln578)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln580 = add i8 %select_ln580, i8 1" [kernel_attention.cpp:580]   --->   Operation 94 'add' 'add_ln580' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln580_1 = or i1 %and_ln580_1, i1 %icmp_ln580" [kernel_attention.cpp:580]   --->   Operation 95 'or' 'or_ln580_1' <Predicate = (!icmp_ln578)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln580_4 = select i1 %or_ln580_1, i3 0, i3 %h_4" [kernel_attention.cpp:580]   --->   Operation 96 'select' 'select_ln580_4' <Predicate = (!icmp_ln578)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln582)   --->   "%or_ln580_2 = or i1 %and_ln580_1, i1 %or_ln580" [kernel_attention.cpp:580]   --->   Operation 97 'or' 'or_ln580_2' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%zext_ln580_4 = zext i8 %add_ln580" [kernel_attention.cpp:580]   --->   Operation 98 'zext' 'zext_ln580_4' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.72ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i10 %zext_ln580_4, i10 %select_ln580_1" [kernel_attention.cpp:580]   --->   Operation 99 'add' 'tmp2_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp2_cast1_mid1 = zext i10 %tmp2_mid1" [kernel_attention.cpp:580]   --->   Operation 100 'zext' 'tmp2_cast1_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp2_mid1, i3 0" [kernel_attention.cpp:580]   --->   Operation 101 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i13 %p_shl_mid1" [kernel_attention.cpp:580]   --->   Operation 102 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.75ns)   --->   "%tmp3_mid1 = sub i14 %p_shl_cast_mid1, i14 %tmp2_cast1_mid1" [kernel_attention.cpp:580]   --->   Operation 103 'sub' 'tmp3_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln580_5 = select i1 %and_ln580_1, i14 %tmp3_mid1, i14 %select_ln580_2" [kernel_attention.cpp:580]   --->   Operation 104 'select' 'select_ln580_5' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast2_mid131 = sext i14 %tmp3_mid1" [kernel_attention.cpp:580]   --->   Operation 105 'sext' 'p_cast2_mid131' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl1_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp3_mid1, i3 0" [kernel_attention.cpp:580]   --->   Operation 106 'bitconcatenate' 'p_shl1_mid2' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.79ns)   --->   "%p_mid135 = sub i17 %p_shl1_mid2, i17 %p_cast2_mid131" [kernel_attention.cpp:580]   --->   Operation 107 'sub' 'p_mid135' <Predicate = (!icmp_ln578)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln580_6 = select i1 %and_ln580_1, i17 %p_mid135, i17 %select_ln580_3" [kernel_attention.cpp:580]   --->   Operation 108 'select' 'select_ln580_6' <Predicate = (!icmp_ln578)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln580_2)   --->   "%xor_ln580_1 = xor i1 %icmp_ln582, i1 1" [kernel_attention.cpp:580]   --->   Operation 109 'xor' 'xor_ln580_1' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln580_2)   --->   "%or_ln580_3 = or i1 %icmp_ln580, i1 %xor_ln580_1" [kernel_attention.cpp:580]   --->   Operation 110 'or' 'or_ln580_3' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln580_2 = and i1 %and_ln580, i1 %or_ln580_3" [kernel_attention.cpp:580]   --->   Operation 111 'and' 'and_ln580_2' <Predicate = (!icmp_ln578)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.30ns)   --->   "%select_ln580_7 = select i1 %and_ln580_1, i8 %add_ln580, i8 %select_ln580" [kernel_attention.cpp:580]   --->   Operation 112 'select' 'select_ln580_7' <Predicate = (!icmp_ln578)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.57ns)   --->   "%add_ln582 = add i3 %select_ln580_4, i3 1" [kernel_attention.cpp:582]   --->   Operation 113 'add' 'add_ln582' <Predicate = (!icmp_ln578)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln582 = or i1 %and_ln580_2, i1 %or_ln580_2" [kernel_attention.cpp:582]   --->   Operation 114 'or' 'or_ln582' <Predicate = (!icmp_ln578)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%h_cast_mid1 = zext i3 %add_ln582" [kernel_attention.cpp:582]   --->   Operation 115 'zext' 'h_cast_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.76ns) (out node of the LUT)   --->   "%p_mid1 = add i14 %h_cast_mid1, i14 %select_ln580_5" [kernel_attention.cpp:582]   --->   Operation 116 'add' 'p_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = sext i14 %p_mid1" [kernel_attention.cpp:582]   --->   Operation 117 'sext' 'p_cast2_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %p_mid1, i3 0" [kernel_attention.cpp:582]   --->   Operation 118 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.79ns)   --->   "%p_mid111 = sub i17 %p_shl1_mid1, i17 %p_cast2_mid1" [kernel_attention.cpp:582]   --->   Operation 119 'sub' 'p_mid111' <Predicate = (!icmp_ln578)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln582 = select i1 %and_ln580_2, i17 %p_mid111, i17 %select_ln580_6" [kernel_attention.cpp:582]   --->   Operation 120 'select' 'select_ln582' <Predicate = (!icmp_ln578)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %select_ln582, i2 0" [kernel_attention.cpp:582]   --->   Operation 121 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln582 = sext i19 %tmp_s" [kernel_attention.cpp:582]   --->   Operation 122 'sext' 'sext_ln582' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.14ns)   --->   "%add_ln582_1 = add i64 %sext_ln582, i64 %afterAct_read" [kernel_attention.cpp:582]   --->   Operation 123 'add' 'add_ln582_1' <Predicate = (!icmp_ln578)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln584_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln582_1, i32 2, i32 63" [kernel_attention.cpp:582]   --->   Operation 124 'partselect' 'sext_ln584_mid2_v' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.14ns)   --->   "%add_ln582_2 = add i64 %sext_ln582, i64 %buffer_result_read" [kernel_attention.cpp:582]   --->   Operation 125 'add' 'add_ln582_2' <Predicate = (!icmp_ln578)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln584_1_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln582_2, i32 2, i32 63" [kernel_attention.cpp:582]   --->   Operation 126 'partselect' 'sext_ln584_1_mid2_v' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.27ns)   --->   "%select_ln582_1 = select i1 %and_ln580_2, i3 %add_ln582, i3 %select_ln580_4" [kernel_attention.cpp:582]   --->   Operation 127 'select' 'select_ln582_1' <Predicate = (!icmp_ln578)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln584 = br i1 %or_ln582, void %for.inc.split, void %for.first.iter.for.inc" [kernel_attention.cpp:584]   --->   Operation 128 'br' 'br_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%w_load = load i3 %w" [kernel_attention.cpp:584]   --->   Operation 129 'load' 'w_load' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.57ns)   --->   "%add_ln584 = add i3 %w_load, i3 1" [kernel_attention.cpp:584]   --->   Operation 130 'add' 'add_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln584)   --->   "%or_ln584 = or i1 %and_ln580_2, i1 %and_ln580_1" [kernel_attention.cpp:584]   --->   Operation 131 'or' 'or_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln584)   --->   "%or_ln584_1 = or i1 %or_ln584, i1 %icmp_ln580" [kernel_attention.cpp:584]   --->   Operation 132 'or' 'or_ln584_1' <Predicate = (!icmp_ln578)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln584 = select i1 %or_ln584_1, i3 1, i3 %add_ln584" [kernel_attention.cpp:584]   --->   Operation 133 'select' 'select_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.49ns)   --->   "%icmp_ln584_1 = icmp_eq  i3 %select_ln584, i3 7" [kernel_attention.cpp:584]   --->   Operation 134 'icmp' 'icmp_ln584_1' <Predicate = (!icmp_ln578)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln584 = br i1 %icmp_ln584_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [kernel_attention.cpp:584]   --->   Operation 135 'br' 'br_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [kernel_attention.cpp:582]   --->   Operation 136 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln582_3 = add i6 %indvar_flatten_load, i6 1" [kernel_attention.cpp:582]   --->   Operation 137 'add' 'add_ln582_3' <Predicate = (!icmp_ln578)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.29ns)   --->   "%select_ln582_2 = select i1 %or_ln580_1, i6 1, i6 %add_ln582_3" [kernel_attention.cpp:582]   --->   Operation 138 'select' 'select_ln582_2' <Predicate = (!icmp_ln578)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln584 = store i3 %select_ln578, i3 %n" [kernel_attention.cpp:584]   --->   Operation 139 'store' 'store_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_3 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln584 = store i8 %select_ln580_7, i8 %c" [kernel_attention.cpp:584]   --->   Operation 140 'store' 'store_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_3 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln584 = store i6 %select_ln582_2, i6 %indvar_flatten" [kernel_attention.cpp:584]   --->   Operation 141 'store' 'store_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_3 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln584 = store i3 %select_ln582_1, i3 %h" [kernel_attention.cpp:584]   --->   Operation 142 'store' 'store_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_3 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln584 = store i3 %select_ln584, i3 %w" [kernel_attention.cpp:584]   --->   Operation 143 'store' 'store_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.38>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = (icmp_ln578)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3_str"   --->   Operation 144 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_147 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31360, i64 47040, i64 0"   --->   Operation 145 'speclooptripcount' 'empty_147' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_580_1_VITIS_LOOP_582_2_VITIS_LOOP_584_3_str"   --->   Operation 147 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_582_2_VITIS_LOOP_584_3_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln582_1 = sext i62 %sext_ln584_mid2_v" [kernel_attention.cpp:582]   --->   Operation 150 'sext' 'sext_ln582_1' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln582_2 = sext i62 %sext_ln584_1_mid2_v" [kernel_attention.cpp:582]   --->   Operation 151 'sext' 'sext_ln582_2' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln582_1" [kernel_attention.cpp:584]   --->   Operation 153 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 0.00>
ST_4 : Operation 154 [7/7] (36.5ns)   --->   "%empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 7" [kernel_attention.cpp:584]   --->   Operation 154 'readreq' 'empty_145' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_78 = getelementptr i32 %gmem, i64 %sext_ln582_2" [kernel_attention.cpp:584]   --->   Operation 155 'getelementptr' 'gmem_addr_78' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (36.5ns)   --->   "%empty_146 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_78, i32 7" [kernel_attention.cpp:584]   --->   Operation 156 'writereq' 'empty_146' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr_79 = getelementptr i32 %gmem, i64 %sext_ln582_1" [kernel_attention.cpp:584]   --->   Operation 157 'getelementptr' 'gmem_addr_79' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%gmem_addr_80 = getelementptr i32 %gmem, i64 %sext_ln582_2" [kernel_attention.cpp:584]   --->   Operation 158 'getelementptr' 'gmem_addr_80' <Predicate = (!icmp_ln578)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 159 [6/7] (36.5ns)   --->   "%empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 7" [kernel_attention.cpp:584]   --->   Operation 159 'readreq' 'empty_145' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 160 [5/7] (36.5ns)   --->   "%empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 7" [kernel_attention.cpp:584]   --->   Operation 160 'readreq' 'empty_145' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 161 [4/7] (36.5ns)   --->   "%empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 7" [kernel_attention.cpp:584]   --->   Operation 161 'readreq' 'empty_145' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 162 [3/7] (36.5ns)   --->   "%empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 7" [kernel_attention.cpp:584]   --->   Operation 162 'readreq' 'empty_145' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 163 [2/7] (36.5ns)   --->   "%empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 7" [kernel_attention.cpp:584]   --->   Operation 163 'readreq' 'empty_145' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 164 [1/7] (36.5ns)   --->   "%empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 7" [kernel_attention.cpp:584]   --->   Operation 164 'readreq' 'empty_145' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln584 = br void %for.inc.split" [kernel_attention.cpp:584]   --->   Operation 165 'br' 'br_ln584' <Predicate = (!icmp_ln578 & or_ln582)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 166 [1/1] (36.5ns)   --->   "%gmem_addr_79_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_79" [kernel_attention.cpp:589]   --->   Operation 166 'read' 'gmem_addr_79_read' <Predicate = (!icmp_ln578)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln584 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [kernel_attention.cpp:584]   --->   Operation 167 'specloopname' 'specloopname_ln584' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (36.5ns)   --->   "%write_ln589 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_80, i32 %gmem_addr_79_read, i4 15" [kernel_attention.cpp:589]   --->   Operation 168 'write' 'write_ln589' <Predicate = (!icmp_ln578)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 36.5>
ST_13 : Operation 169 [5/5] (36.5ns)   --->   "%empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_80" [kernel_attention.cpp:582]   --->   Operation 169 'writeresp' 'empty_144' <Predicate = (!icmp_ln578 & icmp_ln584_1)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 36.5>
ST_14 : Operation 170 [4/5] (36.5ns)   --->   "%empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_80" [kernel_attention.cpp:582]   --->   Operation 170 'writeresp' 'empty_144' <Predicate = (!icmp_ln578 & icmp_ln584_1)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 36.5>
ST_15 : Operation 171 [3/5] (36.5ns)   --->   "%empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_80" [kernel_attention.cpp:582]   --->   Operation 171 'writeresp' 'empty_144' <Predicate = (!icmp_ln578 & icmp_ln584_1)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 172 [2/5] (36.5ns)   --->   "%empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_80" [kernel_attention.cpp:582]   --->   Operation 172 'writeresp' 'empty_144' <Predicate = (icmp_ln584_1)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 173 [1/5] (36.5ns)   --->   "%empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_80" [kernel_attention.cpp:582]   --->   Operation 173 'writeresp' 'empty_144' <Predicate = (icmp_ln584_1)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln584 = br void %new.latch.for.inc.split" [kernel_attention.cpp:584]   --->   Operation 174 'br' 'br_ln584' <Predicate = (icmp_ln584_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln580]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bound21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ afterAct]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                       (alloca           ) [ 011100000000000000]
h                       (alloca           ) [ 011100000000000000]
indvar_flatten          (alloca           ) [ 011100000000000000]
c                       (alloca           ) [ 011100000000000000]
indvar_flatten61        (alloca           ) [ 011000000000000000]
n                       (alloca           ) [ 011100000000000000]
indvar_flatten128       (alloca           ) [ 011000000000000000]
buffer_result_read      (read             ) [ 001100000000000000]
afterAct_read           (read             ) [ 001100000000000000]
bound21_read            (read             ) [ 001000000000000000]
bound66_read            (read             ) [ 001000000000000000]
zext_ln580_read         (read             ) [ 000000000000000000]
zext_ln580_cast         (zext             ) [ 001100000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
store_ln0               (store            ) [ 000000000000000000]
store_ln0               (store            ) [ 000000000000000000]
store_ln0               (store            ) [ 000000000000000000]
store_ln0               (store            ) [ 000000000000000000]
store_ln0               (store            ) [ 000000000000000000]
store_ln0               (store            ) [ 000000000000000000]
store_ln0               (store            ) [ 000000000000000000]
br_ln0                  (br               ) [ 011100000000000000]
n_2                     (load             ) [ 000100000000000000]
indvar_flatten128_load  (load             ) [ 000000000000000000]
zext_ln580_1            (zext             ) [ 000000000000000000]
mul_ln580               (mul              ) [ 000100000000000000]
icmp_ln578              (icmp             ) [ 011111111111111111]
add_ln578               (add              ) [ 000000000000000000]
br_ln578                (br               ) [ 000000000000000000]
indvar_flatten61_load_1 (load             ) [ 000000000000000000]
icmp_ln580              (icmp             ) [ 000100000000000000]
indvar_flatten61_load   (load             ) [ 000000000000000000]
add_ln580_1             (add              ) [ 000000000000000000]
select_ln580_8          (select           ) [ 000000000000000000]
store_ln584             (store            ) [ 000000000000000000]
store_ln584             (store            ) [ 000000000000000000]
br_ln584                (br               ) [ 011100000000000000]
first_iter_0            (phi              ) [ 000100000000000000]
h_4                     (load             ) [ 000000000000000000]
c_4                     (load             ) [ 000000000000000000]
zext_ln580_2            (zext             ) [ 000000000000000000]
tmp2                    (add              ) [ 000000000000000000]
tmp2_cast1              (zext             ) [ 000000000000000000]
p_shl                   (bitconcatenate   ) [ 000000000000000000]
p_shl_cast              (zext             ) [ 000000000000000000]
tmp3                    (sub              ) [ 000000000000000000]
h_cast                  (zext             ) [ 000000000000000000]
empty                   (add              ) [ 000000000000000000]
p_cast2                 (sext             ) [ 000000000000000000]
p_shl1                  (bitconcatenate   ) [ 000000000000000000]
empty_143               (sub              ) [ 000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000]
w_load_1                (load             ) [ 000000000000000000]
indvar_flatten_load_2   (load             ) [ 000000000000000000]
select_ln580            (select           ) [ 000000000000000000]
or_ln580                (or               ) [ 000000000000000000]
add_ln578_1             (add              ) [ 000000000000000000]
zext_ln580_3            (zext             ) [ 000000000000000000]
mul_ln580_1             (mul              ) [ 000000000000000000]
select_ln580_1          (select           ) [ 000000000000000000]
tmp2_cast1_mid178       (zext             ) [ 000000000000000000]
p_shl_mid               (bitconcatenate   ) [ 000000000000000000]
p_shl_cast_mid184       (zext             ) [ 000000000000000000]
tmp3_mid186             (sub              ) [ 000000000000000000]
select_ln580_2          (select           ) [ 000000000000000000]
p_cast2_mid194          (sext             ) [ 000000000000000000]
p_shl1_mid              (bitconcatenate   ) [ 000000000000000000]
p_mid198                (sub              ) [ 000000000000000000]
select_ln580_3          (select           ) [ 000000000000000000]
xor_ln580               (xor              ) [ 000000000000000000]
icmp_ln584              (icmp             ) [ 000000000000000000]
and_ln580               (and              ) [ 000000000000000000]
icmp_ln582              (icmp             ) [ 000000000000000000]
and_ln580_1             (and              ) [ 000000000000000000]
select_ln578            (select           ) [ 000000000000000000]
add_ln580               (add              ) [ 000000000000000000]
or_ln580_1              (or               ) [ 000000000000000000]
select_ln580_4          (select           ) [ 000000000000000000]
or_ln580_2              (or               ) [ 000000000000000000]
zext_ln580_4            (zext             ) [ 000000000000000000]
tmp2_mid1               (add              ) [ 000000000000000000]
tmp2_cast1_mid1         (zext             ) [ 000000000000000000]
p_shl_mid1              (bitconcatenate   ) [ 000000000000000000]
p_shl_cast_mid1         (zext             ) [ 000000000000000000]
tmp3_mid1               (sub              ) [ 000000000000000000]
select_ln580_5          (select           ) [ 000000000000000000]
p_cast2_mid131          (sext             ) [ 000000000000000000]
p_shl1_mid2             (bitconcatenate   ) [ 000000000000000000]
p_mid135                (sub              ) [ 000000000000000000]
select_ln580_6          (select           ) [ 000000000000000000]
xor_ln580_1             (xor              ) [ 000000000000000000]
or_ln580_3              (or               ) [ 000000000000000000]
and_ln580_2             (and              ) [ 000000000000000000]
select_ln580_7          (select           ) [ 000000000000000000]
add_ln582               (add              ) [ 000000000000000000]
or_ln582                (or               ) [ 000011111110000000]
h_cast_mid1             (zext             ) [ 000000000000000000]
p_mid1                  (add              ) [ 000000000000000000]
p_cast2_mid1            (sext             ) [ 000000000000000000]
p_shl1_mid1             (bitconcatenate   ) [ 000000000000000000]
p_mid111                (sub              ) [ 000000000000000000]
select_ln582            (select           ) [ 000000000000000000]
tmp_s                   (bitconcatenate   ) [ 000000000000000000]
sext_ln582              (sext             ) [ 000000000000000000]
add_ln582_1             (add              ) [ 000000000000000000]
sext_ln584_mid2_v       (partselect       ) [ 000010000000000000]
add_ln582_2             (add              ) [ 000000000000000000]
sext_ln584_1_mid2_v     (partselect       ) [ 000010000000000000]
select_ln582_1          (select           ) [ 000000000000000000]
br_ln584                (br               ) [ 000000000000000000]
w_load                  (load             ) [ 000000000000000000]
add_ln584               (add              ) [ 000000000000000000]
or_ln584                (or               ) [ 000000000000000000]
or_ln584_1              (or               ) [ 000000000000000000]
select_ln584            (select           ) [ 000000000000000000]
icmp_ln584_1            (icmp             ) [ 011111111111111111]
br_ln584                (br               ) [ 000000000000000000]
indvar_flatten_load     (load             ) [ 000000000000000000]
add_ln582_3             (add              ) [ 000000000000000000]
select_ln582_2          (select           ) [ 000000000000000000]
store_ln584             (store            ) [ 000000000000000000]
store_ln584             (store            ) [ 000000000000000000]
store_ln584             (store            ) [ 000000000000000000]
store_ln584             (store            ) [ 000000000000000000]
store_ln584             (store            ) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
empty_147               (speclooptripcount) [ 000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
sext_ln582_1            (sext             ) [ 000000000000000000]
sext_ln582_2            (sext             ) [ 000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000]
gmem_addr               (getelementptr    ) [ 000001111110000000]
gmem_addr_78            (getelementptr    ) [ 000000000000000000]
empty_146               (writereq         ) [ 000000000000000000]
gmem_addr_79            (getelementptr    ) [ 000001111111000000]
gmem_addr_80            (getelementptr    ) [ 011101111111111111]
empty_145               (readreq          ) [ 000000000000000000]
br_ln584                (br               ) [ 000000000000000000]
gmem_addr_79_read       (read             ) [ 000000000000100000]
specloopname_ln584      (specloopname     ) [ 000000000000000000]
write_ln589             (write            ) [ 000000000000000000]
empty_144               (writeresp        ) [ 000000000000000000]
br_ln584                (br               ) [ 000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln580">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln580"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound66">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound66"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="afterAct">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="afterAct"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_result">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_result"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i14.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i17.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_580_1_VITIS_LOOP_582_2_VITIS_LOOP_584_3_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_582_2_VITIS_LOOP_584_3_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="w_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="h_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="c_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten61_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten61/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="n_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten128_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten128/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer_result_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_result_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="afterAct_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="afterAct_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bound21_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="14" slack="0"/>
<pin id="161" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound21_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bound66_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound66_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln580_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln580_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_145/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_146_writereq_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_146/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="gmem_addr_79_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="7"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_79_read/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln589_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="8"/>
<pin id="198" dir="0" index="2" bw="32" slack="1"/>
<pin id="199" dir="0" index="3" bw="1" slack="0"/>
<pin id="200" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln589/12 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_writeresp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="9"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_144/13 "/>
</bind>
</comp>

<comp id="208" class="1005" name="first_iter_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="first_iter_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln580_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="14" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="n_2_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten128_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten128_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln580_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln580_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="1"/>
<pin id="273" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln580/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln578_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="1"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln578/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln578_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln578/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvar_flatten61_load_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="1"/>
<pin id="288" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten61_load_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln580_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="0"/>
<pin id="291" dir="0" index="1" bw="14" slack="1"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten61_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="1"/>
<pin id="296" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten61_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln580_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln580_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln580_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="14" slack="0"/>
<pin id="306" dir="0" index="2" bw="14" slack="0"/>
<pin id="307" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_8/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln584_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="1"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln584_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="14" slack="0"/>
<pin id="318" dir="0" index="1" bw="14" slack="1"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="h_4_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="2"/>
<pin id="323" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_4/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="c_4_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="2"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_4/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln580_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580_2/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="1"/>
<pin id="334" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp2_cast1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="10" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_shl_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="h_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="empty_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="14" slack="0"/>
<pin id="365" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_cast2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="14" slack="0"/>
<pin id="370" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_shl1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="0"/>
<pin id="374" dir="0" index="1" bw="14" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="empty_143_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="17" slack="0"/>
<pin id="382" dir="0" index="1" bw="14" slack="0"/>
<pin id="383" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_143/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="w_load_1_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="2"/>
<pin id="388" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvar_flatten_load_2_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="2"/>
<pin id="391" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln580_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln580_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln578_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="1"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln578_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln580_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580_3/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="mul_ln580_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="2"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln580_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln580_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="0" index="2" bw="10" slack="1"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp2_cast1_mid178_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast1_mid178/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_shl_mid_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_shl_cast_mid184_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="0"/>
<pin id="438" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid184/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp3_mid186_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="0"/>
<pin id="442" dir="0" index="1" bw="10" slack="0"/>
<pin id="443" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3_mid186/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln580_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="14" slack="0"/>
<pin id="449" dir="0" index="2" bw="14" slack="0"/>
<pin id="450" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_2/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_cast2_mid194_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_mid194/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_shl1_mid_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="17" slack="0"/>
<pin id="459" dir="0" index="1" bw="14" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_mid198_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="0"/>
<pin id="467" dir="0" index="1" bw="14" slack="0"/>
<pin id="468" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid198/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln580_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="17" slack="0"/>
<pin id="474" dir="0" index="2" bw="17" slack="0"/>
<pin id="475" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_3/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln580_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln584_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="0" index="1" bw="3" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln584/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln580_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln580/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln582_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="0" index="1" bw="6" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln580_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln580_1/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln578_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="3" slack="0"/>
<pin id="510" dir="0" index="2" bw="3" slack="1"/>
<pin id="511" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln578/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln580_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln580/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln580_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="1"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln580_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="0" index="2" bw="3" slack="0"/>
<pin id="528" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_4/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln580_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580_2/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln580_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580_4/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp2_mid1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp2_cast1_mid1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast1_mid1/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl_mid1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_shl_cast_mid1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="0"/>
<pin id="562" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp3_mid1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="0"/>
<pin id="567" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3_mid1/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln580_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="14" slack="0"/>
<pin id="573" dir="0" index="2" bw="14" slack="0"/>
<pin id="574" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_5/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_cast2_mid131_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="0"/>
<pin id="580" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_mid131/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_shl1_mid2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="0"/>
<pin id="584" dir="0" index="1" bw="14" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid2/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_mid135_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="17" slack="0"/>
<pin id="592" dir="0" index="1" bw="14" slack="0"/>
<pin id="593" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid135/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln580_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="17" slack="0"/>
<pin id="599" dir="0" index="2" bw="17" slack="0"/>
<pin id="600" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_6/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln580_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580_1/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln580_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580_3/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln580_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln580_2/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln580_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="0" index="2" bw="8" slack="0"/>
<pin id="625" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_7/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln582_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln582_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="h_cast_mid1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast_mid1/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_mid1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="0" index="1" bw="14" slack="0"/>
<pin id="648" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_cast2_mid1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="14" slack="0"/>
<pin id="653" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_mid1/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_shl1_mid1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="17" slack="0"/>
<pin id="657" dir="0" index="1" bw="14" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_mid111_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="17" slack="0"/>
<pin id="665" dir="0" index="1" bw="14" slack="0"/>
<pin id="666" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid111/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln582_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="17" slack="0"/>
<pin id="672" dir="0" index="2" bw="17" slack="0"/>
<pin id="673" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln582/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_s_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="19" slack="0"/>
<pin id="679" dir="0" index="1" bw="17" slack="0"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln582_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="19" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln582/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln582_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="19" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="2"/>
<pin id="692" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582_1/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln584_mid2_v_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="62" slack="0"/>
<pin id="696" dir="0" index="1" bw="64" slack="0"/>
<pin id="697" dir="0" index="2" bw="3" slack="0"/>
<pin id="698" dir="0" index="3" bw="7" slack="0"/>
<pin id="699" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln584_mid2_v/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln582_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="19" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="2"/>
<pin id="707" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582_2/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln584_1_mid2_v_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="62" slack="0"/>
<pin id="711" dir="0" index="1" bw="64" slack="0"/>
<pin id="712" dir="0" index="2" bw="3" slack="0"/>
<pin id="713" dir="0" index="3" bw="7" slack="0"/>
<pin id="714" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln584_1_mid2_v/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln582_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="3" slack="0"/>
<pin id="722" dir="0" index="2" bw="3" slack="0"/>
<pin id="723" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln582_1/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="w_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="2"/>
<pin id="729" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln584_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln584/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="or_ln584_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln584/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="or_ln584_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="1"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln584_1/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln584_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="3" slack="0"/>
<pin id="750" dir="0" index="2" bw="3" slack="0"/>
<pin id="751" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln584/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln584_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="0"/>
<pin id="757" dir="0" index="1" bw="3" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln584_1/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="indvar_flatten_load_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="2"/>
<pin id="763" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln582_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln582_3/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="select_ln582_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="6" slack="0"/>
<pin id="773" dir="0" index="2" bw="6" slack="0"/>
<pin id="774" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln582_2/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln584_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="0"/>
<pin id="780" dir="0" index="1" bw="3" slack="2"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="store_ln584_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="2"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln584_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="0" index="1" bw="6" slack="2"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln584_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="0" index="1" bw="3" slack="2"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="store_ln584_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="0"/>
<pin id="800" dir="0" index="1" bw="3" slack="2"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln584/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln582_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="62" slack="1"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln582_1/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln582_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="62" slack="1"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln582_2/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="gmem_addr_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="64" slack="0"/>
<pin id="811" dir="0" index="1" bw="64" slack="0"/>
<pin id="812" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="gmem_addr_78_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="0"/>
<pin id="818" dir="0" index="1" bw="64" slack="0"/>
<pin id="819" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_78/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="gmem_addr_79_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="0"/>
<pin id="825" dir="0" index="1" bw="64" slack="0"/>
<pin id="826" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_79/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="gmem_addr_80_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="0"/>
<pin id="831" dir="0" index="1" bw="64" slack="0"/>
<pin id="832" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_80/4 "/>
</bind>
</comp>

<comp id="835" class="1005" name="w_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="0"/>
<pin id="837" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="843" class="1005" name="h_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="0"/>
<pin id="845" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="850" class="1005" name="indvar_flatten_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="6" slack="0"/>
<pin id="852" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="858" class="1005" name="c_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="865" class="1005" name="indvar_flatten61_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="14" slack="0"/>
<pin id="867" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten61 "/>
</bind>
</comp>

<comp id="873" class="1005" name="n_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="0"/>
<pin id="875" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="880" class="1005" name="indvar_flatten128_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten128 "/>
</bind>
</comp>

<comp id="887" class="1005" name="buffer_result_read_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="2"/>
<pin id="889" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="buffer_result_read "/>
</bind>
</comp>

<comp id="892" class="1005" name="afterAct_read_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="2"/>
<pin id="894" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="afterAct_read "/>
</bind>
</comp>

<comp id="897" class="1005" name="bound21_read_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="14" slack="1"/>
<pin id="899" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bound21_read "/>
</bind>
</comp>

<comp id="902" class="1005" name="bound66_read_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bound66_read "/>
</bind>
</comp>

<comp id="907" class="1005" name="zext_ln580_cast_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="1"/>
<pin id="909" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln580_cast "/>
</bind>
</comp>

<comp id="913" class="1005" name="n_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="1"/>
<pin id="915" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="919" class="1005" name="mul_ln580_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="10" slack="1"/>
<pin id="921" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln580 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln578_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln578 "/>
</bind>
</comp>

<comp id="929" class="1005" name="icmp_ln580_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln580 "/>
</bind>
</comp>

<comp id="943" class="1005" name="or_ln582_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln582 "/>
</bind>
</comp>

<comp id="947" class="1005" name="sext_ln584_mid2_v_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="62" slack="1"/>
<pin id="949" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln584_mid2_v "/>
</bind>
</comp>

<comp id="952" class="1005" name="sext_ln584_1_mid2_v_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="62" slack="1"/>
<pin id="954" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln584_1_mid2_v "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln584_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="10"/>
<pin id="959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln584_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="gmem_addr_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="966" class="1005" name="gmem_addr_79_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="7"/>
<pin id="968" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_79 "/>
</bind>
</comp>

<comp id="971" class="1005" name="gmem_addr_80_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="8"/>
<pin id="973" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_80 "/>
</bind>
</comp>

<comp id="977" class="1005" name="gmem_addr_79_read_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_79_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="102" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="104" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="106" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="104" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="108" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="112" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="114" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="207"><net_src comp="116" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="208" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="170" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="263" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="263" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="289" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="280" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="303" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="331" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="336" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="321" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="352" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="362" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="368" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="324" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="213" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="413" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="413" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="42" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="424" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="352" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="440" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="440" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="380" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="54" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="386" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="389" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="478" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="404" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="392" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="501" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="42" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="321" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="501" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="399" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="513" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="418" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="548" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="501" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="446" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="564" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="564" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="42" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="578" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="501" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="471" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="495" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="54" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="489" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="501" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="513" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="392" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="524" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="66" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="615" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="532" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="629" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="570" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="60" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="645" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="42" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="651" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="615" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="596" pin="3"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="74" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="669" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="76" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="700"><net_src comp="78" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="689" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="80" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="82" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="708"><net_src comp="685" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="715"><net_src comp="78" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="704" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="80" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="82" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="724"><net_src comp="615" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="629" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="524" pin="3"/><net_sink comp="719" pin=2"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="66" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="615" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="501" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="66" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="730" pin="2"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="747" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="68" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="768"><net_src comp="761" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="84" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="519" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="84" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="764" pin="2"/><net_sink comp="770" pin=2"/></net>

<net id="782"><net_src comp="507" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="621" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="770" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="719" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="747" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="813"><net_src comp="4" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="803" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="809" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="820"><net_src comp="4" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="806" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="816" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="827"><net_src comp="4" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="803" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="4" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="806" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="118" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="846"><net_src comp="122" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="853"><net_src comp="126" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="861"><net_src comp="130" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="868"><net_src comp="134" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="872"><net_src comp="865" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="876"><net_src comp="138" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="883"><net_src comp="142" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="890"><net_src comp="146" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="895"><net_src comp="152" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="900"><net_src comp="158" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="905"><net_src comp="164" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="910"><net_src comp="221" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="916"><net_src comp="260" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="922"><net_src comp="270" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="928"><net_src comp="275" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="289" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="936"><net_src comp="929" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="938"><net_src comp="929" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="939"><net_src comp="929" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="940"><net_src comp="929" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="941"><net_src comp="929" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="942"><net_src comp="929" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="946"><net_src comp="635" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="694" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="955"><net_src comp="709" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="960"><net_src comp="755" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="809" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="969"><net_src comp="823" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="974"><net_src comp="829" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="980"><net_src comp="190" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 12 13 14 15 16 17 }
 - Input state : 
	Port: compute_skip_Pipeline_VITIS_LOOP_584_3 : zext_ln580 | {1 }
	Port: compute_skip_Pipeline_VITIS_LOOP_584_3 : bound66 | {1 }
	Port: compute_skip_Pipeline_VITIS_LOOP_584_3 : gmem | {4 5 6 7 8 9 10 11 }
	Port: compute_skip_Pipeline_VITIS_LOOP_584_3 : bound21 | {1 }
	Port: compute_skip_Pipeline_VITIS_LOOP_584_3 : afterAct | {1 }
	Port: compute_skip_Pipeline_VITIS_LOOP_584_3 : buffer_result | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln580_1 : 1
		mul_ln580 : 2
		icmp_ln578 : 1
		add_ln578 : 1
		br_ln578 : 2
		icmp_ln580 : 1
		add_ln580_1 : 1
		select_ln580_8 : 2
		store_ln584 : 2
		store_ln584 : 3
	State 3
		zext_ln580_2 : 1
		tmp2 : 2
		tmp2_cast1 : 3
		p_shl : 3
		p_shl_cast : 4
		tmp3 : 5
		h_cast : 1
		empty : 6
		p_cast2 : 7
		p_shl1 : 7
		empty_143 : 8
		select_ln580 : 1
		or_ln580 : 1
		zext_ln580_3 : 1
		mul_ln580_1 : 2
		select_ln580_1 : 3
		tmp2_cast1_mid178 : 3
		p_shl_mid : 3
		p_shl_cast_mid184 : 4
		tmp3_mid186 : 5
		select_ln580_2 : 6
		p_cast2_mid194 : 6
		p_shl1_mid : 6
		p_mid198 : 7
		select_ln580_3 : 9
		icmp_ln584 : 1
		and_ln580 : 2
		icmp_ln582 : 1
		and_ln580_1 : 2
		select_ln578 : 1
		add_ln580 : 2
		or_ln580_1 : 2
		select_ln580_4 : 2
		or_ln580_2 : 2
		zext_ln580_4 : 3
		tmp2_mid1 : 4
		tmp2_cast1_mid1 : 5
		p_shl_mid1 : 5
		p_shl_cast_mid1 : 6
		tmp3_mid1 : 7
		select_ln580_5 : 8
		p_cast2_mid131 : 8
		p_shl1_mid2 : 8
		p_mid135 : 9
		select_ln580_6 : 10
		xor_ln580_1 : 2
		or_ln580_3 : 2
		and_ln580_2 : 2
		select_ln580_7 : 2
		add_ln582 : 3
		or_ln582 : 2
		h_cast_mid1 : 4
		p_mid1 : 9
		p_cast2_mid1 : 10
		p_shl1_mid1 : 10
		p_mid111 : 11
		select_ln582 : 12
		tmp_s : 13
		sext_ln582 : 14
		add_ln582_1 : 15
		sext_ln584_mid2_v : 16
		add_ln582_2 : 15
		sext_ln584_1_mid2_v : 16
		select_ln582_1 : 4
		br_ln584 : 2
		add_ln584 : 1
		or_ln584 : 2
		or_ln584_1 : 2
		select_ln584 : 2
		icmp_ln584_1 : 3
		br_ln584 : 4
		add_ln582_3 : 1
		select_ln582_2 : 2
		store_ln584 : 2
		store_ln584 : 3
		store_ln584 : 3
		store_ln584 : 5
		store_ln584 : 3
	State 4
		gmem_addr : 1
		empty_145 : 2
		gmem_addr_78 : 1
		empty_146 : 2
		gmem_addr_79 : 1
		gmem_addr_80 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln578_fu_280        |    0    |    0    |    23   |
|          |       add_ln580_1_fu_297       |    0    |    0    |    21   |
|          |           tmp2_fu_331          |    0    |    0    |    17   |
|          |          empty_fu_362          |    0    |    0    |    21   |
|          |       add_ln578_1_fu_404       |    0    |    0    |    10   |
|          |        add_ln580_fu_513        |    0    |    0    |    15   |
|    add   |        tmp2_mid1_fu_542        |    0    |    0    |    17   |
|          |        add_ln582_fu_629        |    0    |    0    |    10   |
|          |          p_mid1_fu_645         |    0    |    0    |    21   |
|          |       add_ln582_1_fu_689       |    0    |    0    |    71   |
|          |       add_ln582_2_fu_704       |    0    |    0    |    71   |
|          |        add_ln584_fu_730        |    0    |    0    |    10   |
|          |       add_ln582_3_fu_764       |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp3_fu_352          |    0    |    0    |    20   |
|          |        empty_143_fu_380        |    0    |    0    |    24   |
|          |       tmp3_mid186_fu_440       |    0    |    0    |    20   |
|    sub   |         p_mid198_fu_465        |    0    |    0    |    24   |
|          |        tmp3_mid1_fu_564        |    0    |    0    |    20   |
|          |         p_mid135_fu_590        |    0    |    0    |    24   |
|          |         p_mid111_fu_663        |    0    |    0    |    24   |
|----------|--------------------------------|---------|---------|---------|
|          |      select_ln580_8_fu_303     |    0    |    0    |    14   |
|          |       select_ln580_fu_392      |    0    |    0    |    8    |
|          |      select_ln580_1_fu_418     |    0    |    0    |    10   |
|          |      select_ln580_2_fu_446     |    0    |    0    |    14   |
|          |      select_ln580_3_fu_471     |    0    |    0    |    17   |
|          |       select_ln578_fu_507      |    0    |    0    |    3    |
|  select  |      select_ln580_4_fu_524     |    0    |    0    |    3    |
|          |      select_ln580_5_fu_570     |    0    |    0    |    14   |
|          |      select_ln580_6_fu_596     |    0    |    0    |    17   |
|          |      select_ln580_7_fu_621     |    0    |    0    |    8    |
|          |       select_ln582_fu_669      |    0    |    0    |    17   |
|          |      select_ln582_1_fu_719     |    0    |    0    |    3    |
|          |       select_ln584_fu_747      |    0    |    0    |    3    |
|          |      select_ln582_2_fu_770     |    0    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln580_fu_270        |    0    |    0    |    40   |
|          |       mul_ln580_1_fu_413       |    0    |    0    |    40   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln578_fu_275       |    0    |    0    |    13   |
|          |        icmp_ln580_fu_289       |    0    |    0    |    12   |
|   icmp   |        icmp_ln584_fu_483       |    0    |    0    |    8    |
|          |        icmp_ln582_fu_495       |    0    |    0    |    10   |
|          |       icmp_ln584_1_fu_755      |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln580_fu_399        |    0    |    0    |    2    |
|          |        or_ln580_1_fu_519       |    0    |    0    |    2    |
|          |        or_ln580_2_fu_532       |    0    |    0    |    2    |
|    or    |        or_ln580_3_fu_610       |    0    |    0    |    2    |
|          |         or_ln582_fu_635        |    0    |    0    |    2    |
|          |         or_ln584_fu_736        |    0    |    0    |    2    |
|          |        or_ln584_1_fu_742       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        and_ln580_fu_489        |    0    |    0    |    2    |
|    and   |       and_ln580_1_fu_501       |    0    |    0    |    2    |
|          |       and_ln580_2_fu_615       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln580_fu_478        |    0    |    0    |    2    |
|          |       xor_ln580_1_fu_604       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          | buffer_result_read_read_fu_146 |    0    |    0    |    0    |
|          |    afterAct_read_read_fu_152   |    0    |    0    |    0    |
|   read   |    bound21_read_read_fu_158    |    0    |    0    |    0    |
|          |    bound66_read_read_fu_164    |    0    |    0    |    0    |
|          |   zext_ln580_read_read_fu_170  |    0    |    0    |    0    |
|          |  gmem_addr_79_read_read_fu_190 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_176       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writereq |    empty_146_writereq_fu_183   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln589_write_fu_195    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_203      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln580_cast_fu_221     |    0    |    0    |    0    |
|          |       zext_ln580_1_fu_266      |    0    |    0    |    0    |
|          |       zext_ln580_2_fu_327      |    0    |    0    |    0    |
|          |        tmp2_cast1_fu_336       |    0    |    0    |    0    |
|          |        p_shl_cast_fu_348       |    0    |    0    |    0    |
|          |          h_cast_fu_358         |    0    |    0    |    0    |
|   zext   |       zext_ln580_3_fu_409      |    0    |    0    |    0    |
|          |    tmp2_cast1_mid178_fu_424    |    0    |    0    |    0    |
|          |    p_shl_cast_mid184_fu_436    |    0    |    0    |    0    |
|          |       zext_ln580_4_fu_538      |    0    |    0    |    0    |
|          |     tmp2_cast1_mid1_fu_548     |    0    |    0    |    0    |
|          |     p_shl_cast_mid1_fu_560     |    0    |    0    |    0    |
|          |       h_cast_mid1_fu_641       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl_fu_340          |    0    |    0    |    0    |
|          |          p_shl1_fu_372         |    0    |    0    |    0    |
|          |        p_shl_mid_fu_428        |    0    |    0    |    0    |
|bitconcatenate|        p_shl1_mid_fu_457       |    0    |    0    |    0    |
|          |        p_shl_mid1_fu_552       |    0    |    0    |    0    |
|          |       p_shl1_mid2_fu_582       |    0    |    0    |    0    |
|          |       p_shl1_mid1_fu_655       |    0    |    0    |    0    |
|          |          tmp_s_fu_677          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_cast2_fu_368         |    0    |    0    |    0    |
|          |      p_cast2_mid194_fu_453     |    0    |    0    |    0    |
|          |      p_cast2_mid131_fu_578     |    0    |    0    |    0    |
|   sext   |       p_cast2_mid1_fu_651      |    0    |    0    |    0    |
|          |        sext_ln582_fu_685       |    0    |    0    |    0    |
|          |       sext_ln582_1_fu_803      |    0    |    0    |    0    |
|          |       sext_ln582_2_fu_806      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|    sext_ln584_mid2_v_fu_694    |    0    |    0    |    0    |
|          |   sext_ln584_1_mid2_v_fu_709   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |    0    |   768   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   afterAct_read_reg_892   |   64   |
|    bound21_read_reg_897   |   14   |
|    bound66_read_reg_902   |   16   |
| buffer_result_read_reg_887|   64   |
|         c_reg_858         |    8   |
|    first_iter_0_reg_208   |    1   |
| gmem_addr_79_read_reg_977 |   32   |
|    gmem_addr_79_reg_966   |   32   |
|    gmem_addr_80_reg_971   |   32   |
|     gmem_addr_reg_961     |   32   |
|         h_reg_843         |    3   |
|     icmp_ln578_reg_925    |    1   |
|     icmp_ln580_reg_929    |    1   |
|    icmp_ln584_1_reg_957   |    1   |
| indvar_flatten128_reg_880 |   16   |
|  indvar_flatten61_reg_865 |   14   |
|   indvar_flatten_reg_850  |    6   |
|     mul_ln580_reg_919     |   10   |
|        n_2_reg_913        |    3   |
|         n_reg_873         |    3   |
|      or_ln582_reg_943     |    1   |
|sext_ln584_1_mid2_v_reg_952|   62   |
| sext_ln584_mid2_v_reg_947 |   62   |
|         w_reg_835         |    3   |
|  zext_ln580_cast_reg_907  |   10   |
+---------------------------+--------+
|           Total           |   491  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_176  |  p1  |   2  |  32  |   64   ||    9    |
| first_iter_0_reg_208 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  0.774  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   768  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   491  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   491  |   777  |
+-----------+--------+--------+--------+--------+
