#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "H:\iverilog\lib\ivl\system.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "H:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "H:\iverilog\lib\ivl\va_math.vpi";
S_000001a49585bcf0 .scope module, "print_tb" "print_tb" 2 3;
 .timescale -9 -12;
v000001a4958a3730_0 .net "ack_tx", 0 0, v000001a4958aaaf0_0;  1 drivers
v000001a4958a3550_0 .var "clk", 0 0;
v000001a4958a30f0_0 .net "d_tx", 7 0, v000001a495856420_0;  1 drivers
v000001a4958a35f0_0 .var "dout_tx", 31 0;
v000001a4958a3190_0 .net "rdy_tx", 0 0, L_000001a4958b49e0;  1 drivers
v000001a4958a3410_0 .var "req_tx", 0 0;
v000001a4958a3870_0 .var "rstn", 0 0;
v000001a4958a34b0_0 .net "txd", 0 0, v000001a4958a39b0_0;  1 drivers
v000001a4959141c0_0 .var "type_tx", 0 0;
v000001a495913900_0 .net "vld_tx", 0 0, v000001a4958a3a50_0;  1 drivers
S_000001a4958b3b70 .scope module, "print_D" "PRINT" 2 14, 2 67 0, S_000001a49585bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "dout_tx";
    .port_info 3 /INPUT 1 "type_tx";
    .port_info 4 /INPUT 1 "req_tx";
    .port_info 5 /INPUT 1 "rdy_tx";
    .port_info 6 /OUTPUT 1 "vld_tx";
    .port_info 7 /OUTPUT 8 "d_tx";
    .port_info 8 /OUTPUT 1 "ack_tx";
P_000001a49585be80 .param/l "PRINT_BYTE" 0 2 83, C4<01>;
P_000001a49585beb8 .param/l "PRINT_INIT" 0 2 82, C4<00>;
P_000001a49585bef0 .param/l "PRINT_WAIT" 0 2 85, C4<11>;
P_000001a49585bf28 .param/l "PRINT_WORD" 0 2 84, C4<10>;
v000001a4958aaa50_0 .var "Print_State", 1 0;
v000001a4958aaaf0_0 .var "ack_tx", 0 0;
v000001a4958aab90_0 .net "clk", 0 0, v000001a4958a3550_0;  1 drivers
v000001a4958aac30_0 .var "count", 2 0;
v000001a495856420_0 .var "d_tx", 7 0;
v000001a4958564c0_0 .net "dout_tx", 31 0, v000001a4958a35f0_0;  1 drivers
v000001a4958a3af0_0 .net "rdy_tx", 0 0, L_000001a4958b49e0;  alias, 1 drivers
v000001a4958a3b90_0 .net "req_tx", 0 0, v000001a4958a3410_0;  1 drivers
v000001a4958a2c90_0 .net "req_tx_ps", 0 0, v000001a4958aa910_0;  1 drivers
v000001a4958a3910_0 .net "rstn", 0 0, v000001a4958a3870_0;  1 drivers
v000001a4958a3230_0 .net "type_tx", 0 0, v000001a4959141c0_0;  1 drivers
v000001a4958a2d30_0 .var "underline", 0 0;
v000001a4958a3a50_0 .var "vld_tx", 0 0;
E_000001a49589a100 .event posedge, v000001a4958b3e90_0;
S_000001a4958b3d00 .scope module, "ps" "Posedge_Selector" 2 91, 2 50 0, S_000001a4958b3b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
v000001a4958b3e90_0 .net "clk", 0 0, v000001a4958a3550_0;  alias, 1 drivers
v000001a4958b3f30_0 .net "in", 0 0, v000001a4958a3410_0;  alias, 1 drivers
v000001a4958aa870_0 .var "last", 0 0;
v000001a4958aa910_0 .var "out", 0 0;
v000001a4958aa9b0_0 .net "rstn", 0 0, v000001a4958a3870_0;  alias, 1 drivers
E_000001a495899a00/0 .event negedge, v000001a4958aa9b0_0;
E_000001a495899a00/1 .event posedge, v000001a4958b3e90_0;
E_000001a495899a00 .event/or E_000001a495899a00/0, E_000001a495899a00/1;
S_000001a495856560 .scope module, "tx" "uart_tx" 2 25, 2 176 0, S_000001a49585bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "d_tx";
    .port_info 3 /INPUT 1 "vld_tx";
    .port_info 4 /OUTPUT 1 "rdy_tx";
    .port_info 5 /OUTPUT 1 "txd";
L_000001a4958b49e0 .functor BUFZ 1, v000001a4958a3370_0, C4<0>, C4<0>, C4<0>;
v000001a4958a3690_0 .var "CNT", 2 0;
v000001a4958a32d0_0 .var "SOR", 7 0;
v000001a4958a2dd0_0 .net "clk", 0 0, v000001a4958a3550_0;  alias, 1 drivers
v000001a4958a37d0_0 .var "cs", 0 0;
v000001a4958a2f10_0 .net "d_tx", 7 0, v000001a495856420_0;  alias, 1 drivers
v000001a4958a3370_0 .var "rdy", 0 0;
v000001a4958a2fb0_0 .net "rdy_tx", 0 0, L_000001a4958b49e0;  alias, 1 drivers
v000001a4958a2e70_0 .net "rstn", 0 0, v000001a4958a3870_0;  alias, 1 drivers
v000001a4958a39b0_0 .var "txd", 0 0;
v000001a4958a3050_0 .net "vld_tx", 0 0, v000001a4958a3a50_0;  alias, 1 drivers
    .scope S_000001a4958b3d00;
T_0 ;
    %wait E_000001a495899a00;
    %load/vec4 v000001a4958aa9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958aa910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958aa870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a4958b3f30_0;
    %load/vec4 v000001a4958aa870_0;
    %nor/r;
    %and;
    %assign/vec4 v000001a4958aa910_0, 0;
    %load/vec4 v000001a4958b3f30_0;
    %assign/vec4 v000001a4958aa870_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a4958b3b70;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a4958aac30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4958a2d30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a4958aaa50_0, 0, 2;
    %end;
    .thread T_1;
    .scope S_000001a4958b3b70;
T_2 ;
    %wait E_000001a495899a00;
    %load/vec4 v000001a4958a3910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a4958aaa50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a4958aaa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001a4958a2c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000001a4958a3230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a4958aaa50_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a4958aaa50_0, 0;
T_2.10 ;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a4958aaa50_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a4958aaa50_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001a4958a3af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v000001a4958aac30_0;
    %nor/r;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a4958aaa50_0, 0;
T_2.11 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a4958b3b70;
T_3 ;
    %wait E_000001a49589a100;
    %load/vec4 v000001a4958aaa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958a3a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a495856420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958aaaf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a4958aac30_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a3a50_0, 0;
    %load/vec4 v000001a4958564c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001a495856420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958aaaf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a4958aac30_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a3a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958aaaf0_0, 0;
    %load/vec4 v000001a4958aac30_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001a4958aac30_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001a4958a3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a3a50_0, 0;
    %load/vec4 v000001a4958aac30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958aaaf0_0, 0;
T_3.7 ;
T_3.5 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a495856560;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4958a37d0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001a4958a32d0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a4958a3690_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4958a3370_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001a495856560;
T_5 ;
    %wait E_000001a495899a00;
    %load/vec4 v000001a4958a2e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958a37d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001a4958a32d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a4958a3690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a3370_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a4958a37d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001a4958a3050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a37d0_0, 0;
    %load/vec4 v000001a4958a2f10_0;
    %assign/vec4 v000001a4958a32d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958a39b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958a3370_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a3370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a39b0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001a4958a32d0_0, 0;
T_5.6 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001a4958a3690_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001a4958a3690_0, 0;
    %load/vec4 v000001a4958a3690_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4958a37d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4958a3370_0, 0;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001a4958a32d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001a4958a32d0_0, 0;
    %load/vec4 v000001a4958a32d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001a4958a39b0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a49585bcf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4958a3550_0, 0, 1;
    %pushi/vec4 49, 0, 32;
    %store/vec4 v000001a4958a35f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4959141c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4958a3410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4958a3870_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001a49585bcf0;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v000001a4958a3550_0;
    %inv;
    %store/vec4 v000001a4958a3550_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a49585bcf0;
T_8 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4958a3870_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4958a3870_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a4958a3410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a4958a3410_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001a49585bcf0;
T_9 ;
    %vpi_call 2 42 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a49585bcf0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PRINT_tb.v";
