
*** Running vivado
    with args -log axi_sim_sim_clk_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_sim_sim_clk_gen_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_sim_sim_clk_gen_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 277.992 ; gain = 51.281
Command: synth_design -top axi_sim_sim_clk_gen_0_0 -part xc7v585tffg1157-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 410.188 ; gain = 105.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_sim_sim_clk_gen_0_0' [d:/A_Design/FPGA_design/Vivado/SATA_0601/axi_vip/axi_vip.srcs/sources_1/bd/axi_sim/ip/axi_sim_sim_clk_gen_0_0/synth/axi_sim_sim_clk_gen_0_0.v:57]
ERROR: [Synth 8-439] module 'sim_clk_gen' not found [d:/A_Design/FPGA_design/Vivado/SATA_0601/axi_vip/axi_vip.srcs/sources_1/bd/axi_sim/ip/axi_sim_sim_clk_gen_0_0/synth/axi_sim_sim_clk_gen_0_0.v:73]
	Parameter CLOCK_PERIOD bound to: 32'sb00000000000000000000000000001010 
	Parameter INITIAL_RESET_CLOCK_CYCLES bound to: 32'sb00000000000000000000000111110100 
	Parameter RESET_POLARITY bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-285] failed synthesizing module 'axi_sim_sim_clk_gen_0_0' [d:/A_Design/FPGA_design/Vivado/SATA_0601/axi_vip/axi_vip.srcs/sources_1/bd/axi_sim/ip/axi_sim_sim_clk_gen_0_0/synth/axi_sim_sim_clk_gen_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 462.137 ; gain = 156.969
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 22:15:18 2018...
