#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 16 19:53:44 2025
# Process ID: 11940
# Current directory: H:/Store_Athestia/Athestia/sign_internal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10912 H:\Store_Athestia\Athestia\sign_internal\sign_internal.xpr
# Log file: H:/Store_Athestia/Athestia/sign_internal/vivado.log
# Journal file: H:/Store_Athestia/Athestia/sign_internal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Store_Athestia/Athestia/sign_internal/sign_internal.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Wasif Hassan/Documents/GitHub/Athestia/sign_internal' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 856.434 ; gain = 156.008
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/poly_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:101]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:425]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitUnpack(w_len=4)
Compiling module xil_defaultlib.BitUnpack(a=32'sb0111111111111,b...
Compiling module xil_defaultlib.skDecode_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=1404)
Compiling module xil_defaultlib.sponge(msg_len=1404,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=1028)
Compiling module xil_defaultlib.sponge(msg_len=1028,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=5120,ca...
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5888)
Compiling module xil_defaultlib.BitUnpack2(b_len=23)
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5120)
Compiling module xil_defaultlib.Expand_mask(cols_l=7)
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Decompose(width=64,r1_width=5)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=4)
Compiling module xil_defaultlib.w1encode(gamma=261888)
Compiling module xil_defaultlib.pad10_1(x=1088,m=8708)
Compiling module xil_defaultlib.sponge(msg_len=8708,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=516)
Compiling module xil_defaultlib.sponge(msg_len=516,d_len=5000,ca...
Compiling module xil_defaultlib.Sample_in_ball
Compiling module xil_defaultlib.poly_multiplier
Compiling module xil_defaultlib.sign_internal2
Compiling module xil_defaultlib.sign
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_BitUnpak_sv
Built simulation snapshot sign_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 865.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_behav -key {Behavioral:sim_1:Functional:sign} -tclbatch {sign.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sign.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1989.289 ; gain = 1077.902
xsim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1989.289 ; gain = 1122.055
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1989.289 ; gain = 1124.168
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/poly_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:101]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:434]
ERROR: [VRFC 10-1546] variable result might have multiple concurrent drivers [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:480]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/poly_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:101]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:434]
ERROR: [VRFC 10-1546] variable result might have multiple concurrent drivers [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:480]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/poly_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2013.895 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:101]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:436]
ERROR: [VRFC 10-1546] variable result might have multiple concurrent drivers [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:482]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:101]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:437]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitUnpack(w_len=4)
Compiling module xil_defaultlib.BitUnpack(a=32'sb0111111111111,b...
Compiling module xil_defaultlib.skDecode_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=1404)
Compiling module xil_defaultlib.sponge(msg_len=1404,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=1028)
Compiling module xil_defaultlib.sponge(msg_len=1028,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=5120,ca...
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5888)
Compiling module xil_defaultlib.BitUnpack2(b_len=23)
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5120)
Compiling module xil_defaultlib.Expand_mask(cols_l=7)
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Decompose(width=64,r1_width=5)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=4)
Compiling module xil_defaultlib.w1encode(gamma=261888)
Compiling module xil_defaultlib.pad10_1(x=1088,m=8708)
Compiling module xil_defaultlib.sponge(msg_len=8708,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=516)
Compiling module xil_defaultlib.sponge(msg_len=516,d_len=5000,ca...
Compiling module xil_defaultlib.Sample_in_ball
Compiling module xil_defaultlib.sign_internal2
Compiling module xil_defaultlib.sign
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_BitUnpak_sv
Built simulation snapshot sign_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2013.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2013.895 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
       196  101
       197   25
       198   73
       199   51
       200  189
       201   53
       202  175
       203  140
       204  130
       205  144
       206  166
       207   88
       208  208
       209   55
       210   43
       211  171
       212   10
       213   69
       214   73
       215    5
       216  111
       217   44
       218  112
       219  212
       220   10
       221  204
       222   27
       223  205
       224  115
       225   14
       226   73
       227  161
       228  180
       229   10
       230   75
       231  220
       232   78
       233  168
       234  179
       235  104
       236   24
       237  117
       238    6
       239   55
       240   28
       241   35
       242  100
       243   64
       244  147
       245  243
       246   32
       247  148
       248   21
       249  210
       250  207
       251  151
       252   14
       253  187
       254   69
       255  168
run: Time (s): cpu = 00:00:35 ; elapsed = 00:02:34 . Memory (MB): peak = 2013.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:36 ; elapsed = 00:02:36 . Memory (MB): peak = 2013.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:37 ; elapsed = 00:02:47 . Memory (MB): peak = 2013.895 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/poly_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:101]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:437]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitUnpack(w_len=4)
Compiling module xil_defaultlib.BitUnpack(a=32'sb0111111111111,b...
Compiling module xil_defaultlib.skDecode_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=1404)
Compiling module xil_defaultlib.sponge(msg_len=1404,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=1028)
Compiling module xil_defaultlib.sponge(msg_len=1028,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=5120,ca...
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5888)
Compiling module xil_defaultlib.BitUnpack2(b_len=23)
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5120)
Compiling module xil_defaultlib.Expand_mask(cols_l=7)
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Decompose(width=64,r1_width=5)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=4)
Compiling module xil_defaultlib.w1encode(gamma=261888)
Compiling module xil_defaultlib.pad10_1(x=1088,m=8708)
Compiling module xil_defaultlib.sponge(msg_len=8708,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=516)
Compiling module xil_defaultlib.sponge(msg_len=516,d_len=5000,ca...
Compiling module xil_defaultlib.Sample_in_ball
Compiling module xil_defaultlib.poly_multiplier
Compiling module xil_defaultlib.sign_internal2
Compiling module xil_defaultlib.sign
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_BitUnpak_sv
Built simulation snapshot sign_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.895 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
       196  101
       197   25
       198   73
       199   51
       200  189
       201   53
       202  175
       203  140
       204  130
       205  144
       206  166
       207   88
       208  208
       209   55
       210   43
       211  171
       212   10
       213   69
       214   73
       215    5
       216  111
       217   44
       218  112
       219  212
       220   10
       221  204
       222   27
       223  205
       224  115
       225   14
       226   73
       227  161
       228  180
       229   10
       230   75
       231  220
       232   78
       233  168
       234  179
       235  104
       236   24
       237  117
       238    6
       239   55
       240   28
       241   35
       242  100
       243   64
       244  147
       245  243
       246   32
       247  148
       248   21
       249  210
       250  207
       251  151
       252   14
       253  187
       254   69
       255  168
run: Time (s): cpu = 00:01:32 ; elapsed = 00:03:41 . Memory (MB): peak = 2013.895 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:01:33 ; elapsed = 00:03:43 . Memory (MB): peak = 2013.895 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:01:34 ; elapsed = 00:03:58 . Memory (MB): peak = 2013.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/poly_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:103]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:453]
ERROR: [VRFC 10-323] array element widths (32, 64) don't match [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:388]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/BitUnpak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Decompose.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decompose
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/ExpandMask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SampleInBall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_in_ball
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_internal2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/W1Encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w1encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/poly_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/skDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sim_1/new/tb_sign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:103]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:453]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitUnpack(w_len=4)
Compiling module xil_defaultlib.BitUnpack(a=32'sb0111111111111,b...
Compiling module xil_defaultlib.skDecode_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=1404)
Compiling module xil_defaultlib.sponge(msg_len=1404,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=1028)
Compiling module xil_defaultlib.sponge(msg_len=1028,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=5120,ca...
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5888)
Compiling module xil_defaultlib.BitUnpack2(b_len=23)
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5120)
Compiling module xil_defaultlib.Expand_mask(cols_l=7)
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Decompose(width=64,r1_width=5)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=4)
Compiling module xil_defaultlib.w1encode(gamma=261888)
Compiling module xil_defaultlib.pad10_1(x=1088,m=8708)
Compiling module xil_defaultlib.sponge(msg_len=8708,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=516)
Compiling module xil_defaultlib.sponge(msg_len=516,d_len=5000,ca...
Compiling module xil_defaultlib.Sample_in_ball
Compiling module xil_defaultlib.poly_multiplier
Compiling module xil_defaultlib.sign_internal2
Compiling module xil_defaultlib.sign
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_BitUnpak_sv
Built simulation snapshot sign_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.785 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2139.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2139.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 2139.785 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/counts1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/nttinv_rst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/inv_disabler}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/nttinv_done}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/nttinv_w}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/nttinv_w_hat}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/poly_nttinv}} 
WARNING: [Wavedata 42-489] Can't add object "/sign/uut/poly_nttinv" to the wave window because it has 114688 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/poly_nttinv[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/poly_nttinv[6]}} 
run all
       196  101
       197   25
       198   73
       199   51
       200  189
       201   53
       202  175
       203  140
       204  130
       205  144
       206  166
       207   88
       208  208
       209   55
       210   43
       211  171
       212   10
       213   69
       214   73
       215    5
       216  111
       217   44
       218  112
       219  212
       220   10
       221  204
       222   27
       223  205
       224  115
       225   14
       226   73
       227  161
       228  180
       229   10
       230   75
       231  220
       232   78
       233  168
       234  179
       235  104
       236   24
       237  117
       238    6
       239   55
       240   28
       241   35
       242  100
       243   64
       244  147
       245  243
       246   32
       247  148
       248   21
       249  210
       250  207
       251  151
       252   14
       253  187
       254   69
       255  168
run: Time (s): cpu = 00:00:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2285.070 ; gain = 145.285
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sign/uut/v_c_hat_done}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sign' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Store_Athestia/Athestia/sign_internal/sign_internal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:103]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/Store_Athestia/Athestia/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:453]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
       196  101
       197   25
       198   73
       199   51
       200  189
       201   53
       202  175
       203  140
       204  130
       205  144
       206  166
       207   88
       208  208
       209   55
       210   43
       211  171
       212   10
       213   69
       214   73
       215    5
       216  111
       217   44
       218  112
       219  212
       220   10
       221  204
       222   27
       223  205
       224  115
       225   14
       226   73
       227  161
       228  180
       229   10
       230   75
       231  220
       232   78
       233  168
       234  179
       235  104
       236   24
       237  117
       238    6
       239   55
       240   28
       241   35
       242  100
       243   64
       244  147
       245  243
       246   32
       247  148
       248   21
       249  210
       250  207
       251  151
       252   14
       253  187
       254   69
       255  168
run: Time (s): cpu = 00:01:21 ; elapsed = 00:02:11 . Memory (MB): peak = 2315.598 ; gain = 30.527
relaunch_xsim_kernel: Time (s): cpu = 00:01:23 ; elapsed = 00:02:15 . Memory (MB): peak = 2315.598 ; gain = 30.527
relaunch_sim: Time (s): cpu = 00:01:24 ; elapsed = 00:02:21 . Memory (MB): peak = 2315.598 ; gain = 30.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2333.414 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 15:06:18 2025...
