$date
	Sun Oct 23 02:51:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#483812
b1001 !
1"
#483814
b1001 &
b1001 %
1$
#483815
0"
#483818
b11100 &
b11100 %
#483822
b1110 &
b1110 %
#483826
b111 &
b111 %
#483830
b10110 &
b10110 %
#483834
b1011 &
b1011 %
#483838
b100010 &
b100010 %
#483842
b10001 &
b10001 %
#483846
b110100 &
b110100 %
#483850
b11010 &
b11010 %
#483854
b1101 &
b1101 %
#483858
b101000 &
b101000 %
#483862
b10100 &
b10100 %
#483866
b1010 &
b1010 %
#483870
b101 &
b101 %
#483874
b10000 &
b10000 %
#483878
b1000 &
b1000 %
#483882
b100 &
b100 %
#483886
b10 &
b10 %
#483890
b1 &
b1 %
1#
#483894
b0 &
0#
b0 %
0$
#1457654
b11 &
b11 %
1$
b11 !
1"
#1457655
0"
#1457658
b1010 &
b1010 %
#1457662
b101 &
b101 %
#1457666
b10000 &
b10000 %
#1457670
b1000 &
b1000 %
#1457674
b100 &
b100 %
#1457678
b10 &
b10 %
#1457682
b1 &
b1 %
1#
#1457686
b0 &
0#
b0 %
0$
#2462052
b1101 !
1"
#2462054
b1101 &
b1101 %
1$
#2462055
0"
#2462058
b101000 &
b101000 %
#2462062
b10100 &
b10100 %
#2462066
b1010 &
b1010 %
#2462070
b101 &
b101 %
#2462074
b10000 &
b10000 %
#2462078
b1000 &
b1000 %
#2462082
b100 &
b100 %
#2462086
b10 &
b10 %
#2462090
b1 &
b1 %
1#
#2462094
b0 &
0#
b0 %
0$
#4500012
