GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\core.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\ex\alu.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\ex_mem.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\id\bubble.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\id\democe.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\id\id.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\id\registers.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\id_ex.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\if\if.v'
WARN  (EX3628) : Redeclaration of ANSI port 'pc' is not allowed("D:\fpga\gowin\riscv_5_floor\src\if\if.v":8)
WARN  (EX3628) : Redeclaration of ANSI port 'inst' is not allowed("D:\fpga\gowin\riscv_5_floor\src\if\if.v":9)
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\if\pc.v'
WARN  (EX3792) : Literal value 'd4 truncated to fit in 2 bits("D:\fpga\gowin\riscv_5_floor\src\if\pc.v":12)
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\if_id.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\mem_wb.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\src\top.v'
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'core'("D:\fpga\gowin\riscv_5_floor\src\core.v":1)
Compiling module 'ifs'("D:\fpga\gowin\riscv_5_floor\src\if\if.v":1)
Compiling module 'pc'("D:\fpga\gowin\riscv_5_floor\src\if\pc.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\fpga\gowin\riscv_5_floor\src\if\pc.v":16)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'pc_out'("D:\fpga\gowin\riscv_5_floor\src\if\if.v":15)
Compiling module 'if_id'("D:\fpga\gowin\riscv_5_floor\src\if_id.v":1)
Compiling module 'id'("D:\fpga\gowin\riscv_5_floor\src\id\id.v":1)
Compiling module 'decode'("D:\fpga\gowin\riscv_5_floor\src\id\democe.v":1)
Compiling module 'top'("D:\fpga\gowin\riscv_5_floor\src\top.v":1)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("D:\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "ctl" of module "decode" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\fpga\gowin\riscv_5_floor\src\id\democe.v":3)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "id" instantiated to "id_u" is swept in optimizing("D:\fpga\gowin\riscv_5_floor\src\core.v":32)
WARN  (NL0002) : The module "decode" instantiated to "decode_u" is swept in optimizing("D:\fpga\gowin\riscv_5_floor\src\id\id.v":15)
[95%] Generate netlist file "D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\riscv_5_floor.vg" completed
[100%] Generate report file "D:\fpga\gowin\riscv_5_floor\impl\gwsynthesis\riscv_5_floor_syn.rpt.html" completed
GowinSynthesis finish
