#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  4 10:07:16 2022
# Process ID: 12844
# Current directory: C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13840 C:\Abdullah Data\Technical indicators\RSI\Vivado\RSI_implementation\RSI_implementation.xpr
# Log file: C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/vivado.log
# Journal file: C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 789.492 ; gain = 59.457
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim/Output_file.txt'
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26dc087036584eb5ad8c93ef8bfc9035 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 817.008 ; gain = 10.035
update_compile_order -fileset sources_1
open_wave_config {C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/top_tb_behav1.wcfg}
open_wave_config {C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/top_tb_behav1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 24 us
run 24 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim/Output_file.txt'
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/Vivado/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/Vivado/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/Vivado/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26dc087036584eb5ad8c93ef8bfc9035 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture up of entity xil_defaultlib.countern [\countern(n=8)\]
Compiling architecture arch of entity xil_defaultlib.RAM [\RAM(addr_width=8,data_width=20)...]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=20)\]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=40)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_1 [rom_1_default]
Compiling architecture arch of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture arch of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture bench of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 860.707 ; gain = 0.195
run 24 us
add_files -norecurse {{C:/Abdullah Data/Technical indicators/RSI/Vivado/ROM_128.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim/Output_file.txt'
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/Vivado/ROM_128.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_128
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/Vivado/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/Vivado/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/Vivado/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26dc087036584eb5ad8c93ef8bfc9035 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture up of entity xil_defaultlib.countern [\countern(n=8)\]
Compiling architecture arch of entity xil_defaultlib.RAM [\RAM(addr_width=8,data_width=20)...]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=20)\]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=40)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_128 [rom_128_default]
Compiling architecture arch of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture arch of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture bench of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 893.215 ; gain = 0.000
run 24 us
save_wave_config {C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/top_tb_behav1.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.runs/synth_1

launch_runs impl_1 -jobs 2
[Tue Oct  4 18:47:20 2022] Launched synth_1...
Run output will be captured here: C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.runs/synth_1/runme.log
[Tue Oct  4 18:47:21 2022] Launched impl_1...
Run output will be captured here: C:/Abdullah Data/Technical indicators/RSI/Vivado/RSI_implementation/RSI_implementation.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1753.273 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1753.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 20 instances

open_run: Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 1841.180 ; gain = 947.965
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1850.812 ; gain = 9.633
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing -from [get_pins {datapath_inst/reg_Ef/output_reg[4]/C}] -to [get_pins {datapath_inst/reg_Previous_rsi/output_reg[19]/D}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
