# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_0 {
  DIN_WIDTH 64 DIN_FROM 31 DIN_TO 0 DOUT_WIDTH 32
}

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_0 {
  CONST_WIDTH 10
  CONST_VAL 1023
}

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen:8.3 bram_0 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  WRITE_WIDTH_A 32
  WRITE_DEPTH_A 2048
  WRITE_WIDTH_B 64
  ENABLE_A Always_Enabled
  ENABLE_B Always_Enabled
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axi_bram_writer
cell pavel-demin:user:axi_bram_writer:1.0 writer_0 {
  AXI_DATA_WIDTH 32
  AXI_ADDR_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 11
} {
  BRAM_PORTA bram_0/BRAM_PORTA
}

# Create axis_bram_reader
cell pavel-demin:user:axis_bram_reader:1.0 reader_0 {
  AXIS_TDATA_WIDTH 64
  BRAM_DATA_WIDTH 64
  BRAM_ADDR_WIDTH 10
  CONTINUOUS TRUE
} {
  BRAM_PORTA bram_0/BRAM_PORTB
  cfg_data const_0/dout
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler:7.2 fir_0 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 32
  COEFFICIENTVECTOR {-1.42947121966615e-08, -1.53216004576654e-07, -6.68348907547528e-08, 9.73589696726789e-08, 1.58463728037963e-07, 1.12880064391584e-07, -1.66392967925507e-07, -5.07603944016603e-07, -5.38000126759162e-08, 1.05090003856426e-06, 6.76206147169311e-07, -1.60832552126519e-06, -1.86318320444357e-06, 1.92733800514042e-06, 3.70408407469063e-06, -1.64533303971285e-06, -6.14681494878052e-06, 3.31110565098162e-07, 8.93477837266494e-06, 2.43504901605887e-06, -1.15696895725117e-05, -6.94851353616901e-06, 1.33205007988998e-05, 1.32508534520658e-05, -1.32943608690531e-05, -2.10105127742791e-05, 1.0575058757131e-05, 2.94467298852778e-05, -4.41997150897738e-06, -3.73310798014979e-05, -5.51124787133616e-06, 4.30933657389415e-05, 1.89389893574498e-05, -4.50430416527804e-05, -3.48108030993499e-05, 4.16951237338982e-05, 5.12687824450858e-05, -3.21707191422216e-05, -6.5808556101672e-05, 1.65656380598579e-05, 7.56036323338241e-05, 3.7484299356879e-06, -7.80279111613884e-05, -2.60163640564492e-05, 7.1303618547451e-05, 4.6263736838613e-05, -5.51729217703993e-05, -5.97810462566255e-05, 3.14558595628288e-05, 6.19222754636048e-05, -4.34285241925541e-06, -4.91471055389321e-05, -1.97213312084841e-05, 2.01627897491619e-05, 3.26596363446335e-05, 2.30366678718892e-05, -2.59160924851784e-05, -7.44735337421346e-05, -7.9295102089949e-06, 0.000124078278680112, 7.32657958836575e-05, -0.000158415463686052, -0.000169704495623184, 0.000162094724106048, 0.000290540885134809, -0.000120138675438034, -0.000422090904525098, 2.0879038060443e-05, 0.000544129016009292, 0.00014097413843116, -0.00063163289264702, -0.000361602694183505, 0.000657853252579763, 0.000626274664021116, -0.000598487534314134, -0.000909027837604919, 0.000436470988196637, 0.00117426473180641, -0.00016667710275329, -0.00138044544454471, -0.000200342627227444, 0.00148573305425696, 0.000636510936741221, -0.00145501161512441, -0.00109707069232992, 0.00126712988481403, 0.00152401337156885, -0.000922198788388443, -0.00185351713629936, 0.000446118742708873, 0.00202561948469831, 0.000108033023648987, -0.00199560067477635, -0.000662961083312785, 0.0017455387132848, 0.0011250411798557, -0.00129409390998719, -0.00139698265934717, 0.000702467036221647, 0.00139429029737005, -7.46615887473608e-05, -0.001063754400208, -0.000449340202826798, 0.000401479563250211, 0.000708053811759939, 0.000532515087167012, -0.000540000490892254, -0.00160593083723624, -0.000189439052919653, 0.00261381266448908, 0.00155615559708976, -0.00329223010689518, -0.00354963932509015, 0.00334072451810116, 0.006048300494664, -0.00245676733438487, -0.00880423564849292, 0.000379236641182819, 0.0114412382376279, 0.00306300971097398, -0.0134686157359318, -0.00790225698977801, 0.0143119637428752, 0.0139881643199891, -0.0133602187773649, -0.0209544460457599, 0.0100263464262604, 0.0282003598294569, -0.00381737963055174, -0.0348893414776744, -0.00559064329220065, 0.039966097948989, 0.0182781783352238, -0.0421936680345505, -0.0340254424927039, 0.0401794773206885, 0.0522426405524379, -0.0324105058563849, -0.0719097967027432, 0.0172521524820713, 0.0914872288721955, 0.00712240870055948, -0.108727725868793, -0.0429356987407671, 0.120210271461976, 0.0932532589286854, -0.120079679537658, -0.162820550169525, 0.0963398591499571, 0.259024156970405, -0.0186516663239411, -0.387521589909183, -0.206692963003793, 0.480145091281886, 0.874325893098123, 0.480145091281886, -0.206692963003793, -0.387521589909183, -0.0186516663239411, 0.259024156970405, 0.0963398591499571, -0.162820550169525, -0.120079679537658, 0.0932532589286854, 0.120210271461976, -0.0429356987407671, -0.108727725868793, 0.00712240870055949, 0.0914872288721955, 0.0172521524820713, -0.0719097967027432, -0.0324105058563849, 0.0522426405524379, 0.0401794773206884, -0.0340254424927039, -0.0421936680345504, 0.0182781783352238, 0.039966097948989, -0.00559064329220065, -0.0348893414776744, -0.00381737963055174, 0.0282003598294569, 0.0100263464262604, -0.0209544460457599, -0.0133602187773649, 0.013988164319989, 0.0143119637428752, -0.00790225698977802, -0.0134686157359318, 0.00306300971097397, 0.0114412382376279, 0.000379236641182796, -0.00880423564849293, -0.00245676733438487, 0.006048300494664, 0.00334072451810117, -0.00354963932509015, -0.00329223010689517, 0.00155615559708977, 0.00261381266448908, -0.000189439052919664, -0.00160593083723623, -0.000540000490892249, 0.000532515087167009, 0.000708053811759936, 0.000401479563250215, -0.000449340202826786, -0.001063754400208, -7.46615887473758e-05, 0.00139429029737004, 0.000702467036221654, -0.00139698265934715, -0.0012940939099872, 0.00112504117985568, 0.00174553871328479, -0.000662961083312763, -0.00199560067477633, 0.000108033023648959, 0.00202561948469831, 0.000446118742708889, -0.00185351713629937, -0.000922198788388468, 0.00152401337156884, 0.00126712988481404, -0.00109707069232991, -0.00145501161512441, 0.000636510936741217, 0.00148573305425696, -0.00020034262722744, -0.0013804454445447, -0.000166677102753292, 0.00117426473180641, 0.000436470988196637, -0.000909027837604914, -0.000598487534314135, 0.000626274664021117, 0.000657853252579762, -0.000361602694183508, -0.000631632892647019, 0.000140974138431158, 0.000544129016009292, 2.08790380604401e-05, -0.000422090904525097, -0.000120138675438033, 0.000290540885134808, 0.000162094724106044, -0.000169704495623184, -0.000158415463686051, 7.32657958836583e-05, 0.000124078278680109, -7.92951020899492e-06, -7.44735337421353e-05, -2.59160924851785e-05, 2.30366678718894e-05, 3.26596363446334e-05, 2.01627897491601e-05, -1.97213312084837e-05, -4.91471055389334e-05, -4.34285241925501e-06, 6.1922275463605e-05, 3.14558595628287e-05, -5.97810462566242e-05, -5.51729217703985e-05, 4.62637368386131e-05, 7.13036185474506e-05, -2.60163640564477e-05, -7.80279111613884e-05, 3.74842993568805e-06, 7.56036323338241e-05, 1.65656380598588e-05, -6.58085561016719e-05, -3.21707191422216e-05, 5.12687824450856e-05, 4.1695123733898e-05, -3.48108030993499e-05, -4.50430416527811e-05, 1.89389893574499e-05, 4.30933657389416e-05, -5.51124787133627e-06, -3.7331079801498e-05, -4.4199715089777e-06, 2.94467298852777e-05, 1.0575058757131e-05, -2.1010512774279e-05, -1.3294360869053e-05, 1.32508534520656e-05, 1.33205007988998e-05, -6.94851353616896e-06, -1.15696895725117e-05, 2.43504901605869e-06, 8.93477837266489e-06, 3.31110565098125e-07, -6.14681494878048e-06, -1.64533303971278e-06, 3.70408407469065e-06, 1.92733800514041e-06, -1.86318320444355e-06, -1.60832552126516e-06, 6.76206147169316e-07, 1.05090003856428e-06, -5.38000126758963e-08, -5.076039440166e-07, -1.66392967925515e-07, 1.12880064391559e-07, 1.58463728037962e-07, 9.73589696726949e-08, -6.68348907547526e-08, -1.53216004576655e-07, -1.4294712196664e-08}
  COEFFICIENT_WIDTH 24
  QUANTIZATION Quantize_Only
  BESTPRECISION true
  FILTER_TYPE Interpolation
  INTERPOLATION_RATE 2
  NUMBER_PATHS 2
  SAMPLE_FREQUENCY 0.048
  CLOCK_FREQUENCY 125
  OUTPUT_ROUNDING_MODE Truncate_LSBs
  OUTPUT_WIDTH 25
  M_DATA_HAS_TREADY true
} {
  S_AXIS_DATA reader_0/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster:1.1 bcast_1 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 3
  M00_TDATA_REMAP {tdata[23:0]}
  M01_TDATA_REMAP {tdata[55:32]}
} {
  S_AXIS fir_0/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_0 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 25
  INPUT_SAMPLE_FREQUENCY 0.096
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_DOUT_TREADY true
} {
  S_AXIS_DATA bcast_1/M00_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_1 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 25  
  INPUT_SAMPLE_FREQUENCY 0.096
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_DOUT_TREADY true
} {
  S_AXIS_DATA bcast_1/M01_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_2 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 24
  INPUT_SAMPLE_FREQUENCY 2.4
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_DOUT_TREADY true
} {
  S_AXIS_DATA cic_0/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_3 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 24
  INPUT_SAMPLE_FREQUENCY 2.4
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_DOUT_TREADY true
} {
  S_AXIS_DATA cic_1/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_4 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 1250
  INPUT_SAMPLE_FREQUENCY 0.1
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_DOUT_TREADY true
} {
  S_AXIS_DATA cic_2/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_5 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 1250
  INPUT_SAMPLE_FREQUENCY 0.1
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_DOUT_TREADY true
} {
  S_AXIS_DATA cic_3/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner:1.1 comb_1 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 3
} {
  S00_AXIS cic_4/M_AXIS_DATA
  S01_AXIS cic_5/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 phase_0 {
  AXIS_TDATA_WIDTH 32
} {
  cfg_data slice_0/Dout
  aclk /ps_0/FCLK_CLK0
}

# Create dds_compiler
cell xilinx.com:ip:dds_compiler:6.0 dds_0 {
  DDS_CLOCK_RATE 125
  SPURIOUS_FREE_DYNAMIC_RANGE 138
  FREQUENCY_RESOLUTION 0.2
  PHASE_INCREMENT Streaming
  HAS_TREADY true
  HAS_PHASE_OUT false
  PHASE_WIDTH 30
  OUTPUT_WIDTH 24
  DSP48_USE Minimal
} {
  S_AXIS_PHASE phase_0/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create axis_lfsr
cell pavel-demin:user:axis_lfsr:1.0 lfsr_0 {} {
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create cmpy
cell xilinx.com:ip:cmpy:6.0 mult_0 {
  FLOWCONTROL Blocking
  APORTWIDTH.VALUE_SRC USER
  BPORTWIDTH.VALUE_SRC USER
  APORTWIDTH 24
  BPORTWIDTH 24
  ROUNDMODE Random_Rounding
  OUTPUTWIDTH 17
} {
  S_AXIS_A comb_1/M_AXIS
  S_AXIS_B dds_0/M_AXIS_DATA
  S_AXIS_CTRL lfsr_0/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_1

# Create axis_clock_converter
cell xilinx.com:ip:axis_clock_converter:1.1 fifo_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 2
} {
  S_AXIS mult_0/M_AXIS_DOUT
  s_axis_aclk /ps_0/FCLK_CLK0
  s_axis_aresetn /rst_0/peripheral_aresetn
  m_axis_aclk /pll_0/clk_out1
  m_axis_aresetn const_1/dout
}
