
Prova_BMS_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012fd4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  08013278  08013278  00014278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08013894  08013894  00014894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801389c  0801389c  0001489c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080138a0  080138a0  000148a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  080138a4  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004ed8  240001dc  08013a80  000151dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240050b4  08013a80  000160b4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000151dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a1a5  00000000  00000000  0001520a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005210  00000000  00000000  0003f3af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e10  00000000  00000000  000445c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001748  00000000  00000000  000463d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d747  00000000  00000000  00047b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00029584  00000000  00000000  0008525f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017866c  00000000  00000000  000ae7e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00226e4f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000091a0  00000000  00000000  00226e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  00230034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801325c 	.word	0x0801325c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	0801325c 	.word	0x0801325c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LTC6811_adcv>:
uint16_t LTC6811_adcv(
  uint8_t MD, //ADC Mode
  uint8_t DCP, //Discharge Permit
  uint8_t CH //Cell Channels to be measured
  )
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	71bb      	strb	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	717b      	strb	r3, [r7, #5]
	uint16_t cmd = (1<<9) + (MD<<7) + 0x60 + (DCP<<4) + CH;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	79bb      	ldrb	r3, [r7, #6]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	797b      	ldrb	r3, [r7, #5]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	4413      	add	r3, r2
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000be8:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000bea:	89fb      	ldrh	r3, [r7, #14]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <LTC6811_adax>:
//Creo il comando per ADC dei GPIO
uint16_t LTC6811_adax(
  uint8_t MD, //ADC Mode
  uint8_t CHG //GPIO Channels to be measured
  )
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	460a      	mov	r2, r1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1<<10) + (MD<<7) + 0x60 + CHG;
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	01db      	lsls	r3, r3, #7
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	79bb      	ldrb	r3, [r7, #6]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 8000c1c:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000c1e:	89fb      	ldrh	r3, [r7, #14]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c36:	88fb      	ldrh	r3, [r7, #6]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ff29 	bl	8000aa4 <calculate_pec>
 8000c52:	4603      	mov	r3, r0
 8000c54:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c56:	89fb      	ldrh	r3, [r7, #14]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c60:	89fb      	ldrh	r3, [r7, #14]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	72fb      	strb	r3, [r7, #11]

    void CSSPION(SPI_t SPI_3);
    HAL_StatusTypeDef status = HAL_SPI_Transmit_IT(&hspi3, tx_data, 4);
 8000c66:	f107 0308 	add.w	r3, r7, #8
 8000c6a:	2204      	movs	r2, #4
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4808      	ldr	r0, [pc, #32]	@ (8000c90 <ltc6811_send_command+0x64>)
 8000c70:	f006 f8ba 	bl	8006de8 <HAL_SPI_Transmit_IT>
 8000c74:	4603      	mov	r3, r0
 8000c76:	737b      	strb	r3, [r7, #13]
    xSemaphoreTake(SPITXSemHandle, osWaitForever);
 8000c78:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <ltc6811_send_command+0x68>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c80:	4618      	mov	r0, r3
 8000c82:	f00a fed3 	bl	800ba2c <xQueueSemaphoreTake>
    void CSSPIOFF(SPI_t SPI_3);

    return status;
 8000c86:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	24000224 	.word	0x24000224
 8000c94:	240001f8 	.word	0x240001f8

08000c98 <ltc6811_write_data>:

// Scrive dati sull'LTC6811 nei registri
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c9c:	b091      	sub	sp, #68	@ 0x44
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	60b9      	str	r1, [r7, #8]
 8000ca4:	81fb      	strh	r3, [r7, #14]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	737b      	strb	r3, [r7, #13]
 8000caa:	466b      	mov	r3, sp
 8000cac:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000cae:	89fb      	ldrh	r3, [r7, #14]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000cb8:	89fb      	ldrh	r3, [r7, #14]
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	2102      	movs	r1, #2
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff feed 	bl	8000aa4 <calculate_pec>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000cce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000cd8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000cde:	7b7b      	ldrb	r3, [r7, #13]
 8000ce0:	1c99      	adds	r1, r3, #2
 8000ce2:	1e4b      	subs	r3, r1, #1
 8000ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ce6:	460a      	mov	r2, r1
 8000ce8:	2300      	movs	r3, #0
 8000cea:	603a      	str	r2, [r7, #0]
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	f04f 0200 	mov.w	r2, #0
 8000cf2:	f04f 0300 	mov.w	r3, #0
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	00c3      	lsls	r3, r0, #3
 8000cfa:	6838      	ldr	r0, [r7, #0]
 8000cfc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d00:	6838      	ldr	r0, [r7, #0]
 8000d02:	00c2      	lsls	r2, r0, #3
 8000d04:	460a      	mov	r2, r1
 8000d06:	2300      	movs	r3, #0
 8000d08:	4692      	mov	sl, r2
 8000d0a:	469b      	mov	fp, r3
 8000d0c:	f04f 0200 	mov.w	r2, #0
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d20:	460b      	mov	r3, r1
 8000d22:	3307      	adds	r3, #7
 8000d24:	08db      	lsrs	r3, r3, #3
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	ebad 0d03 	sub.w	sp, sp, r3
 8000d2c:	466b      	mov	r3, sp
 8000d2e:	3300      	adds	r3, #0
 8000d30:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000d32:	2300      	movs	r3, #0
 8000d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d36:	e00b      	b.n	8000d50 <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	7819      	ldrb	r1, [r3, #0]
 8000d40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d44:	4413      	add	r3, r2
 8000d46:	460a      	mov	r2, r1
 8000d48:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d50:	7b7b      	ldrb	r3, [r7, #13]
 8000d52:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d54:	429a      	cmp	r2, r3
 8000d56:	dbef      	blt.n	8000d38 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000d58:	7b7b      	ldrb	r3, [r7, #13]
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	68b8      	ldr	r0, [r7, #8]
 8000d5e:	f7ff fea1 	bl	8000aa4 <calculate_pec>
 8000d62:	4603      	mov	r3, r0
 8000d64:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000d66:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	7b7b      	ldrb	r3, [r7, #13]
 8000d6e:	b2d1      	uxtb	r1, r2
 8000d70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d72:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d74:	7b7b      	ldrb	r3, [r7, #13]
 8000d76:	3301      	adds	r3, #1
 8000d78:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d7a:	b2d1      	uxtb	r1, r2
 8000d7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d7e:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d80:	7b7b      	ldrb	r3, [r7, #13]
 8000d82:	1d99      	adds	r1, r3, #6
 8000d84:	1e4b      	subs	r3, r1, #1
 8000d86:	623b      	str	r3, [r7, #32]
 8000d88:	460a      	mov	r2, r1
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	4690      	mov	r8, r2
 8000d8e:	4699      	mov	r9, r3
 8000d90:	f04f 0200 	mov.w	r2, #0
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000d9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000da0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000da4:	460a      	mov	r2, r1
 8000da6:	2300      	movs	r3, #0
 8000da8:	4614      	mov	r4, r2
 8000daa:	461d      	mov	r5, r3
 8000dac:	f04f 0200 	mov.w	r2, #0
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	00eb      	lsls	r3, r5, #3
 8000db6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000dba:	00e2      	lsls	r2, r4, #3
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	3307      	adds	r3, #7
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	00db      	lsls	r3, r3, #3
 8000dc4:	ebad 0d03 	sub.w	sp, sp, r3
 8000dc8:	466b      	mov	r3, sp
 8000dca:	3300      	adds	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000dce:	2300      	movs	r3, #0
 8000dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dd2:	e00c      	b.n	8000dee <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000dd4:	f107 0214 	add.w	r2, r7, #20
 8000dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dda:	4413      	add	r3, r2
 8000ddc:	7819      	ldrb	r1, [r3, #0]
 8000dde:	69fa      	ldr	r2, [r7, #28]
 8000de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000de2:	4413      	add	r3, r2
 8000de4:	460a      	mov	r2, r1
 8000de6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dea:	3301      	adds	r3, #1
 8000dec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000df0:	2b03      	cmp	r3, #3
 8000df2:	ddef      	ble.n	8000dd4 <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000df4:	2300      	movs	r3, #0
 8000df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8000df8:	e00a      	b.n	8000e10 <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000e00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e02:	440a      	add	r2, r1
 8000e04:	7811      	ldrb	r1, [r2, #0]
 8000e06:	69fa      	ldr	r2, [r7, #28]
 8000e08:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e10:	7b7b      	ldrb	r3, [r7, #13]
 8000e12:	3301      	adds	r3, #1
 8000e14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e16:	429a      	cmp	r2, r3
 8000e18:	ddef      	ble.n	8000dfa <ltc6811_write_data+0x162>
    }

    void CSSPION(SPI_t SPI_3);
    HAL_StatusTypeDef status = HAL_SPI_Transmit_IT(&hspi3, tx_send, data_len + 6);
 8000e1a:	7b7b      	ldrb	r3, [r7, #13]
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	3306      	adds	r3, #6
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	461a      	mov	r2, r3
 8000e24:	69f9      	ldr	r1, [r7, #28]
 8000e26:	4809      	ldr	r0, [pc, #36]	@ (8000e4c <ltc6811_write_data+0x1b4>)
 8000e28:	f005 ffde 	bl	8006de8 <HAL_SPI_Transmit_IT>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	76fb      	strb	r3, [r7, #27]
    xSemaphoreTake(SPITXSemHandle, osWaitForever);
 8000e30:	4b07      	ldr	r3, [pc, #28]	@ (8000e50 <ltc6811_write_data+0x1b8>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f04f 31ff 	mov.w	r1, #4294967295
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f00a fdf7 	bl	800ba2c <xQueueSemaphoreTake>
    void CSSPIOFF(SPI_t SPI_3);
    return status;
 8000e3e:	7efb      	ldrb	r3, [r7, #27]
 8000e40:	46b5      	mov	sp, r6
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3744      	adds	r7, #68	@ 0x44
 8000e46:	46bd      	mov	sp, r7
 8000e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e4c:	24000224 	.word	0x24000224
 8000e50:	240001f8 	.word	0x240001f8

08000e54 <ltc6811_read_data>:

// Legge dati dall'LTC6811
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000e54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e58:	b089      	sub	sp, #36	@ 0x24
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	6039      	str	r1, [r7, #0]
 8000e60:	80fb      	strh	r3, [r7, #6]
 8000e62:	4613      	mov	r3, r2
 8000e64:	717b      	strb	r3, [r7, #5]
 8000e66:	466b      	mov	r3, sp
 8000e68:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	0a1b      	lsrs	r3, r3, #8
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e74:	88fb      	ldrh	r3, [r7, #6]
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e7a:	f107 0308 	add.w	r3, r7, #8
 8000e7e:	2102      	movs	r1, #2
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fe0f 	bl	8000aa4 <calculate_pec>
 8000e86:	4603      	mov	r3, r0
 8000e88:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000e8a:	8b7b      	ldrh	r3, [r7, #26]
 8000e8c:	0a1b      	lsrs	r3, r3, #8
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000e94:	8b7b      	ldrh	r3, [r7, #26]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000e9a:	797b      	ldrb	r3, [r7, #5]
 8000e9c:	1c99      	adds	r1, r3, #2
 8000e9e:	1e4b      	subs	r3, r1, #1
 8000ea0:	617b      	str	r3, [r7, #20]
 8000ea2:	460a      	mov	r2, r1
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	4690      	mov	r8, r2
 8000ea8:	4699      	mov	r9, r3
 8000eaa:	f04f 0200 	mov.w	r2, #0
 8000eae:	f04f 0300 	mov.w	r3, #0
 8000eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ebe:	460a      	mov	r2, r1
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	4614      	mov	r4, r2
 8000ec4:	461d      	mov	r5, r3
 8000ec6:	f04f 0200 	mov.w	r2, #0
 8000eca:	f04f 0300 	mov.w	r3, #0
 8000ece:	00eb      	lsls	r3, r5, #3
 8000ed0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ed4:	00e2      	lsls	r2, r4, #3
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	3307      	adds	r3, #7
 8000eda:	08db      	lsrs	r3, r3, #3
 8000edc:	00db      	lsls	r3, r3, #3
 8000ede:	ebad 0d03 	sub.w	sp, sp, r3
 8000ee2:	466b      	mov	r3, sp
 8000ee4:	3300      	adds	r3, #0
 8000ee6:	613b      	str	r3, [r7, #16]


    void CSSPION(SPI_t SPI_3);
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit_IT(&hspi3, tx_data, 4);
 8000ee8:	f107 0308 	add.w	r3, r7, #8
 8000eec:	2204      	movs	r2, #4
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4829      	ldr	r0, [pc, #164]	@ (8000f98 <ltc6811_read_data+0x144>)
 8000ef2:	f005 ff79 	bl	8006de8 <HAL_SPI_Transmit_IT>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(SPITXSemHandle, osWaitForever);
 8000efa:	4b28      	ldr	r3, [pc, #160]	@ (8000f9c <ltc6811_read_data+0x148>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f04f 31ff 	mov.w	r1, #4294967295
 8000f02:	4618      	mov	r0, r3
 8000f04:	f00a fd92 	bl	800ba2c <xQueueSemaphoreTake>
    HAL_StatusTypeDef status = HAL_SPI_Receive_IT(&hspi3, rx_buffer, data_len+2);
 8000f08:	797b      	ldrb	r3, [r7, #5]
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	3302      	adds	r3, #2
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	461a      	mov	r2, r3
 8000f12:	6939      	ldr	r1, [r7, #16]
 8000f14:	4820      	ldr	r0, [pc, #128]	@ (8000f98 <ltc6811_read_data+0x144>)
 8000f16:	f006 f811 	bl	8006f3c <HAL_SPI_Receive_IT>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	73bb      	strb	r3, [r7, #14]
    xSemaphoreTake(SPIRXSemHandle, osWaitForever);
 8000f1e:	4b20      	ldr	r3, [pc, #128]	@ (8000fa0 <ltc6811_read_data+0x14c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f04f 31ff 	mov.w	r1, #4294967295
 8000f26:	4618      	mov	r0, r3
 8000f28:	f00a fd80 	bl	800ba2c <xQueueSemaphoreTake>
    void CSSPIOFF(SPI_t SPI_3);
    if (status == HAL_OK) {
 8000f2c:	7bbb      	ldrb	r3, [r7, #14]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d12a      	bne.n	8000f88 <ltc6811_read_data+0x134>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
 8000f36:	e00a      	b.n	8000f4e <ltc6811_read_data+0xfa>
            rx_data[i] = rx_buffer[i];
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	683a      	ldr	r2, [r7, #0]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	6939      	ldr	r1, [r7, #16]
 8000f40:	69fa      	ldr	r2, [r7, #28]
 8000f42:	440a      	add	r2, r1
 8000f44:	7812      	ldrb	r2, [r2, #0]
 8000f46:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	61fb      	str	r3, [r7, #28]
 8000f4e:	797b      	ldrb	r3, [r7, #5]
 8000f50:	69fa      	ldr	r2, [r7, #28]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	dbf0      	blt.n	8000f38 <ltc6811_read_data+0xe4>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000f56:	797b      	ldrb	r3, [r7, #5]
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	5cd3      	ldrb	r3, [r2, r3]
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	021b      	lsls	r3, r3, #8
 8000f60:	b21a      	sxth	r2, r3
 8000f62:	797b      	ldrb	r3, [r7, #5]
 8000f64:	3301      	adds	r3, #1
 8000f66:	6939      	ldr	r1, [r7, #16]
 8000f68:	5ccb      	ldrb	r3, [r1, r3]
 8000f6a:	b21b      	sxth	r3, r3
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f72:	89ba      	ldrh	r2, [r7, #12]
 8000f74:	797b      	ldrb	r3, [r7, #5]
 8000f76:	4619      	mov	r1, r3
 8000f78:	6838      	ldr	r0, [r7, #0]
 8000f7a:	f7ff fe02 	bl	8000b82 <verify_pec>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d101      	bne.n	8000f88 <ltc6811_read_data+0x134>
            return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e000      	b.n	8000f8a <ltc6811_read_data+0x136>
        }
    }

    return status;
 8000f88:	7bbb      	ldrb	r3, [r7, #14]
 8000f8a:	46b5      	mov	sp, r6
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3724      	adds	r7, #36	@ 0x24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f96:	bf00      	nop
 8000f98:	24000224 	.word	0x24000224
 8000f9c:	240001f8 	.word	0x240001f8
 8000fa0:	240001fc 	.word	0x240001fc

08000fa4 <ltc6811_set_config>:
		uint16_t uv,
		uint16_t ov,
		bool dcc[12],
		bool dcto[4]
		)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	4608      	mov	r0, r1
 8000fae:	4611      	mov	r1, r2
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	70fb      	strb	r3, [r7, #3]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	70bb      	strb	r3, [r7, #2]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	707b      	strb	r3, [r7, #1]
	uint8_t configuration_data[6];
    configuration_data[0]= (refon<<2)+(dten<<1)+adcopt;
 8000fbe:	78fb      	ldrb	r3, [r7, #3]
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	78bb      	ldrb	r3, [r7, #2]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	4413      	add	r3, r2
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	787b      	ldrb	r3, [r7, #1]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	723b      	strb	r3, [r7, #8]
    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    for(int i=0; i<5; i++)
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
 8000fda:	e010      	b.n	8000ffe <ltc6811_set_config+0x5a>
    {
    	configuration_data[0] += (gpio[i]<<(i+3));
 8000fdc:	7a3a      	ldrb	r2, [r7, #8]
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	6879      	ldr	r1, [r7, #4]
 8000fe2:	440b      	add	r3, r1
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	3303      	adds	r3, #3
 8000fec:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4413      	add	r3, r2
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	723b      	strb	r3, [r7, #8]
    for(int i=0; i<5; i++)
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	61fb      	str	r3, [r7, #28]
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	2b04      	cmp	r3, #4
 8001002:	ddeb      	ble.n	8000fdc <ltc6811_set_config+0x38>
    };
    //0xFC; // 0b11111100 - tutti GPIO pull-down OFF

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = uv / 16; // 3300mV / (16 * 0.1mV)
 8001004:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001006:	091b      	lsrs	r3, r3, #4
 8001008:	827b      	strh	r3, [r7, #18]
    configuration_data[1] = vuv & 0xFF;
 800100a:	8a7b      	ldrh	r3, [r7, #18]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	727b      	strb	r3, [r7, #9]

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = ov / 16; // 4200mV / (16 * 0.1mV)
 8001010:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001012:	091b      	lsrs	r3, r3, #4
 8001014:	823b      	strh	r3, [r7, #16]
    configuration_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 8001016:	8a3b      	ldrh	r3, [r7, #16]
 8001018:	b25b      	sxtb	r3, r3
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	b25a      	sxtb	r2, r3
 800101e:	8a7b      	ldrh	r3, [r7, #18]
 8001020:	0a1b      	lsrs	r3, r3, #8
 8001022:	b29b      	uxth	r3, r3
 8001024:	b25b      	sxtb	r3, r3
 8001026:	f003 030f 	and.w	r3, r3, #15
 800102a:	b25b      	sxtb	r3, r3
 800102c:	4313      	orrs	r3, r2
 800102e:	b25b      	sxtb	r3, r3
 8001030:	b2db      	uxtb	r3, r3
 8001032:	72bb      	strb	r3, [r7, #10]
    configuration_data[3] = (vov >> 4) & 0xFF;
 8001034:	8a3b      	ldrh	r3, [r7, #16]
 8001036:	091b      	lsrs	r3, r3, #4
 8001038:	b29b      	uxth	r3, r3
 800103a:	b2db      	uxtb	r3, r3
 800103c:	72fb      	strb	r3, [r7, #11]

    // CFGR4-CFGR5: Discharge control disabilitato
    for (int i=0; i<8; i++)
 800103e:	2300      	movs	r3, #0
 8001040:	61bb      	str	r3, [r7, #24]
 8001042:	e00f      	b.n	8001064 <ltc6811_set_config+0xc0>
        {
    	configuration_data[4] += dcc[i]<<i;
 8001044:	7b3a      	ldrb	r2, [r7, #12]
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800104a:	440b      	add	r3, r1
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4619      	mov	r1, r3
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	fa01 f303 	lsl.w	r3, r1, r3
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4413      	add	r3, r2
 800105a:	b2db      	uxtb	r3, r3
 800105c:	733b      	strb	r3, [r7, #12]
    for (int i=0; i<8; i++)
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	3301      	adds	r3, #1
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	69bb      	ldr	r3, [r7, #24]
 8001066:	2b07      	cmp	r3, #7
 8001068:	ddec      	ble.n	8001044 <ltc6811_set_config+0xa0>
        };
    for (int i=0; i<4; i++)
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	e01e      	b.n	80010ae <ltc6811_set_config+0x10a>
        {
    	configuration_data[5] += (dcto[i]<<(i+4));
 8001070:	7b7a      	ldrb	r2, [r7, #13]
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001076:	440b      	add	r3, r1
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	4619      	mov	r1, r3
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	3304      	adds	r3, #4
 8001080:	fa01 f303 	lsl.w	r3, r1, r3
 8001084:	b2db      	uxtb	r3, r3
 8001086:	4413      	add	r3, r2
 8001088:	b2db      	uxtb	r3, r3
 800108a:	737b      	strb	r3, [r7, #13]
    	configuration_data[5] += dcc[i+8]<<i;
 800108c:	7b7a      	ldrb	r2, [r7, #13]
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	3308      	adds	r3, #8
 8001092:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001094:	440b      	add	r3, r1
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4619      	mov	r1, r3
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	fa01 f303 	lsl.w	r3, r1, r3
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	4413      	add	r3, r2
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	737b      	strb	r3, [r7, #13]
    for (int i=0; i<4; i++)
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	3301      	adds	r3, #1
 80010ac:	617b      	str	r3, [r7, #20]
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	dddd      	ble.n	8001070 <ltc6811_set_config+0xcc>
        };

    return *configuration_data;
 80010b4:	7a3b      	ldrb	r3, [r7, #8]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	@ 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08c      	sub	sp, #48	@ 0x30
 80010c8:	af04      	add	r7, sp, #16
	uint8_t config_data[6];

    // Invia comando WRCFGA
	bool gpio_default[5] = {1,1,1,1,1};
 80010ca:	4a17      	ldr	r2, [pc, #92]	@ (8001128 <ltc6811_configure+0x64>)
 80010cc:	f107 0310 	add.w	r3, r7, #16
 80010d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010d4:	6018      	str	r0, [r3, #0]
 80010d6:	3304      	adds	r3, #4
 80010d8:	7019      	strb	r1, [r3, #0]
	bool dcc_default[12] = {0};
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
	bool dcto_default[4] = {0};
 80010e4:	2300      	movs	r3, #0
 80010e6:	603b      	str	r3, [r7, #0]

	*config_data=ltc6811_set_config(gpio_default, 0, 0, 0, UV_THRESHOLD, OV_THRESHOLD, dcc_default, dcto_default);
 80010e8:	f107 0010 	add.w	r0, r7, #16
 80010ec:	463b      	mov	r3, r7
 80010ee:	9303      	str	r3, [sp, #12]
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	9302      	str	r3, [sp, #8]
 80010f4:	f24a 4310 	movw	r3, #42000	@ 0xa410
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	2300      	movs	r3, #0
 8001102:	2200      	movs	r2, #0
 8001104:	2100      	movs	r1, #0
 8001106:	f7ff ff4d 	bl	8000fa4 <ltc6811_set_config>
 800110a:	4603      	mov	r3, r0
 800110c:	b2db      	uxtb	r3, r3
 800110e:	763b      	strb	r3, [r7, #24]
    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 8001110:	f107 0318 	add.w	r3, r7, #24
 8001114:	2206      	movs	r2, #6
 8001116:	4619      	mov	r1, r3
 8001118:	2001      	movs	r0, #1
 800111a:	f7ff fdbd 	bl	8000c98 <ltc6811_write_data>
 800111e:	4603      	mov	r3, r0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	08013278 	.word	0x08013278

0800112c <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages(Batteria *Pacco) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b08e      	sub	sp, #56	@ 0x38
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
    // Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
	uint16_t cmd= LTC6811_adcv(MD_7KHZ_3KHZ,DCP_DISABLED, CELL_CH_ALL);
 8001134:	2200      	movs	r2, #0
 8001136:	2100      	movs	r1, #0
 8001138:	2002      	movs	r0, #2
 800113a:	f7ff fd3c 	bl	8000bb6 <LTC6811_adcv>
 800113e:	4603      	mov	r3, r0
 8001140:	867b      	strh	r3, [r7, #50]	@ 0x32
    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADCV - tutte le celle, 7kHz
 8001142:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff fd71 	bl	8000c2c <ltc6811_send_command>
 800114a:	4603      	mov	r3, r0
 800114c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 8001150:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001154:	2b00      	cmp	r3, #0
 8001156:	d002      	beq.n	800115e <ltc6811_read_cell_voltages+0x32>
 8001158:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800115c:	e095      	b.n	800128a <ltc6811_read_cell_voltages+0x15e>

    Pacco->timestamp=HAL_GetTick();
 800115e:	f001 fd05 	bl	8002b6c <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    // Attendi fine conversione (290s)
    vTaskDelay( pdMS_TO_TICKS( 3 )); // 3ms per sicurezza
 800116a:	2003      	movs	r0, #3
 800116c:	f00b fdec 	bl	800cd48 <vTaskDelay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[24]; // 12 celle  2 bytes

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(RDCVA, &cell_data[0], 6);
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	2206      	movs	r2, #6
 8001176:	4619      	mov	r1, r3
 8001178:	2004      	movs	r0, #4
 800117a:	f7ff fe6b 	bl	8000e54 <ltc6811_read_data>
 800117e:	4603      	mov	r3, r0
 8001180:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 8001184:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001188:	2b00      	cmp	r3, #0
 800118a:	d002      	beq.n	8001192 <ltc6811_read_cell_voltages+0x66>
 800118c:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001190:	e07b      	b.n	800128a <ltc6811_read_cell_voltages+0x15e>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(RDCVB, &cell_data[6], 6);
 8001192:	f107 0308 	add.w	r3, r7, #8
 8001196:	3306      	adds	r3, #6
 8001198:	2206      	movs	r2, #6
 800119a:	4619      	mov	r1, r3
 800119c:	2006      	movs	r0, #6
 800119e:	f7ff fe59 	bl	8000e54 <ltc6811_read_data>
 80011a2:	4603      	mov	r3, r0
 80011a4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 80011a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d002      	beq.n	80011b6 <ltc6811_read_cell_voltages+0x8a>
 80011b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011b4:	e069      	b.n	800128a <ltc6811_read_cell_voltages+0x15e>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(RDCVC, &cell_data[12], 6);
 80011b6:	f107 0308 	add.w	r3, r7, #8
 80011ba:	330c      	adds	r3, #12
 80011bc:	2206      	movs	r2, #6
 80011be:	4619      	mov	r1, r3
 80011c0:	2008      	movs	r0, #8
 80011c2:	f7ff fe47 	bl	8000e54 <ltc6811_read_data>
 80011c6:	4603      	mov	r3, r0
 80011c8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 80011cc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <ltc6811_read_cell_voltages+0xae>
 80011d4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011d8:	e057      	b.n	800128a <ltc6811_read_cell_voltages+0x15e>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(RDCVD, &cell_data[18], 6);
 80011da:	f107 0308 	add.w	r3, r7, #8
 80011de:	3312      	adds	r3, #18
 80011e0:	2206      	movs	r2, #6
 80011e2:	4619      	mov	r1, r3
 80011e4:	200a      	movs	r0, #10
 80011e6:	f7ff fe35 	bl	8000e54 <ltc6811_read_data>
 80011ea:	4603      	mov	r3, r0
 80011ec:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 80011f0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d002      	beq.n	80011fe <ltc6811_read_cell_voltages+0xd2>
 80011f8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011fc:	e045      	b.n	800128a <ltc6811_read_cell_voltages+0x15e>

    // Decodifica tensioni
    for (int cell = 0; cell < N_celle; cell++) {
 80011fe:	2300      	movs	r3, #0
 8001200:	637b      	str	r3, [r7, #52]	@ 0x34
 8001202:	e03e      	b.n	8001282 <ltc6811_read_cell_voltages+0x156>
        int group_offset = (cell / 3) * 6;
 8001204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001206:	4a23      	ldr	r2, [pc, #140]	@ (8001294 <ltc6811_read_cell_voltages+0x168>)
 8001208:	fb82 1203 	smull	r1, r2, r2, r3
 800120c:	17db      	asrs	r3, r3, #31
 800120e:	1ad2      	subs	r2, r2, r3
 8001210:	4613      	mov	r3, r2
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	4413      	add	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	62fb      	str	r3, [r7, #44]	@ 0x2c
        int cell_in_group = cell % 3;
 800121a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800121c:	4b1d      	ldr	r3, [pc, #116]	@ (8001294 <ltc6811_read_cell_voltages+0x168>)
 800121e:	fb83 3102 	smull	r3, r1, r3, r2
 8001222:	17d3      	asrs	r3, r2, #31
 8001224:	1ac9      	subs	r1, r1, r3
 8001226:	460b      	mov	r3, r1
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	440b      	add	r3, r1
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	62bb      	str	r3, [r7, #40]	@ 0x28
        int byte_offset = group_offset + (cell_in_group * 2);
 8001230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001236:	4413      	add	r3, r2
 8001238:	627b      	str	r3, [r7, #36]	@ 0x24

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 800123a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123c:	3301      	adds	r3, #1
 800123e:	3338      	adds	r3, #56	@ 0x38
 8001240:	443b      	add	r3, r7
 8001242:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001246:	b21b      	sxth	r3, r3
 8001248:	021b      	lsls	r3, r3, #8
 800124a:	b21a      	sxth	r2, r3
 800124c:	f107 0108 	add.w	r1, r7, #8
 8001250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001252:	440b      	add	r3, r1
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	b21b      	sxth	r3, r3
 8001258:	4313      	orrs	r3, r2
 800125a:	b21b      	sxth	r3, r3
 800125c:	847b      	strh	r3, [r7, #34]	@ 0x22
        Pacco->Cell[cell].tensione = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 800125e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001260:	ee07 3a90 	vmov	s15, r3
 8001264:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001268:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001298 <ltc6811_read_cell_voltages+0x16c>
 800126c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001274:	011b      	lsls	r3, r3, #4
 8001276:	4413      	add	r3, r2
 8001278:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < N_celle; cell++) {
 800127c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800127e:	3301      	adds	r3, #1
 8001280:	637b      	str	r3, [r7, #52]	@ 0x34
 8001282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001284:	2b0b      	cmp	r3, #11
 8001286:	ddbd      	ble.n	8001204 <ltc6811_read_cell_voltages+0xd8>
    }

    return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3738      	adds	r7, #56	@ 0x38
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	55555556 	.word	0x55555556
 8001298:	38d1b717 	.word	0x38d1b717

0800129c <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage)
	{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	@ 0x30
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
		// Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
		uint16_t cmd= LTC6811_adax(MD_7KHZ_3KHZ, AUX_CH_ALL);
 80012a4:	2100      	movs	r1, #0
 80012a6:	2002      	movs	r0, #2
 80012a8:	f7ff fca6 	bl	8000bf8 <LTC6811_adax>
 80012ac:	4603      	mov	r3, r0
 80012ae:	857b      	strh	r3, [r7, #42]	@ 0x2a
	    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADAX - GPIO1, 7kHz
 80012b0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fcba 	bl	8000c2c <ltc6811_send_command>
 80012b8:	4603      	mov	r3, r0
 80012ba:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012be:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d002      	beq.n	80012cc <ltc6811_read_gpio_voltages+0x30>
 80012c6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012ca:	e06b      	b.n	80013a4 <ltc6811_read_gpio_voltages+0x108>

	    // Attendi fine conversione
	    vTaskDelay(pdMS_TO_TICKS( 3 )); // 3ms per sicurezza
 80012cc:	2003      	movs	r0, #3
 80012ce:	f00b fd3b 	bl	800cd48 <vTaskDelay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[12]; // 6 registri  2 bytes

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(RDAUXA, &GPIO_data[0], 6);
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	2206      	movs	r2, #6
 80012d8:	4619      	mov	r1, r3
 80012da:	200c      	movs	r0, #12
 80012dc:	f7ff fdba 	bl	8000e54 <ltc6811_read_data>
 80012e0:	4603      	mov	r3, r0
 80012e2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012e6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d002      	beq.n	80012f4 <ltc6811_read_gpio_voltages+0x58>
 80012ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012f2:	e057      	b.n	80013a4 <ltc6811_read_gpio_voltages+0x108>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(RDAUXB, &GPIO_data[6], 6);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	3306      	adds	r3, #6
 80012fa:	2206      	movs	r2, #6
 80012fc:	4619      	mov	r1, r3
 80012fe:	200e      	movs	r0, #14
 8001300:	f7ff fda8 	bl	8000e54 <ltc6811_read_data>
 8001304:	4603      	mov	r3, r0
 8001306:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 800130a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <ltc6811_read_gpio_voltages+0x7c>
 8001312:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001316:	e045      	b.n	80013a4 <ltc6811_read_gpio_voltages+0x108>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001318:	2300      	movs	r3, #0
 800131a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800131c:	e03e      	b.n	800139c <ltc6811_read_gpio_voltages+0x100>
	        int group_offset = (GPIO / 3) * 6;
 800131e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001320:	4a22      	ldr	r2, [pc, #136]	@ (80013ac <ltc6811_read_gpio_voltages+0x110>)
 8001322:	fb82 1203 	smull	r1, r2, r2, r3
 8001326:	17db      	asrs	r3, r3, #31
 8001328:	1ad2      	subs	r2, r2, r3
 800132a:	4613      	mov	r3, r2
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	4413      	add	r3, r2
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	627b      	str	r3, [r7, #36]	@ 0x24
	        int GPIO_in_group = GPIO % 3;
 8001334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001336:	4b1d      	ldr	r3, [pc, #116]	@ (80013ac <ltc6811_read_gpio_voltages+0x110>)
 8001338:	fb83 3102 	smull	r3, r1, r3, r2
 800133c:	17d3      	asrs	r3, r2, #31
 800133e:	1ac9      	subs	r1, r1, r3
 8001340:	460b      	mov	r3, r1
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	440b      	add	r3, r1
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	623b      	str	r3, [r7, #32]
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 800134a:	6a3b      	ldr	r3, [r7, #32]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001350:	4413      	add	r3, r2
 8001352:	61fb      	str	r3, [r7, #28]

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	3301      	adds	r3, #1
 8001358:	3330      	adds	r3, #48	@ 0x30
 800135a:	443b      	add	r3, r7
 800135c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001360:	b21b      	sxth	r3, r3
 8001362:	021b      	lsls	r3, r3, #8
 8001364:	b21a      	sxth	r2, r3
 8001366:	f107 010c 	add.w	r1, r7, #12
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	440b      	add	r3, r1
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b21b      	sxth	r3, r3
 8001372:	4313      	orrs	r3, r2
 8001374:	b21b      	sxth	r3, r3
 8001376:	837b      	strh	r3, [r7, #26]
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 8001378:	8b7b      	ldrh	r3, [r7, #26]
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80013b0 <ltc6811_read_gpio_voltages+0x114>
 800138e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001392:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001398:	3301      	adds	r3, #1
 800139a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800139c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800139e:	2b05      	cmp	r3, #5
 80013a0:	ddbd      	ble.n	800131e <ltc6811_read_gpio_voltages+0x82>
	    }

	    return HAL_OK;
 80013a2:	2300      	movs	r3, #0
	}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3730      	adds	r7, #48	@ 0x30
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	55555556 	.word	0x55555556
 80013b0:	38d1b717 	.word	0x38d1b717

080013b4 <ltc6811_read_status>:


		// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_status(Batteria *Pacco, Status_register *Registro)
		{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
		    // Avvia conversione ADC
		    HAL_StatusTypeDef status = ltc6811_send_command(0x0568); //ADSTAT 7kHz
 80013be:	f44f 60ad 	mov.w	r0, #1384	@ 0x568
 80013c2:	f7ff fc33 	bl	8000c2c <ltc6811_send_command>
 80013c6:	4603      	mov	r3, r0
 80013c8:	76fb      	strb	r3, [r7, #27]
		    if (status != HAL_OK) return status;
 80013ca:	7efb      	ldrb	r3, [r7, #27]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <ltc6811_read_status+0x20>
 80013d0:	7efb      	ldrb	r3, [r7, #27]
 80013d2:	e0f0      	b.n	80015b6 <ltc6811_read_status+0x202>

		    // Attendi fine conversione
		    vTaskDelay(pdMS_TO_TICKS( 3 )); // 3ms per sicurezza
 80013d4:	2003      	movs	r0, #3
 80013d6:	f00b fcb7 	bl	800cd48 <vTaskDelay>
		    uint8_t Status_A[6]; // 3 registri  2 bytes

		    uint8_t Status_B[6]; // 3 registri  2 bytes

		    // Leggi gruppo A (SC, ITMP, VA)
		    status = ltc6811_read_data(RDSTATA, &Status_A[0], 6);
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	2206      	movs	r2, #6
 80013e0:	4619      	mov	r1, r3
 80013e2:	2010      	movs	r0, #16
 80013e4:	f7ff fd36 	bl	8000e54 <ltc6811_read_data>
 80013e8:	4603      	mov	r3, r0
 80013ea:	76fb      	strb	r3, [r7, #27]
		    if (status != HAL_OK) return status;
 80013ec:	7efb      	ldrb	r3, [r7, #27]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <ltc6811_read_status+0x42>
 80013f2:	7efb      	ldrb	r3, [r7, #27]
 80013f4:	e0df      	b.n	80015b6 <ltc6811_read_status+0x202>

		    // Leggi gruppo B (VD, CxOV, CxUV)
		    status = ltc6811_read_data(RDSTATB, &Status_B[0], 6);
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	2206      	movs	r2, #6
 80013fc:	4619      	mov	r1, r3
 80013fe:	2012      	movs	r0, #18
 8001400:	f7ff fd28 	bl	8000e54 <ltc6811_read_data>
 8001404:	4603      	mov	r3, r0
 8001406:	76fb      	strb	r3, [r7, #27]
		    if (status != HAL_OK) return status;
 8001408:	7efb      	ldrb	r3, [r7, #27]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <ltc6811_read_status+0x5e>
 800140e:	7efb      	ldrb	r3, [r7, #27]
 8001410:	e0d1      	b.n	80015b6 <ltc6811_read_status+0x202>

		    // Decodifica tensioni

	        Registro->somma_celle= ((Status_A[1] << 8) | Status_A[0]) * 0.0001f*20; // Converti in Volt (100V per LSB)
 8001412:	7d7b      	ldrb	r3, [r7, #21]
 8001414:	021b      	lsls	r3, r3, #8
 8001416:	7d3a      	ldrb	r2, [r7, #20]
 8001418:	4313      	orrs	r3, r2
 800141a:	ee07 3a90 	vmov	s15, r3
 800141e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001422:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80015c0 <ltc6811_read_status+0x20c>
 8001426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800142e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	edc3 7a00 	vstr	s15, [r3]

	        Registro->int_temperature=((((Status_A[3] << 8) | Status_A[2]) * 0.0001f)/0.0075f)-273; //Converti in temperatura
 8001438:	7dfb      	ldrb	r3, [r7, #23]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	7dba      	ldrb	r2, [r7, #22]
 800143e:	4313      	orrs	r3, r2
 8001440:	ee07 3a90 	vmov	s15, r3
 8001444:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001448:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 80015c0 <ltc6811_read_status+0x20c>
 800144c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001450:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 80015c4 <ltc6811_read_status+0x210>
 8001454:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001458:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80015c8 <ltc6811_read_status+0x214>
 800145c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	edc3 7a01 	vstr	s15, [r3, #4]

	        Registro->analog_power_supply= ((Status_A[5] << 8) | Status_A[4]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001466:	7e7b      	ldrb	r3, [r7, #25]
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	7e3a      	ldrb	r2, [r7, #24]
 800146c:	4313      	orrs	r3, r2
 800146e:	ee07 3a90 	vmov	s15, r3
 8001472:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001476:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80015c0 <ltc6811_read_status+0x20c>
 800147a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	edc3 7a02 	vstr	s15, [r3, #8]

	        Registro->digital_power_supply= ((Status_B[1] << 8) | Status_B[0]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001484:	7b7b      	ldrb	r3, [r7, #13]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	7b3a      	ldrb	r2, [r7, #12]
 800148a:	4313      	orrs	r3, r2
 800148c:	ee07 3a90 	vmov	s15, r3
 8001490:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001494:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80015c0 <ltc6811_read_status+0x20c>
 8001498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	edc3 7a03 	vstr	s15, [r3, #12]

	        for(int i=0;i<4;i++)
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
 80014a6:	e081      	b.n	80015ac <ltc6811_read_status+0x1f8>
	        {
	        	Pacco->Cell[i].CUV=(Status_B[2]>>(2*i))&(0x01);
 80014a8:	7bbb      	ldrb	r3, [r7, #14]
 80014aa:	461a      	mov	r2, r3
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	fa42 f303 	asr.w	r3, r2, r3
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	bf14      	ite	ne
 80014bc:	2301      	movne	r3, #1
 80014be:	2300      	moveq	r3, #0
 80014c0:	b2d9      	uxtb	r1, r3
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	011b      	lsls	r3, r3, #4
 80014c8:	4413      	add	r3, r2
 80014ca:	330d      	adds	r3, #13
 80014cc:	460a      	mov	r2, r1
 80014ce:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+4].CUV=(Status_B[3]>>(2*i))&(0x01);
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	461a      	mov	r2, r3
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	fa42 f303 	asr.w	r3, r2, r3
 80014dc:	f003 0201 	and.w	r2, r3, #1
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	3304      	adds	r3, #4
 80014e4:	2a00      	cmp	r2, #0
 80014e6:	bf14      	ite	ne
 80014e8:	2201      	movne	r2, #1
 80014ea:	2200      	moveq	r2, #0
 80014ec:	b2d1      	uxtb	r1, r2
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	4413      	add	r3, r2
 80014f4:	330d      	adds	r3, #13
 80014f6:	460a      	mov	r2, r1
 80014f8:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+8].CUV=(Status_B[4]>>(2*i))&(0x01);
 80014fa:	7c3b      	ldrb	r3, [r7, #16]
 80014fc:	461a      	mov	r2, r3
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	fa42 f303 	asr.w	r3, r2, r3
 8001506:	f003 0201 	and.w	r2, r3, #1
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	3308      	adds	r3, #8
 800150e:	2a00      	cmp	r2, #0
 8001510:	bf14      	ite	ne
 8001512:	2201      	movne	r2, #1
 8001514:	2200      	moveq	r2, #0
 8001516:	b2d1      	uxtb	r1, r2
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	011b      	lsls	r3, r3, #4
 800151c:	4413      	add	r3, r2
 800151e:	330d      	adds	r3, #13
 8001520:	460a      	mov	r2, r1
 8001522:	701a      	strb	r2, [r3, #0]

	        	Pacco->Cell[i].COV=(Status_B[2]>>(2*i+1))&(0x01);
 8001524:	7bbb      	ldrb	r3, [r7, #14]
 8001526:	461a      	mov	r2, r3
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	3301      	adds	r3, #1
 800152e:	fa42 f303 	asr.w	r3, r2, r3
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	2b00      	cmp	r3, #0
 8001538:	bf14      	ite	ne
 800153a:	2301      	movne	r3, #1
 800153c:	2300      	moveq	r3, #0
 800153e:	b2d9      	uxtb	r1, r3
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	011b      	lsls	r3, r3, #4
 8001546:	4413      	add	r3, r2
 8001548:	330c      	adds	r3, #12
 800154a:	460a      	mov	r2, r1
 800154c:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+4].COV=(Status_B[3]>>(2*i+1))&(0x01);
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	461a      	mov	r2, r3
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	3301      	adds	r3, #1
 8001558:	fa42 f303 	asr.w	r3, r2, r3
 800155c:	f003 0201 	and.w	r2, r3, #1
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	3304      	adds	r3, #4
 8001564:	2a00      	cmp	r2, #0
 8001566:	bf14      	ite	ne
 8001568:	2201      	movne	r2, #1
 800156a:	2200      	moveq	r2, #0
 800156c:	b2d1      	uxtb	r1, r2
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	011b      	lsls	r3, r3, #4
 8001572:	4413      	add	r3, r2
 8001574:	330c      	adds	r3, #12
 8001576:	460a      	mov	r2, r1
 8001578:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+8].COV=(Status_B[4]>>(2*i+1))&(0x01);
 800157a:	7c3b      	ldrb	r3, [r7, #16]
 800157c:	461a      	mov	r2, r3
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	3301      	adds	r3, #1
 8001584:	fa42 f303 	asr.w	r3, r2, r3
 8001588:	f003 0201 	and.w	r2, r3, #1
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	3308      	adds	r3, #8
 8001590:	2a00      	cmp	r2, #0
 8001592:	bf14      	ite	ne
 8001594:	2201      	movne	r2, #1
 8001596:	2200      	moveq	r2, #0
 8001598:	b2d1      	uxtb	r1, r2
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	011b      	lsls	r3, r3, #4
 800159e:	4413      	add	r3, r2
 80015a0:	330c      	adds	r3, #12
 80015a2:	460a      	mov	r2, r1
 80015a4:	701a      	strb	r2, [r3, #0]
	        for(int i=0;i<4;i++)
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	3301      	adds	r3, #1
 80015aa:	61fb      	str	r3, [r7, #28]
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	f77f af7a 	ble.w	80014a8 <ltc6811_read_status+0xf4>
	        }

		    return HAL_OK;
 80015b4:	2300      	movs	r3, #0
		}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3720      	adds	r7, #32
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	38d1b717 	.word	0x38d1b717
 80015c4:	3bf5c28f 	.word	0x3bf5c28f
 80015c8:	43888000 	.word	0x43888000

080015cc <stampa_tensioni_celle>:
#include "Tasks_freertos.h"

extern UART_HandleTypeDef huart3;
extern UART_HandleTypeDef huart2;

void stampa_tensioni_celle(Datatocom Data){
 80015cc:	b084      	sub	sp, #16
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b08c      	sub	sp, #48	@ 0x30
 80015d2:	af02      	add	r7, sp, #8
 80015d4:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 80015d8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	// Stampa risultati misurazione celle
		for (int i = 0; i < N_celle; i++)
 80015dc:	2300      	movs	r3, #0
 80015de:	627b      	str	r3, [r7, #36]	@ 0x24
 80015e0:	e022      	b.n	8001628 <stampa_tensioni_celle+0x5c>
		   {
		      char buffer[32];
		      // Converti float in stringa
		      int length = sprintf(buffer, "Valore %d: %.2f V\r\n",i+1, Data.Pack.Cell[i].tensione);
 80015e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e4:	1c5a      	adds	r2, r3, #1
 80015e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e8:	011b      	lsls	r3, r3, #4
 80015ea:	3330      	adds	r3, #48	@ 0x30
 80015ec:	443b      	add	r3, r7
 80015ee:	edd3 7a00 	vldr	s15, [r3]
 80015f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015f6:	463b      	mov	r3, r7
 80015f8:	ed8d 7b00 	vstr	d7, [sp]
 80015fc:	4910      	ldr	r1, [pc, #64]	@ (8001640 <stampa_tensioni_celle+0x74>)
 80015fe:	4618      	mov	r0, r3
 8001600:	f00e fa50 	bl	800faa4 <siprintf>
 8001604:	6238      	str	r0, [r7, #32]
		       // Invia via UART
		      HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8001606:	6a3b      	ldr	r3, [r7, #32]
 8001608:	b29a      	uxth	r2, r3
 800160a:	463b      	mov	r3, r7
 800160c:	4619      	mov	r1, r3
 800160e:	480d      	ldr	r0, [pc, #52]	@ (8001644 <stampa_tensioni_celle+0x78>)
 8001610:	f006 fd3e 	bl	8008090 <HAL_UART_Transmit_IT>
		      xSemaphoreTake(UARTSemHandle, osWaitForever);
 8001614:	4b0c      	ldr	r3, [pc, #48]	@ (8001648 <stampa_tensioni_celle+0x7c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f04f 31ff 	mov.w	r1, #4294967295
 800161c:	4618      	mov	r0, r3
 800161e:	f00a fa05 	bl	800ba2c <xQueueSemaphoreTake>
		for (int i = 0; i < N_celle; i++)
 8001622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001624:	3301      	adds	r3, #1
 8001626:	627b      	str	r3, [r7, #36]	@ 0x24
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	2b0b      	cmp	r3, #11
 800162c:	ddd9      	ble.n	80015e2 <stampa_tensioni_celle+0x16>
		   }
}
 800162e:	bf00      	nop
 8001630:	bf00      	nop
 8001632:	3728      	adds	r7, #40	@ 0x28
 8001634:	46bd      	mov	sp, r7
 8001636:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800163a:	b004      	add	sp, #16
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	08013280 	.word	0x08013280
 8001644:	24000458 	.word	0x24000458
 8001648:	24000200 	.word	0x24000200

0800164c <stampa_somma_celle>:
	    // Invia via UART
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
	xSemaphoreTake(UARTSemHandle, osWaitForever);
}

void stampa_somma_celle(Status_register reg){
 800164c:	b580      	push	{r7, lr}
 800164e:	b092      	sub	sp, #72	@ 0x48
 8001650:	af00      	add	r7, sp, #0
 8001652:	eeb0 6a40 	vmov.f32	s12, s0
 8001656:	eef0 6a60 	vmov.f32	s13, s1
 800165a:	eeb0 7a41 	vmov.f32	s14, s2
 800165e:	eef0 7a61 	vmov.f32	s15, s3
 8001662:	ed87 6a00 	vstr	s12, [r7]
 8001666:	edc7 6a01 	vstr	s13, [r7, #4]
 800166a:	ed87 7a02 	vstr	s14, [r7, #8]
 800166e:	edc7 7a03 	vstr	s15, [r7, #12]
	// Stampa Misurazione somma celle

		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La tensione di somma delle celle : %.2f V\r\n", reg.somma_celle);
 8001672:	edd7 7a00 	vldr	s15, [r7]
 8001676:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800167a:	f107 0010 	add.w	r0, r7, #16
 800167e:	ec53 2b17 	vmov	r2, r3, d7
 8001682:	490b      	ldr	r1, [pc, #44]	@ (80016b0 <stampa_somma_celle+0x64>)
 8001684:	f00e fa0e 	bl	800faa4 <siprintf>
 8001688:	6478      	str	r0, [r7, #68]	@ 0x44
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 800168a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800168c:	b29a      	uxth	r2, r3
 800168e:	f107 0310 	add.w	r3, r7, #16
 8001692:	4619      	mov	r1, r3
 8001694:	4807      	ldr	r0, [pc, #28]	@ (80016b4 <stampa_somma_celle+0x68>)
 8001696:	f006 fcfb 	bl	8008090 <HAL_UART_Transmit_IT>
       xSemaphoreTake(UARTSemHandle, osWaitForever);
 800169a:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <stampa_somma_celle+0x6c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f04f 31ff 	mov.w	r1, #4294967295
 80016a2:	4618      	mov	r0, r3
 80016a4:	f00a f9c2 	bl	800ba2c <xQueueSemaphoreTake>
}
 80016a8:	bf00      	nop
 80016aa:	3748      	adds	r7, #72	@ 0x48
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	080132d4 	.word	0x080132d4
 80016b4:	24000458 	.word	0x24000458
 80016b8:	24000200 	.word	0x24000200

080016bc <stampa_temperatura_interna>:

void stampa_temperatura_interna(Status_register reg){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b092      	sub	sp, #72	@ 0x48
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	eeb0 6a40 	vmov.f32	s12, s0
 80016c6:	eef0 6a60 	vmov.f32	s13, s1
 80016ca:	eeb0 7a41 	vmov.f32	s14, s2
 80016ce:	eef0 7a61 	vmov.f32	s15, s3
 80016d2:	ed87 6a00 	vstr	s12, [r7]
 80016d6:	edc7 6a01 	vstr	s13, [r7, #4]
 80016da:	ed87 7a02 	vstr	s14, [r7, #8]
 80016de:	edc7 7a03 	vstr	s15, [r7, #12]
	// Stampa Temperatura interna del chip
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La temperatura interna del chip : %.2f\r\n", reg.int_temperature);
 80016e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80016e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016ea:	f107 0010 	add.w	r0, r7, #16
 80016ee:	ec53 2b17 	vmov	r2, r3, d7
 80016f2:	490b      	ldr	r1, [pc, #44]	@ (8001720 <stampa_temperatura_interna+0x64>)
 80016f4:	f00e f9d6 	bl	800faa4 <siprintf>
 80016f8:	6478      	str	r0, [r7, #68]	@ 0x44
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 80016fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	f107 0310 	add.w	r3, r7, #16
 8001702:	4619      	mov	r1, r3
 8001704:	4807      	ldr	r0, [pc, #28]	@ (8001724 <stampa_temperatura_interna+0x68>)
 8001706:	f006 fcc3 	bl	8008090 <HAL_UART_Transmit_IT>
       xSemaphoreTake(UARTSemHandle, osWaitForever);
 800170a:	4b07      	ldr	r3, [pc, #28]	@ (8001728 <stampa_temperatura_interna+0x6c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f04f 31ff 	mov.w	r1, #4294967295
 8001712:	4618      	mov	r0, r3
 8001714:	f00a f98a 	bl	800ba2c <xQueueSemaphoreTake>
}
 8001718:	bf00      	nop
 800171a:	3748      	adds	r7, #72	@ 0x48
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	08013304 	.word	0x08013304
 8001724:	24000458 	.word	0x24000458
 8001728:	24000200 	.word	0x24000200

0800172c <stampa_SOC>:

void stampa_SOC(float *SOC){
 800172c:	b580      	push	{r7, lr}
 800172e:	b094      	sub	sp, #80	@ 0x50
 8001730:	af02      	add	r7, sp, #8
 8001732:	6078      	str	r0, [r7, #4]
	// Stampa SOC della prima cella
		char buffer[50];
		for (int i = 0; i < N_celle; i++)
 8001734:	2300      	movs	r3, #0
 8001736:	647b      	str	r3, [r7, #68]	@ 0x44
 8001738:	e023      	b.n	8001782 <stampa_SOC+0x56>
		   {
			// Converti float in stringa
			int length = sprintf(buffer, "Il SOC della cella %d : %.2f\r\n",i, SOC[i]);
 800173a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800174a:	f107 030c 	add.w	r3, r7, #12
 800174e:	ed8d 7b00 	vstr	d7, [sp]
 8001752:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001754:	490f      	ldr	r1, [pc, #60]	@ (8001794 <stampa_SOC+0x68>)
 8001756:	4618      	mov	r0, r3
 8001758:	f00e f9a4 	bl	800faa4 <siprintf>
 800175c:	6438      	str	r0, [r7, #64]	@ 0x40
			// Invia via UART
			HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 800175e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001760:	b29a      	uxth	r2, r3
 8001762:	f107 030c 	add.w	r3, r7, #12
 8001766:	4619      	mov	r1, r3
 8001768:	480b      	ldr	r0, [pc, #44]	@ (8001798 <stampa_SOC+0x6c>)
 800176a:	f006 fc91 	bl	8008090 <HAL_UART_Transmit_IT>
			xSemaphoreTake(UARTSemHandle, osWaitForever);
 800176e:	4b0b      	ldr	r3, [pc, #44]	@ (800179c <stampa_SOC+0x70>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f04f 31ff 	mov.w	r1, #4294967295
 8001776:	4618      	mov	r0, r3
 8001778:	f00a f958 	bl	800ba2c <xQueueSemaphoreTake>
		for (int i = 0; i < N_celle; i++)
 800177c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800177e:	3301      	adds	r3, #1
 8001780:	647b      	str	r3, [r7, #68]	@ 0x44
 8001782:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001784:	2b0b      	cmp	r3, #11
 8001786:	ddd8      	ble.n	800173a <stampa_SOC+0xe>
		   }
}
 8001788:	bf00      	nop
 800178a:	bf00      	nop
 800178c:	3748      	adds	r7, #72	@ 0x48
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	08013330 	.word	0x08013330
 8001798:	24000458 	.word	0x24000458
 800179c:	24000200 	.word	0x24000200

080017a0 <debugprint>:


void debugprint(const char *msg){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit_IT(&huart2, (uint8_t*)msg, strlen(msg));
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7fe fde9 	bl	8000380 <strlen>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	461a      	mov	r2, r3
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	4807      	ldr	r0, [pc, #28]	@ (80017d4 <debugprint+0x34>)
 80017b8:	f006 fc6a 	bl	8008090 <HAL_UART_Transmit_IT>
    osSemaphoreAcquire(UARTSemHandle, osWaitForever);
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <debugprint+0x38>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f04f 31ff 	mov.w	r1, #4294967295
 80017c4:	4618      	mov	r0, r3
 80017c6:	f009 fbf9 	bl	800afbc <osSemaphoreAcquire>

}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2400038c 	.word	0x2400038c
 80017d8:	24000200 	.word	0x24000200

080017dc <MainTask>:
#include "funzioni_SOC.h"
#include "Manage_bms.h"
#include "FreeRTOS.h"

void MainTask(void *argument)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b0b6      	sub	sp, #216	@ 0xd8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	QueueSetMemberHandle_t xHandle;

  for (;;)
  {
	  xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(100) );
 80017e4:	4b16      	ldr	r3, [pc, #88]	@ (8001840 <MainTask+0x64>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2164      	movs	r1, #100	@ 0x64
 80017ea:	4618      	mov	r0, r3
 80017ec:	f00a fc65 	bl	800c0ba <xQueueSelectFromSet>
 80017f0:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
	  Batteria Pacco_bat;
	  char stringa[50];

	  if( xHandle == NULL )
 80017f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d103      	bne.n	8001804 <MainTask+0x28>
	       {
		  	  debugprint(" passato troppo tempo dalla richiesta\n");
 80017fc:	4811      	ldr	r0, [pc, #68]	@ (8001844 <MainTask+0x68>)
 80017fe:	f7ff ffcf 	bl	80017a0 <debugprint>
 8001802:	e7ef      	b.n	80017e4 <MainTask+0x8>
	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretomain )
 8001804:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <MainTask+0x6c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800180c:	429a      	cmp	r2, r3
 800180e:	d108      	bne.n	8001822 <MainTask+0x46>
	       {
	          xQueueReceive( Queuemisuretomain,(void *)&Pacco_bat, 0 );
 8001810:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <MainTask+0x6c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f107 010c 	add.w	r1, r7, #12
 8001818:	2200      	movs	r2, #0
 800181a:	4618      	mov	r0, r3
 800181c:	f00a f824 	bl	800b868 <xQueueReceive>
 8001820:	e7e0      	b.n	80017e4 <MainTask+0x8>

	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) Queueuarttomain )
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <MainTask+0x70>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800182a:	429a      	cmp	r2, r3
 800182c:	d1da      	bne.n	80017e4 <MainTask+0x8>
	       {
	          xQueueReceive(Queueuarttomain,(void *) &stringa, 0 );
 800182e:	4b07      	ldr	r3, [pc, #28]	@ (800184c <MainTask+0x70>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f107 010c 	add.w	r1, r7, #12
 8001836:	2200      	movs	r2, #0
 8001838:	4618      	mov	r0, r3
 800183a:	f00a f815 	bl	800b868 <xQueueReceive>
  {
 800183e:	e7d1      	b.n	80017e4 <MainTask+0x8>
 8001840:	24000218 	.word	0x24000218
 8001844:	08013354 	.word	0x08013354
 8001848:	24000204 	.word	0x24000204
 800184c:	2400020c 	.word	0x2400020c

08001850 <TaskCalcoloSOC>:
#include <stdio.h>
#include "funzioni_SOC.h"
#include "global.h"

void TaskCalcoloSOC(void *argument)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	f5ad 6dc9 	sub.w	sp, sp, #1608	@ 0x648
 8001856:	af00      	add	r7, sp, #0
 8001858:	f507 63c9 	add.w	r3, r7, #1608	@ 0x648
 800185c:	f2a3 6344 	subw	r3, r3, #1604	@ 0x644
 8001860:	6018      	str	r0, [r3, #0]
	Batteria Pacco[8];
  for (;;)
  {
	  xStreamBufferReceive( BuffertoSOC, ( void * ) Pacco,sizeof( Pacco[8] ), pdMS_TO_TICKS( 20 ) );
 8001862:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <TaskCalcoloSOC+0x24>)
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	f107 0108 	add.w	r1, r7, #8
 800186a:	2314      	movs	r3, #20
 800186c:	22c8      	movs	r2, #200	@ 0xc8
 800186e:	f00a fe1a 	bl	800c4a6 <xStreamBufferReceive>
 8001872:	e7f6      	b.n	8001862 <TaskCalcoloSOC+0x12>
 8001874:	24000214 	.word	0x24000214

08001878 <TaskComunicazione>:
#include "global.h"
#include "funzioni_SOC.h"
#include "FreeRTOS.h"

void TaskComunicazione(void *argument)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b0ec      	sub	sp, #432	@ 0x1b0
 800187c:	af32      	add	r7, sp, #200	@ 0xc8
 800187e:	6078      	str	r0, [r7, #4]
	Datatocom Misure;
	QueueSetMemberHandle_t xHandle;
	float *SOC;
  for (;;)
  {
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(200) );
 8001880:	4b30      	ldr	r3, [pc, #192]	@ (8001944 <TaskComunicazione+0xcc>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	21c8      	movs	r1, #200	@ 0xc8
 8001886:	4618      	mov	r0, r3
 8001888:	f00a fc17 	bl	800c0ba <xQueueSelectFromSet>
 800188c:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

	  if( xHandle == NULL )
 8001890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001894:	2b00      	cmp	r3, #0
 8001896:	d103      	bne.n	80018a0 <TaskComunicazione+0x28>
	       {
		  	  debugprint(" passato troppo tempo dalla richiesta\n");
 8001898:	482b      	ldr	r0, [pc, #172]	@ (8001948 <TaskComunicazione+0xd0>)
 800189a:	f7ff ff81 	bl	80017a0 <debugprint>
 800189e:	e7ef      	b.n	8001880 <TaskComunicazione+0x8>
	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretocom )
 80018a0:	4b2a      	ldr	r3, [pc, #168]	@ (800194c <TaskComunicazione+0xd4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d138      	bne.n	800191e <TaskComunicazione+0xa6>
	       {
	          xQueueReceive( Queuemisuretocom, &Misure, 0 );
 80018ac:	4b27      	ldr	r3, [pc, #156]	@ (800194c <TaskComunicazione+0xd4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f107 010c 	add.w	r1, r7, #12
 80018b4:	2200      	movs	r2, #0
 80018b6:	4618      	mov	r0, r3
 80018b8:	f009 ffd6 	bl	800b868 <xQueueReceive>
	          stampa_tensioni_celle(Misure);
 80018bc:	4668      	mov	r0, sp
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	22c8      	movs	r2, #200	@ 0xc8
 80018c4:	4619      	mov	r1, r3
 80018c6:	f00e fa30 	bl	800fd2a <memcpy>
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018d0:	f7ff fe7c 	bl	80015cc <stampa_tensioni_celle>
	          stampa_temperatura_interna(Misure.reg);
 80018d4:	ed97 6a35 	vldr	s12, [r7, #212]	@ 0xd4
 80018d8:	edd7 6a36 	vldr	s13, [r7, #216]	@ 0xd8
 80018dc:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 80018e0:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80018e4:	eeb0 0a46 	vmov.f32	s0, s12
 80018e8:	eef0 0a66 	vmov.f32	s1, s13
 80018ec:	eeb0 1a47 	vmov.f32	s2, s14
 80018f0:	eef0 1a67 	vmov.f32	s3, s15
 80018f4:	f7ff fee2 	bl	80016bc <stampa_temperatura_interna>
	          stampa_somma_celle(Misure.reg);
 80018f8:	ed97 6a35 	vldr	s12, [r7, #212]	@ 0xd4
 80018fc:	edd7 6a36 	vldr	s13, [r7, #216]	@ 0xd8
 8001900:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8001904:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8001908:	eeb0 0a46 	vmov.f32	s0, s12
 800190c:	eef0 0a66 	vmov.f32	s1, s13
 8001910:	eeb0 1a47 	vmov.f32	s2, s14
 8001914:	eef0 1a67 	vmov.f32	s3, s15
 8001918:	f7ff fe98 	bl	800164c <stampa_somma_celle>
 800191c:	e7b0      	b.n	8001880 <TaskComunicazione+0x8>
	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) QueueSOCtocom )
 800191e:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <TaskComunicazione+0xd8>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001926:	429a      	cmp	r2, r3
 8001928:	d1aa      	bne.n	8001880 <TaskComunicazione+0x8>
	       {
	          xQueueReceive(QueueSOCtocom, &SOC, 0 );
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <TaskComunicazione+0xd8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f107 0108 	add.w	r1, r7, #8
 8001932:	2200      	movs	r2, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f009 ff97 	bl	800b868 <xQueueReceive>
	          stampa_SOC(SOC);
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fef5 	bl	800172c <stampa_SOC>
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(200) );
 8001942:	e79d      	b.n	8001880 <TaskComunicazione+0x8>
 8001944:	2400021c 	.word	0x2400021c
 8001948:	08013380 	.word	0x08013380
 800194c:	24000208 	.word	0x24000208
 8001950:	24000210 	.word	0x24000210

08001954 <TaskMisure>:
#include "FreeRTOS.h"

extern UART_HandleTypeDef huart3;

void TaskMisure(void *argument)
{
 8001954:	b590      	push	{r4, r7, lr}
 8001956:	b0f7      	sub	sp, #476	@ 0x1dc
 8001958:	af00      	add	r7, sp, #0
 800195a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800195e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001962:	6018      	str	r0, [r3, #0]
	TickType_t xLastExecutionTime = xTaskGetTickCount();
 8001964:	f00b fb42 	bl	800cfec <xTaskGetTickCount>
 8001968:	4603      	mov	r3, r0
 800196a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
	Batteria Pacco_bat;
	float tensione_GPIO[6]={0};
 800196e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	60da      	str	r2, [r3, #12]
 800197c:	611a      	str	r2, [r3, #16]
 800197e:	615a      	str	r2, [r3, #20]
	Status_register Status;
	Datatocom Misura;


	ltc6811_configure();
 8001980:	f7ff fba0 	bl	80010c4 <ltc6811_configure>

	for (;;){
		ltc6811_read_cell_voltages(&Pacco_bat);
 8001984:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fbcf 	bl	800112c <ltc6811_read_cell_voltages>
		ltc6811_read_gpio_voltages(tensione_GPIO);
 800198e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fc82 	bl	800129c <ltc6811_read_gpio_voltages>
		ltc6811_read_status(&Pacco_bat, &Status);
 8001998:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 800199c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80019a0:	4611      	mov	r1, r2
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff fd06 	bl	80013b4 <ltc6811_read_status>

		Misura.Pack=Pacco_bat;
 80019a8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80019ac:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80019b0:	4618      	mov	r0, r3
 80019b2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80019b6:	22c8      	movs	r2, #200	@ 0xc8
 80019b8:	4619      	mov	r1, r3
 80019ba:	f00e f9b6 	bl	800fd2a <memcpy>
		Misura.reg=Status;
 80019be:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80019c2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80019c6:	f103 04c8 	add.w	r4, r3, #200	@ 0xc8
 80019ca:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80019ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		xQueueSend( Queuemisuretomain, &Pacco_bat, 0 );
 80019d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <TaskMisure+0xc0>)
 80019d6:	6818      	ldr	r0, [r3, #0]
 80019d8:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 80019dc:	2300      	movs	r3, #0
 80019de:	2200      	movs	r2, #0
 80019e0:	f009 fd6e 	bl	800b4c0 <xQueueGenericSend>
		xQueueSend( Queuemisuretocom, &Misura,0 );
 80019e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <TaskMisure+0xc4>)
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	f107 010c 	add.w	r1, r7, #12
 80019ec:	2300      	movs	r3, #0
 80019ee:	2200      	movs	r2, #0
 80019f0:	f009 fd66 	bl	800b4c0 <xQueueGenericSend>

		xStreamBufferSend( BuffertoSOC, (void *)&Pacco_bat, sizeof(Pacco_bat), 0 );
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <TaskMisure+0xc8>)
 80019f6:	6818      	ldr	r0, [r3, #0]
 80019f8:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 80019fc:	2300      	movs	r3, #0
 80019fe:	22c8      	movs	r2, #200	@ 0xc8
 8001a00:	f00a fc5b 	bl	800c2ba <xStreamBufferSend>

		vTaskDelayUntil(&xLastExecutionTime, pdMS_TO_TICKS(100));
 8001a04:	f507 73ea 	add.w	r3, r7, #468	@ 0x1d4
 8001a08:	2164      	movs	r1, #100	@ 0x64
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f00b f91c 	bl	800cc48 <vTaskDelayUntil>
		ltc6811_read_cell_voltages(&Pacco_bat);
 8001a10:	bf00      	nop
 8001a12:	e7b7      	b.n	8001984 <TaskMisure+0x30>
 8001a14:	24000204 	.word	0x24000204
 8001a18:	24000208 	.word	0x24000208
 8001a1c:	24000214 	.word	0x24000214

08001a20 <StartTasks>:

static uint8_t uartbuffer;
extern UART_HandleTypeDef huart3;

void StartTasks(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af02      	add	r7, sp, #8
	xTaskCreate(MainTask, "MainTask",1024, NULL, 24, NULL);
 8001a26:	2300      	movs	r3, #0
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	2318      	movs	r3, #24
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a34:	4947      	ldr	r1, [pc, #284]	@ (8001b54 <StartTasks+0x134>)
 8001a36:	4848      	ldr	r0, [pc, #288]	@ (8001b58 <StartTasks+0x138>)
 8001a38:	f00a ffa5 	bl	800c986 <xTaskCreate>
	xTaskCreate(TaskMisure, "TaskMisure",1024*10 , NULL, 25, NULL);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	2319      	movs	r3, #25
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	2300      	movs	r3, #0
 8001a46:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8001a4a:	4944      	ldr	r1, [pc, #272]	@ (8001b5c <StartTasks+0x13c>)
 8001a4c:	4844      	ldr	r0, [pc, #272]	@ (8001b60 <StartTasks+0x140>)
 8001a4e:	f00a ff9a 	bl	800c986 <xTaskCreate>
	xTaskCreate(TaskComunicazione, "TaskComunicazione",1024, NULL, 24, NULL);
 8001a52:	2300      	movs	r3, #0
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	2318      	movs	r3, #24
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a60:	4940      	ldr	r1, [pc, #256]	@ (8001b64 <StartTasks+0x144>)
 8001a62:	4841      	ldr	r0, [pc, #260]	@ (8001b68 <StartTasks+0x148>)
 8001a64:	f00a ff8f 	bl	800c986 <xTaskCreate>
	xTaskCreate(TaskCalcoloSOC, "TaskCalcoloSOC",1024, NULL, 23, NULL);
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9301      	str	r3, [sp, #4]
 8001a6c:	2317      	movs	r3, #23
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	2300      	movs	r3, #0
 8001a72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a76:	493d      	ldr	r1, [pc, #244]	@ (8001b6c <StartTasks+0x14c>)
 8001a78:	483d      	ldr	r0, [pc, #244]	@ (8001b70 <StartTasks+0x150>)
 8001a7a:	f00a ff84 	bl	800c986 <xTaskCreate>


	//Creo i semafori per le interrupt
	SPITXSemHandle = xSemaphoreCreateBinary();
 8001a7e:	2203      	movs	r2, #3
 8001a80:	2100      	movs	r1, #0
 8001a82:	2001      	movs	r0, #1
 8001a84:	f009 fcbb 	bl	800b3fe <xQueueGenericCreate>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b74 <StartTasks+0x154>)
 8001a8c:	6013      	str	r3, [r2, #0]
	SPIRXSemHandle = xSemaphoreCreateBinary();
 8001a8e:	2203      	movs	r2, #3
 8001a90:	2100      	movs	r1, #0
 8001a92:	2001      	movs	r0, #1
 8001a94:	f009 fcb3 	bl	800b3fe <xQueueGenericCreate>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	4a37      	ldr	r2, [pc, #220]	@ (8001b78 <StartTasks+0x158>)
 8001a9c:	6013      	str	r3, [r2, #0]
	UARTSemHandle = xSemaphoreCreateBinary();
 8001a9e:	2203      	movs	r2, #3
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2001      	movs	r0, #1
 8001aa4:	f009 fcab 	bl	800b3fe <xQueueGenericCreate>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	4a34      	ldr	r2, [pc, #208]	@ (8001b7c <StartTasks+0x15c>)
 8001aac:	6013      	str	r3, [r2, #0]

	Queuemisuretomain = xQueueCreate(8,sizeof(Batteria));
 8001aae:	2200      	movs	r2, #0
 8001ab0:	21c8      	movs	r1, #200	@ 0xc8
 8001ab2:	2008      	movs	r0, #8
 8001ab4:	f009 fca3 	bl	800b3fe <xQueueGenericCreate>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4a31      	ldr	r2, [pc, #196]	@ (8001b80 <StartTasks+0x160>)
 8001abc:	6013      	str	r3, [r2, #0]
	Queuemisuretocom = xQueueCreate(8,sizeof(Datatocom));
 8001abe:	2200      	movs	r2, #0
 8001ac0:	21d8      	movs	r1, #216	@ 0xd8
 8001ac2:	2008      	movs	r0, #8
 8001ac4:	f009 fc9b 	bl	800b3fe <xQueueGenericCreate>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4a2e      	ldr	r2, [pc, #184]	@ (8001b84 <StartTasks+0x164>)
 8001acc:	6013      	str	r3, [r2, #0]
	Queueuarttomain = xQueueCreate(2,sizeof(uint8_t));
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	2002      	movs	r0, #2
 8001ad4:	f009 fc93 	bl	800b3fe <xQueueGenericCreate>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	4a2b      	ldr	r2, [pc, #172]	@ (8001b88 <StartTasks+0x168>)
 8001adc:	6013      	str	r3, [r2, #0]
	QueueSOCtocom = xQueueCreate(8,sizeof(float[N_celle]));
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2130      	movs	r1, #48	@ 0x30
 8001ae2:	2008      	movs	r0, #8
 8001ae4:	f009 fc8b 	bl	800b3fe <xQueueGenericCreate>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	4a28      	ldr	r2, [pc, #160]	@ (8001b8c <StartTasks+0x16c>)
 8001aec:	6013      	str	r3, [r2, #0]

	BuffertoSOC = xStreamBufferCreate(24*sizeof(Batteria),8*sizeof(Batteria));
 8001aee:	2200      	movs	r2, #0
 8001af0:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8001af4:	f44f 5096 	mov.w	r0, #4800	@ 0x12c0
 8001af8:	f00a fb4d 	bl	800c196 <xStreamBufferGenericCreate>
 8001afc:	4603      	mov	r3, r0
 8001afe:	4a24      	ldr	r2, [pc, #144]	@ (8001b90 <StartTasks+0x170>)
 8001b00:	6013      	str	r3, [r2, #0]

	xQueueAddToSet( Queuemisuretocom, Settocom );
 8001b02:	4b20      	ldr	r3, [pc, #128]	@ (8001b84 <StartTasks+0x164>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a23      	ldr	r2, [pc, #140]	@ (8001b94 <StartTasks+0x174>)
 8001b08:	6812      	ldr	r2, [r2, #0]
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f00a fab3 	bl	800c078 <xQueueAddToSet>
	xQueueAddToSet( QueueSOCtocom, Settocom );
 8001b12:	4b1e      	ldr	r3, [pc, #120]	@ (8001b8c <StartTasks+0x16c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a1f      	ldr	r2, [pc, #124]	@ (8001b94 <StartTasks+0x174>)
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f00a faab 	bl	800c078 <xQueueAddToSet>

	xQueueAddToSet( Queuemisuretomain, Settomain );
 8001b22:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <StartTasks+0x160>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a1c      	ldr	r2, [pc, #112]	@ (8001b98 <StartTasks+0x178>)
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f00a faa3 	bl	800c078 <xQueueAddToSet>
	xQueueAddToSet( Queueuarttomain, Settomain );
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <StartTasks+0x168>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a18      	ldr	r2, [pc, #96]	@ (8001b98 <StartTasks+0x178>)
 8001b38:	6812      	ldr	r2, [r2, #0]
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f00a fa9b 	bl	800c078 <xQueueAddToSet>

	HAL_UART_Receive_IT(&huart3, &uartbuffer, 1);
 8001b42:	2201      	movs	r2, #1
 8001b44:	4915      	ldr	r1, [pc, #84]	@ (8001b9c <StartTasks+0x17c>)
 8001b46:	4816      	ldr	r0, [pc, #88]	@ (8001ba0 <StartTasks+0x180>)
 8001b48:	f006 fb36 	bl	80081b8 <HAL_UART_Receive_IT>
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	080133ac 	.word	0x080133ac
 8001b58:	080017dd 	.word	0x080017dd
 8001b5c:	080133b8 	.word	0x080133b8
 8001b60:	08001955 	.word	0x08001955
 8001b64:	080133c4 	.word	0x080133c4
 8001b68:	08001879 	.word	0x08001879
 8001b6c:	080133d8 	.word	0x080133d8
 8001b70:	08001851 	.word	0x08001851
 8001b74:	240001f8 	.word	0x240001f8
 8001b78:	240001fc 	.word	0x240001fc
 8001b7c:	24000200 	.word	0x24000200
 8001b80:	24000204 	.word	0x24000204
 8001b84:	24000208 	.word	0x24000208
 8001b88:	2400020c 	.word	0x2400020c
 8001b8c:	24000210 	.word	0x24000210
 8001b90:	24000214 	.word	0x24000214
 8001b94:	2400021c 	.word	0x2400021c
 8001b98:	24000218 	.word	0x24000218
 8001b9c:	24000220 	.word	0x24000220
 8001ba0:	24000458 	.word	0x24000458

08001ba4 <SPITXCompleteCallback>:

void SPITXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPITXSemHandle);
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <SPITXCompleteCallback+0x20>)
 8001bae:	6818      	ldr	r0, [r3, #0]
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	f009 fc83 	bl	800b4c0 <xQueueGenericSend>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	240001f8 	.word	0x240001f8

08001bc8 <SPIRXCompleteCallback>:
void SPIRXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPIRXSemHandle);
 8001bd0:	4b05      	ldr	r3, [pc, #20]	@ (8001be8 <SPIRXCompleteCallback+0x20>)
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2100      	movs	r1, #0
 8001bda:	f009 fc71 	bl	800b4c0 <xQueueGenericSend>
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	240001fc 	.word	0x240001fc

08001bec <UARTCompleteCallback>:
void UARTCompleteCallback(UART_HandleTypeDef *huart)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(UARTSemHandle);
 8001bf4:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <UARTCompleteCallback+0x20>)
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	f009 fc5f 	bl	800b4c0 <xQueueGenericSend>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	24000200 	.word	0x24000200

08001c10 <UARTRXCompleteCallback>:

void UARTRXCompleteCallback(UART_HandleTypeDef *huart)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	xQueueSendToBackFromISR(Queueuarttomain,uartbuffer,1 );
 8001c18:	4b08      	ldr	r3, [pc, #32]	@ (8001c3c <UARTRXCompleteCallback+0x2c>)
 8001c1a:	6818      	ldr	r0, [r3, #0]
 8001c1c:	4b08      	ldr	r3, [pc, #32]	@ (8001c40 <UARTRXCompleteCallback+0x30>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	4619      	mov	r1, r3
 8001c22:	2300      	movs	r3, #0
 8001c24:	2201      	movs	r2, #1
 8001c26:	f009 fd69 	bl	800b6fc <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart3,&uartbuffer,1);
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	4904      	ldr	r1, [pc, #16]	@ (8001c40 <UARTRXCompleteCallback+0x30>)
 8001c2e:	4805      	ldr	r0, [pc, #20]	@ (8001c44 <UARTRXCompleteCallback+0x34>)
 8001c30:	f006 fac2 	bl	80081b8 <HAL_UART_Receive_IT>
}
 8001c34:	bf00      	nop
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	2400020c 	.word	0x2400020c
 8001c40:	24000220 	.word	0x24000220
 8001c44:	24000458 	.word	0x24000458

08001c48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001c4c:	f000 fb04 	bl	8002258 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c50:	f000 ff3c 	bl	8002acc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c54:	f000 f842 	bl	8001cdc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001c58:	f000 f8ba 	bl	8001dd0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c5c:	f000 fa30 	bl	80020c0 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001c60:	f000 f8ea 	bl	8001e38 <MX_SPI3_Init>
  MX_SPI5_Init();
 8001c64:	f000 f93e 	bl	8001ee4 <MX_SPI5_Init>
  MX_USART2_UART_Init();
 8001c68:	f000 f992 	bl	8001f90 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001c6c:	f000 f9dc 	bl	8002028 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_TX_COMPLETE_CB_ID, SPITXCompleteCallback);
 8001c70:	4a11      	ldr	r2, [pc, #68]	@ (8001cb8 <main+0x70>)
 8001c72:	2100      	movs	r1, #0
 8001c74:	4811      	ldr	r0, [pc, #68]	@ (8001cbc <main+0x74>)
 8001c76:	f005 f80b 	bl	8006c90 <HAL_SPI_RegisterCallback>
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_RX_COMPLETE_CB_ID, SPIRXCompleteCallback);
 8001c7a:	4a11      	ldr	r2, [pc, #68]	@ (8001cc0 <main+0x78>)
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	480f      	ldr	r0, [pc, #60]	@ (8001cbc <main+0x74>)
 8001c80:	f005 f806 	bl	8006c90 <HAL_SPI_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_TX_COMPLETE_CB_ID, UARTCompleteCallback);
 8001c84:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc4 <main+0x7c>)
 8001c86:	2101      	movs	r1, #1
 8001c88:	480f      	ldr	r0, [pc, #60]	@ (8001cc8 <main+0x80>)
 8001c8a:	f006 f947 	bl	8007f1c <HAL_UART_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_RX_COMPLETE_CB_ID, UARTRXCompleteCallback);
 8001c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001ccc <main+0x84>)
 8001c90:	2103      	movs	r1, #3
 8001c92:	480d      	ldr	r0, [pc, #52]	@ (8001cc8 <main+0x80>)
 8001c94:	f006 f942 	bl	8007f1c <HAL_UART_RegisterCallback>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001c98:	f009 f898 	bl	800adcc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001cd0 <main+0x88>)
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	480c      	ldr	r0, [pc, #48]	@ (8001cd4 <main+0x8c>)
 8001ca2:	f009 f8dd 	bl	800ae60 <osThreadNew>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd8 <main+0x90>)
 8001caa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StartTasks();
 8001cac:	f7ff feb8 	bl	8001a20 <StartTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001cb0:	f009 f8b0 	bl	800ae14 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001cb4:	bf00      	nop
 8001cb6:	e7fd      	b.n	8001cb4 <main+0x6c>
 8001cb8:	08001ba5 	.word	0x08001ba5
 8001cbc:	24000224 	.word	0x24000224
 8001cc0:	08001bc9 	.word	0x08001bc9
 8001cc4:	08001bed 	.word	0x08001bed
 8001cc8:	24000458 	.word	0x24000458
 8001ccc:	08001c11 	.word	0x08001c11
 8001cd0:	0801340c 	.word	0x0801340c
 8001cd4:	08002249 	.word	0x08002249
 8001cd8:	24000524 	.word	0x24000524

08001cdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b09c      	sub	sp, #112	@ 0x70
 8001ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ce2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ce6:	224c      	movs	r2, #76	@ 0x4c
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f00d ff3f 	bl	800fb6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	2220      	movs	r2, #32
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f00d ff39 	bl	800fb6e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001cfc:	2002      	movs	r0, #2
 8001cfe:	f001 ffd3 	bl	8003ca8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d02:	2300      	movs	r3, #0
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	4b30      	ldr	r3, [pc, #192]	@ (8001dc8 <SystemClock_Config+0xec>)
 8001d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0a:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc8 <SystemClock_Config+0xec>)
 8001d0c:	f023 0301 	bic.w	r3, r3, #1
 8001d10:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001d12:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc8 <SystemClock_Config+0xec>)
 8001d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	603b      	str	r3, [r7, #0]
 8001d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001dcc <SystemClock_Config+0xf0>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	4a2a      	ldr	r2, [pc, #168]	@ (8001dcc <SystemClock_Config+0xf0>)
 8001d22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d26:	6193      	str	r3, [r2, #24]
 8001d28:	4b28      	ldr	r3, [pc, #160]	@ (8001dcc <SystemClock_Config+0xf0>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d30:	603b      	str	r3, [r7, #0]
 8001d32:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001d34:	bf00      	nop
 8001d36:	4b25      	ldr	r3, [pc, #148]	@ (8001dcc <SystemClock_Config+0xf0>)
 8001d38:	699b      	ldr	r3, [r3, #24]
 8001d3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d42:	d1f8      	bne.n	8001d36 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d44:	2301      	movs	r3, #1
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d52:	2302      	movs	r3, #2
 8001d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d56:	2301      	movs	r3, #1
 8001d58:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001d5a:	2364      	movs	r3, #100	@ 0x64
 8001d5c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d62:	2304      	movs	r3, #4
 8001d64:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d66:	2302      	movs	r3, #2
 8001d68:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001d6a:	230c      	movs	r3, #12
 8001d6c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f001 ffce 	bl	8003d1c <HAL_RCC_OscConfig>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001d86:	f000 faa5 	bl	80022d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d8a:	233f      	movs	r3, #63	@ 0x3f
 8001d8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001d96:	2308      	movs	r3, #8
 8001d98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001d9a:	2340      	movs	r3, #64	@ 0x40
 8001d9c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001d9e:	2340      	movs	r3, #64	@ 0x40
 8001da0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001da6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001da8:	2340      	movs	r3, #64	@ 0x40
 8001daa:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	2102      	movs	r1, #2
 8001db0:	4618      	mov	r0, r3
 8001db2:	f002 fc0d 	bl	80045d0 <HAL_RCC_ClockConfig>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001dbc:	f000 fa8a 	bl	80022d4 <Error_Handler>
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	3770      	adds	r7, #112	@ 0x70
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	58000400 	.word	0x58000400
 8001dcc:	58024800 	.word	0x58024800

08001dd0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b0b0      	sub	sp, #192	@ 0xc0
 8001dd4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dd6:	463b      	mov	r3, r7
 8001dd8:	22c0      	movs	r2, #192	@ 0xc0
 8001dda:	2100      	movs	r1, #0
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f00d fec6 	bl	800fb6e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI5;
 8001de2:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001dee:	2301      	movs	r3, #1
 8001df0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 8001df2:	2312      	movs	r3, #18
 8001df4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 15;
 8001df6:	230f      	movs	r3, #15
 8001df8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 15;
 8001dfa:	230f      	movs	r3, #15
 8001dfc:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001e02:	23c0      	movs	r3, #192	@ 0xc0
 8001e04:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001e06:	2320      	movs	r3, #32
 8001e08:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8001e0a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001e10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e14:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 8001e16:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e1a:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f002 ffa4 	bl	8004d6c <HAL_RCCEx_PeriphCLKConfig>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 8001e2a:	f000 fa53 	bl	80022d4 <Error_Handler>
  }
}
 8001e2e:	bf00      	nop
 8001e30:	37c0      	adds	r7, #192	@ 0xc0
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001e3c:	4b27      	ldr	r3, [pc, #156]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e3e:	4a28      	ldr	r2, [pc, #160]	@ (8001ee0 <MX_SPI3_Init+0xa8>)
 8001e40:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001e42:	4b26      	ldr	r3, [pc, #152]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e44:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001e48:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001e4a:	4b24      	ldr	r3, [pc, #144]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e50:	4b22      	ldr	r3, [pc, #136]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e52:	2207      	movs	r2, #7
 8001e54:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e56:	4b21      	ldr	r3, [pc, #132]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001e62:	4b1e      	ldr	r3, [pc, #120]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e64:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001e68:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001e6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e6c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e70:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e72:	4b1a      	ldr	r3, [pc, #104]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e78:	4b18      	ldr	r3, [pc, #96]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e7e:	4b17      	ldr	r3, [pc, #92]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001e84:	4b15      	ldr	r3, [pc, #84]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e8a:	4b14      	ldr	r3, [pc, #80]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e90:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001e92:	4b12      	ldr	r3, [pc, #72]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001e98:	4b10      	ldr	r3, [pc, #64]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001eb6:	4b09      	ldr	r3, [pc, #36]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001ebc:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001ec2:	4b06      	ldr	r3, [pc, #24]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001ec8:	4804      	ldr	r0, [pc, #16]	@ (8001edc <MX_SPI3_Init+0xa4>)
 8001eca:	f004 fd7b 	bl	80069c4 <HAL_SPI_Init>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001ed4:	f000 f9fe 	bl	80022d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001ed8:	bf00      	nop
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	24000224 	.word	0x24000224
 8001ee0:	40003c00 	.word	0x40003c00

08001ee4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001ee8:	4b27      	ldr	r3, [pc, #156]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001eea:	4a28      	ldr	r2, [pc, #160]	@ (8001f8c <MX_SPI5_Init+0xa8>)
 8001eec:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001eee:	4b26      	ldr	r3, [pc, #152]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001ef0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001ef4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001ef6:	4b24      	ldr	r3, [pc, #144]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001efc:	4b22      	ldr	r3, [pc, #136]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001efe:	2207      	movs	r2, #7
 8001f00:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f02:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f08:	4b1f      	ldr	r3, [pc, #124]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f10:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001f14:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001f16:	4b1c      	ldr	r3, [pc, #112]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f1c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f24:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f2a:	4b17      	ldr	r3, [pc, #92]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8001f30:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f36:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f3c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f3e:	4b12      	ldr	r3, [pc, #72]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f44:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f50:	4b0d      	ldr	r3, [pc, #52]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001f56:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f62:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f68:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f6e:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f74:	4804      	ldr	r0, [pc, #16]	@ (8001f88 <MX_SPI5_Init+0xa4>)
 8001f76:	f004 fd25 	bl	80069c4 <HAL_SPI_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8001f80:	f000 f9a8 	bl	80022d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	240002d8 	.word	0x240002d8
 8001f8c:	40015000 	.word	0x40015000

08001f90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f94:	4b22      	ldr	r3, [pc, #136]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001f96:	4a23      	ldr	r2, [pc, #140]	@ (8002024 <MX_USART2_UART_Init+0x94>)
 8001f98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f9a:	4b21      	ldr	r3, [pc, #132]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001f9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fa0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fae:	4b1c      	ldr	r3, [pc, #112]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fb6:	220c      	movs	r2, #12
 8001fb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc0:	4b17      	ldr	r3, [pc, #92]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fc6:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fcc:	4b14      	ldr	r3, [pc, #80]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fd2:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fd8:	4811      	ldr	r0, [pc, #68]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fda:	f005 ff3f 	bl	8007e5c <HAL_UART_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001fe4:	f000 f976 	bl	80022d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fe8:	2100      	movs	r1, #0
 8001fea:	480d      	ldr	r0, [pc, #52]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001fec:	f008 fddf 	bl	800abae <HAL_UARTEx_SetTxFifoThreshold>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001ff6:	f000 f96d 	bl	80022d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	4808      	ldr	r0, [pc, #32]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 8001ffe:	f008 fe14 	bl	800ac2a <HAL_UARTEx_SetRxFifoThreshold>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002008:	f000 f964 	bl	80022d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800200c:	4804      	ldr	r0, [pc, #16]	@ (8002020 <MX_USART2_UART_Init+0x90>)
 800200e:	f008 fd95 	bl	800ab3c <HAL_UARTEx_DisableFifoMode>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002018:	f000 f95c 	bl	80022d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800201c:	bf00      	nop
 800201e:	bd80      	pop	{r7, pc}
 8002020:	2400038c 	.word	0x2400038c
 8002024:	40004400 	.word	0x40004400

08002028 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800202c:	4b22      	ldr	r3, [pc, #136]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 800202e:	4a23      	ldr	r2, [pc, #140]	@ (80020bc <MX_USART3_UART_Init+0x94>)
 8002030:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002032:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002034:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002038:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800203a:	4b1f      	ldr	r3, [pc, #124]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002040:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002042:	2200      	movs	r2, #0
 8002044:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002046:	4b1c      	ldr	r3, [pc, #112]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800204c:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 800204e:	220c      	movs	r2, #12
 8002050:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002052:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002054:	2200      	movs	r2, #0
 8002056:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002058:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 800205a:	2200      	movs	r2, #0
 800205c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800205e:	4b16      	ldr	r3, [pc, #88]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002060:	2200      	movs	r2, #0
 8002062:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002064:	4b14      	ldr	r3, [pc, #80]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002066:	2200      	movs	r2, #0
 8002068:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800206a:	4b13      	ldr	r3, [pc, #76]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 800206c:	2200      	movs	r2, #0
 800206e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002070:	4811      	ldr	r0, [pc, #68]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002072:	f005 fef3 	bl	8007e5c <HAL_UART_Init>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800207c:	f000 f92a 	bl	80022d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002080:	2100      	movs	r1, #0
 8002082:	480d      	ldr	r0, [pc, #52]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002084:	f008 fd93 	bl	800abae <HAL_UARTEx_SetTxFifoThreshold>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800208e:	f000 f921 	bl	80022d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002092:	2100      	movs	r1, #0
 8002094:	4808      	ldr	r0, [pc, #32]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 8002096:	f008 fdc8 	bl	800ac2a <HAL_UARTEx_SetRxFifoThreshold>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80020a0:	f000 f918 	bl	80022d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80020a4:	4804      	ldr	r0, [pc, #16]	@ (80020b8 <MX_USART3_UART_Init+0x90>)
 80020a6:	f008 fd49 	bl	800ab3c <HAL_UARTEx_DisableFifoMode>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80020b0:	f000 f910 	bl	80022d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	24000458 	.word	0x24000458
 80020bc:	40004800 	.word	0x40004800

080020c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08c      	sub	sp, #48	@ 0x30
 80020c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c6:	f107 031c 	add.w	r3, r7, #28
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
 80020d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020d6:	4b58      	ldr	r3, [pc, #352]	@ (8002238 <MX_GPIO_Init+0x178>)
 80020d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020dc:	4a56      	ldr	r2, [pc, #344]	@ (8002238 <MX_GPIO_Init+0x178>)
 80020de:	f043 0320 	orr.w	r3, r3, #32
 80020e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020e6:	4b54      	ldr	r3, [pc, #336]	@ (8002238 <MX_GPIO_Init+0x178>)
 80020e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ec:	f003 0320 	and.w	r3, r3, #32
 80020f0:	61bb      	str	r3, [r7, #24]
 80020f2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020f4:	4b50      	ldr	r3, [pc, #320]	@ (8002238 <MX_GPIO_Init+0x178>)
 80020f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020fa:	4a4f      	ldr	r2, [pc, #316]	@ (8002238 <MX_GPIO_Init+0x178>)
 80020fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002100:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002104:	4b4c      	ldr	r3, [pc, #304]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800210a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002112:	4b49      	ldr	r3, [pc, #292]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002118:	4a47      	ldr	r2, [pc, #284]	@ (8002238 <MX_GPIO_Init+0x178>)
 800211a:	f043 0301 	orr.w	r3, r3, #1
 800211e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002122:	4b45      	ldr	r3, [pc, #276]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002130:	4b41      	ldr	r3, [pc, #260]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002136:	4a40      	ldr	r2, [pc, #256]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002140:	4b3d      	ldr	r3, [pc, #244]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800214e:	4b3a      	ldr	r3, [pc, #232]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002154:	4a38      	ldr	r2, [pc, #224]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002156:	f043 0308 	orr.w	r3, r3, #8
 800215a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800215e:	4b36      	ldr	r3, [pc, #216]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	60bb      	str	r3, [r7, #8]
 800216a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800216c:	4b32      	ldr	r3, [pc, #200]	@ (8002238 <MX_GPIO_Init+0x178>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002172:	4a31      	ldr	r2, [pc, #196]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002174:	f043 0304 	orr.w	r3, r3, #4
 8002178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800217c:	4b2e      	ldr	r3, [pc, #184]	@ (8002238 <MX_GPIO_Init+0x178>)
 800217e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002182:	f003 0304 	and.w	r3, r3, #4
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800218a:	4b2b      	ldr	r3, [pc, #172]	@ (8002238 <MX_GPIO_Init+0x178>)
 800218c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002190:	4a29      	ldr	r2, [pc, #164]	@ (8002238 <MX_GPIO_Init+0x178>)
 8002192:	f043 0310 	orr.w	r3, r3, #16
 8002196:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800219a:	4b27      	ldr	r3, [pc, #156]	@ (8002238 <MX_GPIO_Init+0x178>)
 800219c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021a0:	f003 0310 	and.w	r3, r3, #16
 80021a4:	603b      	str	r3, [r7, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 80021a8:	2200      	movs	r2, #0
 80021aa:	f244 0101 	movw	r1, #16385	@ 0x4001
 80021ae:	4823      	ldr	r0, [pc, #140]	@ (800223c <MX_GPIO_Init+0x17c>)
 80021b0:	f001 fd60 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80021b4:	2201      	movs	r2, #1
 80021b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021ba:	4821      	ldr	r0, [pc, #132]	@ (8002240 <MX_GPIO_Init+0x180>)
 80021bc:	f001 fd5a 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80021c0:	2201      	movs	r2, #1
 80021c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021c6:	481d      	ldr	r0, [pc, #116]	@ (800223c <MX_GPIO_Init+0x17c>)
 80021c8:	f001 fd54 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80021cc:	2200      	movs	r2, #0
 80021ce:	2102      	movs	r1, #2
 80021d0:	481c      	ldr	r0, [pc, #112]	@ (8002244 <MX_GPIO_Init+0x184>)
 80021d2:	f001 fd4f 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_8;
 80021d6:	f244 1301 	movw	r3, #16641	@ 0x4101
 80021da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021dc:	2301      	movs	r3, #1
 80021de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e4:	2300      	movs	r3, #0
 80021e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e8:	f107 031c 	add.w	r3, r7, #28
 80021ec:	4619      	mov	r1, r3
 80021ee:	4813      	ldr	r0, [pc, #76]	@ (800223c <MX_GPIO_Init+0x17c>)
 80021f0:	f001 fb90 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80021f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80021f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fa:	2301      	movs	r3, #1
 80021fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2300      	movs	r3, #0
 8002204:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002206:	f107 031c 	add.w	r3, r7, #28
 800220a:	4619      	mov	r1, r3
 800220c:	480c      	ldr	r0, [pc, #48]	@ (8002240 <MX_GPIO_Init+0x180>)
 800220e:	f001 fb81 	bl	8003914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002212:	2302      	movs	r3, #2
 8002214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002216:	2301      	movs	r3, #1
 8002218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221e:	2300      	movs	r3, #0
 8002220:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002222:	f107 031c 	add.w	r3, r7, #28
 8002226:	4619      	mov	r1, r3
 8002228:	4806      	ldr	r0, [pc, #24]	@ (8002244 <MX_GPIO_Init+0x184>)
 800222a:	f001 fb73 	bl	8003914 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800222e:	bf00      	nop
 8002230:	3730      	adds	r7, #48	@ 0x30
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	58024400 	.word	0x58024400
 800223c:	58020400 	.word	0x58020400
 8002240:	58020c00 	.word	0x58020c00
 8002244:	58021000 	.word	0x58021000

08002248 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002250:	2001      	movs	r0, #1
 8002252:	f008 fe97 	bl	800af84 <osDelay>
 8002256:	e7fb      	b.n	8002250 <StartDefaultTask+0x8>

08002258 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800225e:	463b      	mov	r3, r7
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800226a:	f000 fd77 	bl	8002d5c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800226e:	2301      	movs	r3, #1
 8002270:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002272:	2300      	movs	r3, #0
 8002274:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002276:	2300      	movs	r3, #0
 8002278:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800227a:	231f      	movs	r3, #31
 800227c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800227e:	2387      	movs	r3, #135	@ 0x87
 8002280:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002282:	2300      	movs	r3, #0
 8002284:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002286:	2300      	movs	r3, #0
 8002288:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800228a:	2301      	movs	r3, #1
 800228c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800228e:	2301      	movs	r3, #1
 8002290:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002292:	2300      	movs	r3, #0
 8002294:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002296:	2300      	movs	r3, #0
 8002298:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800229a:	463b      	mov	r3, r7
 800229c:	4618      	mov	r0, r3
 800229e:	f000 fd95 	bl	8002dcc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80022a2:	2004      	movs	r0, #4
 80022a4:	f000 fd72 	bl	8002d8c <HAL_MPU_Enable>

}
 80022a8:	bf00      	nop
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a04      	ldr	r2, [pc, #16]	@ (80022d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d101      	bne.n	80022c6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80022c2:	f000 fc3f 	bl	8002b44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40010000 	.word	0x40010000

080022d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022d8:	b672      	cpsid	i
}
 80022da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022dc:	bf00      	nop
 80022de:	e7fd      	b.n	80022dc <Error_Handler+0x8>

080022e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002318 <HAL_MspInit+0x38>)
 80022e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002318 <HAL_MspInit+0x38>)
 80022ee:	f043 0302 	orr.w	r3, r3, #2
 80022f2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80022f6:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <HAL_MspInit+0x38>)
 80022f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022fc:	f003 0302 	and.w	r3, r3, #2
 8002300:	607b      	str	r3, [r7, #4]
 8002302:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002304:	2200      	movs	r2, #0
 8002306:	210f      	movs	r1, #15
 8002308:	f06f 0001 	mvn.w	r0, #1
 800230c:	f000 fcfe 	bl	8002d0c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	58024400 	.word	0x58024400

0800231c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08c      	sub	sp, #48	@ 0x30
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	f107 031c 	add.w	r3, r7, #28
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a4c      	ldr	r2, [pc, #304]	@ (800246c <HAL_SPI_MspInit+0x150>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d156      	bne.n	80023ec <HAL_SPI_MspInit+0xd0>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800233e:	4b4c      	ldr	r3, [pc, #304]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002340:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002344:	4a4a      	ldr	r2, [pc, #296]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002346:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800234a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800234e:	4b48      	ldr	r3, [pc, #288]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002350:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002354:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002358:	61bb      	str	r3, [r7, #24]
 800235a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800235c:	4b44      	ldr	r3, [pc, #272]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 800235e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002362:	4a43      	ldr	r2, [pc, #268]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800236c:	4b40      	ldr	r3, [pc, #256]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 800236e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800237a:	4b3d      	ldr	r3, [pc, #244]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 800237c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002380:	4a3b      	ldr	r2, [pc, #236]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002382:	f043 0304 	orr.w	r3, r3, #4
 8002386:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800238a:	4b39      	ldr	r3, [pc, #228]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 800238c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	613b      	str	r3, [r7, #16]
 8002396:	693b      	ldr	r3, [r7, #16]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002398:	2304      	movs	r3, #4
 800239a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239c:	2302      	movs	r3, #2
 800239e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80023a8:	2307      	movs	r3, #7
 80023aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ac:	f107 031c 	add.w	r3, r7, #28
 80023b0:	4619      	mov	r1, r3
 80023b2:	4830      	ldr	r0, [pc, #192]	@ (8002474 <HAL_SPI_MspInit+0x158>)
 80023b4:	f001 faae 	bl	8003914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80023b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80023bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023be:	2302      	movs	r3, #2
 80023c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c6:	2300      	movs	r3, #0
 80023c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80023ca:	2306      	movs	r3, #6
 80023cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ce:	f107 031c 	add.w	r3, r7, #28
 80023d2:	4619      	mov	r1, r3
 80023d4:	4828      	ldr	r0, [pc, #160]	@ (8002478 <HAL_SPI_MspInit+0x15c>)
 80023d6:	f001 fa9d 	bl	8003914 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	2105      	movs	r1, #5
 80023de:	2033      	movs	r0, #51	@ 0x33
 80023e0:	f000 fc94 	bl	8002d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80023e4:	2033      	movs	r0, #51	@ 0x33
 80023e6:	f000 fcab 	bl	8002d40 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 80023ea:	e03b      	b.n	8002464 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a22      	ldr	r2, [pc, #136]	@ (800247c <HAL_SPI_MspInit+0x160>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d136      	bne.n	8002464 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80023f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 80023f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 80023fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002402:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002406:	4b1a      	ldr	r3, [pc, #104]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002408:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800240c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002414:	4b16      	ldr	r3, [pc, #88]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800241a:	4a15      	ldr	r2, [pc, #84]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 800241c:	f043 0320 	orr.w	r3, r3, #32
 8002420:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002424:	4b12      	ldr	r3, [pc, #72]	@ (8002470 <HAL_SPI_MspInit+0x154>)
 8002426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800242a:	f003 0320 	and.w	r3, r3, #32
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002432:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002438:	2302      	movs	r3, #2
 800243a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002440:	2300      	movs	r3, #0
 8002442:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002444:	2305      	movs	r3, #5
 8002446:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002448:	f107 031c 	add.w	r3, r7, #28
 800244c:	4619      	mov	r1, r3
 800244e:	480c      	ldr	r0, [pc, #48]	@ (8002480 <HAL_SPI_MspInit+0x164>)
 8002450:	f001 fa60 	bl	8003914 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 8002454:	2200      	movs	r2, #0
 8002456:	2105      	movs	r1, #5
 8002458:	2055      	movs	r0, #85	@ 0x55
 800245a:	f000 fc57 	bl	8002d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 800245e:	2055      	movs	r0, #85	@ 0x55
 8002460:	f000 fc6e 	bl	8002d40 <HAL_NVIC_EnableIRQ>
}
 8002464:	bf00      	nop
 8002466:	3730      	adds	r7, #48	@ 0x30
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40003c00 	.word	0x40003c00
 8002470:	58024400 	.word	0x58024400
 8002474:	58020400 	.word	0x58020400
 8002478:	58020800 	.word	0x58020800
 800247c:	40015000 	.word	0x40015000
 8002480:	58021400 	.word	0x58021400

08002484 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b0bc      	sub	sp, #240	@ 0xf0
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800249c:	f107 0318 	add.w	r3, r7, #24
 80024a0:	22c0      	movs	r2, #192	@ 0xc0
 80024a2:	2100      	movs	r1, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	f00d fb62 	bl	800fb6e <memset>
  if(huart->Instance==USART2)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a55      	ldr	r2, [pc, #340]	@ (8002604 <HAL_UART_MspInit+0x180>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d14e      	bne.n	8002552 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80024b4:	f04f 0202 	mov.w	r2, #2
 80024b8:	f04f 0300 	mov.w	r3, #0
 80024bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80024c0:	2300      	movs	r3, #0
 80024c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024c6:	f107 0318 	add.w	r3, r7, #24
 80024ca:	4618      	mov	r0, r3
 80024cc:	f002 fc4e 	bl	8004d6c <HAL_RCCEx_PeriphCLKConfig>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80024d6:	f7ff fefd 	bl	80022d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024da:	4b4b      	ldr	r3, [pc, #300]	@ (8002608 <HAL_UART_MspInit+0x184>)
 80024dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024e0:	4a49      	ldr	r2, [pc, #292]	@ (8002608 <HAL_UART_MspInit+0x184>)
 80024e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80024ea:	4b47      	ldr	r3, [pc, #284]	@ (8002608 <HAL_UART_MspInit+0x184>)
 80024ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80024f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f8:	4b43      	ldr	r3, [pc, #268]	@ (8002608 <HAL_UART_MspInit+0x184>)
 80024fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024fe:	4a42      	ldr	r2, [pc, #264]	@ (8002608 <HAL_UART_MspInit+0x184>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002508:	4b3f      	ldr	r3, [pc, #252]	@ (8002608 <HAL_UART_MspInit+0x184>)
 800250a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002516:	230c      	movs	r3, #12
 8002518:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251c:	2302      	movs	r3, #2
 800251e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002528:	2300      	movs	r3, #0
 800252a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800252e:	2307      	movs	r3, #7
 8002530:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002534:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002538:	4619      	mov	r1, r3
 800253a:	4834      	ldr	r0, [pc, #208]	@ (800260c <HAL_UART_MspInit+0x188>)
 800253c:	f001 f9ea 	bl	8003914 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002540:	2200      	movs	r2, #0
 8002542:	2105      	movs	r1, #5
 8002544:	2026      	movs	r0, #38	@ 0x26
 8002546:	f000 fbe1 	bl	8002d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800254a:	2026      	movs	r0, #38	@ 0x26
 800254c:	f000 fbf8 	bl	8002d40 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002550:	e053      	b.n	80025fa <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a2e      	ldr	r2, [pc, #184]	@ (8002610 <HAL_UART_MspInit+0x18c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d14e      	bne.n	80025fa <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800255c:	f04f 0202 	mov.w	r2, #2
 8002560:	f04f 0300 	mov.w	r3, #0
 8002564:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002568:	2300      	movs	r3, #0
 800256a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800256e:	f107 0318 	add.w	r3, r7, #24
 8002572:	4618      	mov	r0, r3
 8002574:	f002 fbfa 	bl	8004d6c <HAL_RCCEx_PeriphCLKConfig>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 800257e:	f7ff fea9 	bl	80022d4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002582:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <HAL_UART_MspInit+0x184>)
 8002584:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002588:	4a1f      	ldr	r2, [pc, #124]	@ (8002608 <HAL_UART_MspInit+0x184>)
 800258a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800258e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002592:	4b1d      	ldr	r3, [pc, #116]	@ (8002608 <HAL_UART_MspInit+0x184>)
 8002594:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002598:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a0:	4b19      	ldr	r3, [pc, #100]	@ (8002608 <HAL_UART_MspInit+0x184>)
 80025a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025a6:	4a18      	ldr	r2, [pc, #96]	@ (8002608 <HAL_UART_MspInit+0x184>)
 80025a8:	f043 0302 	orr.w	r3, r3, #2
 80025ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025b0:	4b15      	ldr	r3, [pc, #84]	@ (8002608 <HAL_UART_MspInit+0x184>)
 80025b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	60bb      	str	r3, [r7, #8]
 80025bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80025be:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80025c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c6:	2302      	movs	r3, #2
 80025c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d2:	2300      	movs	r3, #0
 80025d4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025d8:	2307      	movs	r3, #7
 80025da:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025de:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80025e2:	4619      	mov	r1, r3
 80025e4:	480b      	ldr	r0, [pc, #44]	@ (8002614 <HAL_UART_MspInit+0x190>)
 80025e6:	f001 f995 	bl	8003914 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	2105      	movs	r1, #5
 80025ee:	2027      	movs	r0, #39	@ 0x27
 80025f0:	f000 fb8c 	bl	8002d0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80025f4:	2027      	movs	r0, #39	@ 0x27
 80025f6:	f000 fba3 	bl	8002d40 <HAL_NVIC_EnableIRQ>
}
 80025fa:	bf00      	nop
 80025fc:	37f0      	adds	r7, #240	@ 0xf0
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40004400 	.word	0x40004400
 8002608:	58024400 	.word	0x58024400
 800260c:	58020000 	.word	0x58020000
 8002610:	40004800 	.word	0x40004800
 8002614:	58020400 	.word	0x58020400

08002618 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08e      	sub	sp, #56	@ 0x38
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b0f      	cmp	r3, #15
 8002624:	d844      	bhi.n	80026b0 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8002626:	2200      	movs	r2, #0
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	2019      	movs	r0, #25
 800262c:	f000 fb6e 	bl	8002d0c <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002630:	2019      	movs	r0, #25
 8002632:	f000 fb85 	bl	8002d40 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8002636:	4a24      	ldr	r2, [pc, #144]	@ (80026c8 <HAL_InitTick+0xb0>)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800263c:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <HAL_InitTick+0xb4>)
 800263e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002642:	4a22      	ldr	r2, [pc, #136]	@ (80026cc <HAL_InitTick+0xb4>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800264c:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <HAL_InitTick+0xb4>)
 800264e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800265a:	f107 020c 	add.w	r2, r7, #12
 800265e:	f107 0310 	add.w	r3, r7, #16
 8002662:	4611      	mov	r1, r2
 8002664:	4618      	mov	r0, r3
 8002666:	f002 fb3f 	bl	8004ce8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800266a:	f002 fb27 	bl	8004cbc <HAL_RCC_GetPCLK2Freq>
 800266e:	4603      	mov	r3, r0
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002676:	4a16      	ldr	r2, [pc, #88]	@ (80026d0 <HAL_InitTick+0xb8>)
 8002678:	fba2 2303 	umull	r2, r3, r2, r3
 800267c:	0c9b      	lsrs	r3, r3, #18
 800267e:	3b01      	subs	r3, #1
 8002680:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002682:	4b14      	ldr	r3, [pc, #80]	@ (80026d4 <HAL_InitTick+0xbc>)
 8002684:	4a14      	ldr	r2, [pc, #80]	@ (80026d8 <HAL_InitTick+0xc0>)
 8002686:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002688:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_InitTick+0xbc>)
 800268a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800268e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002690:	4a10      	ldr	r2, [pc, #64]	@ (80026d4 <HAL_InitTick+0xbc>)
 8002692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002694:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002696:	4b0f      	ldr	r3, [pc, #60]	@ (80026d4 <HAL_InitTick+0xbc>)
 8002698:	2200      	movs	r2, #0
 800269a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800269c:	4b0d      	ldr	r3, [pc, #52]	@ (80026d4 <HAL_InitTick+0xbc>)
 800269e:	2200      	movs	r2, #0
 80026a0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80026a2:	480c      	ldr	r0, [pc, #48]	@ (80026d4 <HAL_InitTick+0xbc>)
 80026a4:	f005 f913 	bl	80078ce <HAL_TIM_Base_Init>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d107      	bne.n	80026be <HAL_InitTick+0xa6>
 80026ae:	e001      	b.n	80026b4 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e005      	b.n	80026c0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80026b4:	4807      	ldr	r0, [pc, #28]	@ (80026d4 <HAL_InitTick+0xbc>)
 80026b6:	f005 f96b 	bl	8007990 <HAL_TIM_Base_Start_IT>
 80026ba:	4603      	mov	r3, r0
 80026bc:	e000      	b.n	80026c0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3738      	adds	r7, #56	@ 0x38
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	24000008 	.word	0x24000008
 80026cc:	58024400 	.word	0x58024400
 80026d0:	431bde83 	.word	0x431bde83
 80026d4:	24000528 	.word	0x24000528
 80026d8:	40010000 	.word	0x40010000

080026dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026e0:	bf00      	nop
 80026e2:	e7fd      	b.n	80026e0 <NMI_Handler+0x4>

080026e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026e8:	bf00      	nop
 80026ea:	e7fd      	b.n	80026e8 <HardFault_Handler+0x4>

080026ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026f0:	bf00      	nop
 80026f2:	e7fd      	b.n	80026f0 <MemManage_Handler+0x4>

080026f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026f8:	bf00      	nop
 80026fa:	e7fd      	b.n	80026f8 <BusFault_Handler+0x4>

080026fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002700:	bf00      	nop
 8002702:	e7fd      	b.n	8002700 <UsageFault_Handler+0x4>

08002704 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
	...

08002714 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002718:	4802      	ldr	r0, [pc, #8]	@ (8002724 <TIM1_UP_IRQHandler+0x10>)
 800271a:	f005 f9b1 	bl	8007a80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	24000528 	.word	0x24000528

08002728 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800272c:	4802      	ldr	r0, [pc, #8]	@ (8002738 <USART2_IRQHandler+0x10>)
 800272e:	f005 fd8f 	bl	8008250 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	2400038c 	.word	0x2400038c

0800273c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002740:	4802      	ldr	r0, [pc, #8]	@ (800274c <USART3_IRQHandler+0x10>)
 8002742:	f005 fd85 	bl	8008250 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002746:	bf00      	nop
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	24000458 	.word	0x24000458

08002750 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002754:	4802      	ldr	r0, [pc, #8]	@ (8002760 <SPI3_IRQHandler+0x10>)
 8002756:	f004 fc9b 	bl	8007090 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	24000224 	.word	0x24000224

08002764 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8002768:	4802      	ldr	r0, [pc, #8]	@ (8002774 <SPI5_IRQHandler+0x10>)
 800276a:	f004 fc91 	bl	8007090 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	240002d8 	.word	0x240002d8

08002778 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return 1;
 800277c:	2301      	movs	r3, #1
}
 800277e:	4618      	mov	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <_kill>:

int _kill(int pid, int sig)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002792:	f00d fa9d 	bl	800fcd0 <__errno>
 8002796:	4603      	mov	r3, r0
 8002798:	2216      	movs	r2, #22
 800279a:	601a      	str	r2, [r3, #0]
  return -1;
 800279c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <_exit>:

void _exit (int status)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027b0:	f04f 31ff 	mov.w	r1, #4294967295
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f7ff ffe7 	bl	8002788 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027ba:	bf00      	nop
 80027bc:	e7fd      	b.n	80027ba <_exit+0x12>

080027be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b086      	sub	sp, #24
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	60f8      	str	r0, [r7, #12]
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	e00a      	b.n	80027e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027d0:	f3af 8000 	nop.w
 80027d4:	4601      	mov	r1, r0
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	60ba      	str	r2, [r7, #8]
 80027dc:	b2ca      	uxtb	r2, r1
 80027de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	3301      	adds	r3, #1
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	dbf0      	blt.n	80027d0 <_read+0x12>
  }

  return len;
 80027ee:	687b      	ldr	r3, [r7, #4]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002804:	2300      	movs	r3, #0
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	e009      	b.n	800281e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	60ba      	str	r2, [r7, #8]
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	3301      	adds	r3, #1
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	697a      	ldr	r2, [r7, #20]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	429a      	cmp	r2, r3
 8002824:	dbf1      	blt.n	800280a <_write+0x12>
  }
  return len;
 8002826:	687b      	ldr	r3, [r7, #4]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <_close>:

int _close(int file)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002838:	f04f 33ff 	mov.w	r3, #4294967295
}
 800283c:	4618      	mov	r0, r3
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002858:	605a      	str	r2, [r3, #4]
  return 0;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <_isatty>:

int _isatty(int file)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002870:	2301      	movs	r3, #1
}
 8002872:	4618      	mov	r0, r3
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800287e:	b480      	push	{r7}
 8002880:	b085      	sub	sp, #20
 8002882:	af00      	add	r7, sp, #0
 8002884:	60f8      	str	r0, [r7, #12]
 8002886:	60b9      	str	r1, [r7, #8]
 8002888:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028a0:	4a14      	ldr	r2, [pc, #80]	@ (80028f4 <_sbrk+0x5c>)
 80028a2:	4b15      	ldr	r3, [pc, #84]	@ (80028f8 <_sbrk+0x60>)
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028ac:	4b13      	ldr	r3, [pc, #76]	@ (80028fc <_sbrk+0x64>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d102      	bne.n	80028ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028b4:	4b11      	ldr	r3, [pc, #68]	@ (80028fc <_sbrk+0x64>)
 80028b6:	4a12      	ldr	r2, [pc, #72]	@ (8002900 <_sbrk+0x68>)
 80028b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028ba:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <_sbrk+0x64>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4413      	add	r3, r2
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d207      	bcs.n	80028d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028c8:	f00d fa02 	bl	800fcd0 <__errno>
 80028cc:	4603      	mov	r3, r0
 80028ce:	220c      	movs	r2, #12
 80028d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028d2:	f04f 33ff 	mov.w	r3, #4294967295
 80028d6:	e009      	b.n	80028ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028d8:	4b08      	ldr	r3, [pc, #32]	@ (80028fc <_sbrk+0x64>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028de:	4b07      	ldr	r3, [pc, #28]	@ (80028fc <_sbrk+0x64>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4413      	add	r3, r2
 80028e6:	4a05      	ldr	r2, [pc, #20]	@ (80028fc <_sbrk+0x64>)
 80028e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ea:	68fb      	ldr	r3, [r7, #12]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	24080000 	.word	0x24080000
 80028f8:	00000400 	.word	0x00000400
 80028fc:	24000574 	.word	0x24000574
 8002900:	240050b8 	.word	0x240050b8

08002904 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002908:	4b43      	ldr	r3, [pc, #268]	@ (8002a18 <SystemInit+0x114>)
 800290a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800290e:	4a42      	ldr	r2, [pc, #264]	@ (8002a18 <SystemInit+0x114>)
 8002910:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002914:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002918:	4b40      	ldr	r3, [pc, #256]	@ (8002a1c <SystemInit+0x118>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 030f 	and.w	r3, r3, #15
 8002920:	2b06      	cmp	r3, #6
 8002922:	d807      	bhi.n	8002934 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002924:	4b3d      	ldr	r3, [pc, #244]	@ (8002a1c <SystemInit+0x118>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f023 030f 	bic.w	r3, r3, #15
 800292c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a1c <SystemInit+0x118>)
 800292e:	f043 0307 	orr.w	r3, r3, #7
 8002932:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002934:	4b3a      	ldr	r3, [pc, #232]	@ (8002a20 <SystemInit+0x11c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a39      	ldr	r2, [pc, #228]	@ (8002a20 <SystemInit+0x11c>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002940:	4b37      	ldr	r3, [pc, #220]	@ (8002a20 <SystemInit+0x11c>)
 8002942:	2200      	movs	r2, #0
 8002944:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002946:	4b36      	ldr	r3, [pc, #216]	@ (8002a20 <SystemInit+0x11c>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	4935      	ldr	r1, [pc, #212]	@ (8002a20 <SystemInit+0x11c>)
 800294c:	4b35      	ldr	r3, [pc, #212]	@ (8002a24 <SystemInit+0x120>)
 800294e:	4013      	ands	r3, r2
 8002950:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002952:	4b32      	ldr	r3, [pc, #200]	@ (8002a1c <SystemInit+0x118>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b00      	cmp	r3, #0
 800295c:	d007      	beq.n	800296e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800295e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a1c <SystemInit+0x118>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f023 030f 	bic.w	r3, r3, #15
 8002966:	4a2d      	ldr	r2, [pc, #180]	@ (8002a1c <SystemInit+0x118>)
 8002968:	f043 0307 	orr.w	r3, r3, #7
 800296c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800296e:	4b2c      	ldr	r3, [pc, #176]	@ (8002a20 <SystemInit+0x11c>)
 8002970:	2200      	movs	r2, #0
 8002972:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002974:	4b2a      	ldr	r3, [pc, #168]	@ (8002a20 <SystemInit+0x11c>)
 8002976:	2200      	movs	r2, #0
 8002978:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800297a:	4b29      	ldr	r3, [pc, #164]	@ (8002a20 <SystemInit+0x11c>)
 800297c:	2200      	movs	r2, #0
 800297e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002980:	4b27      	ldr	r3, [pc, #156]	@ (8002a20 <SystemInit+0x11c>)
 8002982:	4a29      	ldr	r2, [pc, #164]	@ (8002a28 <SystemInit+0x124>)
 8002984:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002986:	4b26      	ldr	r3, [pc, #152]	@ (8002a20 <SystemInit+0x11c>)
 8002988:	4a28      	ldr	r2, [pc, #160]	@ (8002a2c <SystemInit+0x128>)
 800298a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800298c:	4b24      	ldr	r3, [pc, #144]	@ (8002a20 <SystemInit+0x11c>)
 800298e:	4a28      	ldr	r2, [pc, #160]	@ (8002a30 <SystemInit+0x12c>)
 8002990:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002992:	4b23      	ldr	r3, [pc, #140]	@ (8002a20 <SystemInit+0x11c>)
 8002994:	2200      	movs	r2, #0
 8002996:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002998:	4b21      	ldr	r3, [pc, #132]	@ (8002a20 <SystemInit+0x11c>)
 800299a:	4a25      	ldr	r2, [pc, #148]	@ (8002a30 <SystemInit+0x12c>)
 800299c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800299e:	4b20      	ldr	r3, [pc, #128]	@ (8002a20 <SystemInit+0x11c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80029a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a20 <SystemInit+0x11c>)
 80029a6:	4a22      	ldr	r2, [pc, #136]	@ (8002a30 <SystemInit+0x12c>)
 80029a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80029aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002a20 <SystemInit+0x11c>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a20 <SystemInit+0x11c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002a20 <SystemInit+0x11c>)
 80029b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80029bc:	4b18      	ldr	r3, [pc, #96]	@ (8002a20 <SystemInit+0x11c>)
 80029be:	2200      	movs	r2, #0
 80029c0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80029c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a34 <SystemInit+0x130>)
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <SystemInit+0x134>)
 80029c8:	4013      	ands	r3, r2
 80029ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80029ce:	d202      	bcs.n	80029d6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80029d0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <SystemInit+0x138>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80029d6:	4b12      	ldr	r3, [pc, #72]	@ (8002a20 <SystemInit+0x11c>)
 80029d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80029dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d113      	bne.n	8002a0c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80029e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a20 <SystemInit+0x11c>)
 80029e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80029ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002a20 <SystemInit+0x11c>)
 80029ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029f0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <SystemInit+0x13c>)
 80029f6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80029fa:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80029fc:	4b08      	ldr	r3, [pc, #32]	@ (8002a20 <SystemInit+0x11c>)
 80029fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002a02:	4a07      	ldr	r2, [pc, #28]	@ (8002a20 <SystemInit+0x11c>)
 8002a04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a08:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	e000ed00 	.word	0xe000ed00
 8002a1c:	52002000 	.word	0x52002000
 8002a20:	58024400 	.word	0x58024400
 8002a24:	eaf6ed7f 	.word	0xeaf6ed7f
 8002a28:	02020200 	.word	0x02020200
 8002a2c:	01ff0000 	.word	0x01ff0000
 8002a30:	01010280 	.word	0x01010280
 8002a34:	5c001000 	.word	0x5c001000
 8002a38:	ffff0000 	.word	0xffff0000
 8002a3c:	51008108 	.word	0x51008108
 8002a40:	52004000 	.word	0x52004000

08002a44 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002a48:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <ExitRun0Mode+0x2c>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	4a08      	ldr	r2, [pc, #32]	@ (8002a70 <ExitRun0Mode+0x2c>)
 8002a4e:	f043 0302 	orr.w	r3, r3, #2
 8002a52:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002a54:	bf00      	nop
 8002a56:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <ExitRun0Mode+0x2c>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f9      	beq.n	8002a56 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002a62:	bf00      	nop
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	58024800 	.word	0x58024800

08002a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002a74:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002ab0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002a78:	f7ff ffe4 	bl	8002a44 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a7c:	f7ff ff42 	bl	8002904 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a80:	480c      	ldr	r0, [pc, #48]	@ (8002ab4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a82:	490d      	ldr	r1, [pc, #52]	@ (8002ab8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a84:	4a0d      	ldr	r2, [pc, #52]	@ (8002abc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a88:	e002      	b.n	8002a90 <LoopCopyDataInit>

08002a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a8e:	3304      	adds	r3, #4

08002a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a94:	d3f9      	bcc.n	8002a8a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a96:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a98:	4c0a      	ldr	r4, [pc, #40]	@ (8002ac4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a9c:	e001      	b.n	8002aa2 <LoopFillZerobss>

08002a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002aa0:	3204      	adds	r2, #4

08002aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002aa4:	d3fb      	bcc.n	8002a9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002aa6:	f00d f919 	bl	800fcdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aaa:	f7ff f8cd 	bl	8001c48 <main>
  bx  lr
 8002aae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ab0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002ab4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ab8:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8002abc:	080138a4 	.word	0x080138a4
  ldr r2, =_sbss
 8002ac0:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8002ac4:	240050b4 	.word	0x240050b4

08002ac8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ac8:	e7fe      	b.n	8002ac8 <ADC3_IRQHandler>
	...

08002acc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ad2:	2003      	movs	r0, #3
 8002ad4:	f000 f90f 	bl	8002cf6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ad8:	f001 ff30 	bl	800493c <HAL_RCC_GetSysClockFreq>
 8002adc:	4602      	mov	r2, r0
 8002ade:	4b15      	ldr	r3, [pc, #84]	@ (8002b34 <HAL_Init+0x68>)
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	0a1b      	lsrs	r3, r3, #8
 8002ae4:	f003 030f 	and.w	r3, r3, #15
 8002ae8:	4913      	ldr	r1, [pc, #76]	@ (8002b38 <HAL_Init+0x6c>)
 8002aea:	5ccb      	ldrb	r3, [r1, r3]
 8002aec:	f003 031f 	and.w	r3, r3, #31
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
 8002af4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002af6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b34 <HAL_Init+0x68>)
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	4a0e      	ldr	r2, [pc, #56]	@ (8002b38 <HAL_Init+0x6c>)
 8002b00:	5cd3      	ldrb	r3, [r2, r3]
 8002b02:	f003 031f 	and.w	r3, r3, #31
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	fa22 f303 	lsr.w	r3, r2, r3
 8002b0c:	4a0b      	ldr	r2, [pc, #44]	@ (8002b3c <HAL_Init+0x70>)
 8002b0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b10:	4a0b      	ldr	r2, [pc, #44]	@ (8002b40 <HAL_Init+0x74>)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b16:	200f      	movs	r0, #15
 8002b18:	f7ff fd7e 	bl	8002618 <HAL_InitTick>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e002      	b.n	8002b2c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002b26:	f7ff fbdb 	bl	80022e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3708      	adds	r7, #8
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	58024400 	.word	0x58024400
 8002b38:	08013430 	.word	0x08013430
 8002b3c:	24000004 	.word	0x24000004
 8002b40:	24000000 	.word	0x24000000

08002b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b48:	4b06      	ldr	r3, [pc, #24]	@ (8002b64 <HAL_IncTick+0x20>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <HAL_IncTick+0x24>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4413      	add	r3, r2
 8002b54:	4a04      	ldr	r2, [pc, #16]	@ (8002b68 <HAL_IncTick+0x24>)
 8002b56:	6013      	str	r3, [r2, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	2400000c 	.word	0x2400000c
 8002b68:	24000578 	.word	0x24000578

08002b6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b70:	4b03      	ldr	r3, [pc, #12]	@ (8002b80 <HAL_GetTick+0x14>)
 8002b72:	681b      	ldr	r3, [r3, #0]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	24000578 	.word	0x24000578

08002b84 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002b88:	4b03      	ldr	r3, [pc, #12]	@ (8002b98 <HAL_GetREVID+0x14>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	0c1b      	lsrs	r3, r3, #16
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	5c001000 	.word	0x5c001000

08002b9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bac:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <__NVIC_SetPriorityGrouping+0x40>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bb8:	4013      	ands	r3, r2
 8002bba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002bc4:	4b06      	ldr	r3, [pc, #24]	@ (8002be0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bca:	4a04      	ldr	r2, [pc, #16]	@ (8002bdc <__NVIC_SetPriorityGrouping+0x40>)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	60d3      	str	r3, [r2, #12]
}
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000ed00 	.word	0xe000ed00
 8002be0:	05fa0000 	.word	0x05fa0000

08002be4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002be8:	4b04      	ldr	r3, [pc, #16]	@ (8002bfc <__NVIC_GetPriorityGrouping+0x18>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	0a1b      	lsrs	r3, r3, #8
 8002bee:	f003 0307 	and.w	r3, r3, #7
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000ed00 	.word	0xe000ed00

08002c00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	db0b      	blt.n	8002c2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	f003 021f 	and.w	r2, r3, #31
 8002c18:	4907      	ldr	r1, [pc, #28]	@ (8002c38 <__NVIC_EnableIRQ+0x38>)
 8002c1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	2001      	movs	r0, #1
 8002c22:	fa00 f202 	lsl.w	r2, r0, r2
 8002c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	e000e100 	.word	0xe000e100

08002c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	6039      	str	r1, [r7, #0]
 8002c46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	db0a      	blt.n	8002c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	490c      	ldr	r1, [pc, #48]	@ (8002c88 <__NVIC_SetPriority+0x4c>)
 8002c56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c5a:	0112      	lsls	r2, r2, #4
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	440b      	add	r3, r1
 8002c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c64:	e00a      	b.n	8002c7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	4908      	ldr	r1, [pc, #32]	@ (8002c8c <__NVIC_SetPriority+0x50>)
 8002c6c:	88fb      	ldrh	r3, [r7, #6]
 8002c6e:	f003 030f 	and.w	r3, r3, #15
 8002c72:	3b04      	subs	r3, #4
 8002c74:	0112      	lsls	r2, r2, #4
 8002c76:	b2d2      	uxtb	r2, r2
 8002c78:	440b      	add	r3, r1
 8002c7a:	761a      	strb	r2, [r3, #24]
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	e000e100 	.word	0xe000e100
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b089      	sub	sp, #36	@ 0x24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	f1c3 0307 	rsb	r3, r3, #7
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	bf28      	it	cs
 8002cae:	2304      	movcs	r3, #4
 8002cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	2b06      	cmp	r3, #6
 8002cb8:	d902      	bls.n	8002cc0 <NVIC_EncodePriority+0x30>
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	3b03      	subs	r3, #3
 8002cbe:	e000      	b.n	8002cc2 <NVIC_EncodePriority+0x32>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	43da      	mvns	r2, r3
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	401a      	ands	r2, r3
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce2:	43d9      	mvns	r1, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce8:	4313      	orrs	r3, r2
         );
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3724      	adds	r7, #36	@ 0x24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff ff4c 	bl	8002b9c <__NVIC_SetPriorityGrouping>
}
 8002d04:	bf00      	nop
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
 8002d18:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d1a:	f7ff ff63 	bl	8002be4 <__NVIC_GetPriorityGrouping>
 8002d1e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	68b9      	ldr	r1, [r7, #8]
 8002d24:	6978      	ldr	r0, [r7, #20]
 8002d26:	f7ff ffb3 	bl	8002c90 <NVIC_EncodePriority>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d30:	4611      	mov	r1, r2
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff ff82 	bl	8002c3c <__NVIC_SetPriority>
}
 8002d38:	bf00      	nop
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff ff56 	bl	8002c00 <__NVIC_EnableIRQ>
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002d60:	f3bf 8f5f 	dmb	sy
}
 8002d64:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002d66:	4b07      	ldr	r3, [pc, #28]	@ (8002d84 <HAL_MPU_Disable+0x28>)
 8002d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6a:	4a06      	ldr	r2, [pc, #24]	@ (8002d84 <HAL_MPU_Disable+0x28>)
 8002d6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d70:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002d72:	4b05      	ldr	r3, [pc, #20]	@ (8002d88 <HAL_MPU_Disable+0x2c>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	605a      	str	r2, [r3, #4]
}
 8002d78:	bf00      	nop
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	e000ed00 	.word	0xe000ed00
 8002d88:	e000ed90 	.word	0xe000ed90

08002d8c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002d94:	4a0b      	ldr	r2, [pc, #44]	@ (8002dc4 <HAL_MPU_Enable+0x38>)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <HAL_MPU_Enable+0x3c>)
 8002da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da2:	4a09      	ldr	r2, [pc, #36]	@ (8002dc8 <HAL_MPU_Enable+0x3c>)
 8002da4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002da8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002daa:	f3bf 8f4f 	dsb	sy
}
 8002dae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002db0:	f3bf 8f6f 	isb	sy
}
 8002db4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	e000ed90 	.word	0xe000ed90
 8002dc8:	e000ed00 	.word	0xe000ed00

08002dcc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	785a      	ldrb	r2, [r3, #1]
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e48 <HAL_MPU_ConfigRegion+0x7c>)
 8002dda:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e48 <HAL_MPU_ConfigRegion+0x7c>)
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <HAL_MPU_ConfigRegion+0x7c>)
 8002de2:	f023 0301 	bic.w	r3, r3, #1
 8002de6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002de8:	4a17      	ldr	r2, [pc, #92]	@ (8002e48 <HAL_MPU_ConfigRegion+0x7c>)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	7b1b      	ldrb	r3, [r3, #12]
 8002df4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	7adb      	ldrb	r3, [r3, #11]
 8002dfa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002dfc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	7a9b      	ldrb	r3, [r3, #10]
 8002e02:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	7b5b      	ldrb	r3, [r3, #13]
 8002e0a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	7b9b      	ldrb	r3, [r3, #14]
 8002e12:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7bdb      	ldrb	r3, [r3, #15]
 8002e1a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7a5b      	ldrb	r3, [r3, #9]
 8002e22:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	7a1b      	ldrb	r3, [r3, #8]
 8002e2a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e2c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	7812      	ldrb	r2, [r2, #0]
 8002e32:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e34:	4a04      	ldr	r2, [pc, #16]	@ (8002e48 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e36:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e38:	6113      	str	r3, [r2, #16]
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	e000ed90 	.word	0xe000ed90

08002e4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002e54:	f7ff fe8a 	bl	8002b6c <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e2dc      	b.n	800341e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d008      	beq.n	8002e82 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2280      	movs	r2, #128	@ 0x80
 8002e74:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e2cd      	b.n	800341e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a76      	ldr	r2, [pc, #472]	@ (8003060 <HAL_DMA_Abort+0x214>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d04a      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a74      	ldr	r2, [pc, #464]	@ (8003064 <HAL_DMA_Abort+0x218>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d045      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a73      	ldr	r2, [pc, #460]	@ (8003068 <HAL_DMA_Abort+0x21c>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d040      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a71      	ldr	r2, [pc, #452]	@ (800306c <HAL_DMA_Abort+0x220>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d03b      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a70      	ldr	r2, [pc, #448]	@ (8003070 <HAL_DMA_Abort+0x224>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d036      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a6e      	ldr	r2, [pc, #440]	@ (8003074 <HAL_DMA_Abort+0x228>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d031      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a6d      	ldr	r2, [pc, #436]	@ (8003078 <HAL_DMA_Abort+0x22c>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d02c      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a6b      	ldr	r2, [pc, #428]	@ (800307c <HAL_DMA_Abort+0x230>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d027      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a6a      	ldr	r2, [pc, #424]	@ (8003080 <HAL_DMA_Abort+0x234>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d022      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a68      	ldr	r2, [pc, #416]	@ (8003084 <HAL_DMA_Abort+0x238>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d01d      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a67      	ldr	r2, [pc, #412]	@ (8003088 <HAL_DMA_Abort+0x23c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d018      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a65      	ldr	r2, [pc, #404]	@ (800308c <HAL_DMA_Abort+0x240>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d013      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a64      	ldr	r2, [pc, #400]	@ (8003090 <HAL_DMA_Abort+0x244>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d00e      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a62      	ldr	r2, [pc, #392]	@ (8003094 <HAL_DMA_Abort+0x248>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d009      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a61      	ldr	r2, [pc, #388]	@ (8003098 <HAL_DMA_Abort+0x24c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d004      	beq.n	8002f22 <HAL_DMA_Abort+0xd6>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a5f      	ldr	r2, [pc, #380]	@ (800309c <HAL_DMA_Abort+0x250>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d101      	bne.n	8002f26 <HAL_DMA_Abort+0xda>
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <HAL_DMA_Abort+0xdc>
 8002f26:	2300      	movs	r3, #0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d013      	beq.n	8002f54 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 021e 	bic.w	r2, r2, #30
 8002f3a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f4a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	617b      	str	r3, [r7, #20]
 8002f52:	e00a      	b.n	8002f6a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 020e 	bic.w	r2, r2, #14
 8002f62:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a3c      	ldr	r2, [pc, #240]	@ (8003060 <HAL_DMA_Abort+0x214>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d072      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a3a      	ldr	r2, [pc, #232]	@ (8003064 <HAL_DMA_Abort+0x218>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d06d      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a39      	ldr	r2, [pc, #228]	@ (8003068 <HAL_DMA_Abort+0x21c>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d068      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a37      	ldr	r2, [pc, #220]	@ (800306c <HAL_DMA_Abort+0x220>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d063      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a36      	ldr	r2, [pc, #216]	@ (8003070 <HAL_DMA_Abort+0x224>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d05e      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a34      	ldr	r2, [pc, #208]	@ (8003074 <HAL_DMA_Abort+0x228>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d059      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a33      	ldr	r2, [pc, #204]	@ (8003078 <HAL_DMA_Abort+0x22c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d054      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a31      	ldr	r2, [pc, #196]	@ (800307c <HAL_DMA_Abort+0x230>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d04f      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a30      	ldr	r2, [pc, #192]	@ (8003080 <HAL_DMA_Abort+0x234>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d04a      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a2e      	ldr	r2, [pc, #184]	@ (8003084 <HAL_DMA_Abort+0x238>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d045      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a2d      	ldr	r2, [pc, #180]	@ (8003088 <HAL_DMA_Abort+0x23c>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d040      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a2b      	ldr	r2, [pc, #172]	@ (800308c <HAL_DMA_Abort+0x240>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d03b      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a2a      	ldr	r2, [pc, #168]	@ (8003090 <HAL_DMA_Abort+0x244>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d036      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a28      	ldr	r2, [pc, #160]	@ (8003094 <HAL_DMA_Abort+0x248>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d031      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a27      	ldr	r2, [pc, #156]	@ (8003098 <HAL_DMA_Abort+0x24c>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d02c      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a25      	ldr	r2, [pc, #148]	@ (800309c <HAL_DMA_Abort+0x250>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d027      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a24      	ldr	r2, [pc, #144]	@ (80030a0 <HAL_DMA_Abort+0x254>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d022      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a22      	ldr	r2, [pc, #136]	@ (80030a4 <HAL_DMA_Abort+0x258>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d01d      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a21      	ldr	r2, [pc, #132]	@ (80030a8 <HAL_DMA_Abort+0x25c>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d018      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a1f      	ldr	r2, [pc, #124]	@ (80030ac <HAL_DMA_Abort+0x260>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d013      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a1e      	ldr	r2, [pc, #120]	@ (80030b0 <HAL_DMA_Abort+0x264>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d00e      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a1c      	ldr	r2, [pc, #112]	@ (80030b4 <HAL_DMA_Abort+0x268>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d009      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a1b      	ldr	r2, [pc, #108]	@ (80030b8 <HAL_DMA_Abort+0x26c>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d004      	beq.n	800305a <HAL_DMA_Abort+0x20e>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a19      	ldr	r2, [pc, #100]	@ (80030bc <HAL_DMA_Abort+0x270>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d132      	bne.n	80030c0 <HAL_DMA_Abort+0x274>
 800305a:	2301      	movs	r3, #1
 800305c:	e031      	b.n	80030c2 <HAL_DMA_Abort+0x276>
 800305e:	bf00      	nop
 8003060:	40020010 	.word	0x40020010
 8003064:	40020028 	.word	0x40020028
 8003068:	40020040 	.word	0x40020040
 800306c:	40020058 	.word	0x40020058
 8003070:	40020070 	.word	0x40020070
 8003074:	40020088 	.word	0x40020088
 8003078:	400200a0 	.word	0x400200a0
 800307c:	400200b8 	.word	0x400200b8
 8003080:	40020410 	.word	0x40020410
 8003084:	40020428 	.word	0x40020428
 8003088:	40020440 	.word	0x40020440
 800308c:	40020458 	.word	0x40020458
 8003090:	40020470 	.word	0x40020470
 8003094:	40020488 	.word	0x40020488
 8003098:	400204a0 	.word	0x400204a0
 800309c:	400204b8 	.word	0x400204b8
 80030a0:	58025408 	.word	0x58025408
 80030a4:	5802541c 	.word	0x5802541c
 80030a8:	58025430 	.word	0x58025430
 80030ac:	58025444 	.word	0x58025444
 80030b0:	58025458 	.word	0x58025458
 80030b4:	5802546c 	.word	0x5802546c
 80030b8:	58025480 	.word	0x58025480
 80030bc:	58025494 	.word	0x58025494
 80030c0:	2300      	movs	r3, #0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d007      	beq.n	80030d6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a6d      	ldr	r2, [pc, #436]	@ (8003290 <HAL_DMA_Abort+0x444>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d04a      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a6b      	ldr	r2, [pc, #428]	@ (8003294 <HAL_DMA_Abort+0x448>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d045      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a6a      	ldr	r2, [pc, #424]	@ (8003298 <HAL_DMA_Abort+0x44c>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d040      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a68      	ldr	r2, [pc, #416]	@ (800329c <HAL_DMA_Abort+0x450>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d03b      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a67      	ldr	r2, [pc, #412]	@ (80032a0 <HAL_DMA_Abort+0x454>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d036      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a65      	ldr	r2, [pc, #404]	@ (80032a4 <HAL_DMA_Abort+0x458>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d031      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a64      	ldr	r2, [pc, #400]	@ (80032a8 <HAL_DMA_Abort+0x45c>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d02c      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a62      	ldr	r2, [pc, #392]	@ (80032ac <HAL_DMA_Abort+0x460>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d027      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a61      	ldr	r2, [pc, #388]	@ (80032b0 <HAL_DMA_Abort+0x464>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d022      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a5f      	ldr	r2, [pc, #380]	@ (80032b4 <HAL_DMA_Abort+0x468>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d01d      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a5e      	ldr	r2, [pc, #376]	@ (80032b8 <HAL_DMA_Abort+0x46c>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d018      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a5c      	ldr	r2, [pc, #368]	@ (80032bc <HAL_DMA_Abort+0x470>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d013      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a5b      	ldr	r2, [pc, #364]	@ (80032c0 <HAL_DMA_Abort+0x474>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d00e      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a59      	ldr	r2, [pc, #356]	@ (80032c4 <HAL_DMA_Abort+0x478>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d009      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a58      	ldr	r2, [pc, #352]	@ (80032c8 <HAL_DMA_Abort+0x47c>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d004      	beq.n	8003176 <HAL_DMA_Abort+0x32a>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a56      	ldr	r2, [pc, #344]	@ (80032cc <HAL_DMA_Abort+0x480>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d108      	bne.n	8003188 <HAL_DMA_Abort+0x33c>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0201 	bic.w	r2, r2, #1
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	e007      	b.n	8003198 <HAL_DMA_Abort+0x34c>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0201 	bic.w	r2, r2, #1
 8003196:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003198:	e013      	b.n	80031c2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800319a:	f7ff fce7 	bl	8002b6c <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b05      	cmp	r3, #5
 80031a6:	d90c      	bls.n	80031c2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2220      	movs	r2, #32
 80031ac:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2203      	movs	r2, #3
 80031b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e12d      	b.n	800341e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1e5      	bne.n	800319a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a2f      	ldr	r2, [pc, #188]	@ (8003290 <HAL_DMA_Abort+0x444>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d04a      	beq.n	800326e <HAL_DMA_Abort+0x422>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003294 <HAL_DMA_Abort+0x448>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d045      	beq.n	800326e <HAL_DMA_Abort+0x422>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003298 <HAL_DMA_Abort+0x44c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d040      	beq.n	800326e <HAL_DMA_Abort+0x422>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a2a      	ldr	r2, [pc, #168]	@ (800329c <HAL_DMA_Abort+0x450>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d03b      	beq.n	800326e <HAL_DMA_Abort+0x422>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a29      	ldr	r2, [pc, #164]	@ (80032a0 <HAL_DMA_Abort+0x454>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d036      	beq.n	800326e <HAL_DMA_Abort+0x422>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a27      	ldr	r2, [pc, #156]	@ (80032a4 <HAL_DMA_Abort+0x458>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d031      	beq.n	800326e <HAL_DMA_Abort+0x422>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a26      	ldr	r2, [pc, #152]	@ (80032a8 <HAL_DMA_Abort+0x45c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d02c      	beq.n	800326e <HAL_DMA_Abort+0x422>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a24      	ldr	r2, [pc, #144]	@ (80032ac <HAL_DMA_Abort+0x460>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d027      	beq.n	800326e <HAL_DMA_Abort+0x422>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a23      	ldr	r2, [pc, #140]	@ (80032b0 <HAL_DMA_Abort+0x464>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d022      	beq.n	800326e <HAL_DMA_Abort+0x422>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a21      	ldr	r2, [pc, #132]	@ (80032b4 <HAL_DMA_Abort+0x468>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d01d      	beq.n	800326e <HAL_DMA_Abort+0x422>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a20      	ldr	r2, [pc, #128]	@ (80032b8 <HAL_DMA_Abort+0x46c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d018      	beq.n	800326e <HAL_DMA_Abort+0x422>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a1e      	ldr	r2, [pc, #120]	@ (80032bc <HAL_DMA_Abort+0x470>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d013      	beq.n	800326e <HAL_DMA_Abort+0x422>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a1d      	ldr	r2, [pc, #116]	@ (80032c0 <HAL_DMA_Abort+0x474>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d00e      	beq.n	800326e <HAL_DMA_Abort+0x422>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a1b      	ldr	r2, [pc, #108]	@ (80032c4 <HAL_DMA_Abort+0x478>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d009      	beq.n	800326e <HAL_DMA_Abort+0x422>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a1a      	ldr	r2, [pc, #104]	@ (80032c8 <HAL_DMA_Abort+0x47c>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d004      	beq.n	800326e <HAL_DMA_Abort+0x422>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a18      	ldr	r2, [pc, #96]	@ (80032cc <HAL_DMA_Abort+0x480>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d101      	bne.n	8003272 <HAL_DMA_Abort+0x426>
 800326e:	2301      	movs	r3, #1
 8003270:	e000      	b.n	8003274 <HAL_DMA_Abort+0x428>
 8003272:	2300      	movs	r3, #0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d02b      	beq.n	80032d0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003282:	f003 031f 	and.w	r3, r3, #31
 8003286:	223f      	movs	r2, #63	@ 0x3f
 8003288:	409a      	lsls	r2, r3
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	609a      	str	r2, [r3, #8]
 800328e:	e02a      	b.n	80032e6 <HAL_DMA_Abort+0x49a>
 8003290:	40020010 	.word	0x40020010
 8003294:	40020028 	.word	0x40020028
 8003298:	40020040 	.word	0x40020040
 800329c:	40020058 	.word	0x40020058
 80032a0:	40020070 	.word	0x40020070
 80032a4:	40020088 	.word	0x40020088
 80032a8:	400200a0 	.word	0x400200a0
 80032ac:	400200b8 	.word	0x400200b8
 80032b0:	40020410 	.word	0x40020410
 80032b4:	40020428 	.word	0x40020428
 80032b8:	40020440 	.word	0x40020440
 80032bc:	40020458 	.word	0x40020458
 80032c0:	40020470 	.word	0x40020470
 80032c4:	40020488 	.word	0x40020488
 80032c8:	400204a0 	.word	0x400204a0
 80032cc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032da:	f003 031f 	and.w	r3, r3, #31
 80032de:	2201      	movs	r2, #1
 80032e0:	409a      	lsls	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a4f      	ldr	r2, [pc, #316]	@ (8003428 <HAL_DMA_Abort+0x5dc>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d072      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a4d      	ldr	r2, [pc, #308]	@ (800342c <HAL_DMA_Abort+0x5e0>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d06d      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a4c      	ldr	r2, [pc, #304]	@ (8003430 <HAL_DMA_Abort+0x5e4>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d068      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a4a      	ldr	r2, [pc, #296]	@ (8003434 <HAL_DMA_Abort+0x5e8>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d063      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a49      	ldr	r2, [pc, #292]	@ (8003438 <HAL_DMA_Abort+0x5ec>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d05e      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a47      	ldr	r2, [pc, #284]	@ (800343c <HAL_DMA_Abort+0x5f0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d059      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a46      	ldr	r2, [pc, #280]	@ (8003440 <HAL_DMA_Abort+0x5f4>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d054      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a44      	ldr	r2, [pc, #272]	@ (8003444 <HAL_DMA_Abort+0x5f8>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d04f      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a43      	ldr	r2, [pc, #268]	@ (8003448 <HAL_DMA_Abort+0x5fc>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d04a      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a41      	ldr	r2, [pc, #260]	@ (800344c <HAL_DMA_Abort+0x600>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d045      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a40      	ldr	r2, [pc, #256]	@ (8003450 <HAL_DMA_Abort+0x604>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d040      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a3e      	ldr	r2, [pc, #248]	@ (8003454 <HAL_DMA_Abort+0x608>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d03b      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a3d      	ldr	r2, [pc, #244]	@ (8003458 <HAL_DMA_Abort+0x60c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d036      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a3b      	ldr	r2, [pc, #236]	@ (800345c <HAL_DMA_Abort+0x610>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d031      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a3a      	ldr	r2, [pc, #232]	@ (8003460 <HAL_DMA_Abort+0x614>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d02c      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a38      	ldr	r2, [pc, #224]	@ (8003464 <HAL_DMA_Abort+0x618>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d027      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a37      	ldr	r2, [pc, #220]	@ (8003468 <HAL_DMA_Abort+0x61c>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d022      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a35      	ldr	r2, [pc, #212]	@ (800346c <HAL_DMA_Abort+0x620>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d01d      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a34      	ldr	r2, [pc, #208]	@ (8003470 <HAL_DMA_Abort+0x624>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d018      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a32      	ldr	r2, [pc, #200]	@ (8003474 <HAL_DMA_Abort+0x628>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d013      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a31      	ldr	r2, [pc, #196]	@ (8003478 <HAL_DMA_Abort+0x62c>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00e      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a2f      	ldr	r2, [pc, #188]	@ (800347c <HAL_DMA_Abort+0x630>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d009      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a2e      	ldr	r2, [pc, #184]	@ (8003480 <HAL_DMA_Abort+0x634>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d004      	beq.n	80033d6 <HAL_DMA_Abort+0x58a>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a2c      	ldr	r2, [pc, #176]	@ (8003484 <HAL_DMA_Abort+0x638>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d101      	bne.n	80033da <HAL_DMA_Abort+0x58e>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_DMA_Abort+0x590>
 80033da:	2300      	movs	r3, #0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d015      	beq.n	800340c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80033e8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00c      	beq.n	800340c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003400:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800340a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40020010 	.word	0x40020010
 800342c:	40020028 	.word	0x40020028
 8003430:	40020040 	.word	0x40020040
 8003434:	40020058 	.word	0x40020058
 8003438:	40020070 	.word	0x40020070
 800343c:	40020088 	.word	0x40020088
 8003440:	400200a0 	.word	0x400200a0
 8003444:	400200b8 	.word	0x400200b8
 8003448:	40020410 	.word	0x40020410
 800344c:	40020428 	.word	0x40020428
 8003450:	40020440 	.word	0x40020440
 8003454:	40020458 	.word	0x40020458
 8003458:	40020470 	.word	0x40020470
 800345c:	40020488 	.word	0x40020488
 8003460:	400204a0 	.word	0x400204a0
 8003464:	400204b8 	.word	0x400204b8
 8003468:	58025408 	.word	0x58025408
 800346c:	5802541c 	.word	0x5802541c
 8003470:	58025430 	.word	0x58025430
 8003474:	58025444 	.word	0x58025444
 8003478:	58025458 	.word	0x58025458
 800347c:	5802546c 	.word	0x5802546c
 8003480:	58025480 	.word	0x58025480
 8003484:	58025494 	.word	0x58025494

08003488 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e237      	b.n	800390a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d004      	beq.n	80034b0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2280      	movs	r2, #128	@ 0x80
 80034aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e22c      	b.n	800390a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a5c      	ldr	r2, [pc, #368]	@ (8003628 <HAL_DMA_Abort_IT+0x1a0>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d04a      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a5b      	ldr	r2, [pc, #364]	@ (800362c <HAL_DMA_Abort_IT+0x1a4>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d045      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a59      	ldr	r2, [pc, #356]	@ (8003630 <HAL_DMA_Abort_IT+0x1a8>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d040      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a58      	ldr	r2, [pc, #352]	@ (8003634 <HAL_DMA_Abort_IT+0x1ac>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d03b      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a56      	ldr	r2, [pc, #344]	@ (8003638 <HAL_DMA_Abort_IT+0x1b0>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d036      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a55      	ldr	r2, [pc, #340]	@ (800363c <HAL_DMA_Abort_IT+0x1b4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d031      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a53      	ldr	r2, [pc, #332]	@ (8003640 <HAL_DMA_Abort_IT+0x1b8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d02c      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a52      	ldr	r2, [pc, #328]	@ (8003644 <HAL_DMA_Abort_IT+0x1bc>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d027      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a50      	ldr	r2, [pc, #320]	@ (8003648 <HAL_DMA_Abort_IT+0x1c0>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d022      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a4f      	ldr	r2, [pc, #316]	@ (800364c <HAL_DMA_Abort_IT+0x1c4>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d01d      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a4d      	ldr	r2, [pc, #308]	@ (8003650 <HAL_DMA_Abort_IT+0x1c8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d018      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a4c      	ldr	r2, [pc, #304]	@ (8003654 <HAL_DMA_Abort_IT+0x1cc>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d013      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a4a      	ldr	r2, [pc, #296]	@ (8003658 <HAL_DMA_Abort_IT+0x1d0>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00e      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a49      	ldr	r2, [pc, #292]	@ (800365c <HAL_DMA_Abort_IT+0x1d4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d009      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a47      	ldr	r2, [pc, #284]	@ (8003660 <HAL_DMA_Abort_IT+0x1d8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d004      	beq.n	8003550 <HAL_DMA_Abort_IT+0xc8>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a46      	ldr	r2, [pc, #280]	@ (8003664 <HAL_DMA_Abort_IT+0x1dc>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d101      	bne.n	8003554 <HAL_DMA_Abort_IT+0xcc>
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <HAL_DMA_Abort_IT+0xce>
 8003554:	2300      	movs	r3, #0
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 8086 	beq.w	8003668 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2204      	movs	r2, #4
 8003560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a2f      	ldr	r2, [pc, #188]	@ (8003628 <HAL_DMA_Abort_IT+0x1a0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d04a      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a2e      	ldr	r2, [pc, #184]	@ (800362c <HAL_DMA_Abort_IT+0x1a4>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d045      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a2c      	ldr	r2, [pc, #176]	@ (8003630 <HAL_DMA_Abort_IT+0x1a8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d040      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a2b      	ldr	r2, [pc, #172]	@ (8003634 <HAL_DMA_Abort_IT+0x1ac>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d03b      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a29      	ldr	r2, [pc, #164]	@ (8003638 <HAL_DMA_Abort_IT+0x1b0>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d036      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a28      	ldr	r2, [pc, #160]	@ (800363c <HAL_DMA_Abort_IT+0x1b4>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d031      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a26      	ldr	r2, [pc, #152]	@ (8003640 <HAL_DMA_Abort_IT+0x1b8>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d02c      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a25      	ldr	r2, [pc, #148]	@ (8003644 <HAL_DMA_Abort_IT+0x1bc>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d027      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a23      	ldr	r2, [pc, #140]	@ (8003648 <HAL_DMA_Abort_IT+0x1c0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d022      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a22      	ldr	r2, [pc, #136]	@ (800364c <HAL_DMA_Abort_IT+0x1c4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d01d      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a20      	ldr	r2, [pc, #128]	@ (8003650 <HAL_DMA_Abort_IT+0x1c8>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d018      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a1f      	ldr	r2, [pc, #124]	@ (8003654 <HAL_DMA_Abort_IT+0x1cc>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d013      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003658 <HAL_DMA_Abort_IT+0x1d0>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00e      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a1c      	ldr	r2, [pc, #112]	@ (800365c <HAL_DMA_Abort_IT+0x1d4>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d009      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a1a      	ldr	r2, [pc, #104]	@ (8003660 <HAL_DMA_Abort_IT+0x1d8>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_DMA_Abort_IT+0x17c>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a19      	ldr	r2, [pc, #100]	@ (8003664 <HAL_DMA_Abort_IT+0x1dc>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d108      	bne.n	8003616 <HAL_DMA_Abort_IT+0x18e>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 0201 	bic.w	r2, r2, #1
 8003612:	601a      	str	r2, [r3, #0]
 8003614:	e178      	b.n	8003908 <HAL_DMA_Abort_IT+0x480>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f022 0201 	bic.w	r2, r2, #1
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	e16f      	b.n	8003908 <HAL_DMA_Abort_IT+0x480>
 8003628:	40020010 	.word	0x40020010
 800362c:	40020028 	.word	0x40020028
 8003630:	40020040 	.word	0x40020040
 8003634:	40020058 	.word	0x40020058
 8003638:	40020070 	.word	0x40020070
 800363c:	40020088 	.word	0x40020088
 8003640:	400200a0 	.word	0x400200a0
 8003644:	400200b8 	.word	0x400200b8
 8003648:	40020410 	.word	0x40020410
 800364c:	40020428 	.word	0x40020428
 8003650:	40020440 	.word	0x40020440
 8003654:	40020458 	.word	0x40020458
 8003658:	40020470 	.word	0x40020470
 800365c:	40020488 	.word	0x40020488
 8003660:	400204a0 	.word	0x400204a0
 8003664:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 020e 	bic.w	r2, r2, #14
 8003676:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a6c      	ldr	r2, [pc, #432]	@ (8003830 <HAL_DMA_Abort_IT+0x3a8>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d04a      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a6b      	ldr	r2, [pc, #428]	@ (8003834 <HAL_DMA_Abort_IT+0x3ac>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d045      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a69      	ldr	r2, [pc, #420]	@ (8003838 <HAL_DMA_Abort_IT+0x3b0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d040      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a68      	ldr	r2, [pc, #416]	@ (800383c <HAL_DMA_Abort_IT+0x3b4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d03b      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a66      	ldr	r2, [pc, #408]	@ (8003840 <HAL_DMA_Abort_IT+0x3b8>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d036      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a65      	ldr	r2, [pc, #404]	@ (8003844 <HAL_DMA_Abort_IT+0x3bc>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d031      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a63      	ldr	r2, [pc, #396]	@ (8003848 <HAL_DMA_Abort_IT+0x3c0>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d02c      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a62      	ldr	r2, [pc, #392]	@ (800384c <HAL_DMA_Abort_IT+0x3c4>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d027      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a60      	ldr	r2, [pc, #384]	@ (8003850 <HAL_DMA_Abort_IT+0x3c8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d022      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a5f      	ldr	r2, [pc, #380]	@ (8003854 <HAL_DMA_Abort_IT+0x3cc>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d01d      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a5d      	ldr	r2, [pc, #372]	@ (8003858 <HAL_DMA_Abort_IT+0x3d0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d018      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a5c      	ldr	r2, [pc, #368]	@ (800385c <HAL_DMA_Abort_IT+0x3d4>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d013      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a5a      	ldr	r2, [pc, #360]	@ (8003860 <HAL_DMA_Abort_IT+0x3d8>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d00e      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a59      	ldr	r2, [pc, #356]	@ (8003864 <HAL_DMA_Abort_IT+0x3dc>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d009      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a57      	ldr	r2, [pc, #348]	@ (8003868 <HAL_DMA_Abort_IT+0x3e0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d004      	beq.n	8003718 <HAL_DMA_Abort_IT+0x290>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a56      	ldr	r2, [pc, #344]	@ (800386c <HAL_DMA_Abort_IT+0x3e4>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d108      	bne.n	800372a <HAL_DMA_Abort_IT+0x2a2>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0201 	bic.w	r2, r2, #1
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	e007      	b.n	800373a <HAL_DMA_Abort_IT+0x2b2>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0201 	bic.w	r2, r2, #1
 8003738:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a3c      	ldr	r2, [pc, #240]	@ (8003830 <HAL_DMA_Abort_IT+0x3a8>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d072      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a3a      	ldr	r2, [pc, #232]	@ (8003834 <HAL_DMA_Abort_IT+0x3ac>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d06d      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a39      	ldr	r2, [pc, #228]	@ (8003838 <HAL_DMA_Abort_IT+0x3b0>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d068      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a37      	ldr	r2, [pc, #220]	@ (800383c <HAL_DMA_Abort_IT+0x3b4>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d063      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a36      	ldr	r2, [pc, #216]	@ (8003840 <HAL_DMA_Abort_IT+0x3b8>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d05e      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a34      	ldr	r2, [pc, #208]	@ (8003844 <HAL_DMA_Abort_IT+0x3bc>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d059      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a33      	ldr	r2, [pc, #204]	@ (8003848 <HAL_DMA_Abort_IT+0x3c0>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d054      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a31      	ldr	r2, [pc, #196]	@ (800384c <HAL_DMA_Abort_IT+0x3c4>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d04f      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a30      	ldr	r2, [pc, #192]	@ (8003850 <HAL_DMA_Abort_IT+0x3c8>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d04a      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a2e      	ldr	r2, [pc, #184]	@ (8003854 <HAL_DMA_Abort_IT+0x3cc>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d045      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003858 <HAL_DMA_Abort_IT+0x3d0>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d040      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a2b      	ldr	r2, [pc, #172]	@ (800385c <HAL_DMA_Abort_IT+0x3d4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d03b      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a2a      	ldr	r2, [pc, #168]	@ (8003860 <HAL_DMA_Abort_IT+0x3d8>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d036      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a28      	ldr	r2, [pc, #160]	@ (8003864 <HAL_DMA_Abort_IT+0x3dc>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d031      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a27      	ldr	r2, [pc, #156]	@ (8003868 <HAL_DMA_Abort_IT+0x3e0>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d02c      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a25      	ldr	r2, [pc, #148]	@ (800386c <HAL_DMA_Abort_IT+0x3e4>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d027      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a24      	ldr	r2, [pc, #144]	@ (8003870 <HAL_DMA_Abort_IT+0x3e8>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d022      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a22      	ldr	r2, [pc, #136]	@ (8003874 <HAL_DMA_Abort_IT+0x3ec>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d01d      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a21      	ldr	r2, [pc, #132]	@ (8003878 <HAL_DMA_Abort_IT+0x3f0>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d018      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a1f      	ldr	r2, [pc, #124]	@ (800387c <HAL_DMA_Abort_IT+0x3f4>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d013      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a1e      	ldr	r2, [pc, #120]	@ (8003880 <HAL_DMA_Abort_IT+0x3f8>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d00e      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a1c      	ldr	r2, [pc, #112]	@ (8003884 <HAL_DMA_Abort_IT+0x3fc>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d009      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a1b      	ldr	r2, [pc, #108]	@ (8003888 <HAL_DMA_Abort_IT+0x400>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d004      	beq.n	800382a <HAL_DMA_Abort_IT+0x3a2>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a19      	ldr	r2, [pc, #100]	@ (800388c <HAL_DMA_Abort_IT+0x404>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d132      	bne.n	8003890 <HAL_DMA_Abort_IT+0x408>
 800382a:	2301      	movs	r3, #1
 800382c:	e031      	b.n	8003892 <HAL_DMA_Abort_IT+0x40a>
 800382e:	bf00      	nop
 8003830:	40020010 	.word	0x40020010
 8003834:	40020028 	.word	0x40020028
 8003838:	40020040 	.word	0x40020040
 800383c:	40020058 	.word	0x40020058
 8003840:	40020070 	.word	0x40020070
 8003844:	40020088 	.word	0x40020088
 8003848:	400200a0 	.word	0x400200a0
 800384c:	400200b8 	.word	0x400200b8
 8003850:	40020410 	.word	0x40020410
 8003854:	40020428 	.word	0x40020428
 8003858:	40020440 	.word	0x40020440
 800385c:	40020458 	.word	0x40020458
 8003860:	40020470 	.word	0x40020470
 8003864:	40020488 	.word	0x40020488
 8003868:	400204a0 	.word	0x400204a0
 800386c:	400204b8 	.word	0x400204b8
 8003870:	58025408 	.word	0x58025408
 8003874:	5802541c 	.word	0x5802541c
 8003878:	58025430 	.word	0x58025430
 800387c:	58025444 	.word	0x58025444
 8003880:	58025458 	.word	0x58025458
 8003884:	5802546c 	.word	0x5802546c
 8003888:	58025480 	.word	0x58025480
 800388c:	58025494 	.word	0x58025494
 8003890:	2300      	movs	r3, #0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d028      	beq.n	80038e8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038a4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038aa:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b0:	f003 031f 	and.w	r3, r3, #31
 80038b4:	2201      	movs	r2, #1
 80038b6:	409a      	lsls	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80038c4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00c      	beq.n	80038e8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038dc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038e6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop

08003914 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003914:	b480      	push	{r7}
 8003916:	b089      	sub	sp, #36	@ 0x24
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800391e:	2300      	movs	r3, #0
 8003920:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003922:	4b89      	ldr	r3, [pc, #548]	@ (8003b48 <HAL_GPIO_Init+0x234>)
 8003924:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003926:	e194      	b.n	8003c52 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	2101      	movs	r1, #1
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	fa01 f303 	lsl.w	r3, r1, r3
 8003934:	4013      	ands	r3, r2
 8003936:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	2b00      	cmp	r3, #0
 800393c:	f000 8186 	beq.w	8003c4c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f003 0303 	and.w	r3, r3, #3
 8003948:	2b01      	cmp	r3, #1
 800394a:	d005      	beq.n	8003958 <HAL_GPIO_Init+0x44>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f003 0303 	and.w	r3, r3, #3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d130      	bne.n	80039ba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	2203      	movs	r2, #3
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	43db      	mvns	r3, r3
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	4013      	ands	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	4313      	orrs	r3, r2
 8003980:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800398e:	2201      	movs	r2, #1
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4013      	ands	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	091b      	lsrs	r3, r3, #4
 80039a4:	f003 0201 	and.w	r2, r3, #1
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f003 0303 	and.w	r3, r3, #3
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	d017      	beq.n	80039f6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	2203      	movs	r2, #3
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	43db      	mvns	r3, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	4013      	ands	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f003 0303 	and.w	r3, r3, #3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d123      	bne.n	8003a4a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	08da      	lsrs	r2, r3, #3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	3208      	adds	r2, #8
 8003a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	f003 0307 	and.w	r3, r3, #7
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	220f      	movs	r2, #15
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4013      	ands	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	691a      	ldr	r2, [r3, #16]
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	f003 0307 	and.w	r3, r3, #7
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	08da      	lsrs	r2, r3, #3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	3208      	adds	r2, #8
 8003a44:	69b9      	ldr	r1, [r7, #24]
 8003a46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	2203      	movs	r2, #3
 8003a56:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5a:	43db      	mvns	r3, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f003 0203 	and.w	r2, r3, #3
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 80e0 	beq.w	8003c4c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8003b4c <HAL_GPIO_Init+0x238>)
 8003a8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a92:	4a2e      	ldr	r2, [pc, #184]	@ (8003b4c <HAL_GPIO_Init+0x238>)
 8003a94:	f043 0302 	orr.w	r3, r3, #2
 8003a98:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b4c <HAL_GPIO_Init+0x238>)
 8003a9e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003aaa:	4a29      	ldr	r2, [pc, #164]	@ (8003b50 <HAL_GPIO_Init+0x23c>)
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	089b      	lsrs	r3, r3, #2
 8003ab0:	3302      	adds	r3, #2
 8003ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	f003 0303 	and.w	r3, r3, #3
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	220f      	movs	r2, #15
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a20      	ldr	r2, [pc, #128]	@ (8003b54 <HAL_GPIO_Init+0x240>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d052      	beq.n	8003b7c <HAL_GPIO_Init+0x268>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b58 <HAL_GPIO_Init+0x244>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d031      	beq.n	8003b42 <HAL_GPIO_Init+0x22e>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b5c <HAL_GPIO_Init+0x248>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d02b      	beq.n	8003b3e <HAL_GPIO_Init+0x22a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b60 <HAL_GPIO_Init+0x24c>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d025      	beq.n	8003b3a <HAL_GPIO_Init+0x226>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a1c      	ldr	r2, [pc, #112]	@ (8003b64 <HAL_GPIO_Init+0x250>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d01f      	beq.n	8003b36 <HAL_GPIO_Init+0x222>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a1b      	ldr	r2, [pc, #108]	@ (8003b68 <HAL_GPIO_Init+0x254>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d019      	beq.n	8003b32 <HAL_GPIO_Init+0x21e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a1a      	ldr	r2, [pc, #104]	@ (8003b6c <HAL_GPIO_Init+0x258>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d013      	beq.n	8003b2e <HAL_GPIO_Init+0x21a>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a19      	ldr	r2, [pc, #100]	@ (8003b70 <HAL_GPIO_Init+0x25c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00d      	beq.n	8003b2a <HAL_GPIO_Init+0x216>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a18      	ldr	r2, [pc, #96]	@ (8003b74 <HAL_GPIO_Init+0x260>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d007      	beq.n	8003b26 <HAL_GPIO_Init+0x212>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a17      	ldr	r2, [pc, #92]	@ (8003b78 <HAL_GPIO_Init+0x264>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d101      	bne.n	8003b22 <HAL_GPIO_Init+0x20e>
 8003b1e:	2309      	movs	r3, #9
 8003b20:	e02d      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b22:	230a      	movs	r3, #10
 8003b24:	e02b      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b26:	2308      	movs	r3, #8
 8003b28:	e029      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b2a:	2307      	movs	r3, #7
 8003b2c:	e027      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b2e:	2306      	movs	r3, #6
 8003b30:	e025      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b32:	2305      	movs	r3, #5
 8003b34:	e023      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b36:	2304      	movs	r3, #4
 8003b38:	e021      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e01f      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e01d      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b42:	2301      	movs	r3, #1
 8003b44:	e01b      	b.n	8003b7e <HAL_GPIO_Init+0x26a>
 8003b46:	bf00      	nop
 8003b48:	58000080 	.word	0x58000080
 8003b4c:	58024400 	.word	0x58024400
 8003b50:	58000400 	.word	0x58000400
 8003b54:	58020000 	.word	0x58020000
 8003b58:	58020400 	.word	0x58020400
 8003b5c:	58020800 	.word	0x58020800
 8003b60:	58020c00 	.word	0x58020c00
 8003b64:	58021000 	.word	0x58021000
 8003b68:	58021400 	.word	0x58021400
 8003b6c:	58021800 	.word	0x58021800
 8003b70:	58021c00 	.word	0x58021c00
 8003b74:	58022000 	.word	0x58022000
 8003b78:	58022400 	.word	0x58022400
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	69fa      	ldr	r2, [r7, #28]
 8003b80:	f002 0203 	and.w	r2, r2, #3
 8003b84:	0092      	lsls	r2, r2, #2
 8003b86:	4093      	lsls	r3, r2
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b8e:	4938      	ldr	r1, [pc, #224]	@ (8003c70 <HAL_GPIO_Init+0x35c>)
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	089b      	lsrs	r3, r3, #2
 8003b94:	3302      	adds	r3, #2
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	4013      	ands	r3, r2
 8003bac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d003      	beq.n	8003bc2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003bc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003bca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003bf0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	fa22 f303 	lsr.w	r3, r2, r3
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f47f ae63 	bne.w	8003928 <HAL_GPIO_Init+0x14>
  }
}
 8003c62:	bf00      	nop
 8003c64:	bf00      	nop
 8003c66:	3724      	adds	r7, #36	@ 0x24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	58000400 	.word	0x58000400

08003c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	807b      	strh	r3, [r7, #2]
 8003c80:	4613      	mov	r3, r2
 8003c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c84:	787b      	ldrb	r3, [r7, #1]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c8a:	887a      	ldrh	r2, [r7, #2]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003c90:	e003      	b.n	8003c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003c92:	887b      	ldrh	r3, [r7, #2]
 8003c94:	041a      	lsls	r2, r3, #16
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	619a      	str	r2, [r3, #24]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003cb0:	4b19      	ldr	r3, [pc, #100]	@ (8003d18 <HAL_PWREx_ConfigSupply+0x70>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	f003 0304 	and.w	r3, r3, #4
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d00a      	beq.n	8003cd2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003cbc:	4b16      	ldr	r3, [pc, #88]	@ (8003d18 <HAL_PWREx_ConfigSupply+0x70>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d001      	beq.n	8003cce <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e01f      	b.n	8003d0e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	e01d      	b.n	8003d0e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003cd2:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <HAL_PWREx_ConfigSupply+0x70>)
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	f023 0207 	bic.w	r2, r3, #7
 8003cda:	490f      	ldr	r1, [pc, #60]	@ (8003d18 <HAL_PWREx_ConfigSupply+0x70>)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003ce2:	f7fe ff43 	bl	8002b6c <HAL_GetTick>
 8003ce6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003ce8:	e009      	b.n	8003cfe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003cea:	f7fe ff3f 	bl	8002b6c <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003cf8:	d901      	bls.n	8003cfe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e007      	b.n	8003d0e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003cfe:	4b06      	ldr	r3, [pc, #24]	@ (8003d18 <HAL_PWREx_ConfigSupply+0x70>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d0a:	d1ee      	bne.n	8003cea <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	58024800 	.word	0x58024800

08003d1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b08c      	sub	sp, #48	@ 0x30
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d102      	bne.n	8003d30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	f000 bc48 	b.w	80045c0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 8088 	beq.w	8003e4e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d3e:	4b99      	ldr	r3, [pc, #612]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d48:	4b96      	ldr	r3, [pc, #600]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d50:	2b10      	cmp	r3, #16
 8003d52:	d007      	beq.n	8003d64 <HAL_RCC_OscConfig+0x48>
 8003d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d56:	2b18      	cmp	r3, #24
 8003d58:	d111      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62>
 8003d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5c:	f003 0303 	and.w	r3, r3, #3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d10c      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d64:	4b8f      	ldr	r3, [pc, #572]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d06d      	beq.n	8003e4c <HAL_RCC_OscConfig+0x130>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d169      	bne.n	8003e4c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	f000 bc21 	b.w	80045c0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d86:	d106      	bne.n	8003d96 <HAL_RCC_OscConfig+0x7a>
 8003d88:	4b86      	ldr	r3, [pc, #536]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a85      	ldr	r2, [pc, #532]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d92:	6013      	str	r3, [r2, #0]
 8003d94:	e02e      	b.n	8003df4 <HAL_RCC_OscConfig+0xd8>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10c      	bne.n	8003db8 <HAL_RCC_OscConfig+0x9c>
 8003d9e:	4b81      	ldr	r3, [pc, #516]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a80      	ldr	r2, [pc, #512]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003da4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	4b7e      	ldr	r3, [pc, #504]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a7d      	ldr	r2, [pc, #500]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003db0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	e01d      	b.n	8003df4 <HAL_RCC_OscConfig+0xd8>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dc0:	d10c      	bne.n	8003ddc <HAL_RCC_OscConfig+0xc0>
 8003dc2:	4b78      	ldr	r3, [pc, #480]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a77      	ldr	r2, [pc, #476]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	4b75      	ldr	r3, [pc, #468]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a74      	ldr	r2, [pc, #464]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	e00b      	b.n	8003df4 <HAL_RCC_OscConfig+0xd8>
 8003ddc:	4b71      	ldr	r3, [pc, #452]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a70      	ldr	r2, [pc, #448]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003de6:	6013      	str	r3, [r2, #0]
 8003de8:	4b6e      	ldr	r3, [pc, #440]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a6d      	ldr	r2, [pc, #436]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003df2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d013      	beq.n	8003e24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfc:	f7fe feb6 	bl	8002b6c <HAL_GetTick>
 8003e00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e04:	f7fe feb2 	bl	8002b6c <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b64      	cmp	r3, #100	@ 0x64
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e3d4      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e16:	4b63      	ldr	r3, [pc, #396]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d0f0      	beq.n	8003e04 <HAL_RCC_OscConfig+0xe8>
 8003e22:	e014      	b.n	8003e4e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e24:	f7fe fea2 	bl	8002b6c <HAL_GetTick>
 8003e28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e2c:	f7fe fe9e 	bl	8002b6c <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b64      	cmp	r3, #100	@ 0x64
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e3c0      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003e3e:	4b59      	ldr	r3, [pc, #356]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0x110>
 8003e4a:	e000      	b.n	8003e4e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 80ca 	beq.w	8003ff0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e5c:	4b51      	ldr	r3, [pc, #324]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e64:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e66:	4b4f      	ldr	r3, [pc, #316]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d007      	beq.n	8003e82 <HAL_RCC_OscConfig+0x166>
 8003e72:	6a3b      	ldr	r3, [r7, #32]
 8003e74:	2b18      	cmp	r3, #24
 8003e76:	d156      	bne.n	8003f26 <HAL_RCC_OscConfig+0x20a>
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d151      	bne.n	8003f26 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e82:	4b48      	ldr	r3, [pc, #288]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0304 	and.w	r3, r3, #4
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d005      	beq.n	8003e9a <HAL_RCC_OscConfig+0x17e>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e392      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003e9a:	4b42      	ldr	r3, [pc, #264]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f023 0219 	bic.w	r2, r3, #25
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	493f      	ldr	r1, [pc, #252]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eac:	f7fe fe5e 	bl	8002b6c <HAL_GetTick>
 8003eb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eb4:	f7fe fe5a 	bl	8002b6c <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e37c      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ec6:	4b37      	ldr	r3, [pc, #220]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0304 	and.w	r3, r3, #4
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d0f0      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed2:	f7fe fe57 	bl	8002b84 <HAL_GetREVID>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d817      	bhi.n	8003f10 <HAL_RCC_OscConfig+0x1f4>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	2b40      	cmp	r3, #64	@ 0x40
 8003ee6:	d108      	bne.n	8003efa <HAL_RCC_OscConfig+0x1de>
 8003ee8:	4b2e      	ldr	r3, [pc, #184]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003ef0:	4a2c      	ldr	r2, [pc, #176]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ef6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ef8:	e07a      	b.n	8003ff0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003efa:	4b2a      	ldr	r3, [pc, #168]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	031b      	lsls	r3, r3, #12
 8003f08:	4926      	ldr	r1, [pc, #152]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f0e:	e06f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f10:	4b24      	ldr	r3, [pc, #144]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	061b      	lsls	r3, r3, #24
 8003f1e:	4921      	ldr	r1, [pc, #132]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f24:	e064      	b.n	8003ff0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d047      	beq.n	8003fbe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f023 0219 	bic.w	r2, r3, #25
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	491a      	ldr	r1, [pc, #104]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f40:	f7fe fe14 	bl	8002b6c <HAL_GetTick>
 8003f44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f48:	f7fe fe10 	bl	8002b6c <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e332      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f5a:	4b12      	ldr	r3, [pc, #72]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f66:	f7fe fe0d 	bl	8002b84 <HAL_GetREVID>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d819      	bhi.n	8003fa8 <HAL_RCC_OscConfig+0x28c>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	2b40      	cmp	r3, #64	@ 0x40
 8003f7a:	d108      	bne.n	8003f8e <HAL_RCC_OscConfig+0x272>
 8003f7c:	4b09      	ldr	r3, [pc, #36]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003f84:	4a07      	ldr	r2, [pc, #28]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f8a:	6053      	str	r3, [r2, #4]
 8003f8c:	e030      	b.n	8003ff0 <HAL_RCC_OscConfig+0x2d4>
 8003f8e:	4b05      	ldr	r3, [pc, #20]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	031b      	lsls	r3, r3, #12
 8003f9c:	4901      	ldr	r1, [pc, #4]	@ (8003fa4 <HAL_RCC_OscConfig+0x288>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	604b      	str	r3, [r1, #4]
 8003fa2:	e025      	b.n	8003ff0 <HAL_RCC_OscConfig+0x2d4>
 8003fa4:	58024400 	.word	0x58024400
 8003fa8:	4b9a      	ldr	r3, [pc, #616]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	061b      	lsls	r3, r3, #24
 8003fb6:	4997      	ldr	r1, [pc, #604]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	604b      	str	r3, [r1, #4]
 8003fbc:	e018      	b.n	8003ff0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fbe:	4b95      	ldr	r3, [pc, #596]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a94      	ldr	r2, [pc, #592]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8003fc4:	f023 0301 	bic.w	r3, r3, #1
 8003fc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fca:	f7fe fdcf 	bl	8002b6c <HAL_GetTick>
 8003fce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fd2:	f7fe fdcb 	bl	8002b6c <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e2ed      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003fe4:	4b8b      	ldr	r3, [pc, #556]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0304 	and.w	r3, r3, #4
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1f0      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0310 	and.w	r3, r3, #16
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 80a9 	beq.w	8004150 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ffe:	4b85      	ldr	r3, [pc, #532]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004006:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004008:	4b82      	ldr	r3, [pc, #520]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800400a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800400c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	2b08      	cmp	r3, #8
 8004012:	d007      	beq.n	8004024 <HAL_RCC_OscConfig+0x308>
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	2b18      	cmp	r3, #24
 8004018:	d13a      	bne.n	8004090 <HAL_RCC_OscConfig+0x374>
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d135      	bne.n	8004090 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004024:	4b7b      	ldr	r3, [pc, #492]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402c:	2b00      	cmp	r3, #0
 800402e:	d005      	beq.n	800403c <HAL_RCC_OscConfig+0x320>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	69db      	ldr	r3, [r3, #28]
 8004034:	2b80      	cmp	r3, #128	@ 0x80
 8004036:	d001      	beq.n	800403c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e2c1      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800403c:	f7fe fda2 	bl	8002b84 <HAL_GetREVID>
 8004040:	4603      	mov	r3, r0
 8004042:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004046:	4293      	cmp	r3, r2
 8004048:	d817      	bhi.n	800407a <HAL_RCC_OscConfig+0x35e>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	2b20      	cmp	r3, #32
 8004050:	d108      	bne.n	8004064 <HAL_RCC_OscConfig+0x348>
 8004052:	4b70      	ldr	r3, [pc, #448]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800405a:	4a6e      	ldr	r2, [pc, #440]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800405c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004060:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004062:	e075      	b.n	8004150 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004064:	4b6b      	ldr	r3, [pc, #428]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	069b      	lsls	r3, r3, #26
 8004072:	4968      	ldr	r1, [pc, #416]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004074:	4313      	orrs	r3, r2
 8004076:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004078:	e06a      	b.n	8004150 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800407a:	4b66      	ldr	r3, [pc, #408]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	061b      	lsls	r3, r3, #24
 8004088:	4962      	ldr	r1, [pc, #392]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800408a:	4313      	orrs	r3, r2
 800408c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800408e:	e05f      	b.n	8004150 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	69db      	ldr	r3, [r3, #28]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d042      	beq.n	800411e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004098:	4b5e      	ldr	r3, [pc, #376]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a5d      	ldr	r2, [pc, #372]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800409e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a4:	f7fe fd62 	bl	8002b6c <HAL_GetTick>
 80040a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80040ac:	f7fe fd5e 	bl	8002b6c <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e280      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80040be:	4b55      	ldr	r3, [pc, #340]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d0f0      	beq.n	80040ac <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040ca:	f7fe fd5b 	bl	8002b84 <HAL_GetREVID>
 80040ce:	4603      	mov	r3, r0
 80040d0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d817      	bhi.n	8004108 <HAL_RCC_OscConfig+0x3ec>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a1b      	ldr	r3, [r3, #32]
 80040dc:	2b20      	cmp	r3, #32
 80040de:	d108      	bne.n	80040f2 <HAL_RCC_OscConfig+0x3d6>
 80040e0:	4b4c      	ldr	r3, [pc, #304]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80040e8:	4a4a      	ldr	r2, [pc, #296]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 80040ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80040ee:	6053      	str	r3, [r2, #4]
 80040f0:	e02e      	b.n	8004150 <HAL_RCC_OscConfig+0x434>
 80040f2:	4b48      	ldr	r3, [pc, #288]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	069b      	lsls	r3, r3, #26
 8004100:	4944      	ldr	r1, [pc, #272]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004102:	4313      	orrs	r3, r2
 8004104:	604b      	str	r3, [r1, #4]
 8004106:	e023      	b.n	8004150 <HAL_RCC_OscConfig+0x434>
 8004108:	4b42      	ldr	r3, [pc, #264]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	061b      	lsls	r3, r3, #24
 8004116:	493f      	ldr	r1, [pc, #252]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004118:	4313      	orrs	r3, r2
 800411a:	60cb      	str	r3, [r1, #12]
 800411c:	e018      	b.n	8004150 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800411e:	4b3d      	ldr	r3, [pc, #244]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a3c      	ldr	r2, [pc, #240]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004124:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004128:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412a:	f7fe fd1f 	bl	8002b6c <HAL_GetTick>
 800412e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004130:	e008      	b.n	8004144 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004132:	f7fe fd1b 	bl	8002b6c <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d901      	bls.n	8004144 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e23d      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004144:	4b33      	ldr	r3, [pc, #204]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1f0      	bne.n	8004132 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0308 	and.w	r3, r3, #8
 8004158:	2b00      	cmp	r3, #0
 800415a:	d036      	beq.n	80041ca <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d019      	beq.n	8004198 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004164:	4b2b      	ldr	r3, [pc, #172]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004166:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004168:	4a2a      	ldr	r2, [pc, #168]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004170:	f7fe fcfc 	bl	8002b6c <HAL_GetTick>
 8004174:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004178:	f7fe fcf8 	bl	8002b6c <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e21a      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800418a:	4b22      	ldr	r3, [pc, #136]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800418c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d0f0      	beq.n	8004178 <HAL_RCC_OscConfig+0x45c>
 8004196:	e018      	b.n	80041ca <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004198:	4b1e      	ldr	r3, [pc, #120]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800419a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800419c:	4a1d      	ldr	r2, [pc, #116]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 800419e:	f023 0301 	bic.w	r3, r3, #1
 80041a2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a4:	f7fe fce2 	bl	8002b6c <HAL_GetTick>
 80041a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ac:	f7fe fcde 	bl	8002b6c <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e200      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80041be:	4b15      	ldr	r3, [pc, #84]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 80041c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f0      	bne.n	80041ac <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0320 	and.w	r3, r3, #32
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d039      	beq.n	800424a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d01c      	beq.n	8004218 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80041de:	4b0d      	ldr	r3, [pc, #52]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 80041e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80041e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041ea:	f7fe fcbf 	bl	8002b6c <HAL_GetTick>
 80041ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041f2:	f7fe fcbb 	bl	8002b6c <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e1dd      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004204:	4b03      	ldr	r3, [pc, #12]	@ (8004214 <HAL_RCC_OscConfig+0x4f8>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0f0      	beq.n	80041f2 <HAL_RCC_OscConfig+0x4d6>
 8004210:	e01b      	b.n	800424a <HAL_RCC_OscConfig+0x52e>
 8004212:	bf00      	nop
 8004214:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004218:	4b9b      	ldr	r3, [pc, #620]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a9a      	ldr	r2, [pc, #616]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800421e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004222:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004224:	f7fe fca2 	bl	8002b6c <HAL_GetTick>
 8004228:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800422c:	f7fe fc9e 	bl	8002b6c <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e1c0      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800423e:	4b92      	ldr	r3, [pc, #584]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f0      	bne.n	800422c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 8081 	beq.w	800435a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004258:	4b8c      	ldr	r3, [pc, #560]	@ (800448c <HAL_RCC_OscConfig+0x770>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a8b      	ldr	r2, [pc, #556]	@ (800448c <HAL_RCC_OscConfig+0x770>)
 800425e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004262:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004264:	f7fe fc82 	bl	8002b6c <HAL_GetTick>
 8004268:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800426c:	f7fe fc7e 	bl	8002b6c <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b64      	cmp	r3, #100	@ 0x64
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e1a0      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800427e:	4b83      	ldr	r3, [pc, #524]	@ (800448c <HAL_RCC_OscConfig+0x770>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d106      	bne.n	80042a0 <HAL_RCC_OscConfig+0x584>
 8004292:	4b7d      	ldr	r3, [pc, #500]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004296:	4a7c      	ldr	r2, [pc, #496]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004298:	f043 0301 	orr.w	r3, r3, #1
 800429c:	6713      	str	r3, [r2, #112]	@ 0x70
 800429e:	e02d      	b.n	80042fc <HAL_RCC_OscConfig+0x5e0>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d10c      	bne.n	80042c2 <HAL_RCC_OscConfig+0x5a6>
 80042a8:	4b77      	ldr	r3, [pc, #476]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ac:	4a76      	ldr	r2, [pc, #472]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042ae:	f023 0301 	bic.w	r3, r3, #1
 80042b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042b4:	4b74      	ldr	r3, [pc, #464]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b8:	4a73      	ldr	r2, [pc, #460]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042ba:	f023 0304 	bic.w	r3, r3, #4
 80042be:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c0:	e01c      	b.n	80042fc <HAL_RCC_OscConfig+0x5e0>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	2b05      	cmp	r3, #5
 80042c8:	d10c      	bne.n	80042e4 <HAL_RCC_OscConfig+0x5c8>
 80042ca:	4b6f      	ldr	r3, [pc, #444]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ce:	4a6e      	ldr	r2, [pc, #440]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042d0:	f043 0304 	orr.w	r3, r3, #4
 80042d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80042d6:	4b6c      	ldr	r3, [pc, #432]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042da:	4a6b      	ldr	r2, [pc, #428]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042dc:	f043 0301 	orr.w	r3, r3, #1
 80042e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80042e2:	e00b      	b.n	80042fc <HAL_RCC_OscConfig+0x5e0>
 80042e4:	4b68      	ldr	r3, [pc, #416]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e8:	4a67      	ldr	r2, [pc, #412]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042ea:	f023 0301 	bic.w	r3, r3, #1
 80042ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80042f0:	4b65      	ldr	r3, [pc, #404]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f4:	4a64      	ldr	r2, [pc, #400]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80042f6:	f023 0304 	bic.w	r3, r3, #4
 80042fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d015      	beq.n	8004330 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004304:	f7fe fc32 	bl	8002b6c <HAL_GetTick>
 8004308:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800430a:	e00a      	b.n	8004322 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430c:	f7fe fc2e 	bl	8002b6c <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800431a:	4293      	cmp	r3, r2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e14e      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004322:	4b59      	ldr	r3, [pc, #356]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0ee      	beq.n	800430c <HAL_RCC_OscConfig+0x5f0>
 800432e:	e014      	b.n	800435a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004330:	f7fe fc1c 	bl	8002b6c <HAL_GetTick>
 8004334:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004336:	e00a      	b.n	800434e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004338:	f7fe fc18 	bl	8002b6c <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004346:	4293      	cmp	r3, r2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e138      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800434e:	4b4e      	ldr	r3, [pc, #312]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	2b00      	cmp	r3, #0
 8004358:	d1ee      	bne.n	8004338 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 812d 	beq.w	80045be <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004364:	4b48      	ldr	r3, [pc, #288]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800436c:	2b18      	cmp	r3, #24
 800436e:	f000 80bd 	beq.w	80044ec <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004376:	2b02      	cmp	r3, #2
 8004378:	f040 809e 	bne.w	80044b8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800437c:	4b42      	ldr	r3, [pc, #264]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a41      	ldr	r2, [pc, #260]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004382:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004386:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004388:	f7fe fbf0 	bl	8002b6c <HAL_GetTick>
 800438c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800438e:	e008      	b.n	80043a2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004390:	f7fe fbec 	bl	8002b6c <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b02      	cmp	r3, #2
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e10e      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043a2:	4b39      	ldr	r3, [pc, #228]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f0      	bne.n	8004390 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043ae:	4b36      	ldr	r3, [pc, #216]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80043b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043b2:	4b37      	ldr	r3, [pc, #220]	@ (8004490 <HAL_RCC_OscConfig+0x774>)
 80043b4:	4013      	ands	r3, r2
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80043be:	0112      	lsls	r2, r2, #4
 80043c0:	430a      	orrs	r2, r1
 80043c2:	4931      	ldr	r1, [pc, #196]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	628b      	str	r3, [r1, #40]	@ 0x28
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043cc:	3b01      	subs	r3, #1
 80043ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043d6:	3b01      	subs	r3, #1
 80043d8:	025b      	lsls	r3, r3, #9
 80043da:	b29b      	uxth	r3, r3
 80043dc:	431a      	orrs	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e2:	3b01      	subs	r3, #1
 80043e4:	041b      	lsls	r3, r3, #16
 80043e6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f0:	3b01      	subs	r3, #1
 80043f2:	061b      	lsls	r3, r3, #24
 80043f4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80043f8:	4923      	ldr	r1, [pc, #140]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80043fe:	4b22      	ldr	r3, [pc, #136]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004402:	4a21      	ldr	r2, [pc, #132]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004404:	f023 0301 	bic.w	r3, r3, #1
 8004408:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800440a:	4b1f      	ldr	r3, [pc, #124]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800440c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800440e:	4b21      	ldr	r3, [pc, #132]	@ (8004494 <HAL_RCC_OscConfig+0x778>)
 8004410:	4013      	ands	r3, r2
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004416:	00d2      	lsls	r2, r2, #3
 8004418:	491b      	ldr	r1, [pc, #108]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800441a:	4313      	orrs	r3, r2
 800441c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800441e:	4b1a      	ldr	r3, [pc, #104]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004422:	f023 020c 	bic.w	r2, r3, #12
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442a:	4917      	ldr	r1, [pc, #92]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800442c:	4313      	orrs	r3, r2
 800442e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004430:	4b15      	ldr	r3, [pc, #84]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004434:	f023 0202 	bic.w	r2, r3, #2
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800443c:	4912      	ldr	r1, [pc, #72]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800443e:	4313      	orrs	r3, r2
 8004440:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004442:	4b11      	ldr	r3, [pc, #68]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004446:	4a10      	ldr	r2, [pc, #64]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004448:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800444c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800444e:	4b0e      	ldr	r3, [pc, #56]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004452:	4a0d      	ldr	r2, [pc, #52]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004458:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800445a:	4b0b      	ldr	r3, [pc, #44]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800445c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445e:	4a0a      	ldr	r2, [pc, #40]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004460:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004464:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004466:	4b08      	ldr	r3, [pc, #32]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446a:	4a07      	ldr	r2, [pc, #28]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004472:	4b05      	ldr	r3, [pc, #20]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a04      	ldr	r2, [pc, #16]	@ (8004488 <HAL_RCC_OscConfig+0x76c>)
 8004478:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800447c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447e:	f7fe fb75 	bl	8002b6c <HAL_GetTick>
 8004482:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004484:	e011      	b.n	80044aa <HAL_RCC_OscConfig+0x78e>
 8004486:	bf00      	nop
 8004488:	58024400 	.word	0x58024400
 800448c:	58024800 	.word	0x58024800
 8004490:	fffffc0c 	.word	0xfffffc0c
 8004494:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004498:	f7fe fb68 	bl	8002b6c <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e08a      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80044aa:	4b47      	ldr	r3, [pc, #284]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d0f0      	beq.n	8004498 <HAL_RCC_OscConfig+0x77c>
 80044b6:	e082      	b.n	80045be <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b8:	4b43      	ldr	r3, [pc, #268]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a42      	ldr	r2, [pc, #264]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80044be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c4:	f7fe fb52 	bl	8002b6c <HAL_GetTick>
 80044c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044cc:	f7fe fb4e 	bl	8002b6c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e070      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80044de:	4b3a      	ldr	r3, [pc, #232]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x7b0>
 80044ea:	e068      	b.n	80045be <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80044ec:	4b36      	ldr	r3, [pc, #216]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80044ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80044f2:	4b35      	ldr	r3, [pc, #212]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d031      	beq.n	8004564 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	f003 0203 	and.w	r2, r3, #3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800450a:	429a      	cmp	r2, r3
 800450c:	d12a      	bne.n	8004564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	091b      	lsrs	r3, r3, #4
 8004512:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800451a:	429a      	cmp	r2, r3
 800451c:	d122      	bne.n	8004564 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004528:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800452a:	429a      	cmp	r2, r3
 800452c:	d11a      	bne.n	8004564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	0a5b      	lsrs	r3, r3, #9
 8004532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800453c:	429a      	cmp	r2, r3
 800453e:	d111      	bne.n	8004564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	0c1b      	lsrs	r3, r3, #16
 8004544:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800454e:	429a      	cmp	r2, r3
 8004550:	d108      	bne.n	8004564 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	0e1b      	lsrs	r3, r3, #24
 8004556:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004560:	429a      	cmp	r2, r3
 8004562:	d001      	beq.n	8004568 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e02b      	b.n	80045c0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004568:	4b17      	ldr	r3, [pc, #92]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 800456a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800456c:	08db      	lsrs	r3, r3, #3
 800456e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004572:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	429a      	cmp	r2, r3
 800457c:	d01f      	beq.n	80045be <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800457e:	4b12      	ldr	r3, [pc, #72]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 8004580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004582:	4a11      	ldr	r2, [pc, #68]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 8004584:	f023 0301 	bic.w	r3, r3, #1
 8004588:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800458a:	f7fe faef 	bl	8002b6c <HAL_GetTick>
 800458e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004590:	bf00      	nop
 8004592:	f7fe faeb 	bl	8002b6c <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459a:	4293      	cmp	r3, r2
 800459c:	d0f9      	beq.n	8004592 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800459e:	4b0a      	ldr	r3, [pc, #40]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80045a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045a2:	4b0a      	ldr	r3, [pc, #40]	@ (80045cc <HAL_RCC_OscConfig+0x8b0>)
 80045a4:	4013      	ands	r3, r2
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80045aa:	00d2      	lsls	r2, r2, #3
 80045ac:	4906      	ldr	r1, [pc, #24]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80045b2:	4b05      	ldr	r3, [pc, #20]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80045b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b6:	4a04      	ldr	r2, [pc, #16]	@ (80045c8 <HAL_RCC_OscConfig+0x8ac>)
 80045b8:	f043 0301 	orr.w	r3, r3, #1
 80045bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3730      	adds	r7, #48	@ 0x30
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	58024400 	.word	0x58024400
 80045cc:	ffff0007 	.word	0xffff0007

080045d0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e19c      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045e4:	4b8a      	ldr	r3, [pc, #552]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 030f 	and.w	r3, r3, #15
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d910      	bls.n	8004614 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f2:	4b87      	ldr	r3, [pc, #540]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f023 020f 	bic.w	r2, r3, #15
 80045fa:	4985      	ldr	r1, [pc, #532]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	4313      	orrs	r3, r2
 8004600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004602:	4b83      	ldr	r3, [pc, #524]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	429a      	cmp	r2, r3
 800460e:	d001      	beq.n	8004614 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e184      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0304 	and.w	r3, r3, #4
 800461c:	2b00      	cmp	r3, #0
 800461e:	d010      	beq.n	8004642 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691a      	ldr	r2, [r3, #16]
 8004624:	4b7b      	ldr	r3, [pc, #492]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800462c:	429a      	cmp	r2, r3
 800462e:	d908      	bls.n	8004642 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004630:	4b78      	ldr	r3, [pc, #480]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	4975      	ldr	r1, [pc, #468]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 800463e:	4313      	orrs	r3, r2
 8004640:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d010      	beq.n	8004670 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	695a      	ldr	r2, [r3, #20]
 8004652:	4b70      	ldr	r3, [pc, #448]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800465a:	429a      	cmp	r2, r3
 800465c:	d908      	bls.n	8004670 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800465e:	4b6d      	ldr	r3, [pc, #436]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004660:	69db      	ldr	r3, [r3, #28]
 8004662:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	496a      	ldr	r1, [pc, #424]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 800466c:	4313      	orrs	r3, r2
 800466e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0310 	and.w	r3, r3, #16
 8004678:	2b00      	cmp	r3, #0
 800467a:	d010      	beq.n	800469e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	699a      	ldr	r2, [r3, #24]
 8004680:	4b64      	ldr	r3, [pc, #400]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004682:	69db      	ldr	r3, [r3, #28]
 8004684:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004688:	429a      	cmp	r2, r3
 800468a:	d908      	bls.n	800469e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800468c:	4b61      	ldr	r3, [pc, #388]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 800468e:	69db      	ldr	r3, [r3, #28]
 8004690:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	495e      	ldr	r1, [pc, #376]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 800469a:	4313      	orrs	r3, r2
 800469c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d010      	beq.n	80046cc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	69da      	ldr	r2, [r3, #28]
 80046ae:	4b59      	ldr	r3, [pc, #356]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d908      	bls.n	80046cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80046ba:	4b56      	ldr	r3, [pc, #344]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	4953      	ldr	r1, [pc, #332]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d010      	beq.n	80046fa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	4b4d      	ldr	r3, [pc, #308]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	f003 030f 	and.w	r3, r3, #15
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d908      	bls.n	80046fa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	f023 020f 	bic.w	r2, r3, #15
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	4947      	ldr	r1, [pc, #284]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d055      	beq.n	80047b2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004706:	4b43      	ldr	r3, [pc, #268]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	4940      	ldr	r1, [pc, #256]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004714:	4313      	orrs	r3, r2
 8004716:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2b02      	cmp	r3, #2
 800471e:	d107      	bne.n	8004730 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004720:	4b3c      	ldr	r3, [pc, #240]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d121      	bne.n	8004770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e0f6      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	2b03      	cmp	r3, #3
 8004736:	d107      	bne.n	8004748 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004738:	4b36      	ldr	r3, [pc, #216]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d115      	bne.n	8004770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e0ea      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d107      	bne.n	8004760 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004750:	4b30      	ldr	r3, [pc, #192]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004758:	2b00      	cmp	r3, #0
 800475a:	d109      	bne.n	8004770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e0de      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004760:	4b2c      	ldr	r3, [pc, #176]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0304 	and.w	r3, r3, #4
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e0d6      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004770:	4b28      	ldr	r3, [pc, #160]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	f023 0207 	bic.w	r2, r3, #7
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	4925      	ldr	r1, [pc, #148]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 800477e:	4313      	orrs	r3, r2
 8004780:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004782:	f7fe f9f3 	bl	8002b6c <HAL_GetTick>
 8004786:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004788:	e00a      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800478a:	f7fe f9ef 	bl	8002b6c <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004798:	4293      	cmp	r3, r2
 800479a:	d901      	bls.n	80047a0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e0be      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	00db      	lsls	r3, r3, #3
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d1eb      	bne.n	800478a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d010      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	4b14      	ldr	r3, [pc, #80]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d208      	bcs.n	80047e0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047ce:	4b11      	ldr	r3, [pc, #68]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	f023 020f 	bic.w	r2, r3, #15
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	490e      	ldr	r1, [pc, #56]	@ (8004814 <HAL_RCC_ClockConfig+0x244>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 030f 	and.w	r3, r3, #15
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d214      	bcs.n	8004818 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ee:	4b08      	ldr	r3, [pc, #32]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f023 020f 	bic.w	r2, r3, #15
 80047f6:	4906      	ldr	r1, [pc, #24]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047fe:	4b04      	ldr	r3, [pc, #16]	@ (8004810 <HAL_RCC_ClockConfig+0x240>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	429a      	cmp	r2, r3
 800480a:	d005      	beq.n	8004818 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e086      	b.n	800491e <HAL_RCC_ClockConfig+0x34e>
 8004810:	52002000 	.word	0x52002000
 8004814:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b00      	cmp	r3, #0
 8004822:	d010      	beq.n	8004846 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691a      	ldr	r2, [r3, #16]
 8004828:	4b3f      	ldr	r3, [pc, #252]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004830:	429a      	cmp	r2, r3
 8004832:	d208      	bcs.n	8004846 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004834:	4b3c      	ldr	r3, [pc, #240]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	4939      	ldr	r1, [pc, #228]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 8004842:	4313      	orrs	r3, r2
 8004844:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d010      	beq.n	8004874 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	695a      	ldr	r2, [r3, #20]
 8004856:	4b34      	ldr	r3, [pc, #208]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800485e:	429a      	cmp	r2, r3
 8004860:	d208      	bcs.n	8004874 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004862:	4b31      	ldr	r3, [pc, #196]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 8004864:	69db      	ldr	r3, [r3, #28]
 8004866:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	492e      	ldr	r1, [pc, #184]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 8004870:	4313      	orrs	r3, r2
 8004872:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0310 	and.w	r3, r3, #16
 800487c:	2b00      	cmp	r3, #0
 800487e:	d010      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	699a      	ldr	r2, [r3, #24]
 8004884:	4b28      	ldr	r3, [pc, #160]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 8004886:	69db      	ldr	r3, [r3, #28]
 8004888:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800488c:	429a      	cmp	r2, r3
 800488e:	d208      	bcs.n	80048a2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004890:	4b25      	ldr	r3, [pc, #148]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	4922      	ldr	r1, [pc, #136]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0320 	and.w	r3, r3, #32
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d010      	beq.n	80048d0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	69da      	ldr	r2, [r3, #28]
 80048b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d208      	bcs.n	80048d0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80048be:	4b1a      	ldr	r3, [pc, #104]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	69db      	ldr	r3, [r3, #28]
 80048ca:	4917      	ldr	r1, [pc, #92]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80048d0:	f000 f834 	bl	800493c <HAL_RCC_GetSysClockFreq>
 80048d4:	4602      	mov	r2, r0
 80048d6:	4b14      	ldr	r3, [pc, #80]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	0a1b      	lsrs	r3, r3, #8
 80048dc:	f003 030f 	and.w	r3, r3, #15
 80048e0:	4912      	ldr	r1, [pc, #72]	@ (800492c <HAL_RCC_ClockConfig+0x35c>)
 80048e2:	5ccb      	ldrb	r3, [r1, r3]
 80048e4:	f003 031f 	and.w	r3, r3, #31
 80048e8:	fa22 f303 	lsr.w	r3, r2, r3
 80048ec:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80048ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004928 <HAL_RCC_ClockConfig+0x358>)
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	f003 030f 	and.w	r3, r3, #15
 80048f6:	4a0d      	ldr	r2, [pc, #52]	@ (800492c <HAL_RCC_ClockConfig+0x35c>)
 80048f8:	5cd3      	ldrb	r3, [r2, r3]
 80048fa:	f003 031f 	and.w	r3, r3, #31
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	fa22 f303 	lsr.w	r3, r2, r3
 8004904:	4a0a      	ldr	r2, [pc, #40]	@ (8004930 <HAL_RCC_ClockConfig+0x360>)
 8004906:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004908:	4a0a      	ldr	r2, [pc, #40]	@ (8004934 <HAL_RCC_ClockConfig+0x364>)
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800490e:	4b0a      	ldr	r3, [pc, #40]	@ (8004938 <HAL_RCC_ClockConfig+0x368>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f7fd fe80 	bl	8002618 <HAL_InitTick>
 8004918:	4603      	mov	r3, r0
 800491a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800491c:	7bfb      	ldrb	r3, [r7, #15]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3718      	adds	r7, #24
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	58024400 	.word	0x58024400
 800492c:	08013430 	.word	0x08013430
 8004930:	24000004 	.word	0x24000004
 8004934:	24000000 	.word	0x24000000
 8004938:	24000008 	.word	0x24000008

0800493c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800493c:	b480      	push	{r7}
 800493e:	b089      	sub	sp, #36	@ 0x24
 8004940:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004942:	4bb3      	ldr	r3, [pc, #716]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800494a:	2b18      	cmp	r3, #24
 800494c:	f200 8155 	bhi.w	8004bfa <HAL_RCC_GetSysClockFreq+0x2be>
 8004950:	a201      	add	r2, pc, #4	@ (adr r2, 8004958 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004956:	bf00      	nop
 8004958:	080049bd 	.word	0x080049bd
 800495c:	08004bfb 	.word	0x08004bfb
 8004960:	08004bfb 	.word	0x08004bfb
 8004964:	08004bfb 	.word	0x08004bfb
 8004968:	08004bfb 	.word	0x08004bfb
 800496c:	08004bfb 	.word	0x08004bfb
 8004970:	08004bfb 	.word	0x08004bfb
 8004974:	08004bfb 	.word	0x08004bfb
 8004978:	080049e3 	.word	0x080049e3
 800497c:	08004bfb 	.word	0x08004bfb
 8004980:	08004bfb 	.word	0x08004bfb
 8004984:	08004bfb 	.word	0x08004bfb
 8004988:	08004bfb 	.word	0x08004bfb
 800498c:	08004bfb 	.word	0x08004bfb
 8004990:	08004bfb 	.word	0x08004bfb
 8004994:	08004bfb 	.word	0x08004bfb
 8004998:	080049e9 	.word	0x080049e9
 800499c:	08004bfb 	.word	0x08004bfb
 80049a0:	08004bfb 	.word	0x08004bfb
 80049a4:	08004bfb 	.word	0x08004bfb
 80049a8:	08004bfb 	.word	0x08004bfb
 80049ac:	08004bfb 	.word	0x08004bfb
 80049b0:	08004bfb 	.word	0x08004bfb
 80049b4:	08004bfb 	.word	0x08004bfb
 80049b8:	080049ef 	.word	0x080049ef
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049bc:	4b94      	ldr	r3, [pc, #592]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0320 	and.w	r3, r3, #32
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d009      	beq.n	80049dc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049c8:	4b91      	ldr	r3, [pc, #580]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	08db      	lsrs	r3, r3, #3
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	4a90      	ldr	r2, [pc, #576]	@ (8004c14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80049d4:	fa22 f303 	lsr.w	r3, r2, r3
 80049d8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80049da:	e111      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80049dc:	4b8d      	ldr	r3, [pc, #564]	@ (8004c14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80049de:	61bb      	str	r3, [r7, #24]
      break;
 80049e0:	e10e      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80049e2:	4b8d      	ldr	r3, [pc, #564]	@ (8004c18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80049e4:	61bb      	str	r3, [r7, #24]
      break;
 80049e6:	e10b      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80049e8:	4b8c      	ldr	r3, [pc, #560]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80049ea:	61bb      	str	r3, [r7, #24]
      break;
 80049ec:	e108      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049ee:	4b88      	ldr	r3, [pc, #544]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f2:	f003 0303 	and.w	r3, r3, #3
 80049f6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80049f8:	4b85      	ldr	r3, [pc, #532]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049fc:	091b      	lsrs	r3, r3, #4
 80049fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a02:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004a04:	4b82      	ldr	r3, [pc, #520]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004a0e:	4b80      	ldr	r3, [pc, #512]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a12:	08db      	lsrs	r3, r3, #3
 8004a14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	fb02 f303 	mul.w	r3, r2, r3
 8004a1e:	ee07 3a90 	vmov	s15, r3
 8004a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a26:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	f000 80e1 	beq.w	8004bf4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	f000 8083 	beq.w	8004b40 <HAL_RCC_GetSysClockFreq+0x204>
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	f200 80a1 	bhi.w	8004b84 <HAL_RCC_GetSysClockFreq+0x248>
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d003      	beq.n	8004a50 <HAL_RCC_GetSysClockFreq+0x114>
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d056      	beq.n	8004afc <HAL_RCC_GetSysClockFreq+0x1c0>
 8004a4e:	e099      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a50:	4b6f      	ldr	r3, [pc, #444]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0320 	and.w	r3, r3, #32
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d02d      	beq.n	8004ab8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a5c:	4b6c      	ldr	r3, [pc, #432]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	08db      	lsrs	r3, r3, #3
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	4a6b      	ldr	r2, [pc, #428]	@ (8004c14 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a68:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	ee07 3a90 	vmov	s15, r3
 8004a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a86:	4b62      	ldr	r3, [pc, #392]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a8e:	ee07 3a90 	vmov	s15, r3
 8004a92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a96:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a9a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aa6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004aaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004aae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004ab6:	e087      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	ee07 3a90 	vmov	s15, r3
 8004abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ac2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004c24 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004ac6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aca:	4b51      	ldr	r3, [pc, #324]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ad2:	ee07 3a90 	vmov	s15, r3
 8004ad6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ada:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ade:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ae2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ae6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004aee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004af6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004afa:	e065      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b06:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004c28 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004b0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b0e:	4b40      	ldr	r3, [pc, #256]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b16:	ee07 3a90 	vmov	s15, r3
 8004b1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b22:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b3e:	e043      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	ee07 3a90 	vmov	s15, r3
 8004b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b4a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004c2c <HAL_RCC_GetSysClockFreq+0x2f0>
 8004b4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b52:	4b2f      	ldr	r3, [pc, #188]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b5a:	ee07 3a90 	vmov	s15, r3
 8004b5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b62:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b66:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b82:	e021      	b.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	ee07 3a90 	vmov	s15, r3
 8004b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b8e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004c28 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b96:	4b1e      	ldr	r3, [pc, #120]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b9e:	ee07 3a90 	vmov	s15, r3
 8004ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ba6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004baa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004c20 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004bc6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004bc8:	4b11      	ldr	r3, [pc, #68]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bcc:	0a5b      	lsrs	r3, r3, #9
 8004bce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	ee07 3a90 	vmov	s15, r3
 8004bdc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004be0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004be4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004be8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bec:	ee17 3a90 	vmov	r3, s15
 8004bf0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004bf2:	e005      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	61bb      	str	r3, [r7, #24]
      break;
 8004bf8:	e002      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004bfa:	4b07      	ldr	r3, [pc, #28]	@ (8004c18 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004bfc:	61bb      	str	r3, [r7, #24]
      break;
 8004bfe:	bf00      	nop
  }

  return sysclockfreq;
 8004c00:	69bb      	ldr	r3, [r7, #24]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3724      	adds	r7, #36	@ 0x24
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	58024400 	.word	0x58024400
 8004c14:	03d09000 	.word	0x03d09000
 8004c18:	003d0900 	.word	0x003d0900
 8004c1c:	007a1200 	.word	0x007a1200
 8004c20:	46000000 	.word	0x46000000
 8004c24:	4c742400 	.word	0x4c742400
 8004c28:	4a742400 	.word	0x4a742400
 8004c2c:	4af42400 	.word	0x4af42400

08004c30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004c36:	f7ff fe81 	bl	800493c <HAL_RCC_GetSysClockFreq>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	4b10      	ldr	r3, [pc, #64]	@ (8004c80 <HAL_RCC_GetHCLKFreq+0x50>)
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	0a1b      	lsrs	r3, r3, #8
 8004c42:	f003 030f 	and.w	r3, r3, #15
 8004c46:	490f      	ldr	r1, [pc, #60]	@ (8004c84 <HAL_RCC_GetHCLKFreq+0x54>)
 8004c48:	5ccb      	ldrb	r3, [r1, r3]
 8004c4a:	f003 031f 	and.w	r3, r3, #31
 8004c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c52:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c54:	4b0a      	ldr	r3, [pc, #40]	@ (8004c80 <HAL_RCC_GetHCLKFreq+0x50>)
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	f003 030f 	and.w	r3, r3, #15
 8004c5c:	4a09      	ldr	r2, [pc, #36]	@ (8004c84 <HAL_RCC_GetHCLKFreq+0x54>)
 8004c5e:	5cd3      	ldrb	r3, [r2, r3]
 8004c60:	f003 031f 	and.w	r3, r3, #31
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	fa22 f303 	lsr.w	r3, r2, r3
 8004c6a:	4a07      	ldr	r2, [pc, #28]	@ (8004c88 <HAL_RCC_GetHCLKFreq+0x58>)
 8004c6c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c6e:	4a07      	ldr	r2, [pc, #28]	@ (8004c8c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004c74:	4b04      	ldr	r3, [pc, #16]	@ (8004c88 <HAL_RCC_GetHCLKFreq+0x58>)
 8004c76:	681b      	ldr	r3, [r3, #0]
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3708      	adds	r7, #8
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	58024400 	.word	0x58024400
 8004c84:	08013430 	.word	0x08013430
 8004c88:	24000004 	.word	0x24000004
 8004c8c:	24000000 	.word	0x24000000

08004c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004c94:	f7ff ffcc 	bl	8004c30 <HAL_RCC_GetHCLKFreq>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	091b      	lsrs	r3, r3, #4
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	4904      	ldr	r1, [pc, #16]	@ (8004cb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ca6:	5ccb      	ldrb	r3, [r1, r3]
 8004ca8:	f003 031f 	and.w	r3, r3, #31
 8004cac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	58024400 	.word	0x58024400
 8004cb8:	08013430 	.word	0x08013430

08004cbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004cc0:	f7ff ffb6 	bl	8004c30 <HAL_RCC_GetHCLKFreq>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	4b06      	ldr	r3, [pc, #24]	@ (8004ce0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	0a1b      	lsrs	r3, r3, #8
 8004ccc:	f003 0307 	and.w	r3, r3, #7
 8004cd0:	4904      	ldr	r1, [pc, #16]	@ (8004ce4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cd2:	5ccb      	ldrb	r3, [r1, r3]
 8004cd4:	f003 031f 	and.w	r3, r3, #31
 8004cd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	58024400 	.word	0x58024400
 8004ce4:	08013430 	.word	0x08013430

08004ce8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	223f      	movs	r2, #63	@ 0x3f
 8004cf6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d64 <HAL_RCC_GetClockConfig+0x7c>)
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	f003 0207 	and.w	r2, r3, #7
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004d04:	4b17      	ldr	r3, [pc, #92]	@ (8004d64 <HAL_RCC_GetClockConfig+0x7c>)
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004d10:	4b14      	ldr	r3, [pc, #80]	@ (8004d64 <HAL_RCC_GetClockConfig+0x7c>)
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	f003 020f 	and.w	r2, r3, #15
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004d1c:	4b11      	ldr	r3, [pc, #68]	@ (8004d64 <HAL_RCC_GetClockConfig+0x7c>)
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004d28:	4b0e      	ldr	r3, [pc, #56]	@ (8004d64 <HAL_RCC_GetClockConfig+0x7c>)
 8004d2a:	69db      	ldr	r3, [r3, #28]
 8004d2c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004d34:	4b0b      	ldr	r3, [pc, #44]	@ (8004d64 <HAL_RCC_GetClockConfig+0x7c>)
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004d40:	4b08      	ldr	r3, [pc, #32]	@ (8004d64 <HAL_RCC_GetClockConfig+0x7c>)
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d4c:	4b06      	ldr	r3, [pc, #24]	@ (8004d68 <HAL_RCC_GetClockConfig+0x80>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 020f 	and.w	r2, r3, #15
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	601a      	str	r2, [r3, #0]
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr
 8004d64:	58024400 	.word	0x58024400
 8004d68:	52002000 	.word	0x52002000

08004d6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d70:	b0ca      	sub	sp, #296	@ 0x128
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004d90:	2500      	movs	r5, #0
 8004d92:	ea54 0305 	orrs.w	r3, r4, r5
 8004d96:	d049      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004da2:	d02f      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004da4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004da8:	d828      	bhi.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004daa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dae:	d01a      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004db0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004db4:	d822      	bhi.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004dba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dbe:	d007      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004dc0:	e01c      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc2:	4bb8      	ldr	r3, [pc, #736]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc6:	4ab7      	ldr	r2, [pc, #732]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004dce:	e01a      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd4:	3308      	adds	r3, #8
 8004dd6:	2102      	movs	r1, #2
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f001 fc8f 	bl	80066fc <RCCEx_PLL2_Config>
 8004dde:	4603      	mov	r3, r0
 8004de0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004de4:	e00f      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dea:	3328      	adds	r3, #40	@ 0x28
 8004dec:	2102      	movs	r1, #2
 8004dee:	4618      	mov	r0, r3
 8004df0:	f001 fd36 	bl	8006860 <RCCEx_PLL3_Config>
 8004df4:	4603      	mov	r3, r0
 8004df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004dfa:	e004      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e02:	e000      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004e04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10a      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004e0e:	4ba5      	ldr	r3, [pc, #660]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e12:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e1c:	4aa1      	ldr	r2, [pc, #644]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e1e:	430b      	orrs	r3, r1
 8004e20:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e22:	e003      	b.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e34:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004e38:	f04f 0900 	mov.w	r9, #0
 8004e3c:	ea58 0309 	orrs.w	r3, r8, r9
 8004e40:	d047      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d82a      	bhi.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e54 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e52:	bf00      	nop
 8004e54:	08004e69 	.word	0x08004e69
 8004e58:	08004e77 	.word	0x08004e77
 8004e5c:	08004e8d 	.word	0x08004e8d
 8004e60:	08004eab 	.word	0x08004eab
 8004e64:	08004eab 	.word	0x08004eab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e68:	4b8e      	ldr	r3, [pc, #568]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6c:	4a8d      	ldr	r2, [pc, #564]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e74:	e01a      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7a:	3308      	adds	r3, #8
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f001 fc3c 	bl	80066fc <RCCEx_PLL2_Config>
 8004e84:	4603      	mov	r3, r0
 8004e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e8a:	e00f      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e90:	3328      	adds	r3, #40	@ 0x28
 8004e92:	2100      	movs	r1, #0
 8004e94:	4618      	mov	r0, r3
 8004e96:	f001 fce3 	bl	8006860 <RCCEx_PLL3_Config>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ea0:	e004      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ea8:	e000      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004eaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10a      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004eb4:	4b7b      	ldr	r3, [pc, #492]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004eb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb8:	f023 0107 	bic.w	r1, r3, #7
 8004ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec2:	4a78      	ldr	r2, [pc, #480]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ec4:	430b      	orrs	r3, r1
 8004ec6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ec8:	e003      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ece:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eda:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004ede:	f04f 0b00 	mov.w	fp, #0
 8004ee2:	ea5a 030b 	orrs.w	r3, sl, fp
 8004ee6:	d04c      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ef2:	d030      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004ef4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ef8:	d829      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004efa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004efc:	d02d      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004efe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f00:	d825      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f02:	2b80      	cmp	r3, #128	@ 0x80
 8004f04:	d018      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004f06:	2b80      	cmp	r3, #128	@ 0x80
 8004f08:	d821      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004f0e:	2b40      	cmp	r3, #64	@ 0x40
 8004f10:	d007      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004f12:	e01c      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f14:	4b63      	ldr	r3, [pc, #396]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f18:	4a62      	ldr	r2, [pc, #392]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f20:	e01c      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	3308      	adds	r3, #8
 8004f28:	2100      	movs	r1, #0
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f001 fbe6 	bl	80066fc <RCCEx_PLL2_Config>
 8004f30:	4603      	mov	r3, r0
 8004f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f36:	e011      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3c:	3328      	adds	r3, #40	@ 0x28
 8004f3e:	2100      	movs	r1, #0
 8004f40:	4618      	mov	r0, r3
 8004f42:	f001 fc8d 	bl	8006860 <RCCEx_PLL3_Config>
 8004f46:	4603      	mov	r3, r0
 8004f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f4c:	e006      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f54:	e002      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f56:	bf00      	nop
 8004f58:	e000      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10a      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004f64:	4b4f      	ldr	r3, [pc, #316]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f68:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f72:	4a4c      	ldr	r2, [pc, #304]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f74:	430b      	orrs	r3, r1
 8004f76:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f78:	e003      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004f8e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004f92:	2300      	movs	r3, #0
 8004f94:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004f98:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	d053      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004faa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fae:	d035      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004fb0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fb4:	d82e      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fb6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fba:	d031      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004fbc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fc0:	d828      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fc6:	d01a      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004fc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fcc:	d822      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004fd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fd6:	d007      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004fd8:	e01c      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fda:	4b32      	ldr	r3, [pc, #200]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	4a31      	ldr	r2, [pc, #196]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fe0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004fe6:	e01c      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	3308      	adds	r3, #8
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f001 fb83 	bl	80066fc <RCCEx_PLL2_Config>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004ffc:	e011      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005002:	3328      	adds	r3, #40	@ 0x28
 8005004:	2100      	movs	r1, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f001 fc2a 	bl	8006860 <RCCEx_PLL3_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005012:	e006      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800501a:	e002      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800501c:	bf00      	nop
 800501e:	e000      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005020:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10b      	bne.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800502a:	4b1e      	ldr	r3, [pc, #120]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800502c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005036:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800503a:	4a1a      	ldr	r2, [pc, #104]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800503c:	430b      	orrs	r3, r1
 800503e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005040:	e003      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005046:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800504a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005056:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800505a:	2300      	movs	r3, #0
 800505c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005060:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005064:	460b      	mov	r3, r1
 8005066:	4313      	orrs	r3, r2
 8005068:	d056      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800506a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005072:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005076:	d038      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005078:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800507c:	d831      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800507e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005082:	d034      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005084:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005088:	d82b      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800508a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800508e:	d01d      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005090:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005094:	d825      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005096:	2b00      	cmp	r3, #0
 8005098:	d006      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800509a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800509e:	d00a      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80050a0:	e01f      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050a2:	bf00      	nop
 80050a4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050a8:	4ba2      	ldr	r3, [pc, #648]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ac:	4aa1      	ldr	r2, [pc, #644]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050b4:	e01c      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ba:	3308      	adds	r3, #8
 80050bc:	2100      	movs	r1, #0
 80050be:	4618      	mov	r0, r3
 80050c0:	f001 fb1c 	bl	80066fc <RCCEx_PLL2_Config>
 80050c4:	4603      	mov	r3, r0
 80050c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80050ca:	e011      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	3328      	adds	r3, #40	@ 0x28
 80050d2:	2100      	movs	r1, #0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f001 fbc3 	bl	8006860 <RCCEx_PLL3_Config>
 80050da:	4603      	mov	r3, r0
 80050dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050e0:	e006      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050e8:	e002      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80050ea:	bf00      	nop
 80050ec:	e000      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80050ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d10b      	bne.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80050f8:	4b8e      	ldr	r3, [pc, #568]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050fc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005104:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005108:	4a8a      	ldr	r2, [pc, #552]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800510a:	430b      	orrs	r3, r1
 800510c:	6593      	str	r3, [r2, #88]	@ 0x58
 800510e:	e003      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005110:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005114:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005120:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005124:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005128:	2300      	movs	r3, #0
 800512a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800512e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005132:	460b      	mov	r3, r1
 8005134:	4313      	orrs	r3, r2
 8005136:	d03a      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800513e:	2b30      	cmp	r3, #48	@ 0x30
 8005140:	d01f      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005142:	2b30      	cmp	r3, #48	@ 0x30
 8005144:	d819      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005146:	2b20      	cmp	r3, #32
 8005148:	d00c      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800514a:	2b20      	cmp	r3, #32
 800514c:	d815      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d019      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005152:	2b10      	cmp	r3, #16
 8005154:	d111      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005156:	4b77      	ldr	r3, [pc, #476]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515a:	4a76      	ldr	r2, [pc, #472]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800515c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005160:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005162:	e011      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005168:	3308      	adds	r3, #8
 800516a:	2102      	movs	r1, #2
 800516c:	4618      	mov	r0, r3
 800516e:	f001 fac5 	bl	80066fc <RCCEx_PLL2_Config>
 8005172:	4603      	mov	r3, r0
 8005174:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005178:	e006      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005180:	e002      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005182:	bf00      	nop
 8005184:	e000      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005186:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10a      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005190:	4b68      	ldr	r3, [pc, #416]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005194:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800519e:	4a65      	ldr	r2, [pc, #404]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051a0:	430b      	orrs	r3, r1
 80051a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051a4:	e003      	b.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80051ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80051be:	2300      	movs	r3, #0
 80051c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80051c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80051c8:	460b      	mov	r3, r1
 80051ca:	4313      	orrs	r3, r2
 80051cc:	d051      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80051ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051d8:	d035      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80051da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051de:	d82e      	bhi.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051e4:	d031      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80051e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051ea:	d828      	bhi.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f0:	d01a      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80051f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f6:	d822      	bhi.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80051fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005200:	d007      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005202:	e01c      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005204:	4b4b      	ldr	r3, [pc, #300]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005208:	4a4a      	ldr	r2, [pc, #296]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800520a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800520e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005210:	e01c      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005216:	3308      	adds	r3, #8
 8005218:	2100      	movs	r1, #0
 800521a:	4618      	mov	r0, r3
 800521c:	f001 fa6e 	bl	80066fc <RCCEx_PLL2_Config>
 8005220:	4603      	mov	r3, r0
 8005222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005226:	e011      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522c:	3328      	adds	r3, #40	@ 0x28
 800522e:	2100      	movs	r1, #0
 8005230:	4618      	mov	r0, r3
 8005232:	f001 fb15 	bl	8006860 <RCCEx_PLL3_Config>
 8005236:	4603      	mov	r3, r0
 8005238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800523c:	e006      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005244:	e002      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005246:	bf00      	nop
 8005248:	e000      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800524a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800524c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10a      	bne.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005254:	4b37      	ldr	r3, [pc, #220]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005258:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800525c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005262:	4a34      	ldr	r2, [pc, #208]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005264:	430b      	orrs	r3, r1
 8005266:	6513      	str	r3, [r2, #80]	@ 0x50
 8005268:	e003      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800526a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800527e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005282:	2300      	movs	r3, #0
 8005284:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005288:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800528c:	460b      	mov	r3, r1
 800528e:	4313      	orrs	r3, r2
 8005290:	d056      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005296:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005298:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800529c:	d033      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800529e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052a2:	d82c      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052a8:	d02f      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80052aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052ae:	d826      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052b4:	d02b      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80052b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052ba:	d820      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c0:	d012      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80052c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c6:	d81a      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d022      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80052cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052d0:	d115      	bne.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	3308      	adds	r3, #8
 80052d8:	2101      	movs	r1, #1
 80052da:	4618      	mov	r0, r3
 80052dc:	f001 fa0e 	bl	80066fc <RCCEx_PLL2_Config>
 80052e0:	4603      	mov	r3, r0
 80052e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80052e6:	e015      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ec:	3328      	adds	r3, #40	@ 0x28
 80052ee:	2101      	movs	r1, #1
 80052f0:	4618      	mov	r0, r3
 80052f2:	f001 fab5 	bl	8006860 <RCCEx_PLL3_Config>
 80052f6:	4603      	mov	r3, r0
 80052f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80052fc:	e00a      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005304:	e006      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005306:	bf00      	nop
 8005308:	e004      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800530a:	bf00      	nop
 800530c:	e002      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800530e:	bf00      	nop
 8005310:	e000      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005312:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005314:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10d      	bne.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800531c:	4b05      	ldr	r3, [pc, #20]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800531e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005320:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005328:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800532a:	4a02      	ldr	r2, [pc, #8]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800532c:	430b      	orrs	r3, r1
 800532e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005330:	e006      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005332:	bf00      	nop
 8005334:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800533c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005348:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800534c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005350:	2300      	movs	r3, #0
 8005352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005356:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800535a:	460b      	mov	r3, r1
 800535c:	4313      	orrs	r3, r2
 800535e:	d055      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005364:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005368:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800536c:	d033      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800536e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005372:	d82c      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005378:	d02f      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800537e:	d826      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005380:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005384:	d02b      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005386:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800538a:	d820      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 800538c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005390:	d012      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005392:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005396:	d81a      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005398:	2b00      	cmp	r3, #0
 800539a:	d022      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800539c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053a0:	d115      	bne.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a6:	3308      	adds	r3, #8
 80053a8:	2101      	movs	r1, #1
 80053aa:	4618      	mov	r0, r3
 80053ac:	f001 f9a6 	bl	80066fc <RCCEx_PLL2_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053b6:	e015      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053bc:	3328      	adds	r3, #40	@ 0x28
 80053be:	2101      	movs	r1, #1
 80053c0:	4618      	mov	r0, r3
 80053c2:	f001 fa4d 	bl	8006860 <RCCEx_PLL3_Config>
 80053c6:	4603      	mov	r3, r0
 80053c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053cc:	e00a      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053d4:	e006      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053d6:	bf00      	nop
 80053d8:	e004      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053da:	bf00      	nop
 80053dc:	e002      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053de:	bf00      	nop
 80053e0:	e000      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10b      	bne.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80053ec:	4ba3      	ldr	r3, [pc, #652]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80053f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80053fc:	4a9f      	ldr	r2, [pc, #636]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053fe:	430b      	orrs	r3, r1
 8005400:	6593      	str	r3, [r2, #88]	@ 0x58
 8005402:	e003      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005404:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005408:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800540c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005414:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005418:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800541c:	2300      	movs	r3, #0
 800541e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005422:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005426:	460b      	mov	r3, r1
 8005428:	4313      	orrs	r3, r2
 800542a:	d037      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800542c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005432:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005436:	d00e      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800543c:	d816      	bhi.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800543e:	2b00      	cmp	r3, #0
 8005440:	d018      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005442:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005446:	d111      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005448:	4b8c      	ldr	r3, [pc, #560]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800544a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544c:	4a8b      	ldr	r2, [pc, #556]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800544e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005452:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005454:	e00f      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545a:	3308      	adds	r3, #8
 800545c:	2101      	movs	r1, #1
 800545e:	4618      	mov	r0, r3
 8005460:	f001 f94c 	bl	80066fc <RCCEx_PLL2_Config>
 8005464:	4603      	mov	r3, r0
 8005466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800546a:	e004      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005472:	e000      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005474:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10a      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800547e:	4b7f      	ldr	r3, [pc, #508]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005482:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800548c:	4a7b      	ldr	r2, [pc, #492]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800548e:	430b      	orrs	r3, r1
 8005490:	6513      	str	r3, [r2, #80]	@ 0x50
 8005492:	e003      	b.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005498:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800549c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80054a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054ac:	2300      	movs	r3, #0
 80054ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80054b2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4313      	orrs	r3, r2
 80054ba:	d039      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80054bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054c2:	2b03      	cmp	r3, #3
 80054c4:	d81c      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80054c6:	a201      	add	r2, pc, #4	@ (adr r2, 80054cc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80054c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054cc:	08005509 	.word	0x08005509
 80054d0:	080054dd 	.word	0x080054dd
 80054d4:	080054eb 	.word	0x080054eb
 80054d8:	08005509 	.word	0x08005509
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054dc:	4b67      	ldr	r3, [pc, #412]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e0:	4a66      	ldr	r2, [pc, #408]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80054e8:	e00f      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ee:	3308      	adds	r3, #8
 80054f0:	2102      	movs	r1, #2
 80054f2:	4618      	mov	r0, r3
 80054f4:	f001 f902 	bl	80066fc <RCCEx_PLL2_Config>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80054fe:	e004      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005506:	e000      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800550a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10a      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005512:	4b5a      	ldr	r3, [pc, #360]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005516:	f023 0103 	bic.w	r1, r3, #3
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005520:	4a56      	ldr	r2, [pc, #344]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005522:	430b      	orrs	r3, r1
 8005524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005526:	e003      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005538:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800553c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005540:	2300      	movs	r3, #0
 8005542:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005546:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800554a:	460b      	mov	r3, r1
 800554c:	4313      	orrs	r3, r2
 800554e:	f000 809f 	beq.w	8005690 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005552:	4b4b      	ldr	r3, [pc, #300]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a4a      	ldr	r2, [pc, #296]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800555c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800555e:	f7fd fb05 	bl	8002b6c <HAL_GetTick>
 8005562:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005566:	e00b      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005568:	f7fd fb00 	bl	8002b6c <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	2b64      	cmp	r3, #100	@ 0x64
 8005576:	d903      	bls.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800557e:	e005      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005580:	4b3f      	ldr	r3, [pc, #252]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d0ed      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800558c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005590:	2b00      	cmp	r3, #0
 8005592:	d179      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005594:	4b39      	ldr	r3, [pc, #228]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005596:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055a0:	4053      	eors	r3, r2
 80055a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d015      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055aa:	4b34      	ldr	r3, [pc, #208]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055b6:	4b31      	ldr	r3, [pc, #196]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ba:	4a30      	ldr	r2, [pc, #192]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055c2:	4b2e      	ldr	r3, [pc, #184]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055c6:	4a2d      	ldr	r2, [pc, #180]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055cc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80055ce:	4a2b      	ldr	r2, [pc, #172]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80055d4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80055d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e2:	d118      	bne.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e4:	f7fd fac2 	bl	8002b6c <HAL_GetTick>
 80055e8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055ec:	e00d      	b.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ee:	f7fd fabd 	bl	8002b6c <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80055f8:	1ad2      	subs	r2, r2, r3
 80055fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80055fe:	429a      	cmp	r2, r3
 8005600:	d903      	bls.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005608:	e005      	b.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800560a:	4b1c      	ldr	r3, [pc, #112]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800560c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d0eb      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800561a:	2b00      	cmp	r3, #0
 800561c:	d129      	bne.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800561e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005622:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800562a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800562e:	d10e      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005630:	4b12      	ldr	r3, [pc, #72]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005640:	091a      	lsrs	r2, r3, #4
 8005642:	4b10      	ldr	r3, [pc, #64]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005644:	4013      	ands	r3, r2
 8005646:	4a0d      	ldr	r2, [pc, #52]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005648:	430b      	orrs	r3, r1
 800564a:	6113      	str	r3, [r2, #16]
 800564c:	e005      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800564e:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	4a0a      	ldr	r2, [pc, #40]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005654:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005658:	6113      	str	r3, [r2, #16]
 800565a:	4b08      	ldr	r3, [pc, #32]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800565c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800565e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005662:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800566a:	4a04      	ldr	r2, [pc, #16]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800566c:	430b      	orrs	r3, r1
 800566e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005670:	e00e      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800567a:	e009      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800567c:	58024400 	.word	0x58024400
 8005680:	58024800 	.word	0x58024800
 8005684:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005688:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800568c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005698:	f002 0301 	and.w	r3, r2, #1
 800569c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056a0:	2300      	movs	r3, #0
 80056a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056aa:	460b      	mov	r3, r1
 80056ac:	4313      	orrs	r3, r2
 80056ae:	f000 8089 	beq.w	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80056b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056b8:	2b28      	cmp	r3, #40	@ 0x28
 80056ba:	d86b      	bhi.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80056bc:	a201      	add	r2, pc, #4	@ (adr r2, 80056c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80056be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c2:	bf00      	nop
 80056c4:	0800579d 	.word	0x0800579d
 80056c8:	08005795 	.word	0x08005795
 80056cc:	08005795 	.word	0x08005795
 80056d0:	08005795 	.word	0x08005795
 80056d4:	08005795 	.word	0x08005795
 80056d8:	08005795 	.word	0x08005795
 80056dc:	08005795 	.word	0x08005795
 80056e0:	08005795 	.word	0x08005795
 80056e4:	08005769 	.word	0x08005769
 80056e8:	08005795 	.word	0x08005795
 80056ec:	08005795 	.word	0x08005795
 80056f0:	08005795 	.word	0x08005795
 80056f4:	08005795 	.word	0x08005795
 80056f8:	08005795 	.word	0x08005795
 80056fc:	08005795 	.word	0x08005795
 8005700:	08005795 	.word	0x08005795
 8005704:	0800577f 	.word	0x0800577f
 8005708:	08005795 	.word	0x08005795
 800570c:	08005795 	.word	0x08005795
 8005710:	08005795 	.word	0x08005795
 8005714:	08005795 	.word	0x08005795
 8005718:	08005795 	.word	0x08005795
 800571c:	08005795 	.word	0x08005795
 8005720:	08005795 	.word	0x08005795
 8005724:	0800579d 	.word	0x0800579d
 8005728:	08005795 	.word	0x08005795
 800572c:	08005795 	.word	0x08005795
 8005730:	08005795 	.word	0x08005795
 8005734:	08005795 	.word	0x08005795
 8005738:	08005795 	.word	0x08005795
 800573c:	08005795 	.word	0x08005795
 8005740:	08005795 	.word	0x08005795
 8005744:	0800579d 	.word	0x0800579d
 8005748:	08005795 	.word	0x08005795
 800574c:	08005795 	.word	0x08005795
 8005750:	08005795 	.word	0x08005795
 8005754:	08005795 	.word	0x08005795
 8005758:	08005795 	.word	0x08005795
 800575c:	08005795 	.word	0x08005795
 8005760:	08005795 	.word	0x08005795
 8005764:	0800579d 	.word	0x0800579d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576c:	3308      	adds	r3, #8
 800576e:	2101      	movs	r1, #1
 8005770:	4618      	mov	r0, r3
 8005772:	f000 ffc3 	bl	80066fc <RCCEx_PLL2_Config>
 8005776:	4603      	mov	r3, r0
 8005778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800577c:	e00f      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800577e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005782:	3328      	adds	r3, #40	@ 0x28
 8005784:	2101      	movs	r1, #1
 8005786:	4618      	mov	r0, r3
 8005788:	f001 f86a 	bl	8006860 <RCCEx_PLL3_Config>
 800578c:	4603      	mov	r3, r0
 800578e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005792:	e004      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800579a:	e000      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800579c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800579e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10a      	bne.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80057a6:	4bbf      	ldr	r3, [pc, #764]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057aa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80057ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057b4:	4abb      	ldr	r2, [pc, #748]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057b6:	430b      	orrs	r3, r1
 80057b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80057ba:	e003      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80057c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057cc:	f002 0302 	and.w	r3, r2, #2
 80057d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057d4:	2300      	movs	r3, #0
 80057d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80057da:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80057de:	460b      	mov	r3, r1
 80057e0:	4313      	orrs	r3, r2
 80057e2:	d041      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80057e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057ea:	2b05      	cmp	r3, #5
 80057ec:	d824      	bhi.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80057ee:	a201      	add	r2, pc, #4	@ (adr r2, 80057f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80057f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f4:	08005841 	.word	0x08005841
 80057f8:	0800580d 	.word	0x0800580d
 80057fc:	08005823 	.word	0x08005823
 8005800:	08005841 	.word	0x08005841
 8005804:	08005841 	.word	0x08005841
 8005808:	08005841 	.word	0x08005841
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	3308      	adds	r3, #8
 8005812:	2101      	movs	r1, #1
 8005814:	4618      	mov	r0, r3
 8005816:	f000 ff71 	bl	80066fc <RCCEx_PLL2_Config>
 800581a:	4603      	mov	r3, r0
 800581c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005820:	e00f      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005826:	3328      	adds	r3, #40	@ 0x28
 8005828:	2101      	movs	r1, #1
 800582a:	4618      	mov	r0, r3
 800582c:	f001 f818 	bl	8006860 <RCCEx_PLL3_Config>
 8005830:	4603      	mov	r3, r0
 8005832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005836:	e004      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800583e:	e000      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10a      	bne.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800584a:	4b96      	ldr	r3, [pc, #600]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800584c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800584e:	f023 0107 	bic.w	r1, r3, #7
 8005852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005856:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005858:	4a92      	ldr	r2, [pc, #584]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800585a:	430b      	orrs	r3, r1
 800585c:	6553      	str	r3, [r2, #84]	@ 0x54
 800585e:	e003      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005864:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	f002 0304 	and.w	r3, r2, #4
 8005874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005878:	2300      	movs	r3, #0
 800587a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800587e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005882:	460b      	mov	r3, r1
 8005884:	4313      	orrs	r3, r2
 8005886:	d044      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005890:	2b05      	cmp	r3, #5
 8005892:	d825      	bhi.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005894:	a201      	add	r2, pc, #4	@ (adr r2, 800589c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800589a:	bf00      	nop
 800589c:	080058e9 	.word	0x080058e9
 80058a0:	080058b5 	.word	0x080058b5
 80058a4:	080058cb 	.word	0x080058cb
 80058a8:	080058e9 	.word	0x080058e9
 80058ac:	080058e9 	.word	0x080058e9
 80058b0:	080058e9 	.word	0x080058e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b8:	3308      	adds	r3, #8
 80058ba:	2101      	movs	r1, #1
 80058bc:	4618      	mov	r0, r3
 80058be:	f000 ff1d 	bl	80066fc <RCCEx_PLL2_Config>
 80058c2:	4603      	mov	r3, r0
 80058c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80058c8:	e00f      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ce:	3328      	adds	r3, #40	@ 0x28
 80058d0:	2101      	movs	r1, #1
 80058d2:	4618      	mov	r0, r3
 80058d4:	f000 ffc4 	bl	8006860 <RCCEx_PLL3_Config>
 80058d8:	4603      	mov	r3, r0
 80058da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80058de:	e004      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058e6:	e000      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80058e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10b      	bne.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058f2:	4b6c      	ldr	r3, [pc, #432]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f6:	f023 0107 	bic.w	r1, r3, #7
 80058fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005902:	4a68      	ldr	r2, [pc, #416]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005904:	430b      	orrs	r3, r1
 8005906:	6593      	str	r3, [r2, #88]	@ 0x58
 8005908:	e003      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800590a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800590e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591a:	f002 0320 	and.w	r3, r2, #32
 800591e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005922:	2300      	movs	r3, #0
 8005924:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005928:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800592c:	460b      	mov	r3, r1
 800592e:	4313      	orrs	r3, r2
 8005930:	d055      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800593e:	d033      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005940:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005944:	d82c      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800594a:	d02f      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800594c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005950:	d826      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005952:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005956:	d02b      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005958:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800595c:	d820      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800595e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005962:	d012      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005968:	d81a      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800596a:	2b00      	cmp	r3, #0
 800596c:	d022      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800596e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005972:	d115      	bne.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005978:	3308      	adds	r3, #8
 800597a:	2100      	movs	r1, #0
 800597c:	4618      	mov	r0, r3
 800597e:	f000 febd 	bl	80066fc <RCCEx_PLL2_Config>
 8005982:	4603      	mov	r3, r0
 8005984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005988:	e015      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800598a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800598e:	3328      	adds	r3, #40	@ 0x28
 8005990:	2102      	movs	r1, #2
 8005992:	4618      	mov	r0, r3
 8005994:	f000 ff64 	bl	8006860 <RCCEx_PLL3_Config>
 8005998:	4603      	mov	r3, r0
 800599a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800599e:	e00a      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059a6:	e006      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059a8:	bf00      	nop
 80059aa:	e004      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059ac:	bf00      	nop
 80059ae:	e002      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059b0:	bf00      	nop
 80059b2:	e000      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10b      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059be:	4b39      	ldr	r3, [pc, #228]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80059c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ce:	4a35      	ldr	r2, [pc, #212]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059d0:	430b      	orrs	r3, r1
 80059d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80059d4:	e003      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80059de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80059ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80059ee:	2300      	movs	r3, #0
 80059f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80059f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4313      	orrs	r3, r2
 80059fc:	d058      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80059fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a06:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a0a:	d033      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005a0c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a10:	d82c      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a16:	d02f      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005a18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a1c:	d826      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a22:	d02b      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005a24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a28:	d820      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2e:	d012      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a34:	d81a      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d022      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3e:	d115      	bne.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a44:	3308      	adds	r3, #8
 8005a46:	2100      	movs	r1, #0
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f000 fe57 	bl	80066fc <RCCEx_PLL2_Config>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a54:	e015      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5a:	3328      	adds	r3, #40	@ 0x28
 8005a5c:	2102      	movs	r1, #2
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 fefe 	bl	8006860 <RCCEx_PLL3_Config>
 8005a64:	4603      	mov	r3, r0
 8005a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a6a:	e00a      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a72:	e006      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a74:	bf00      	nop
 8005a76:	e004      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a78:	bf00      	nop
 8005a7a:	e002      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a7c:	bf00      	nop
 8005a7e:	e000      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10e      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a8a:	4b06      	ldr	r3, [pc, #24]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a9a:	4a02      	ldr	r2, [pc, #8]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aa0:	e006      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005aa2:	bf00      	nop
 8005aa4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005abc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ac6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005aca:	460b      	mov	r3, r1
 8005acc:	4313      	orrs	r3, r2
 8005ace:	d055      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ad8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005adc:	d033      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005ade:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ae2:	d82c      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ae8:	d02f      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005aea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005aee:	d826      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005af0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005af4:	d02b      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005af6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005afa:	d820      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b00:	d012      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005b02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b06:	d81a      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d022      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005b0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b10:	d115      	bne.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b16:	3308      	adds	r3, #8
 8005b18:	2100      	movs	r1, #0
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f000 fdee 	bl	80066fc <RCCEx_PLL2_Config>
 8005b20:	4603      	mov	r3, r0
 8005b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b26:	e015      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b2c:	3328      	adds	r3, #40	@ 0x28
 8005b2e:	2102      	movs	r1, #2
 8005b30:	4618      	mov	r0, r3
 8005b32:	f000 fe95 	bl	8006860 <RCCEx_PLL3_Config>
 8005b36:	4603      	mov	r3, r0
 8005b38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b3c:	e00a      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b44:	e006      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b46:	bf00      	nop
 8005b48:	e004      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b4a:	bf00      	nop
 8005b4c:	e002      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b4e:	bf00      	nop
 8005b50:	e000      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10b      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005b5c:	4ba1      	ldr	r3, [pc, #644]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b60:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b6c:	4a9d      	ldr	r2, [pc, #628]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b6e:	430b      	orrs	r3, r1
 8005b70:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b72:	e003      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b84:	f002 0308 	and.w	r3, r2, #8
 8005b88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b92:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005b96:	460b      	mov	r3, r1
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	d01e      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ba4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba8:	d10c      	bne.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bae:	3328      	adds	r3, #40	@ 0x28
 8005bb0:	2102      	movs	r1, #2
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 fe54 	bl	8006860 <RCCEx_PLL3_Config>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d002      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005bc4:	4b87      	ldr	r3, [pc, #540]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bd4:	4a83      	ldr	r2, [pc, #524]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be2:	f002 0310 	and.w	r3, r2, #16
 8005be6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005bea:	2300      	movs	r3, #0
 8005bec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005bf0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	d01e      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c06:	d10c      	bne.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0c:	3328      	adds	r3, #40	@ 0x28
 8005c0e:	2102      	movs	r1, #2
 8005c10:	4618      	mov	r0, r3
 8005c12:	f000 fe25 	bl	8006860 <RCCEx_PLL3_Config>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c22:	4b70      	ldr	r3, [pc, #448]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c32:	4a6c      	ldr	r2, [pc, #432]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c34:	430b      	orrs	r3, r1
 8005c36:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c40:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005c44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c48:	2300      	movs	r3, #0
 8005c4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c4e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005c52:	460b      	mov	r3, r1
 8005c54:	4313      	orrs	r3, r2
 8005c56:	d03e      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c64:	d022      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005c66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c6a:	d81b      	bhi.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d003      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c74:	d00b      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005c76:	e015      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7c:	3308      	adds	r3, #8
 8005c7e:	2100      	movs	r1, #0
 8005c80:	4618      	mov	r0, r3
 8005c82:	f000 fd3b 	bl	80066fc <RCCEx_PLL2_Config>
 8005c86:	4603      	mov	r3, r0
 8005c88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005c8c:	e00f      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c92:	3328      	adds	r3, #40	@ 0x28
 8005c94:	2102      	movs	r1, #2
 8005c96:	4618      	mov	r0, r3
 8005c98:	f000 fde2 	bl	8006860 <RCCEx_PLL3_Config>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005ca2:	e004      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005caa:	e000      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10b      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005cb6:	4b4b      	ldr	r3, [pc, #300]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005cc6:	4a47      	ldr	r2, [pc, #284]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cc8:	430b      	orrs	r3, r1
 8005cca:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ccc:	e003      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cde:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005ce2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ce8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005cec:	460b      	mov	r3, r1
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	d03b      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005cfe:	d01f      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005d00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d04:	d818      	bhi.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005d06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d0a:	d003      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005d0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d10:	d007      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005d12:	e011      	b.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d14:	4b33      	ldr	r3, [pc, #204]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d18:	4a32      	ldr	r2, [pc, #200]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d20:	e00f      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d26:	3328      	adds	r3, #40	@ 0x28
 8005d28:	2101      	movs	r1, #1
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f000 fd98 	bl	8006860 <RCCEx_PLL3_Config>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d36:	e004      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d3e:	e000      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10b      	bne.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d4a:	4b26      	ldr	r3, [pc, #152]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d4e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d5a:	4a22      	ldr	r2, [pc, #136]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d60:	e003      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d72:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005d76:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d78:	2300      	movs	r3, #0
 8005d7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005d7c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005d80:	460b      	mov	r3, r1
 8005d82:	4313      	orrs	r3, r2
 8005d84:	d034      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d003      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005d90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d94:	d007      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005d96:	e011      	b.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d98:	4b12      	ldr	r3, [pc, #72]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9c:	4a11      	ldr	r2, [pc, #68]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005da2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005da4:	e00e      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005daa:	3308      	adds	r3, #8
 8005dac:	2102      	movs	r1, #2
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 fca4 	bl	80066fc <RCCEx_PLL2_Config>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005dba:	e003      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10d      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005dcc:	4b05      	ldr	r3, [pc, #20]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dda:	4a02      	ldr	r2, [pc, #8]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ddc:	430b      	orrs	r3, r1
 8005dde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005de0:	e006      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005de2:	bf00      	nop
 8005de4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005dfe:	2300      	movs	r3, #0
 8005e00:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e02:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005e06:	460b      	mov	r3, r1
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	d00c      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e10:	3328      	adds	r3, #40	@ 0x28
 8005e12:	2102      	movs	r1, #2
 8005e14:	4618      	mov	r0, r3
 8005e16:	f000 fd23 	bl	8006860 <RCCEx_PLL3_Config>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d002      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005e32:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e34:	2300      	movs	r3, #0
 8005e36:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e38:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	d038      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e4e:	d018      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005e50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e54:	d811      	bhi.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e5a:	d014      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e60:	d80b      	bhi.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d011      	beq.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e6a:	d106      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e6c:	4bc3      	ldr	r3, [pc, #780]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	4ac2      	ldr	r2, [pc, #776]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005e78:	e008      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e80:	e004      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e82:	bf00      	nop
 8005e84:	e002      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e86:	bf00      	nop
 8005e88:	e000      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10b      	bne.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e94:	4bb9      	ldr	r3, [pc, #740]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e98:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ea4:	4ab5      	ldr	r2, [pc, #724]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ea6:	430b      	orrs	r3, r1
 8005ea8:	6553      	str	r3, [r2, #84]	@ 0x54
 8005eaa:	e003      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005ec0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ec6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005eca:	460b      	mov	r3, r1
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	d009      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005ed0:	4baa      	ldr	r3, [pc, #680]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ed2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ed4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ede:	4aa7      	ldr	r2, [pc, #668]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005ef0:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ef6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005efa:	460b      	mov	r3, r1
 8005efc:	4313      	orrs	r3, r2
 8005efe:	d00a      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005f00:	4b9e      	ldr	r3, [pc, #632]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f0c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f10:	4a9a      	ldr	r2, [pc, #616]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f12:	430b      	orrs	r3, r1
 8005f14:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f24:	2300      	movs	r3, #0
 8005f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f28:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	d009      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005f32:	4b92      	ldr	r3, [pc, #584]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f36:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f40:	4a8e      	ldr	r2, [pc, #568]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f42:	430b      	orrs	r3, r1
 8005f44:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005f52:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f54:	2300      	movs	r3, #0
 8005f56:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f58:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	d00e      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f62:	4b86      	ldr	r3, [pc, #536]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	4a85      	ldr	r2, [pc, #532]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f68:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f6c:	6113      	str	r3, [r2, #16]
 8005f6e:	4b83      	ldr	r3, [pc, #524]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f70:	6919      	ldr	r1, [r3, #16]
 8005f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f76:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005f7a:	4a80      	ldr	r2, [pc, #512]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f88:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f8e:	2300      	movs	r3, #0
 8005f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f92:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005f96:	460b      	mov	r3, r1
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	d009      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005f9c:	4b77      	ldr	r3, [pc, #476]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fa0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005faa:	4a74      	ldr	r2, [pc, #464]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fac:	430b      	orrs	r3, r1
 8005fae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005fbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	d00a      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005fcc:	4b6b      	ldr	r3, [pc, #428]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fdc:	4a67      	ldr	r2, [pc, #412]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fde:	430b      	orrs	r3, r1
 8005fe0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fea:	2100      	movs	r1, #0
 8005fec:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ff4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	d011      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006002:	3308      	adds	r3, #8
 8006004:	2100      	movs	r1, #0
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fb78 	bl	80066fc <RCCEx_PLL2_Config>
 800600c:	4603      	mov	r3, r0
 800600e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006016:	2b00      	cmp	r3, #0
 8006018:	d003      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800601e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602a:	2100      	movs	r1, #0
 800602c:	6239      	str	r1, [r7, #32]
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	627b      	str	r3, [r7, #36]	@ 0x24
 8006034:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006038:	460b      	mov	r3, r1
 800603a:	4313      	orrs	r3, r2
 800603c:	d011      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800603e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006042:	3308      	adds	r3, #8
 8006044:	2101      	movs	r1, #1
 8006046:	4618      	mov	r0, r3
 8006048:	f000 fb58 	bl	80066fc <RCCEx_PLL2_Config>
 800604c:	4603      	mov	r3, r0
 800604e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006056:	2b00      	cmp	r3, #0
 8006058:	d003      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800605e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606a:	2100      	movs	r1, #0
 800606c:	61b9      	str	r1, [r7, #24]
 800606e:	f003 0304 	and.w	r3, r3, #4
 8006072:	61fb      	str	r3, [r7, #28]
 8006074:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006078:	460b      	mov	r3, r1
 800607a:	4313      	orrs	r3, r2
 800607c:	d011      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800607e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006082:	3308      	adds	r3, #8
 8006084:	2102      	movs	r1, #2
 8006086:	4618      	mov	r0, r3
 8006088:	f000 fb38 	bl	80066fc <RCCEx_PLL2_Config>
 800608c:	4603      	mov	r3, r0
 800608e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800609a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800609e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80060a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	2100      	movs	r1, #0
 80060ac:	6139      	str	r1, [r7, #16]
 80060ae:	f003 0308 	and.w	r3, r3, #8
 80060b2:	617b      	str	r3, [r7, #20]
 80060b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80060b8:	460b      	mov	r3, r1
 80060ba:	4313      	orrs	r3, r2
 80060bc:	d011      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c2:	3328      	adds	r3, #40	@ 0x28
 80060c4:	2100      	movs	r1, #0
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 fbca 	bl	8006860 <RCCEx_PLL3_Config>
 80060cc:	4603      	mov	r3, r0
 80060ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80060d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ea:	2100      	movs	r1, #0
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80060f8:	460b      	mov	r3, r1
 80060fa:	4313      	orrs	r3, r2
 80060fc:	d011      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80060fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006102:	3328      	adds	r3, #40	@ 0x28
 8006104:	2101      	movs	r1, #1
 8006106:	4618      	mov	r0, r3
 8006108:	f000 fbaa 	bl	8006860 <RCCEx_PLL3_Config>
 800610c:	4603      	mov	r3, r0
 800610e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800611a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800611e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	2100      	movs	r1, #0
 800612c:	6039      	str	r1, [r7, #0]
 800612e:	f003 0320 	and.w	r3, r3, #32
 8006132:	607b      	str	r3, [r7, #4]
 8006134:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006138:	460b      	mov	r3, r1
 800613a:	4313      	orrs	r3, r2
 800613c:	d011      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800613e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006142:	3328      	adds	r3, #40	@ 0x28
 8006144:	2102      	movs	r1, #2
 8006146:	4618      	mov	r0, r3
 8006148:	f000 fb8a 	bl	8006860 <RCCEx_PLL3_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800615a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800615e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006162:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800616a:	2300      	movs	r3, #0
 800616c:	e000      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
}
 8006170:	4618      	mov	r0, r3
 8006172:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006176:	46bd      	mov	sp, r7
 8006178:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800617c:	58024400 	.word	0x58024400

08006180 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006184:	f7fe fd54 	bl	8004c30 <HAL_RCC_GetHCLKFreq>
 8006188:	4602      	mov	r2, r0
 800618a:	4b06      	ldr	r3, [pc, #24]	@ (80061a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	091b      	lsrs	r3, r3, #4
 8006190:	f003 0307 	and.w	r3, r3, #7
 8006194:	4904      	ldr	r1, [pc, #16]	@ (80061a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006196:	5ccb      	ldrb	r3, [r1, r3]
 8006198:	f003 031f 	and.w	r3, r3, #31
 800619c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	58024400 	.word	0x58024400
 80061a8:	08013430 	.word	0x08013430

080061ac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b089      	sub	sp, #36	@ 0x24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061b4:	4ba1      	ldr	r3, [pc, #644]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b8:	f003 0303 	and.w	r3, r3, #3
 80061bc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80061be:	4b9f      	ldr	r3, [pc, #636]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c2:	0b1b      	lsrs	r3, r3, #12
 80061c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061c8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80061ca:	4b9c      	ldr	r3, [pc, #624]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ce:	091b      	lsrs	r3, r3, #4
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80061d6:	4b99      	ldr	r3, [pc, #612]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061da:	08db      	lsrs	r3, r3, #3
 80061dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	fb02 f303 	mul.w	r3, r2, r3
 80061e6:	ee07 3a90 	vmov	s15, r3
 80061ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 8111 	beq.w	800641c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	f000 8083 	beq.w	8006308 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	2b02      	cmp	r3, #2
 8006206:	f200 80a1 	bhi.w	800634c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d003      	beq.n	8006218 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d056      	beq.n	80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006216:	e099      	b.n	800634c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006218:	4b88      	ldr	r3, [pc, #544]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0320 	and.w	r3, r3, #32
 8006220:	2b00      	cmp	r3, #0
 8006222:	d02d      	beq.n	8006280 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006224:	4b85      	ldr	r3, [pc, #532]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	08db      	lsrs	r3, r3, #3
 800622a:	f003 0303 	and.w	r3, r3, #3
 800622e:	4a84      	ldr	r2, [pc, #528]	@ (8006440 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006230:	fa22 f303 	lsr.w	r3, r2, r3
 8006234:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	ee07 3a90 	vmov	s15, r3
 800623c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	ee07 3a90 	vmov	s15, r3
 8006246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800624a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800624e:	4b7b      	ldr	r3, [pc, #492]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006256:	ee07 3a90 	vmov	s15, r3
 800625a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800625e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006262:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006266:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800626a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800626e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006272:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800627a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800627e:	e087      	b.n	8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	ee07 3a90 	vmov	s15, r3
 8006286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800628a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006448 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800628e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006292:	4b6a      	ldr	r3, [pc, #424]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800629a:	ee07 3a90 	vmov	s15, r3
 800629e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80062a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062c2:	e065      	b.n	8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	ee07 3a90 	vmov	s15, r3
 80062ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800644c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80062d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062d6:	4b59      	ldr	r3, [pc, #356]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062de:	ee07 3a90 	vmov	s15, r3
 80062e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80062ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006302:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006306:	e043      	b.n	8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	ee07 3a90 	vmov	s15, r3
 800630e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006312:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006450 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006316:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800631a:	4b48      	ldr	r3, [pc, #288]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800631c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006322:	ee07 3a90 	vmov	s15, r3
 8006326:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800632a:	ed97 6a03 	vldr	s12, [r7, #12]
 800632e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006332:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006336:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800633a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800633e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006342:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006346:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800634a:	e021      	b.n	8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	ee07 3a90 	vmov	s15, r3
 8006352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006356:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800644c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800635a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800635e:	4b37      	ldr	r3, [pc, #220]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006366:	ee07 3a90 	vmov	s15, r3
 800636a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800636e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006372:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006376:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800637a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800637e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006382:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800638a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800638e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006390:	4b2a      	ldr	r3, [pc, #168]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006394:	0a5b      	lsrs	r3, r3, #9
 8006396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800639a:	ee07 3a90 	vmov	s15, r3
 800639e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80063ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063b6:	ee17 2a90 	vmov	r2, s15
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80063be:	4b1f      	ldr	r3, [pc, #124]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c2:	0c1b      	lsrs	r3, r3, #16
 80063c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063c8:	ee07 3a90 	vmov	s15, r3
 80063cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80063dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063e4:	ee17 2a90 	vmov	r2, s15
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80063ec:	4b13      	ldr	r3, [pc, #76]	@ (800643c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f0:	0e1b      	lsrs	r3, r3, #24
 80063f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006402:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006406:	edd7 6a07 	vldr	s13, [r7, #28]
 800640a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800640e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006412:	ee17 2a90 	vmov	r2, s15
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800641a:	e008      	b.n	800642e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	609a      	str	r2, [r3, #8]
}
 800642e:	bf00      	nop
 8006430:	3724      	adds	r7, #36	@ 0x24
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	58024400 	.word	0x58024400
 8006440:	03d09000 	.word	0x03d09000
 8006444:	46000000 	.word	0x46000000
 8006448:	4c742400 	.word	0x4c742400
 800644c:	4a742400 	.word	0x4a742400
 8006450:	4af42400 	.word	0x4af42400

08006454 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006454:	b480      	push	{r7}
 8006456:	b089      	sub	sp, #36	@ 0x24
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800645c:	4ba1      	ldr	r3, [pc, #644]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800645e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006460:	f003 0303 	and.w	r3, r3, #3
 8006464:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006466:	4b9f      	ldr	r3, [pc, #636]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800646a:	0d1b      	lsrs	r3, r3, #20
 800646c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006470:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006472:	4b9c      	ldr	r3, [pc, #624]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006476:	0a1b      	lsrs	r3, r3, #8
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800647e:	4b99      	ldr	r3, [pc, #612]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006482:	08db      	lsrs	r3, r3, #3
 8006484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	fb02 f303 	mul.w	r3, r2, r3
 800648e:	ee07 3a90 	vmov	s15, r3
 8006492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006496:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	2b00      	cmp	r3, #0
 800649e:	f000 8111 	beq.w	80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	f000 8083 	beq.w	80065b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	f200 80a1 	bhi.w	80065f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d003      	beq.n	80064c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d056      	beq.n	800656c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80064be:	e099      	b.n	80065f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064c0:	4b88      	ldr	r3, [pc, #544]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0320 	and.w	r3, r3, #32
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d02d      	beq.n	8006528 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064cc:	4b85      	ldr	r3, [pc, #532]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	08db      	lsrs	r3, r3, #3
 80064d2:	f003 0303 	and.w	r3, r3, #3
 80064d6:	4a84      	ldr	r2, [pc, #528]	@ (80066e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80064d8:	fa22 f303 	lsr.w	r3, r2, r3
 80064dc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	ee07 3a90 	vmov	s15, r3
 80064e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	ee07 3a90 	vmov	s15, r3
 80064ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064f6:	4b7b      	ldr	r3, [pc, #492]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064fe:	ee07 3a90 	vmov	s15, r3
 8006502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006506:	ed97 6a03 	vldr	s12, [r7, #12]
 800650a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800650e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800651a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800651e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006522:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006526:	e087      	b.n	8006638 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	ee07 3a90 	vmov	s15, r3
 800652e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006532:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80066f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800653a:	4b6a      	ldr	r3, [pc, #424]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800653c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006542:	ee07 3a90 	vmov	s15, r3
 8006546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800654a:	ed97 6a03 	vldr	s12, [r7, #12]
 800654e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800655a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800655e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800656a:	e065      	b.n	8006638 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	ee07 3a90 	vmov	s15, r3
 8006572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006576:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800657a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800657e:	4b59      	ldr	r3, [pc, #356]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800658e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006592:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800659a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800659e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065ae:	e043      	b.n	8006638 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	ee07 3a90 	vmov	s15, r3
 80065b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80066f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80065be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065c2:	4b48      	ldr	r3, [pc, #288]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ca:	ee07 3a90 	vmov	s15, r3
 80065ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80065d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065f2:	e021      	b.n	8006638 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	ee07 3a90 	vmov	s15, r3
 80065fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80066f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006606:	4b37      	ldr	r3, [pc, #220]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800660e:	ee07 3a90 	vmov	s15, r3
 8006612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006616:	ed97 6a03 	vldr	s12, [r7, #12]
 800661a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800661e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800662a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800662e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006636:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006638:	4b2a      	ldr	r3, [pc, #168]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800663a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663c:	0a5b      	lsrs	r3, r3, #9
 800663e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006642:	ee07 3a90 	vmov	s15, r3
 8006646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800664a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800664e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006652:	edd7 6a07 	vldr	s13, [r7, #28]
 8006656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800665a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800665e:	ee17 2a90 	vmov	r2, s15
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006666:	4b1f      	ldr	r3, [pc, #124]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800666a:	0c1b      	lsrs	r3, r3, #16
 800666c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006670:	ee07 3a90 	vmov	s15, r3
 8006674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006678:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800667c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006680:	edd7 6a07 	vldr	s13, [r7, #28]
 8006684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800668c:	ee17 2a90 	vmov	r2, s15
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006694:	4b13      	ldr	r3, [pc, #76]	@ (80066e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006698:	0e1b      	lsrs	r3, r3, #24
 800669a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800669e:	ee07 3a90 	vmov	s15, r3
 80066a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80066b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066ba:	ee17 2a90 	vmov	r2, s15
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80066c2:	e008      	b.n	80066d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	609a      	str	r2, [r3, #8]
}
 80066d6:	bf00      	nop
 80066d8:	3724      	adds	r7, #36	@ 0x24
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	58024400 	.word	0x58024400
 80066e8:	03d09000 	.word	0x03d09000
 80066ec:	46000000 	.word	0x46000000
 80066f0:	4c742400 	.word	0x4c742400
 80066f4:	4a742400 	.word	0x4a742400
 80066f8:	4af42400 	.word	0x4af42400

080066fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006706:	2300      	movs	r3, #0
 8006708:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800670a:	4b53      	ldr	r3, [pc, #332]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 800670c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670e:	f003 0303 	and.w	r3, r3, #3
 8006712:	2b03      	cmp	r3, #3
 8006714:	d101      	bne.n	800671a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e099      	b.n	800684e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800671a:	4b4f      	ldr	r3, [pc, #316]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a4e      	ldr	r2, [pc, #312]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006720:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006724:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006726:	f7fc fa21 	bl	8002b6c <HAL_GetTick>
 800672a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800672c:	e008      	b.n	8006740 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800672e:	f7fc fa1d 	bl	8002b6c <HAL_GetTick>
 8006732:	4602      	mov	r2, r0
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	2b02      	cmp	r3, #2
 800673a:	d901      	bls.n	8006740 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e086      	b.n	800684e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006740:	4b45      	ldr	r3, [pc, #276]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1f0      	bne.n	800672e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800674c:	4b42      	ldr	r3, [pc, #264]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 800674e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006750:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	031b      	lsls	r3, r3, #12
 800675a:	493f      	ldr	r1, [pc, #252]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 800675c:	4313      	orrs	r3, r2
 800675e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	3b01      	subs	r3, #1
 8006766:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	3b01      	subs	r3, #1
 8006770:	025b      	lsls	r3, r3, #9
 8006772:	b29b      	uxth	r3, r3
 8006774:	431a      	orrs	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	3b01      	subs	r3, #1
 800677c:	041b      	lsls	r3, r3, #16
 800677e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006782:	431a      	orrs	r2, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	3b01      	subs	r3, #1
 800678a:	061b      	lsls	r3, r3, #24
 800678c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006790:	4931      	ldr	r1, [pc, #196]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006792:	4313      	orrs	r3, r2
 8006794:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006796:	4b30      	ldr	r3, [pc, #192]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	492d      	ldr	r1, [pc, #180]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067a4:	4313      	orrs	r3, r2
 80067a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80067a8:	4b2b      	ldr	r3, [pc, #172]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ac:	f023 0220 	bic.w	r2, r3, #32
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	4928      	ldr	r1, [pc, #160]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067b6:	4313      	orrs	r3, r2
 80067b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80067ba:	4b27      	ldr	r3, [pc, #156]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067be:	4a26      	ldr	r2, [pc, #152]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067c0:	f023 0310 	bic.w	r3, r3, #16
 80067c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80067c6:	4b24      	ldr	r3, [pc, #144]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067ca:	4b24      	ldr	r3, [pc, #144]	@ (800685c <RCCEx_PLL2_Config+0x160>)
 80067cc:	4013      	ands	r3, r2
 80067ce:	687a      	ldr	r2, [r7, #4]
 80067d0:	69d2      	ldr	r2, [r2, #28]
 80067d2:	00d2      	lsls	r2, r2, #3
 80067d4:	4920      	ldr	r1, [pc, #128]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067d6:	4313      	orrs	r3, r2
 80067d8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80067da:	4b1f      	ldr	r3, [pc, #124]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067de:	4a1e      	ldr	r2, [pc, #120]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067e0:	f043 0310 	orr.w	r3, r3, #16
 80067e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d106      	bne.n	80067fa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80067ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f0:	4a19      	ldr	r2, [pc, #100]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 80067f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80067f8:	e00f      	b.n	800681a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d106      	bne.n	800680e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006800:	4b15      	ldr	r3, [pc, #84]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006804:	4a14      	ldr	r2, [pc, #80]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006806:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800680a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800680c:	e005      	b.n	800681a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800680e:	4b12      	ldr	r3, [pc, #72]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006812:	4a11      	ldr	r2, [pc, #68]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006814:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006818:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800681a:	4b0f      	ldr	r3, [pc, #60]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a0e      	ldr	r2, [pc, #56]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006820:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006824:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006826:	f7fc f9a1 	bl	8002b6c <HAL_GetTick>
 800682a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800682c:	e008      	b.n	8006840 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800682e:	f7fc f99d 	bl	8002b6c <HAL_GetTick>
 8006832:	4602      	mov	r2, r0
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	2b02      	cmp	r3, #2
 800683a:	d901      	bls.n	8006840 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e006      	b.n	800684e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006840:	4b05      	ldr	r3, [pc, #20]	@ (8006858 <RCCEx_PLL2_Config+0x15c>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d0f0      	beq.n	800682e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800684c:	7bfb      	ldrb	r3, [r7, #15]
}
 800684e:	4618      	mov	r0, r3
 8006850:	3710      	adds	r7, #16
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	58024400 	.word	0x58024400
 800685c:	ffff0007 	.word	0xffff0007

08006860 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800686a:	2300      	movs	r3, #0
 800686c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800686e:	4b53      	ldr	r3, [pc, #332]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006872:	f003 0303 	and.w	r3, r3, #3
 8006876:	2b03      	cmp	r3, #3
 8006878:	d101      	bne.n	800687e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e099      	b.n	80069b2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800687e:	4b4f      	ldr	r3, [pc, #316]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a4e      	ldr	r2, [pc, #312]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006884:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006888:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800688a:	f7fc f96f 	bl	8002b6c <HAL_GetTick>
 800688e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006890:	e008      	b.n	80068a4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006892:	f7fc f96b 	bl	8002b6c <HAL_GetTick>
 8006896:	4602      	mov	r2, r0
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	1ad3      	subs	r3, r2, r3
 800689c:	2b02      	cmp	r3, #2
 800689e:	d901      	bls.n	80068a4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e086      	b.n	80069b2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80068a4:	4b45      	ldr	r3, [pc, #276]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1f0      	bne.n	8006892 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80068b0:	4b42      	ldr	r3, [pc, #264]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	051b      	lsls	r3, r3, #20
 80068be:	493f      	ldr	r1, [pc, #252]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 80068c0:	4313      	orrs	r3, r2
 80068c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	3b01      	subs	r3, #1
 80068ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	3b01      	subs	r3, #1
 80068d4:	025b      	lsls	r3, r3, #9
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	431a      	orrs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	3b01      	subs	r3, #1
 80068e0:	041b      	lsls	r3, r3, #16
 80068e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80068e6:	431a      	orrs	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	3b01      	subs	r3, #1
 80068ee:	061b      	lsls	r3, r3, #24
 80068f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80068f4:	4931      	ldr	r1, [pc, #196]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 80068f6:	4313      	orrs	r3, r2
 80068f8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80068fa:	4b30      	ldr	r3, [pc, #192]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 80068fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	695b      	ldr	r3, [r3, #20]
 8006906:	492d      	ldr	r1, [pc, #180]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006908:	4313      	orrs	r3, r2
 800690a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800690c:	4b2b      	ldr	r3, [pc, #172]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 800690e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006910:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	4928      	ldr	r1, [pc, #160]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 800691a:	4313      	orrs	r3, r2
 800691c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800691e:	4b27      	ldr	r3, [pc, #156]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006922:	4a26      	ldr	r2, [pc, #152]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006924:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006928:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800692a:	4b24      	ldr	r3, [pc, #144]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 800692c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800692e:	4b24      	ldr	r3, [pc, #144]	@ (80069c0 <RCCEx_PLL3_Config+0x160>)
 8006930:	4013      	ands	r3, r2
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	69d2      	ldr	r2, [r2, #28]
 8006936:	00d2      	lsls	r2, r2, #3
 8006938:	4920      	ldr	r1, [pc, #128]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 800693a:	4313      	orrs	r3, r2
 800693c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800693e:	4b1f      	ldr	r3, [pc, #124]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006942:	4a1e      	ldr	r2, [pc, #120]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006944:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006948:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d106      	bne.n	800695e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006950:	4b1a      	ldr	r3, [pc, #104]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006954:	4a19      	ldr	r2, [pc, #100]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006956:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800695a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800695c:	e00f      	b.n	800697e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d106      	bne.n	8006972 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006964:	4b15      	ldr	r3, [pc, #84]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006968:	4a14      	ldr	r2, [pc, #80]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 800696a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800696e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006970:	e005      	b.n	800697e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006972:	4b12      	ldr	r3, [pc, #72]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006976:	4a11      	ldr	r2, [pc, #68]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006978:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800697c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800697e:	4b0f      	ldr	r3, [pc, #60]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a0e      	ldr	r2, [pc, #56]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 8006984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006988:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800698a:	f7fc f8ef 	bl	8002b6c <HAL_GetTick>
 800698e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006990:	e008      	b.n	80069a4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006992:	f7fc f8eb 	bl	8002b6c <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	2b02      	cmp	r3, #2
 800699e:	d901      	bls.n	80069a4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e006      	b.n	80069b2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80069a4:	4b05      	ldr	r3, [pc, #20]	@ (80069bc <RCCEx_PLL3_Config+0x15c>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0f0      	beq.n	8006992 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80069b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3710      	adds	r7, #16
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	58024400 	.word	0x58024400
 80069c0:	ffff0007 	.word	0xffff0007

080069c4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e158      	b.n	8006c88 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a5f      	ldr	r2, [pc, #380]	@ (8006b60 <HAL_SPI_Init+0x19c>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d00f      	beq.n	8006a06 <HAL_SPI_Init+0x42>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a5e      	ldr	r2, [pc, #376]	@ (8006b64 <HAL_SPI_Init+0x1a0>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d00a      	beq.n	8006a06 <HAL_SPI_Init+0x42>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a5c      	ldr	r2, [pc, #368]	@ (8006b68 <HAL_SPI_Init+0x1a4>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d005      	beq.n	8006a06 <HAL_SPI_Init+0x42>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	2b0f      	cmp	r3, #15
 8006a00:	d901      	bls.n	8006a06 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e140      	b.n	8006c88 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 ff46 	bl	8007898 <SPI_GetPacketSize>
 8006a0c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a53      	ldr	r2, [pc, #332]	@ (8006b60 <HAL_SPI_Init+0x19c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d00c      	beq.n	8006a32 <HAL_SPI_Init+0x6e>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a51      	ldr	r2, [pc, #324]	@ (8006b64 <HAL_SPI_Init+0x1a0>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d007      	beq.n	8006a32 <HAL_SPI_Init+0x6e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a50      	ldr	r2, [pc, #320]	@ (8006b68 <HAL_SPI_Init+0x1a4>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d002      	beq.n	8006a32 <HAL_SPI_Init+0x6e>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2b08      	cmp	r3, #8
 8006a30:	d811      	bhi.n	8006a56 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006a36:	4a4a      	ldr	r2, [pc, #296]	@ (8006b60 <HAL_SPI_Init+0x19c>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d009      	beq.n	8006a50 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a48      	ldr	r2, [pc, #288]	@ (8006b64 <HAL_SPI_Init+0x1a0>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d004      	beq.n	8006a50 <HAL_SPI_Init+0x8c>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a47      	ldr	r2, [pc, #284]	@ (8006b68 <HAL_SPI_Init+0x1a4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d104      	bne.n	8006a5a <HAL_SPI_Init+0x96>
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2b10      	cmp	r3, #16
 8006a54:	d901      	bls.n	8006a5a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e116      	b.n	8006c88 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d135      	bne.n	8006ad2 <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a3e      	ldr	r2, [pc, #248]	@ (8006b6c <HAL_SPI_Init+0x1a8>)
 8006a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a3d      	ldr	r2, [pc, #244]	@ (8006b70 <HAL_SPI_Init+0x1ac>)
 8006a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a3c      	ldr	r2, [pc, #240]	@ (8006b74 <HAL_SPI_Init+0x1b0>)
 8006a82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a3b      	ldr	r2, [pc, #236]	@ (8006b78 <HAL_SPI_Init+0x1b4>)
 8006a8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a3a      	ldr	r2, [pc, #232]	@ (8006b7c <HAL_SPI_Init+0x1b8>)
 8006a92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a39      	ldr	r2, [pc, #228]	@ (8006b80 <HAL_SPI_Init+0x1bc>)
 8006a9a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a38      	ldr	r2, [pc, #224]	@ (8006b84 <HAL_SPI_Init+0x1c0>)
 8006aa2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a37      	ldr	r2, [pc, #220]	@ (8006b88 <HAL_SPI_Init+0x1c4>)
 8006aaa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a36      	ldr	r2, [pc, #216]	@ (8006b8c <HAL_SPI_Init+0x1c8>)
 8006ab2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d103      	bne.n	8006ac8 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a33      	ldr	r2, [pc, #204]	@ (8006b90 <HAL_SPI_Init+0x1cc>)
 8006ac4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2202      	movs	r2, #2
 8006ad6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f022 0201 	bic.w	r2, r2, #1
 8006ae8:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006af4:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006afe:	d119      	bne.n	8006b34 <HAL_SPI_Init+0x170>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b08:	d103      	bne.n	8006b12 <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d008      	beq.n	8006b24 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10c      	bne.n	8006b34 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006b1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b22:	d107      	bne.n	8006b34 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b32:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d029      	beq.n	8006b94 <HAL_SPI_Init+0x1d0>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	2b06      	cmp	r3, #6
 8006b46:	d925      	bls.n	8006b94 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	e021      	b.n	8006ba4 <HAL_SPI_Init+0x1e0>
 8006b60:	40013000 	.word	0x40013000
 8006b64:	40003800 	.word	0x40003800
 8006b68:	40003c00 	.word	0x40003c00
 8006b6c:	08007445 	.word	0x08007445
 8006b70:	08007459 	.word	0x08007459
 8006b74:	0800746d 	.word	0x0800746d
 8006b78:	08007481 	.word	0x08007481
 8006b7c:	08007495 	.word	0x08007495
 8006b80:	080074a9 	.word	0x080074a9
 8006b84:	080074bd 	.word	0x080074bd
 8006b88:	080074d1 	.word	0x080074d1
 8006b8c:	080074e5 	.word	0x080074e5
 8006b90:	0800231d 	.word	0x0800231d
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ba2:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	69da      	ldr	r2, [r3, #28]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bac:	431a      	orrs	r2, r3
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	431a      	orrs	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bb6:	ea42 0103 	orr.w	r1, r2, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	68da      	ldr	r2, [r3, #12]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bce:	431a      	orrs	r2, r3
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd4:	431a      	orrs	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	699b      	ldr	r3, [r3, #24]
 8006bda:	431a      	orrs	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	431a      	orrs	r2, r3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	431a      	orrs	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a1b      	ldr	r3, [r3, #32]
 8006bec:	431a      	orrs	r2, r3
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	431a      	orrs	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bf8:	431a      	orrs	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	431a      	orrs	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c04:	ea42 0103 	orr.w	r1, r2, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	430a      	orrs	r2, r1
 8006c12:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d113      	bne.n	8006c44 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c2e:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006c42:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f022 0201 	bic.w	r2, r2, #1
 8006c52:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00a      	beq.n	8006c76 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <HAL_SPI_RegisterCallback>:
  *         to register callbacks for HAL_SPI_MSPINIT_CB_ID and HAL_SPI_MSPDEINIT_CB_ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b087      	sub	sp, #28
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	607a      	str	r2, [r7, #4]
 8006c9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d109      	bne.n	8006cbc <HAL_SPI_RegisterCallback+0x2c>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e08f      	b.n	8006ddc <HAL_SPI_RegisterCallback+0x14c>
  }

  if (HAL_SPI_STATE_READY == hspi->State)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006cc2:	b2db      	uxtb	r3, r3
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d15d      	bne.n	8006d84 <HAL_SPI_RegisterCallback+0xf4>
  {
    switch (CallbackID)
 8006cc8:	7afb      	ldrb	r3, [r7, #11]
 8006cca:	2b0a      	cmp	r3, #10
 8006ccc:	d84f      	bhi.n	8006d6e <HAL_SPI_RegisterCallback+0xde>
 8006cce:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd4 <HAL_SPI_RegisterCallback+0x44>)
 8006cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd4:	08006d01 	.word	0x08006d01
 8006cd8:	08006d0b 	.word	0x08006d0b
 8006cdc:	08006d15 	.word	0x08006d15
 8006ce0:	08006d1f 	.word	0x08006d1f
 8006ce4:	08006d29 	.word	0x08006d29
 8006ce8:	08006d33 	.word	0x08006d33
 8006cec:	08006d3d 	.word	0x08006d3d
 8006cf0:	08006d47 	.word	0x08006d47
 8006cf4:	08006d51 	.word	0x08006d51
 8006cf8:	08006d5b 	.word	0x08006d5b
 8006cfc:	08006d65 	.word	0x08006d65
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006d08:	e067      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006d12:	e062      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006d1c:	e05d      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006d26:	e058      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006d30:	e053      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006d3a:	e04e      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006d44:	e049      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006d4e:	e044      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_SUSPEND_CB_ID :
        hspi->SuspendCallback = pCallback;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006d58:	e03f      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006d62:	e03a      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006d6c:	e035      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d74:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	75fb      	strb	r3, [r7, #23]
        break;
 8006d82:	e02a      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d11a      	bne.n	8006dc6 <HAL_SPI_RegisterCallback+0x136>
  {
    switch (CallbackID)
 8006d90:	7afb      	ldrb	r3, [r7, #11]
 8006d92:	2b09      	cmp	r3, #9
 8006d94:	d002      	beq.n	8006d9c <HAL_SPI_RegisterCallback+0x10c>
 8006d96:	2b0a      	cmp	r3, #10
 8006d98:	d005      	beq.n	8006da6 <HAL_SPI_RegisterCallback+0x116>
 8006d9a:	e009      	b.n	8006db0 <HAL_SPI_RegisterCallback+0x120>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006da4:	e019      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006dae:	e014      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006db6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	75fb      	strb	r3, [r7, #23]
        break;
 8006dc4:	e009      	b.n	8006dda <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006dcc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return error status */
    status =  HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	371c      	adds	r7, #28
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_SPI_Transmit_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	4613      	mov	r3, r2
 8006df4:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if ((pData == NULL) || (Size == 0UL))
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d002      	beq.n	8006e02 <HAL_SPI_Transmit_IT+0x1a>
 8006dfc:	88fb      	ldrh	r3, [r7, #6]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e08b      	b.n	8006f1e <HAL_SPI_Transmit_IT+0x136>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d001      	beq.n	8006e16 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8006e12:	2302      	movs	r3, #2
 8006e14:	e083      	b.n	8006f1e <HAL_SPI_Transmit_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d101      	bne.n	8006e24 <HAL_SPI_Transmit_IT+0x3c>
 8006e20:	2302      	movs	r3, #2
 8006e22:	e07c      	b.n	8006f1e <HAL_SPI_Transmit_IT+0x136>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2203      	movs	r2, #3
 8006e30:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	68ba      	ldr	r2, [r7, #8]
 8006e40:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	88fa      	ldrh	r2, [r7, #6]
 8006e46:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	88fa      	ldrh	r2, [r7, #6]
 8006e4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	2b0f      	cmp	r3, #15
 8006e74:	d903      	bls.n	8006e7e <HAL_SPI_Transmit_IT+0x96>
  {
    hspi->TxISR = SPI_TxISR_32BIT;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	4a2c      	ldr	r2, [pc, #176]	@ (8006f2c <HAL_SPI_Transmit_IT+0x144>)
 8006e7a:	675a      	str	r2, [r3, #116]	@ 0x74
 8006e7c:	e00a      	b.n	8006e94 <HAL_SPI_Transmit_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	2b07      	cmp	r3, #7
 8006e84:	d903      	bls.n	8006e8e <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	4a29      	ldr	r2, [pc, #164]	@ (8006f30 <HAL_SPI_Transmit_IT+0x148>)
 8006e8a:	675a      	str	r2, [r3, #116]	@ 0x74
 8006e8c:	e002      	b.n	8006e94 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	4a28      	ldr	r2, [pc, #160]	@ (8006f34 <HAL_SPI_Transmit_IT+0x14c>)
 8006e92:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006e9c:	d108      	bne.n	8006eb0 <HAL_SPI_Transmit_IT+0xc8>
  {
    SPI_1LINE_TX(hspi);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006eac:	601a      	str	r2, [r3, #0]
 8006eae:	e009      	b.n	8006ec4 <HAL_SPI_Transmit_IT+0xdc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006ec2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	4b1b      	ldr	r3, [pc, #108]	@ (8006f38 <HAL_SPI_Transmit_IT+0x150>)
 8006ecc:	4013      	ands	r3, r2
 8006ece:	88f9      	ldrh	r1, [r7, #6]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	6812      	ldr	r2, [r2, #0]
 8006ed4:	430b      	orrs	r3, r1
 8006ed6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f042 0201 	orr.w	r2, r2, #1
 8006ee6:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, TXP, FRE, MODF, UDR and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	6919      	ldr	r1, [r3, #16]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	f240 732a 	movw	r3, #1834	@ 0x72a
 8006efe:	430b      	orrs	r3, r1
 8006f00:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f0a:	d107      	bne.n	8006f1c <HAL_SPI_Transmit_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f1a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3714      	adds	r7, #20
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	080076ff 	.word	0x080076ff
 8006f30:	080076a1 	.word	0x080076a1
 8006f34:	08007647 	.word	0x08007647
 8006f38:	ffff0000 	.word	0xffff0000

08006f3c <HAL_SPI_Receive_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b085      	sub	sp, #20
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	4613      	mov	r3, r2
 8006f48:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d001      	beq.n	8006f5a <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8006f56:	2302      	movs	r3, #2
 8006f58:	e08b      	b.n	8007072 <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d002      	beq.n	8006f66 <HAL_SPI_Receive_IT+0x2a>
 8006f60:	88fb      	ldrh	r3, [r7, #6]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d101      	bne.n	8006f6a <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e083      	b.n	8007072 <HAL_SPI_Receive_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d101      	bne.n	8006f78 <HAL_SPI_Receive_IT+0x3c>
 8006f74:	2302      	movs	r3, #2
 8006f76:	e07c      	b.n	8007072 <HAL_SPI_Receive_IT+0x136>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2204      	movs	r2, #4
 8006f84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	68ba      	ldr	r2, [r7, #8]
 8006f94:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	88fa      	ldrh	r2, [r7, #6]
 8006f9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	88fa      	ldrh	r2, [r7, #6]
 8006fa2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxISR       = NULL;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->Reload.pRxBuffPtr  = NULL;
  hspi->Reload.RxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	2b0f      	cmp	r3, #15
 8006fc8:	d903      	bls.n	8006fd2 <HAL_SPI_Receive_IT+0x96>
  {
    hspi->RxISR = SPI_RxISR_32BIT;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	4a2c      	ldr	r2, [pc, #176]	@ (8007080 <HAL_SPI_Receive_IT+0x144>)
 8006fce:	671a      	str	r2, [r3, #112]	@ 0x70
 8006fd0:	e00a      	b.n	8006fe8 <HAL_SPI_Receive_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	2b07      	cmp	r3, #7
 8006fd8:	d903      	bls.n	8006fe2 <HAL_SPI_Receive_IT+0xa6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	4a29      	ldr	r2, [pc, #164]	@ (8007084 <HAL_SPI_Receive_IT+0x148>)
 8006fde:	671a      	str	r2, [r3, #112]	@ 0x70
 8006fe0:	e002      	b.n	8006fe8 <HAL_SPI_Receive_IT+0xac>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	4a28      	ldr	r2, [pc, #160]	@ (8007088 <HAL_SPI_Receive_IT+0x14c>)
 8006fe6:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006ff0:	d108      	bne.n	8007004 <HAL_SPI_Receive_IT+0xc8>
  {
    SPI_1LINE_RX(hspi);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	e009      	b.n	8007018 <HAL_SPI_Receive_IT+0xdc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8007016:	60da      	str	r2, [r3, #12]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	4b1b      	ldr	r3, [pc, #108]	@ (800708c <HAL_SPI_Receive_IT+0x150>)
 8007020:	4013      	ands	r3, r2
 8007022:	88f9      	ldrh	r1, [r7, #6]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	6812      	ldr	r2, [r2, #0]
 8007028:	430b      	orrs	r3, r1
 800702a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f042 0201 	orr.w	r2, r2, #1
 800703a:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2200      	movs	r2, #0
 8007040:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, RXP, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6919      	ldr	r1, [r3, #16]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	f240 7349 	movw	r3, #1865	@ 0x749
 8007052:	430b      	orrs	r3, r1
 8007054:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800705e:	d107      	bne.n	8007070 <HAL_SPI_Receive_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800706e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3714      	adds	r7, #20
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	080075ef 	.word	0x080075ef
 8007084:	0800758f 	.word	0x0800758f
 8007088:	08007531 	.word	0x08007531
 800708c:	ffff0000 	.word	0xffff0000

08007090 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b08a      	sub	sp, #40	@ 0x28
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80070a8:	6a3a      	ldr	r2, [r7, #32]
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	4013      	ands	r3, r2
 80070ae:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80070b8:	2300      	movs	r3, #0
 80070ba:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80070c2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	3330      	adds	r3, #48	@ 0x30
 80070ca:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d012      	beq.n	80070fc <HAL_SPI_IRQHandler+0x6c>
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	f003 0308 	and.w	r3, r3, #8
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00d      	beq.n	80070fc <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	699a      	ldr	r2, [r3, #24]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070ee:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80070fa:	e19c      	b.n	8007436 <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007102:	2b00      	cmp	r3, #0
 8007104:	d113      	bne.n	800712e <HAL_SPI_IRQHandler+0x9e>
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	f003 0320 	and.w	r3, r3, #32
 800710c:	2b00      	cmp	r3, #0
 800710e:	d10e      	bne.n	800712e <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007116:	2b00      	cmp	r3, #0
 8007118:	d009      	beq.n	800712e <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	4798      	blx	r3
    hspi->RxISR(hspi);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	4798      	blx	r3
    handled = 1UL;
 800712a:	2301      	movs	r3, #1
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007134:	2b00      	cmp	r3, #0
 8007136:	d10f      	bne.n	8007158 <HAL_SPI_IRQHandler+0xc8>
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b00      	cmp	r3, #0
 8007140:	d00a      	beq.n	8007158 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007148:	2b00      	cmp	r3, #0
 800714a:	d105      	bne.n	8007158 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	4798      	blx	r3
    handled = 1UL;
 8007154:	2301      	movs	r3, #1
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	f003 0320 	and.w	r3, r3, #32
 800715e:	2b00      	cmp	r3, #0
 8007160:	d10f      	bne.n	8007182 <HAL_SPI_IRQHandler+0xf2>
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00a      	beq.n	8007182 <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007172:	2b00      	cmp	r3, #0
 8007174:	d105      	bne.n	8007182 <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	4798      	blx	r3
    handled = 1UL;
 800717e:	2301      	movs	r3, #1
 8007180:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8007182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007184:	2b00      	cmp	r3, #0
 8007186:	f040 8151 	bne.w	800742c <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	f003 0308 	and.w	r3, r3, #8
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 8093 	beq.w	80072bc <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	699a      	ldr	r2, [r3, #24]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f042 0208 	orr.w	r2, r2, #8
 80071a4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	699a      	ldr	r2, [r3, #24]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f042 0210 	orr.w	r2, r2, #16
 80071b4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	699a      	ldr	r2, [r3, #24]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071c4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	691a      	ldr	r2, [r3, #16]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f022 0208 	bic.w	r2, r2, #8
 80071d4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d13d      	bne.n	8007260 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80071e4:	e036      	b.n	8007254 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	2b0f      	cmp	r3, #15
 80071ec:	d90b      	bls.n	8007206 <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071f6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80071f8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071fe:	1d1a      	adds	r2, r3, #4
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	665a      	str	r2, [r3, #100]	@ 0x64
 8007204:	e01d      	b.n	8007242 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	2b07      	cmp	r3, #7
 800720c:	d90b      	bls.n	8007226 <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	8812      	ldrh	r2, [r2, #0]
 8007216:	b292      	uxth	r2, r2
 8007218:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800721e:	1c9a      	adds	r2, r3, #2
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	665a      	str	r2, [r3, #100]	@ 0x64
 8007224:	e00d      	b.n	8007242 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007232:	7812      	ldrb	r2, [r2, #0]
 8007234:	b2d2      	uxtb	r2, r2
 8007236:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007248:	b29b      	uxth	r3, r3
 800724a:	3b01      	subs	r3, #1
 800724c:	b29a      	uxth	r2, r3
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800725a:	b29b      	uxth	r3, r3
 800725c:	2b00      	cmp	r3, #0
 800725e:	d1c2      	bne.n	80071e6 <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 fa79 	bl	8007758 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007274:	2b00      	cmp	r3, #0
 8007276:	d005      	beq.n	8007284 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007282:	e0d8      	b.n	8007436 <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8007284:	7cfb      	ldrb	r3, [r7, #19]
 8007286:	2b05      	cmp	r3, #5
 8007288:	d105      	bne.n	8007296 <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 8007294:	e0cc      	b.n	8007430 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8007296:	7cfb      	ldrb	r3, [r7, #19]
 8007298:	2b04      	cmp	r3, #4
 800729a:	d105      	bne.n	80072a8 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	4798      	blx	r3
    return;
 80072a6:	e0c3      	b.n	8007430 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80072a8:	7cfb      	ldrb	r3, [r7, #19]
 80072aa:	2b03      	cmp	r3, #3
 80072ac:	f040 80c0 	bne.w	8007430 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	4798      	blx	r3
    return;
 80072ba:	e0b9      	b.n	8007430 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 80b7 	beq.w	8007436 <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00f      	beq.n	80072f2 <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072d8:	f043 0204 	orr.w	r2, r3, #4
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	699a      	ldr	r2, [r3, #24]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072f0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00f      	beq.n	800731c <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007302:	f043 0201 	orr.w	r2, r3, #1
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	699a      	ldr	r2, [r3, #24]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800731a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00f      	beq.n	8007346 <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800732c:	f043 0208 	orr.w	r2, r3, #8
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	699a      	ldr	r2, [r3, #24]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007344:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	f003 0320 	and.w	r3, r3, #32
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00f      	beq.n	8007370 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007356:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699a      	ldr	r2, [r3, #24]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 0220 	orr.w	r2, r2, #32
 800736e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007376:	2b00      	cmp	r3, #0
 8007378:	d05c      	beq.n	8007434 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 0201 	bic.w	r2, r2, #1
 8007388:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	6919      	ldr	r1, [r3, #16]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	4b29      	ldr	r3, [pc, #164]	@ (800743c <HAL_SPI_IRQHandler+0x3ac>)
 8007396:	400b      	ands	r3, r1
 8007398:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80073a0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80073a4:	d138      	bne.n	8007418 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689a      	ldr	r2, [r3, #8]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80073b4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d013      	beq.n	80073e6 <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073c2:	4a1f      	ldr	r2, [pc, #124]	@ (8007440 <HAL_SPI_IRQHandler+0x3b0>)
 80073c4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fc f85c 	bl	8003488 <HAL_DMA_Abort_IT>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d007      	beq.n	80073e6 <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d022      	beq.n	8007434 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073f2:	4a13      	ldr	r2, [pc, #76]	@ (8007440 <HAL_SPI_IRQHandler+0x3b0>)
 80073f4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fc f844 	bl	8003488 <HAL_DMA_Abort_IT>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d016      	beq.n	8007434 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800740c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007416:	e00d      	b.n	8007434 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	4798      	blx	r3
    return;
 800742a:	e003      	b.n	8007434 <HAL_SPI_IRQHandler+0x3a4>
    return;
 800742c:	bf00      	nop
 800742e:	e002      	b.n	8007436 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007430:	bf00      	nop
 8007432:	e000      	b.n	8007436 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007434:	bf00      	nop
  }
}
 8007436:	3728      	adds	r7, #40	@ 0x28
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	fffffc94 	.word	0xfffffc94
 8007440:	080074f9 	.word	0x080074f9

08007444 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800744c:	bf00      	nop
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007488:	bf00      	nop
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80074c4:	bf00      	nop
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80074d8:	bf00      	nop
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007504:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2200      	movs	r2, #0
 8007512:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007528:	bf00      	nop
 800752a:	3710      	adds	r7, #16
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}

08007530 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007544:	7812      	ldrb	r2, [r2, #0]
 8007546:	b2d2      	uxtb	r2, r2
 8007548:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800754e:	1c5a      	adds	r2, r3, #1
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800755a:	b29b      	uxth	r3, r3
 800755c:	3b01      	subs	r3, #1
 800755e:	b29a      	uxth	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800756c:	b29b      	uxth	r3, r3
 800756e:	2b00      	cmp	r3, #0
 8007570:	d107      	bne.n	8007582 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	691a      	ldr	r2, [r3, #16]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f022 0201 	bic.w	r2, r2, #1
 8007580:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007582:	bf00      	nop
 8007584:	370c      	adds	r7, #12
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 800758e:	b480      	push	{r7}
 8007590:	b085      	sub	sp, #20
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	3330      	adds	r3, #48	@ 0x30
 800759c:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075a2:	68fa      	ldr	r2, [r7, #12]
 80075a4:	8812      	ldrh	r2, [r2, #0]
 80075a6:	b292      	uxth	r2, r2
 80075a8:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075ae:	1c9a      	adds	r2, r3, #2
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	3b01      	subs	r3, #1
 80075be:	b29a      	uxth	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d107      	bne.n	80075e2 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	691a      	ldr	r2, [r3, #16]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f022 0201 	bic.w	r2, r2, #1
 80075e0:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80075e2:	bf00      	nop
 80075e4:	3714      	adds	r7, #20
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr

080075ee <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 80075ee:	b480      	push	{r7}
 80075f0:	b083      	sub	sp, #12
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075fe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007600:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007606:	1d1a      	adds	r2, r3, #4
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007612:	b29b      	uxth	r3, r3
 8007614:	3b01      	subs	r3, #1
 8007616:	b29a      	uxth	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007624:	b29b      	uxth	r3, r3
 8007626:	2b00      	cmp	r3, #0
 8007628:	d107      	bne.n	800763a <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	691a      	ldr	r2, [r3, #16]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0201 	bic.w	r2, r2, #1
 8007638:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800763a:	bf00      	nop
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3320      	adds	r3, #32
 8007658:	7812      	ldrb	r2, [r2, #0]
 800765a:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007660:	1c5a      	adds	r2, r3, #1
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800766c:	b29b      	uxth	r3, r3
 800766e:	3b01      	subs	r3, #1
 8007670:	b29a      	uxth	r2, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800767e:	b29b      	uxth	r3, r3
 8007680:	2b00      	cmp	r3, #0
 8007682:	d107      	bne.n	8007694 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	691a      	ldr	r2, [r3, #16]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f022 0202 	bic.w	r2, r2, #2
 8007692:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	3320      	adds	r3, #32
 80076ae:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076b4:	881a      	ldrh	r2, [r3, #0]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076be:	1c9a      	adds	r2, r3, #2
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	3b01      	subs	r3, #1
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80076dc:	b29b      	uxth	r3, r3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d107      	bne.n	80076f2 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	691a      	ldr	r2, [r3, #16]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f022 0202 	bic.w	r2, r2, #2
 80076f0:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80076f2:	bf00      	nop
 80076f4:	3714      	adds	r7, #20
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 80076fe:	b480      	push	{r7}
 8007700:	b083      	sub	sp, #12
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	6812      	ldr	r2, [r2, #0]
 8007710:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007716:	1d1a      	adds	r2, r3, #4
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007722:	b29b      	uxth	r3, r3
 8007724:	3b01      	subs	r3, #1
 8007726:	b29a      	uxth	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007734:	b29b      	uxth	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d107      	bne.n	800774a <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	691a      	ldr	r2, [r3, #16]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f022 0202 	bic.w	r2, r2, #2
 8007748:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800774a:	bf00      	nop
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
	...

08007758 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007758:	b480      	push	{r7}
 800775a:	b085      	sub	sp, #20
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	699a      	ldr	r2, [r3, #24]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0208 	orr.w	r2, r2, #8
 8007776:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	699a      	ldr	r2, [r3, #24]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f042 0210 	orr.w	r2, r2, #16
 8007786:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f022 0201 	bic.w	r2, r2, #1
 8007796:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	6919      	ldr	r1, [r3, #16]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	4b3c      	ldr	r3, [pc, #240]	@ (8007894 <SPI_CloseTransfer+0x13c>)
 80077a4:	400b      	ands	r3, r1
 80077a6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	689a      	ldr	r2, [r3, #8]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80077b6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	d014      	beq.n	80077ee <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f003 0320 	and.w	r3, r3, #32
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00f      	beq.n	80077ee <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	699a      	ldr	r2, [r3, #24]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f042 0220 	orr.w	r2, r2, #32
 80077ec:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	2b03      	cmp	r3, #3
 80077f8:	d014      	beq.n	8007824 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00f      	beq.n	8007824 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800780a:	f043 0204 	orr.w	r2, r3, #4
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	699a      	ldr	r2, [r3, #24]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007822:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00f      	beq.n	800784e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007834:	f043 0201 	orr.w	r2, r3, #1
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	699a      	ldr	r2, [r3, #24]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800784c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00f      	beq.n	8007878 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800785e:	f043 0208 	orr.w	r2, r3, #8
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	699a      	ldr	r2, [r3, #24]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007876:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007888:	bf00      	nop
 800788a:	3714      	adds	r7, #20
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr
 8007894:	fffffc90 	.word	0xfffffc90

08007898 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007898:	b480      	push	{r7}
 800789a:	b085      	sub	sp, #20
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078a4:	095b      	lsrs	r3, r3, #5
 80078a6:	3301      	adds	r3, #1
 80078a8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	68db      	ldr	r3, [r3, #12]
 80078ae:	3301      	adds	r3, #1
 80078b0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	3307      	adds	r3, #7
 80078b6:	08db      	lsrs	r3, r3, #3
 80078b8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	fb02 f303 	mul.w	r3, r2, r3
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr

080078ce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b082      	sub	sp, #8
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d101      	bne.n	80078e0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e049      	b.n	8007974 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d106      	bne.n	80078fa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f841 	bl	800797c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2202      	movs	r2, #2
 80078fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	3304      	adds	r3, #4
 800790a:	4619      	mov	r1, r3
 800790c:	4610      	mov	r0, r2
 800790e:	f000 f9e7 	bl	8007ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2201      	movs	r2, #1
 800792e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2201      	movs	r2, #1
 8007936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2201      	movs	r2, #1
 800796e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d001      	beq.n	80079a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e054      	b.n	8007a52 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2202      	movs	r2, #2
 80079ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68da      	ldr	r2, [r3, #12]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f042 0201 	orr.w	r2, r2, #1
 80079be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a26      	ldr	r2, [pc, #152]	@ (8007a60 <HAL_TIM_Base_Start_IT+0xd0>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d022      	beq.n	8007a10 <HAL_TIM_Base_Start_IT+0x80>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079d2:	d01d      	beq.n	8007a10 <HAL_TIM_Base_Start_IT+0x80>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a22      	ldr	r2, [pc, #136]	@ (8007a64 <HAL_TIM_Base_Start_IT+0xd4>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d018      	beq.n	8007a10 <HAL_TIM_Base_Start_IT+0x80>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a21      	ldr	r2, [pc, #132]	@ (8007a68 <HAL_TIM_Base_Start_IT+0xd8>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d013      	beq.n	8007a10 <HAL_TIM_Base_Start_IT+0x80>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a1f      	ldr	r2, [pc, #124]	@ (8007a6c <HAL_TIM_Base_Start_IT+0xdc>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d00e      	beq.n	8007a10 <HAL_TIM_Base_Start_IT+0x80>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007a70 <HAL_TIM_Base_Start_IT+0xe0>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d009      	beq.n	8007a10 <HAL_TIM_Base_Start_IT+0x80>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a1c      	ldr	r2, [pc, #112]	@ (8007a74 <HAL_TIM_Base_Start_IT+0xe4>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d004      	beq.n	8007a10 <HAL_TIM_Base_Start_IT+0x80>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8007a78 <HAL_TIM_Base_Start_IT+0xe8>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d115      	bne.n	8007a3c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	689a      	ldr	r2, [r3, #8]
 8007a16:	4b19      	ldr	r3, [pc, #100]	@ (8007a7c <HAL_TIM_Base_Start_IT+0xec>)
 8007a18:	4013      	ands	r3, r2
 8007a1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2b06      	cmp	r3, #6
 8007a20:	d015      	beq.n	8007a4e <HAL_TIM_Base_Start_IT+0xbe>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a28:	d011      	beq.n	8007a4e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0201 	orr.w	r2, r2, #1
 8007a38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a3a:	e008      	b.n	8007a4e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f042 0201 	orr.w	r2, r2, #1
 8007a4a:	601a      	str	r2, [r3, #0]
 8007a4c:	e000      	b.n	8007a50 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3714      	adds	r7, #20
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop
 8007a60:	40010000 	.word	0x40010000
 8007a64:	40000400 	.word	0x40000400
 8007a68:	40000800 	.word	0x40000800
 8007a6c:	40000c00 	.word	0x40000c00
 8007a70:	40010400 	.word	0x40010400
 8007a74:	40001800 	.word	0x40001800
 8007a78:	40014000 	.word	0x40014000
 8007a7c:	00010007 	.word	0x00010007

08007a80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d020      	beq.n	8007ae4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f003 0302 	and.w	r3, r3, #2
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d01b      	beq.n	8007ae4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f06f 0202 	mvn.w	r2, #2
 8007ab4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	f003 0303 	and.w	r3, r3, #3
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f8e9 	bl	8007ca2 <HAL_TIM_IC_CaptureCallback>
 8007ad0:	e005      	b.n	8007ade <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 f8db 	bl	8007c8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 f8ec 	bl	8007cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	f003 0304 	and.w	r3, r3, #4
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d020      	beq.n	8007b30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f003 0304 	and.w	r3, r3, #4
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d01b      	beq.n	8007b30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f06f 0204 	mvn.w	r2, #4
 8007b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2202      	movs	r2, #2
 8007b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	699b      	ldr	r3, [r3, #24]
 8007b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d003      	beq.n	8007b1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f8c3 	bl	8007ca2 <HAL_TIM_IC_CaptureCallback>
 8007b1c:	e005      	b.n	8007b2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f8b5 	bl	8007c8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 f8c6 	bl	8007cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	f003 0308 	and.w	r3, r3, #8
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d020      	beq.n	8007b7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f003 0308 	and.w	r3, r3, #8
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d01b      	beq.n	8007b7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f06f 0208 	mvn.w	r2, #8
 8007b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2204      	movs	r2, #4
 8007b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	69db      	ldr	r3, [r3, #28]
 8007b5a:	f003 0303 	and.w	r3, r3, #3
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d003      	beq.n	8007b6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 f89d 	bl	8007ca2 <HAL_TIM_IC_CaptureCallback>
 8007b68:	e005      	b.n	8007b76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f88f 	bl	8007c8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 f8a0 	bl	8007cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f003 0310 	and.w	r3, r3, #16
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d020      	beq.n	8007bc8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f003 0310 	and.w	r3, r3, #16
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d01b      	beq.n	8007bc8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f06f 0210 	mvn.w	r2, #16
 8007b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2208      	movs	r2, #8
 8007b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	69db      	ldr	r3, [r3, #28]
 8007ba6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f877 	bl	8007ca2 <HAL_TIM_IC_CaptureCallback>
 8007bb4:	e005      	b.n	8007bc2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 f869 	bl	8007c8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 f87a 	bl	8007cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d00c      	beq.n	8007bec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d007      	beq.n	8007bec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f06f 0201 	mvn.w	r2, #1
 8007be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7fa fb62 	bl	80022b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d104      	bne.n	8007c00 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d00c      	beq.n	8007c1a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d007      	beq.n	8007c1a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f000 f90d 	bl	8007e34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00c      	beq.n	8007c3e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d007      	beq.n	8007c3e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	f000 f905 	bl	8007e48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d00c      	beq.n	8007c62 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d007      	beq.n	8007c62 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 f834 	bl	8007cca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	f003 0320 	and.w	r3, r3, #32
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00c      	beq.n	8007c86 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f003 0320 	and.w	r3, r3, #32
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d007      	beq.n	8007c86 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f06f 0220 	mvn.w	r2, #32
 8007c7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f8cd 	bl	8007e20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c86:	bf00      	nop
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}

08007c8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c8e:	b480      	push	{r7}
 8007c90:	b083      	sub	sp, #12
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c96:	bf00      	nop
 8007c98:	370c      	adds	r7, #12
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr

08007ca2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ca2:	b480      	push	{r7}
 8007ca4:	b083      	sub	sp, #12
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007caa:	bf00      	nop
 8007cac:	370c      	adds	r7, #12
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	b083      	sub	sp, #12
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007cbe:	bf00      	nop
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b083      	sub	sp, #12
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007cd2:	bf00      	nop
 8007cd4:	370c      	adds	r7, #12
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr
	...

08007ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a43      	ldr	r2, [pc, #268]	@ (8007e00 <TIM_Base_SetConfig+0x120>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d013      	beq.n	8007d20 <TIM_Base_SetConfig+0x40>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cfe:	d00f      	beq.n	8007d20 <TIM_Base_SetConfig+0x40>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4a40      	ldr	r2, [pc, #256]	@ (8007e04 <TIM_Base_SetConfig+0x124>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d00b      	beq.n	8007d20 <TIM_Base_SetConfig+0x40>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	4a3f      	ldr	r2, [pc, #252]	@ (8007e08 <TIM_Base_SetConfig+0x128>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d007      	beq.n	8007d20 <TIM_Base_SetConfig+0x40>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	4a3e      	ldr	r2, [pc, #248]	@ (8007e0c <TIM_Base_SetConfig+0x12c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d003      	beq.n	8007d20 <TIM_Base_SetConfig+0x40>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a3d      	ldr	r2, [pc, #244]	@ (8007e10 <TIM_Base_SetConfig+0x130>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d108      	bne.n	8007d32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	68fa      	ldr	r2, [r7, #12]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a32      	ldr	r2, [pc, #200]	@ (8007e00 <TIM_Base_SetConfig+0x120>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d01f      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d40:	d01b      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a2f      	ldr	r2, [pc, #188]	@ (8007e04 <TIM_Base_SetConfig+0x124>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d017      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a2e      	ldr	r2, [pc, #184]	@ (8007e08 <TIM_Base_SetConfig+0x128>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d013      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a2d      	ldr	r2, [pc, #180]	@ (8007e0c <TIM_Base_SetConfig+0x12c>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d00f      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	4a2c      	ldr	r2, [pc, #176]	@ (8007e10 <TIM_Base_SetConfig+0x130>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d00b      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	4a2b      	ldr	r2, [pc, #172]	@ (8007e14 <TIM_Base_SetConfig+0x134>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d007      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	4a2a      	ldr	r2, [pc, #168]	@ (8007e18 <TIM_Base_SetConfig+0x138>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d003      	beq.n	8007d7a <TIM_Base_SetConfig+0x9a>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4a29      	ldr	r2, [pc, #164]	@ (8007e1c <TIM_Base_SetConfig+0x13c>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d108      	bne.n	8007d8c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	695b      	ldr	r3, [r3, #20]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	689a      	ldr	r2, [r3, #8]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a14      	ldr	r2, [pc, #80]	@ (8007e00 <TIM_Base_SetConfig+0x120>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d00f      	beq.n	8007dd2 <TIM_Base_SetConfig+0xf2>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a16      	ldr	r2, [pc, #88]	@ (8007e10 <TIM_Base_SetConfig+0x130>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d00b      	beq.n	8007dd2 <TIM_Base_SetConfig+0xf2>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a15      	ldr	r2, [pc, #84]	@ (8007e14 <TIM_Base_SetConfig+0x134>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d007      	beq.n	8007dd2 <TIM_Base_SetConfig+0xf2>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4a14      	ldr	r2, [pc, #80]	@ (8007e18 <TIM_Base_SetConfig+0x138>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d003      	beq.n	8007dd2 <TIM_Base_SetConfig+0xf2>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a13      	ldr	r2, [pc, #76]	@ (8007e1c <TIM_Base_SetConfig+0x13c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d103      	bne.n	8007dda <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f043 0204 	orr.w	r2, r3, #4
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	68fa      	ldr	r2, [r7, #12]
 8007df0:	601a      	str	r2, [r3, #0]
}
 8007df2:	bf00      	nop
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	40010000 	.word	0x40010000
 8007e04:	40000400 	.word	0x40000400
 8007e08:	40000800 	.word	0x40000800
 8007e0c:	40000c00 	.word	0x40000c00
 8007e10:	40010400 	.word	0x40010400
 8007e14:	40014000 	.word	0x40014000
 8007e18:	40014400 	.word	0x40014400
 8007e1c:	40014800 	.word	0x40014800

08007e20 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007e50:	bf00      	nop
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d101      	bne.n	8007e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e050      	b.n	8007f10 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d114      	bne.n	8007ea2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fe29 	bl	8008ad8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d103      	bne.n	8007e98 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a21      	ldr	r2, [pc, #132]	@ (8007f18 <HAL_UART_Init+0xbc>)
 8007e94:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2224      	movs	r2, #36	@ 0x24
 8007ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f022 0201 	bic.w	r2, r2, #1
 8007eb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d002      	beq.n	8007ec8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f001 fbc2 	bl	800964c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 fe57 	bl	8008b7c <UART_SetConfig>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d101      	bne.n	8007ed8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e01b      	b.n	8007f10 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	685a      	ldr	r2, [r3, #4]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ee6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	689a      	ldr	r2, [r3, #8]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ef6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f042 0201 	orr.w	r2, r2, #1
 8007f06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f001 fc41 	bl	8009790 <UART_CheckIdleState>
 8007f0e:	4603      	mov	r3, r0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3708      	adds	r7, #8
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	08002485 	.word	0x08002485

08007f1c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b087      	sub	sp, #28
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	460b      	mov	r3, r1
 8007f26:	607a      	str	r2, [r7, #4]
 8007f28:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d109      	bne.n	8007f48 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e09c      	b.n	8008082 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f4e:	2b20      	cmp	r3, #32
 8007f50:	d16c      	bne.n	800802c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8007f52:	7afb      	ldrb	r3, [r7, #11]
 8007f54:	2b0c      	cmp	r3, #12
 8007f56:	d85e      	bhi.n	8008016 <HAL_UART_RegisterCallback+0xfa>
 8007f58:	a201      	add	r2, pc, #4	@ (adr r2, 8007f60 <HAL_UART_RegisterCallback+0x44>)
 8007f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5e:	bf00      	nop
 8007f60:	08007f95 	.word	0x08007f95
 8007f64:	08007f9f 	.word	0x08007f9f
 8007f68:	08007fa9 	.word	0x08007fa9
 8007f6c:	08007fb3 	.word	0x08007fb3
 8007f70:	08007fbd 	.word	0x08007fbd
 8007f74:	08007fc7 	.word	0x08007fc7
 8007f78:	08007fd1 	.word	0x08007fd1
 8007f7c:	08007fdb 	.word	0x08007fdb
 8007f80:	08007fe5 	.word	0x08007fe5
 8007f84:	08007fef 	.word	0x08007fef
 8007f88:	08007ff9 	.word	0x08007ff9
 8007f8c:	08008003 	.word	0x08008003
 8007f90:	0800800d 	.word	0x0800800d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8007f9c:	e070      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8007fa6:	e06b      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8007fb0:	e066      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8007fba:	e061      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8007fc4:	e05c      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8007fce:	e057      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8007fd8:	e052      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8007fe2:	e04d      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8007fec:	e048      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8007ff6:	e043      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008000:	e03e      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800800a:	e039      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008014:	e034      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800801c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	75fb      	strb	r3, [r7, #23]
        break;
 800802a:	e029      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008032:	2b00      	cmp	r3, #0
 8008034:	d11a      	bne.n	800806c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8008036:	7afb      	ldrb	r3, [r7, #11]
 8008038:	2b0b      	cmp	r3, #11
 800803a:	d002      	beq.n	8008042 <HAL_UART_RegisterCallback+0x126>
 800803c:	2b0c      	cmp	r3, #12
 800803e:	d005      	beq.n	800804c <HAL_UART_RegisterCallback+0x130>
 8008040:	e009      	b.n	8008056 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800804a:	e019      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008054:	e014      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800805c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	75fb      	strb	r3, [r7, #23]
        break;
 800806a:	e009      	b.n	8008080 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008072:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008080:	7dfb      	ldrb	r3, [r7, #23]
}
 8008082:	4618      	mov	r0, r3
 8008084:	371c      	adds	r7, #28
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop

08008090 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008090:	b480      	push	{r7}
 8008092:	b091      	sub	sp, #68	@ 0x44
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	4613      	mov	r3, r2
 800809c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080a4:	2b20      	cmp	r3, #32
 80080a6:	d178      	bne.n	800819a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <HAL_UART_Transmit_IT+0x24>
 80080ae:	88fb      	ldrh	r3, [r7, #6]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d101      	bne.n	80080b8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e071      	b.n	800819c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	68ba      	ldr	r2, [r7, #8]
 80080bc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	88fa      	ldrh	r2, [r7, #6]
 80080c2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	88fa      	ldrh	r2, [r7, #6]
 80080ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2200      	movs	r2, #0
 80080d2:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2221      	movs	r2, #33	@ 0x21
 80080e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080ec:	d12a      	bne.n	8008144 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080f6:	d107      	bne.n	8008108 <HAL_UART_Transmit_IT+0x78>
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d103      	bne.n	8008108 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	4a29      	ldr	r2, [pc, #164]	@ (80081a8 <HAL_UART_Transmit_IT+0x118>)
 8008104:	679a      	str	r2, [r3, #120]	@ 0x78
 8008106:	e002      	b.n	800810e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4a28      	ldr	r2, [pc, #160]	@ (80081ac <HAL_UART_Transmit_IT+0x11c>)
 800810c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	3308      	adds	r3, #8
 8008114:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008118:	e853 3f00 	ldrex	r3, [r3]
 800811c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008124:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	3308      	adds	r3, #8
 800812c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800812e:	637a      	str	r2, [r7, #52]	@ 0x34
 8008130:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008132:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008134:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008136:	e841 2300 	strex	r3, r2, [r1]
 800813a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800813c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1e5      	bne.n	800810e <HAL_UART_Transmit_IT+0x7e>
 8008142:	e028      	b.n	8008196 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800814c:	d107      	bne.n	800815e <HAL_UART_Transmit_IT+0xce>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d103      	bne.n	800815e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	4a15      	ldr	r2, [pc, #84]	@ (80081b0 <HAL_UART_Transmit_IT+0x120>)
 800815a:	679a      	str	r2, [r3, #120]	@ 0x78
 800815c:	e002      	b.n	8008164 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	4a14      	ldr	r2, [pc, #80]	@ (80081b4 <HAL_UART_Transmit_IT+0x124>)
 8008162:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	e853 3f00 	ldrex	r3, [r3]
 8008170:	613b      	str	r3, [r7, #16]
   return(result);
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	461a      	mov	r2, r3
 8008180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008182:	623b      	str	r3, [r7, #32]
 8008184:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008186:	69f9      	ldr	r1, [r7, #28]
 8008188:	6a3a      	ldr	r2, [r7, #32]
 800818a:	e841 2300 	strex	r3, r2, [r1]
 800818e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008190:	69bb      	ldr	r3, [r7, #24]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1e6      	bne.n	8008164 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8008196:	2300      	movs	r3, #0
 8008198:	e000      	b.n	800819c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800819a:	2302      	movs	r3, #2
  }
}
 800819c:	4618      	mov	r0, r3
 800819e:	3744      	adds	r7, #68	@ 0x44
 80081a0:	46bd      	mov	sp, r7
 80081a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a6:	4770      	bx	lr
 80081a8:	08009f53 	.word	0x08009f53
 80081ac:	08009e73 	.word	0x08009e73
 80081b0:	08009db1 	.word	0x08009db1
 80081b4:	08009cf9 	.word	0x08009cf9

080081b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b08a      	sub	sp, #40	@ 0x28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	4613      	mov	r3, r2
 80081c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081cc:	2b20      	cmp	r3, #32
 80081ce:	d137      	bne.n	8008240 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d002      	beq.n	80081dc <HAL_UART_Receive_IT+0x24>
 80081d6:	88fb      	ldrh	r3, [r7, #6]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d101      	bne.n	80081e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e030      	b.n	8008242 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a18      	ldr	r2, [pc, #96]	@ (800824c <HAL_UART_Receive_IT+0x94>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d01f      	beq.n	8008230 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d018      	beq.n	8008230 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	e853 3f00 	ldrex	r3, [r3]
 800820a:	613b      	str	r3, [r7, #16]
   return(result);
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008212:	627b      	str	r3, [r7, #36]	@ 0x24
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	461a      	mov	r2, r3
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	623b      	str	r3, [r7, #32]
 800821e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008220:	69f9      	ldr	r1, [r7, #28]
 8008222:	6a3a      	ldr	r2, [r7, #32]
 8008224:	e841 2300 	strex	r3, r2, [r1]
 8008228:	61bb      	str	r3, [r7, #24]
   return(result);
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d1e6      	bne.n	80081fe <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008230:	88fb      	ldrh	r3, [r7, #6]
 8008232:	461a      	mov	r2, r3
 8008234:	68b9      	ldr	r1, [r7, #8]
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f001 fbc2 	bl	80099c0 <UART_Start_Receive_IT>
 800823c:	4603      	mov	r3, r0
 800823e:	e000      	b.n	8008242 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008240:	2302      	movs	r3, #2
  }
}
 8008242:	4618      	mov	r0, r3
 8008244:	3728      	adds	r7, #40	@ 0x28
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	58000c00 	.word	0x58000c00

08008250 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b0ba      	sub	sp, #232	@ 0xe8
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	69db      	ldr	r3, [r3, #28]
 800825e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008276:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800827a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800827e:	4013      	ands	r3, r2
 8008280:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008284:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008288:	2b00      	cmp	r3, #0
 800828a:	d11b      	bne.n	80082c4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800828c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008290:	f003 0320 	and.w	r3, r3, #32
 8008294:	2b00      	cmp	r3, #0
 8008296:	d015      	beq.n	80082c4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800829c:	f003 0320 	and.w	r3, r3, #32
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d105      	bne.n	80082b0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80082a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d009      	beq.n	80082c4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f000 83a5 	beq.w	8008a04 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	4798      	blx	r3
      }
      return;
 80082c2:	e39f      	b.n	8008a04 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80082c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f000 8129 	beq.w	8008520 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80082ce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80082d2:	4b90      	ldr	r3, [pc, #576]	@ (8008514 <HAL_UART_IRQHandler+0x2c4>)
 80082d4:	4013      	ands	r3, r2
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d106      	bne.n	80082e8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80082da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80082de:	4b8e      	ldr	r3, [pc, #568]	@ (8008518 <HAL_UART_IRQHandler+0x2c8>)
 80082e0:	4013      	ands	r3, r2
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f000 811c 	beq.w	8008520 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ec:	f003 0301 	and.w	r3, r3, #1
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d011      	beq.n	8008318 <HAL_UART_IRQHandler+0xc8>
 80082f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00b      	beq.n	8008318 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2201      	movs	r2, #1
 8008306:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800830e:	f043 0201 	orr.w	r2, r3, #1
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800831c:	f003 0302 	and.w	r3, r3, #2
 8008320:	2b00      	cmp	r3, #0
 8008322:	d011      	beq.n	8008348 <HAL_UART_IRQHandler+0xf8>
 8008324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008328:	f003 0301 	and.w	r3, r3, #1
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00b      	beq.n	8008348 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2202      	movs	r2, #2
 8008336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800833e:	f043 0204 	orr.w	r2, r3, #4
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800834c:	f003 0304 	and.w	r3, r3, #4
 8008350:	2b00      	cmp	r3, #0
 8008352:	d011      	beq.n	8008378 <HAL_UART_IRQHandler+0x128>
 8008354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008358:	f003 0301 	and.w	r3, r3, #1
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00b      	beq.n	8008378 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2204      	movs	r2, #4
 8008366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800836e:	f043 0202 	orr.w	r2, r3, #2
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800837c:	f003 0308 	and.w	r3, r3, #8
 8008380:	2b00      	cmp	r3, #0
 8008382:	d017      	beq.n	80083b4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008388:	f003 0320 	and.w	r3, r3, #32
 800838c:	2b00      	cmp	r3, #0
 800838e:	d105      	bne.n	800839c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008390:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008394:	4b5f      	ldr	r3, [pc, #380]	@ (8008514 <HAL_UART_IRQHandler+0x2c4>)
 8008396:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00b      	beq.n	80083b4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2208      	movs	r2, #8
 80083a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083aa:	f043 0208 	orr.w	r2, r3, #8
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80083b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d012      	beq.n	80083e6 <HAL_UART_IRQHandler+0x196>
 80083c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00c      	beq.n	80083e6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083dc:	f043 0220 	orr.w	r2, r3, #32
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f000 830b 	beq.w	8008a08 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80083f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083f6:	f003 0320 	and.w	r3, r3, #32
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d013      	beq.n	8008426 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80083fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008402:	f003 0320 	and.w	r3, r3, #32
 8008406:	2b00      	cmp	r3, #0
 8008408:	d105      	bne.n	8008416 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800840a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800840e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d007      	beq.n	8008426 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800841a:	2b00      	cmp	r3, #0
 800841c:	d003      	beq.n	8008426 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800842c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800843a:	2b40      	cmp	r3, #64	@ 0x40
 800843c:	d005      	beq.n	800844a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800843e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008442:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008446:	2b00      	cmp	r3, #0
 8008448:	d058      	beq.n	80084fc <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f001 fbda 	bl	8009c04 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800845a:	2b40      	cmp	r3, #64	@ 0x40
 800845c:	d148      	bne.n	80084f0 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	3308      	adds	r3, #8
 8008464:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008468:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008474:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800847c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	3308      	adds	r3, #8
 8008486:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800848a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800848e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008492:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008496:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800849a:	e841 2300 	strex	r3, r2, [r1]
 800849e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1d9      	bne.n	800845e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d017      	beq.n	80084e4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084ba:	4a18      	ldr	r2, [pc, #96]	@ (800851c <HAL_UART_IRQHandler+0x2cc>)
 80084bc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084c4:	4618      	mov	r0, r3
 80084c6:	f7fa ffdf 	bl	8003488 <HAL_DMA_Abort_IT>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d01f      	beq.n	8008510 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80084de:	4610      	mov	r0, r2
 80084e0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084e2:	e015      	b.n	8008510 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ee:	e00f      	b.n	8008510 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084fa:	e009      	b.n	8008510 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800850e:	e27b      	b.n	8008a08 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008510:	bf00      	nop
    return;
 8008512:	e279      	b.n	8008a08 <HAL_UART_IRQHandler+0x7b8>
 8008514:	10000001 	.word	0x10000001
 8008518:	04000120 	.word	0x04000120
 800851c:	08009cd1 	.word	0x08009cd1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008524:	2b01      	cmp	r3, #1
 8008526:	f040 8209 	bne.w	800893c <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800852a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800852e:	f003 0310 	and.w	r3, r3, #16
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 8202 	beq.w	800893c <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800853c:	f003 0310 	and.w	r3, r3, #16
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 81fb 	beq.w	800893c <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2210      	movs	r2, #16
 800854c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008558:	2b40      	cmp	r3, #64	@ 0x40
 800855a:	f040 8171 	bne.w	8008840 <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4aa6      	ldr	r2, [pc, #664]	@ (8008800 <HAL_UART_IRQHandler+0x5b0>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d068      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4aa3      	ldr	r2, [pc, #652]	@ (8008804 <HAL_UART_IRQHandler+0x5b4>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d061      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4aa1      	ldr	r2, [pc, #644]	@ (8008808 <HAL_UART_IRQHandler+0x5b8>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d05a      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a9e      	ldr	r2, [pc, #632]	@ (800880c <HAL_UART_IRQHandler+0x5bc>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d053      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a9c      	ldr	r2, [pc, #624]	@ (8008810 <HAL_UART_IRQHandler+0x5c0>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d04c      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a99      	ldr	r2, [pc, #612]	@ (8008814 <HAL_UART_IRQHandler+0x5c4>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d045      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a97      	ldr	r2, [pc, #604]	@ (8008818 <HAL_UART_IRQHandler+0x5c8>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d03e      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a94      	ldr	r2, [pc, #592]	@ (800881c <HAL_UART_IRQHandler+0x5cc>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d037      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a92      	ldr	r2, [pc, #584]	@ (8008820 <HAL_UART_IRQHandler+0x5d0>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d030      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a8f      	ldr	r2, [pc, #572]	@ (8008824 <HAL_UART_IRQHandler+0x5d4>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d029      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a8d      	ldr	r2, [pc, #564]	@ (8008828 <HAL_UART_IRQHandler+0x5d8>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d022      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a8a      	ldr	r2, [pc, #552]	@ (800882c <HAL_UART_IRQHandler+0x5dc>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d01b      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a88      	ldr	r2, [pc, #544]	@ (8008830 <HAL_UART_IRQHandler+0x5e0>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d014      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a85      	ldr	r2, [pc, #532]	@ (8008834 <HAL_UART_IRQHandler+0x5e4>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d00d      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a83      	ldr	r2, [pc, #524]	@ (8008838 <HAL_UART_IRQHandler+0x5e8>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d006      	beq.n	800863e <HAL_UART_IRQHandler+0x3ee>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a80      	ldr	r2, [pc, #512]	@ (800883c <HAL_UART_IRQHandler+0x5ec>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d106      	bne.n	800864c <HAL_UART_IRQHandler+0x3fc>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	b29b      	uxth	r3, r3
 800864a:	e005      	b.n	8008658 <HAL_UART_IRQHandler+0x408>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	b29b      	uxth	r3, r3
 8008658:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800865c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 80af 	beq.w	80087c4 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800866c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008670:	429a      	cmp	r2, r3
 8008672:	f080 80a7 	bcs.w	80087c4 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800867c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008686:	69db      	ldr	r3, [r3, #28]
 8008688:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800868c:	f000 8087 	beq.w	800879e <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008698:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800869c:	e853 3f00 	ldrex	r3, [r3]
 80086a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80086a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80086a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	461a      	mov	r2, r3
 80086b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80086be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80086c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80086ca:	e841 2300 	strex	r3, r2, [r1]
 80086ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80086d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1da      	bne.n	8008690 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	3308      	adds	r3, #8
 80086e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086e4:	e853 3f00 	ldrex	r3, [r3]
 80086e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80086ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086ec:	f023 0301 	bic.w	r3, r3, #1
 80086f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	3308      	adds	r3, #8
 80086fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80086fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008702:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008704:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008706:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800870a:	e841 2300 	strex	r3, r2, [r1]
 800870e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008710:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008712:	2b00      	cmp	r3, #0
 8008714:	d1e1      	bne.n	80086da <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3308      	adds	r3, #8
 800871c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008720:	e853 3f00 	ldrex	r3, [r3]
 8008724:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008728:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800872c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	3308      	adds	r3, #8
 8008736:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800873a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800873c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008740:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008742:	e841 2300 	strex	r3, r2, [r1]
 8008746:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008748:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1e3      	bne.n	8008716 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2220      	movs	r2, #32
 8008752:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008762:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008764:	e853 3f00 	ldrex	r3, [r3]
 8008768:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800876a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800876c:	f023 0310 	bic.w	r3, r3, #16
 8008770:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	461a      	mov	r2, r3
 800877a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800877e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008780:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008782:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008784:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008786:	e841 2300 	strex	r3, r2, [r1]
 800878a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800878c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1e4      	bne.n	800875c <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008798:	4618      	mov	r0, r3
 800879a:	f7fa fb57 	bl	8002e4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2202      	movs	r2, #2
 80087a2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 80087b6:	b292      	uxth	r2, r2
 80087b8:	1a8a      	subs	r2, r1, r2
 80087ba:	b292      	uxth	r2, r2
 80087bc:	4611      	mov	r1, r2
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80087c2:	e123      	b.n	8008a0c <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80087ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80087ce:	429a      	cmp	r2, r3
 80087d0:	f040 811c 	bne.w	8008a0c <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087da:	69db      	ldr	r3, [r3, #28]
 80087dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087e0:	f040 8114 	bne.w	8008a0c <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2202      	movs	r2, #2
 80087e8:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80087f6:	4611      	mov	r1, r2
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	4798      	blx	r3
      return;
 80087fc:	e106      	b.n	8008a0c <HAL_UART_IRQHandler+0x7bc>
 80087fe:	bf00      	nop
 8008800:	40020010 	.word	0x40020010
 8008804:	40020028 	.word	0x40020028
 8008808:	40020040 	.word	0x40020040
 800880c:	40020058 	.word	0x40020058
 8008810:	40020070 	.word	0x40020070
 8008814:	40020088 	.word	0x40020088
 8008818:	400200a0 	.word	0x400200a0
 800881c:	400200b8 	.word	0x400200b8
 8008820:	40020410 	.word	0x40020410
 8008824:	40020428 	.word	0x40020428
 8008828:	40020440 	.word	0x40020440
 800882c:	40020458 	.word	0x40020458
 8008830:	40020470 	.word	0x40020470
 8008834:	40020488 	.word	0x40020488
 8008838:	400204a0 	.word	0x400204a0
 800883c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800884c:	b29b      	uxth	r3, r3
 800884e:	1ad3      	subs	r3, r2, r3
 8008850:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800885a:	b29b      	uxth	r3, r3
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 80d7 	beq.w	8008a10 <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 8008862:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008866:	2b00      	cmp	r3, #0
 8008868:	f000 80d2 	beq.w	8008a10 <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008874:	e853 3f00 	ldrex	r3, [r3]
 8008878:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800887a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800887c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008880:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	461a      	mov	r2, r3
 800888a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800888e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008890:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008892:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008894:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008896:	e841 2300 	strex	r3, r2, [r1]
 800889a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800889c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1e4      	bne.n	800886c <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3308      	adds	r3, #8
 80088a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ac:	e853 3f00 	ldrex	r3, [r3]
 80088b0:	623b      	str	r3, [r7, #32]
   return(result);
 80088b2:	6a3a      	ldr	r2, [r7, #32]
 80088b4:	4b59      	ldr	r3, [pc, #356]	@ (8008a1c <HAL_UART_IRQHandler+0x7cc>)
 80088b6:	4013      	ands	r3, r2
 80088b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	3308      	adds	r3, #8
 80088c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80088c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80088c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088ce:	e841 2300 	strex	r3, r2, [r1]
 80088d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d1e3      	bne.n	80088a2 <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2220      	movs	r2, #32
 80088de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	e853 3f00 	ldrex	r3, [r3]
 80088fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f023 0310 	bic.w	r3, r3, #16
 8008902:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008910:	61fb      	str	r3, [r7, #28]
 8008912:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008914:	69b9      	ldr	r1, [r7, #24]
 8008916:	69fa      	ldr	r2, [r7, #28]
 8008918:	e841 2300 	strex	r3, r2, [r1]
 800891c:	617b      	str	r3, [r7, #20]
   return(result);
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d1e4      	bne.n	80088ee <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2202      	movs	r2, #2
 8008928:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008930:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008934:	4611      	mov	r1, r2
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800893a:	e069      	b.n	8008a10 <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800893c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008944:	2b00      	cmp	r3, #0
 8008946:	d010      	beq.n	800896a <HAL_UART_IRQHandler+0x71a>
 8008948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800894c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008950:	2b00      	cmp	r3, #0
 8008952:	d00a      	beq.n	800896a <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800895c:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008968:	e055      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800896a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800896e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008972:	2b00      	cmp	r3, #0
 8008974:	d014      	beq.n	80089a0 <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800897a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800897e:	2b00      	cmp	r3, #0
 8008980:	d105      	bne.n	800898e <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008986:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800898a:	2b00      	cmp	r3, #0
 800898c:	d008      	beq.n	80089a0 <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008992:	2b00      	cmp	r3, #0
 8008994:	d03e      	beq.n	8008a14 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	4798      	blx	r3
    }
    return;
 800899e:	e039      	b.n	8008a14 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80089a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d009      	beq.n	80089c0 <HAL_UART_IRQHandler+0x770>
 80089ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d003      	beq.n	80089c0 <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f001 fb3f 	bl	800a03c <UART_EndTransmit_IT>
    return;
 80089be:	e02a      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80089c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d00b      	beq.n	80089e4 <HAL_UART_IRQHandler+0x794>
 80089cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089d0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d005      	beq.n	80089e4 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089e2:	e018      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80089e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d012      	beq.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
 80089f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	da0e      	bge.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a02:	e008      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008a04:	bf00      	nop
 8008a06:	e006      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008a08:	bf00      	nop
 8008a0a:	e004      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008a0c:	bf00      	nop
 8008a0e:	e002      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008a10:	bf00      	nop
 8008a12:	e000      	b.n	8008a16 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008a14:	bf00      	nop
  }
}
 8008a16:	37e8      	adds	r7, #232	@ 0xe8
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	effffffe 	.word	0xeffffffe

08008a20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008a50:	bf00      	nop
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008a64:	bf00      	nop
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr

08008a70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a78:	bf00      	nop
 8008a7a:	370c      	adds	r7, #12
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008a8c:	bf00      	nop
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008aa0:	bf00      	nop
 8008aa2:	370c      	adds	r7, #12
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b083      	sub	sp, #12
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008ab4:	bf00      	nop
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	460b      	mov	r3, r1
 8008aca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008acc:	bf00      	nop
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8008b4c <UART_InitCallbacksToDefault+0x74>)
 8008ae4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	4a19      	ldr	r2, [pc, #100]	@ (8008b50 <UART_InitCallbacksToDefault+0x78>)
 8008aec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	4a18      	ldr	r2, [pc, #96]	@ (8008b54 <UART_InitCallbacksToDefault+0x7c>)
 8008af4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a17      	ldr	r2, [pc, #92]	@ (8008b58 <UART_InitCallbacksToDefault+0x80>)
 8008afc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	4a16      	ldr	r2, [pc, #88]	@ (8008b5c <UART_InitCallbacksToDefault+0x84>)
 8008b04:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	4a15      	ldr	r2, [pc, #84]	@ (8008b60 <UART_InitCallbacksToDefault+0x88>)
 8008b0c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4a14      	ldr	r2, [pc, #80]	@ (8008b64 <UART_InitCallbacksToDefault+0x8c>)
 8008b14:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4a13      	ldr	r2, [pc, #76]	@ (8008b68 <UART_InitCallbacksToDefault+0x90>)
 8008b1c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4a12      	ldr	r2, [pc, #72]	@ (8008b6c <UART_InitCallbacksToDefault+0x94>)
 8008b24:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	4a11      	ldr	r2, [pc, #68]	@ (8008b70 <UART_InitCallbacksToDefault+0x98>)
 8008b2c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	4a10      	ldr	r2, [pc, #64]	@ (8008b74 <UART_InitCallbacksToDefault+0x9c>)
 8008b34:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8008b78 <UART_InitCallbacksToDefault+0xa0>)
 8008b3c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8008b40:	bf00      	nop
 8008b42:	370c      	adds	r7, #12
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr
 8008b4c:	08008a35 	.word	0x08008a35
 8008b50:	08008a21 	.word	0x08008a21
 8008b54:	08008a5d 	.word	0x08008a5d
 8008b58:	08008a49 	.word	0x08008a49
 8008b5c:	08008a71 	.word	0x08008a71
 8008b60:	08008a85 	.word	0x08008a85
 8008b64:	08008a99 	.word	0x08008a99
 8008b68:	08008aad 	.word	0x08008aad
 8008b6c:	0800ab01 	.word	0x0800ab01
 8008b70:	0800ab15 	.word	0x0800ab15
 8008b74:	0800ab29 	.word	0x0800ab29
 8008b78:	08008ac1 	.word	0x08008ac1

08008b7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b80:	b092      	sub	sp, #72	@ 0x48
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008b86:	2300      	movs	r3, #0
 8008b88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	689a      	ldr	r2, [r3, #8]
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	691b      	ldr	r3, [r3, #16]
 8008b94:	431a      	orrs	r2, r3
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	695b      	ldr	r3, [r3, #20]
 8008b9a:	431a      	orrs	r2, r3
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	69db      	ldr	r3, [r3, #28]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	4bbe      	ldr	r3, [pc, #760]	@ (8008ea4 <UART_SetConfig+0x328>)
 8008bac:	4013      	ands	r3, r2
 8008bae:	697a      	ldr	r2, [r7, #20]
 8008bb0:	6812      	ldr	r2, [r2, #0]
 8008bb2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008bb4:	430b      	orrs	r3, r1
 8008bb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	699b      	ldr	r3, [r3, #24]
 8008bd2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4ab3      	ldr	r2, [pc, #716]	@ (8008ea8 <UART_SetConfig+0x32c>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d004      	beq.n	8008be8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008be4:	4313      	orrs	r3, r2
 8008be6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	689a      	ldr	r2, [r3, #8]
 8008bee:	4baf      	ldr	r3, [pc, #700]	@ (8008eac <UART_SetConfig+0x330>)
 8008bf0:	4013      	ands	r3, r2
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	6812      	ldr	r2, [r2, #0]
 8008bf6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008bf8:	430b      	orrs	r3, r1
 8008bfa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c02:	f023 010f 	bic.w	r1, r3, #15
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	430a      	orrs	r2, r1
 8008c10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4aa6      	ldr	r2, [pc, #664]	@ (8008eb0 <UART_SetConfig+0x334>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d177      	bne.n	8008d0c <UART_SetConfig+0x190>
 8008c1c:	4ba5      	ldr	r3, [pc, #660]	@ (8008eb4 <UART_SetConfig+0x338>)
 8008c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c24:	2b28      	cmp	r3, #40	@ 0x28
 8008c26:	d86d      	bhi.n	8008d04 <UART_SetConfig+0x188>
 8008c28:	a201      	add	r2, pc, #4	@ (adr r2, 8008c30 <UART_SetConfig+0xb4>)
 8008c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2e:	bf00      	nop
 8008c30:	08008cd5 	.word	0x08008cd5
 8008c34:	08008d05 	.word	0x08008d05
 8008c38:	08008d05 	.word	0x08008d05
 8008c3c:	08008d05 	.word	0x08008d05
 8008c40:	08008d05 	.word	0x08008d05
 8008c44:	08008d05 	.word	0x08008d05
 8008c48:	08008d05 	.word	0x08008d05
 8008c4c:	08008d05 	.word	0x08008d05
 8008c50:	08008cdd 	.word	0x08008cdd
 8008c54:	08008d05 	.word	0x08008d05
 8008c58:	08008d05 	.word	0x08008d05
 8008c5c:	08008d05 	.word	0x08008d05
 8008c60:	08008d05 	.word	0x08008d05
 8008c64:	08008d05 	.word	0x08008d05
 8008c68:	08008d05 	.word	0x08008d05
 8008c6c:	08008d05 	.word	0x08008d05
 8008c70:	08008ce5 	.word	0x08008ce5
 8008c74:	08008d05 	.word	0x08008d05
 8008c78:	08008d05 	.word	0x08008d05
 8008c7c:	08008d05 	.word	0x08008d05
 8008c80:	08008d05 	.word	0x08008d05
 8008c84:	08008d05 	.word	0x08008d05
 8008c88:	08008d05 	.word	0x08008d05
 8008c8c:	08008d05 	.word	0x08008d05
 8008c90:	08008ced 	.word	0x08008ced
 8008c94:	08008d05 	.word	0x08008d05
 8008c98:	08008d05 	.word	0x08008d05
 8008c9c:	08008d05 	.word	0x08008d05
 8008ca0:	08008d05 	.word	0x08008d05
 8008ca4:	08008d05 	.word	0x08008d05
 8008ca8:	08008d05 	.word	0x08008d05
 8008cac:	08008d05 	.word	0x08008d05
 8008cb0:	08008cf5 	.word	0x08008cf5
 8008cb4:	08008d05 	.word	0x08008d05
 8008cb8:	08008d05 	.word	0x08008d05
 8008cbc:	08008d05 	.word	0x08008d05
 8008cc0:	08008d05 	.word	0x08008d05
 8008cc4:	08008d05 	.word	0x08008d05
 8008cc8:	08008d05 	.word	0x08008d05
 8008ccc:	08008d05 	.word	0x08008d05
 8008cd0:	08008cfd 	.word	0x08008cfd
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cda:	e222      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008cdc:	2304      	movs	r3, #4
 8008cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ce2:	e21e      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008ce4:	2308      	movs	r3, #8
 8008ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cea:	e21a      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008cec:	2310      	movs	r3, #16
 8008cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cf2:	e216      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008cf4:	2320      	movs	r3, #32
 8008cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cfa:	e212      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008cfc:	2340      	movs	r3, #64	@ 0x40
 8008cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d02:	e20e      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d04:	2380      	movs	r3, #128	@ 0x80
 8008d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d0a:	e20a      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a69      	ldr	r2, [pc, #420]	@ (8008eb8 <UART_SetConfig+0x33c>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d130      	bne.n	8008d78 <UART_SetConfig+0x1fc>
 8008d16:	4b67      	ldr	r3, [pc, #412]	@ (8008eb4 <UART_SetConfig+0x338>)
 8008d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d1a:	f003 0307 	and.w	r3, r3, #7
 8008d1e:	2b05      	cmp	r3, #5
 8008d20:	d826      	bhi.n	8008d70 <UART_SetConfig+0x1f4>
 8008d22:	a201      	add	r2, pc, #4	@ (adr r2, 8008d28 <UART_SetConfig+0x1ac>)
 8008d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d28:	08008d41 	.word	0x08008d41
 8008d2c:	08008d49 	.word	0x08008d49
 8008d30:	08008d51 	.word	0x08008d51
 8008d34:	08008d59 	.word	0x08008d59
 8008d38:	08008d61 	.word	0x08008d61
 8008d3c:	08008d69 	.word	0x08008d69
 8008d40:	2300      	movs	r3, #0
 8008d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d46:	e1ec      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d48:	2304      	movs	r3, #4
 8008d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d4e:	e1e8      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d50:	2308      	movs	r3, #8
 8008d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d56:	e1e4      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d58:	2310      	movs	r3, #16
 8008d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d5e:	e1e0      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d60:	2320      	movs	r3, #32
 8008d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d66:	e1dc      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d68:	2340      	movs	r3, #64	@ 0x40
 8008d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d6e:	e1d8      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d70:	2380      	movs	r3, #128	@ 0x80
 8008d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d76:	e1d4      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a4f      	ldr	r2, [pc, #316]	@ (8008ebc <UART_SetConfig+0x340>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d130      	bne.n	8008de4 <UART_SetConfig+0x268>
 8008d82:	4b4c      	ldr	r3, [pc, #304]	@ (8008eb4 <UART_SetConfig+0x338>)
 8008d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d86:	f003 0307 	and.w	r3, r3, #7
 8008d8a:	2b05      	cmp	r3, #5
 8008d8c:	d826      	bhi.n	8008ddc <UART_SetConfig+0x260>
 8008d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d94 <UART_SetConfig+0x218>)
 8008d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d94:	08008dad 	.word	0x08008dad
 8008d98:	08008db5 	.word	0x08008db5
 8008d9c:	08008dbd 	.word	0x08008dbd
 8008da0:	08008dc5 	.word	0x08008dc5
 8008da4:	08008dcd 	.word	0x08008dcd
 8008da8:	08008dd5 	.word	0x08008dd5
 8008dac:	2300      	movs	r3, #0
 8008dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008db2:	e1b6      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008db4:	2304      	movs	r3, #4
 8008db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dba:	e1b2      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008dbc:	2308      	movs	r3, #8
 8008dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dc2:	e1ae      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008dc4:	2310      	movs	r3, #16
 8008dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dca:	e1aa      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008dcc:	2320      	movs	r3, #32
 8008dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dd2:	e1a6      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008dd4:	2340      	movs	r3, #64	@ 0x40
 8008dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dda:	e1a2      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008ddc:	2380      	movs	r3, #128	@ 0x80
 8008dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008de2:	e19e      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a35      	ldr	r2, [pc, #212]	@ (8008ec0 <UART_SetConfig+0x344>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d130      	bne.n	8008e50 <UART_SetConfig+0x2d4>
 8008dee:	4b31      	ldr	r3, [pc, #196]	@ (8008eb4 <UART_SetConfig+0x338>)
 8008df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008df2:	f003 0307 	and.w	r3, r3, #7
 8008df6:	2b05      	cmp	r3, #5
 8008df8:	d826      	bhi.n	8008e48 <UART_SetConfig+0x2cc>
 8008dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8008e00 <UART_SetConfig+0x284>)
 8008dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e00:	08008e19 	.word	0x08008e19
 8008e04:	08008e21 	.word	0x08008e21
 8008e08:	08008e29 	.word	0x08008e29
 8008e0c:	08008e31 	.word	0x08008e31
 8008e10:	08008e39 	.word	0x08008e39
 8008e14:	08008e41 	.word	0x08008e41
 8008e18:	2300      	movs	r3, #0
 8008e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e1e:	e180      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e20:	2304      	movs	r3, #4
 8008e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e26:	e17c      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e28:	2308      	movs	r3, #8
 8008e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e2e:	e178      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e30:	2310      	movs	r3, #16
 8008e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e36:	e174      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e38:	2320      	movs	r3, #32
 8008e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e3e:	e170      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e40:	2340      	movs	r3, #64	@ 0x40
 8008e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e46:	e16c      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e48:	2380      	movs	r3, #128	@ 0x80
 8008e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e4e:	e168      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a1b      	ldr	r2, [pc, #108]	@ (8008ec4 <UART_SetConfig+0x348>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d142      	bne.n	8008ee0 <UART_SetConfig+0x364>
 8008e5a:	4b16      	ldr	r3, [pc, #88]	@ (8008eb4 <UART_SetConfig+0x338>)
 8008e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e5e:	f003 0307 	and.w	r3, r3, #7
 8008e62:	2b05      	cmp	r3, #5
 8008e64:	d838      	bhi.n	8008ed8 <UART_SetConfig+0x35c>
 8008e66:	a201      	add	r2, pc, #4	@ (adr r2, 8008e6c <UART_SetConfig+0x2f0>)
 8008e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e6c:	08008e85 	.word	0x08008e85
 8008e70:	08008e8d 	.word	0x08008e8d
 8008e74:	08008e95 	.word	0x08008e95
 8008e78:	08008e9d 	.word	0x08008e9d
 8008e7c:	08008ec9 	.word	0x08008ec9
 8008e80:	08008ed1 	.word	0x08008ed1
 8008e84:	2300      	movs	r3, #0
 8008e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e8a:	e14a      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e8c:	2304      	movs	r3, #4
 8008e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e92:	e146      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e94:	2308      	movs	r3, #8
 8008e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e9a:	e142      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008e9c:	2310      	movs	r3, #16
 8008e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ea2:	e13e      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008ea4:	cfff69f3 	.word	0xcfff69f3
 8008ea8:	58000c00 	.word	0x58000c00
 8008eac:	11fff4ff 	.word	0x11fff4ff
 8008eb0:	40011000 	.word	0x40011000
 8008eb4:	58024400 	.word	0x58024400
 8008eb8:	40004400 	.word	0x40004400
 8008ebc:	40004800 	.word	0x40004800
 8008ec0:	40004c00 	.word	0x40004c00
 8008ec4:	40005000 	.word	0x40005000
 8008ec8:	2320      	movs	r3, #32
 8008eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ece:	e128      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008ed0:	2340      	movs	r3, #64	@ 0x40
 8008ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ed6:	e124      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008ed8:	2380      	movs	r3, #128	@ 0x80
 8008eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ede:	e120      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4acb      	ldr	r2, [pc, #812]	@ (8009214 <UART_SetConfig+0x698>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d176      	bne.n	8008fd8 <UART_SetConfig+0x45c>
 8008eea:	4bcb      	ldr	r3, [pc, #812]	@ (8009218 <UART_SetConfig+0x69c>)
 8008eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ef2:	2b28      	cmp	r3, #40	@ 0x28
 8008ef4:	d86c      	bhi.n	8008fd0 <UART_SetConfig+0x454>
 8008ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8008efc <UART_SetConfig+0x380>)
 8008ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008efc:	08008fa1 	.word	0x08008fa1
 8008f00:	08008fd1 	.word	0x08008fd1
 8008f04:	08008fd1 	.word	0x08008fd1
 8008f08:	08008fd1 	.word	0x08008fd1
 8008f0c:	08008fd1 	.word	0x08008fd1
 8008f10:	08008fd1 	.word	0x08008fd1
 8008f14:	08008fd1 	.word	0x08008fd1
 8008f18:	08008fd1 	.word	0x08008fd1
 8008f1c:	08008fa9 	.word	0x08008fa9
 8008f20:	08008fd1 	.word	0x08008fd1
 8008f24:	08008fd1 	.word	0x08008fd1
 8008f28:	08008fd1 	.word	0x08008fd1
 8008f2c:	08008fd1 	.word	0x08008fd1
 8008f30:	08008fd1 	.word	0x08008fd1
 8008f34:	08008fd1 	.word	0x08008fd1
 8008f38:	08008fd1 	.word	0x08008fd1
 8008f3c:	08008fb1 	.word	0x08008fb1
 8008f40:	08008fd1 	.word	0x08008fd1
 8008f44:	08008fd1 	.word	0x08008fd1
 8008f48:	08008fd1 	.word	0x08008fd1
 8008f4c:	08008fd1 	.word	0x08008fd1
 8008f50:	08008fd1 	.word	0x08008fd1
 8008f54:	08008fd1 	.word	0x08008fd1
 8008f58:	08008fd1 	.word	0x08008fd1
 8008f5c:	08008fb9 	.word	0x08008fb9
 8008f60:	08008fd1 	.word	0x08008fd1
 8008f64:	08008fd1 	.word	0x08008fd1
 8008f68:	08008fd1 	.word	0x08008fd1
 8008f6c:	08008fd1 	.word	0x08008fd1
 8008f70:	08008fd1 	.word	0x08008fd1
 8008f74:	08008fd1 	.word	0x08008fd1
 8008f78:	08008fd1 	.word	0x08008fd1
 8008f7c:	08008fc1 	.word	0x08008fc1
 8008f80:	08008fd1 	.word	0x08008fd1
 8008f84:	08008fd1 	.word	0x08008fd1
 8008f88:	08008fd1 	.word	0x08008fd1
 8008f8c:	08008fd1 	.word	0x08008fd1
 8008f90:	08008fd1 	.word	0x08008fd1
 8008f94:	08008fd1 	.word	0x08008fd1
 8008f98:	08008fd1 	.word	0x08008fd1
 8008f9c:	08008fc9 	.word	0x08008fc9
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fa6:	e0bc      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008fa8:	2304      	movs	r3, #4
 8008faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fae:	e0b8      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008fb0:	2308      	movs	r3, #8
 8008fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fb6:	e0b4      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008fb8:	2310      	movs	r3, #16
 8008fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fbe:	e0b0      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008fc0:	2320      	movs	r3, #32
 8008fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fc6:	e0ac      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008fc8:	2340      	movs	r3, #64	@ 0x40
 8008fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fce:	e0a8      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008fd0:	2380      	movs	r3, #128	@ 0x80
 8008fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fd6:	e0a4      	b.n	8009122 <UART_SetConfig+0x5a6>
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a8f      	ldr	r2, [pc, #572]	@ (800921c <UART_SetConfig+0x6a0>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d130      	bne.n	8009044 <UART_SetConfig+0x4c8>
 8008fe2:	4b8d      	ldr	r3, [pc, #564]	@ (8009218 <UART_SetConfig+0x69c>)
 8008fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fe6:	f003 0307 	and.w	r3, r3, #7
 8008fea:	2b05      	cmp	r3, #5
 8008fec:	d826      	bhi.n	800903c <UART_SetConfig+0x4c0>
 8008fee:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff4 <UART_SetConfig+0x478>)
 8008ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff4:	0800900d 	.word	0x0800900d
 8008ff8:	08009015 	.word	0x08009015
 8008ffc:	0800901d 	.word	0x0800901d
 8009000:	08009025 	.word	0x08009025
 8009004:	0800902d 	.word	0x0800902d
 8009008:	08009035 	.word	0x08009035
 800900c:	2300      	movs	r3, #0
 800900e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009012:	e086      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009014:	2304      	movs	r3, #4
 8009016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800901a:	e082      	b.n	8009122 <UART_SetConfig+0x5a6>
 800901c:	2308      	movs	r3, #8
 800901e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009022:	e07e      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009024:	2310      	movs	r3, #16
 8009026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800902a:	e07a      	b.n	8009122 <UART_SetConfig+0x5a6>
 800902c:	2320      	movs	r3, #32
 800902e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009032:	e076      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009034:	2340      	movs	r3, #64	@ 0x40
 8009036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800903a:	e072      	b.n	8009122 <UART_SetConfig+0x5a6>
 800903c:	2380      	movs	r3, #128	@ 0x80
 800903e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009042:	e06e      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4a75      	ldr	r2, [pc, #468]	@ (8009220 <UART_SetConfig+0x6a4>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d130      	bne.n	80090b0 <UART_SetConfig+0x534>
 800904e:	4b72      	ldr	r3, [pc, #456]	@ (8009218 <UART_SetConfig+0x69c>)
 8009050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009052:	f003 0307 	and.w	r3, r3, #7
 8009056:	2b05      	cmp	r3, #5
 8009058:	d826      	bhi.n	80090a8 <UART_SetConfig+0x52c>
 800905a:	a201      	add	r2, pc, #4	@ (adr r2, 8009060 <UART_SetConfig+0x4e4>)
 800905c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009060:	08009079 	.word	0x08009079
 8009064:	08009081 	.word	0x08009081
 8009068:	08009089 	.word	0x08009089
 800906c:	08009091 	.word	0x08009091
 8009070:	08009099 	.word	0x08009099
 8009074:	080090a1 	.word	0x080090a1
 8009078:	2300      	movs	r3, #0
 800907a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800907e:	e050      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009080:	2304      	movs	r3, #4
 8009082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009086:	e04c      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009088:	2308      	movs	r3, #8
 800908a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800908e:	e048      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009090:	2310      	movs	r3, #16
 8009092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009096:	e044      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009098:	2320      	movs	r3, #32
 800909a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800909e:	e040      	b.n	8009122 <UART_SetConfig+0x5a6>
 80090a0:	2340      	movs	r3, #64	@ 0x40
 80090a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090a6:	e03c      	b.n	8009122 <UART_SetConfig+0x5a6>
 80090a8:	2380      	movs	r3, #128	@ 0x80
 80090aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ae:	e038      	b.n	8009122 <UART_SetConfig+0x5a6>
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a5b      	ldr	r2, [pc, #364]	@ (8009224 <UART_SetConfig+0x6a8>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d130      	bne.n	800911c <UART_SetConfig+0x5a0>
 80090ba:	4b57      	ldr	r3, [pc, #348]	@ (8009218 <UART_SetConfig+0x69c>)
 80090bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090be:	f003 0307 	and.w	r3, r3, #7
 80090c2:	2b05      	cmp	r3, #5
 80090c4:	d826      	bhi.n	8009114 <UART_SetConfig+0x598>
 80090c6:	a201      	add	r2, pc, #4	@ (adr r2, 80090cc <UART_SetConfig+0x550>)
 80090c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090cc:	080090e5 	.word	0x080090e5
 80090d0:	080090ed 	.word	0x080090ed
 80090d4:	080090f5 	.word	0x080090f5
 80090d8:	080090fd 	.word	0x080090fd
 80090dc:	08009105 	.word	0x08009105
 80090e0:	0800910d 	.word	0x0800910d
 80090e4:	2302      	movs	r3, #2
 80090e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ea:	e01a      	b.n	8009122 <UART_SetConfig+0x5a6>
 80090ec:	2304      	movs	r3, #4
 80090ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f2:	e016      	b.n	8009122 <UART_SetConfig+0x5a6>
 80090f4:	2308      	movs	r3, #8
 80090f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090fa:	e012      	b.n	8009122 <UART_SetConfig+0x5a6>
 80090fc:	2310      	movs	r3, #16
 80090fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009102:	e00e      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009104:	2320      	movs	r3, #32
 8009106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800910a:	e00a      	b.n	8009122 <UART_SetConfig+0x5a6>
 800910c:	2340      	movs	r3, #64	@ 0x40
 800910e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009112:	e006      	b.n	8009122 <UART_SetConfig+0x5a6>
 8009114:	2380      	movs	r3, #128	@ 0x80
 8009116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911a:	e002      	b.n	8009122 <UART_SetConfig+0x5a6>
 800911c:	2380      	movs	r3, #128	@ 0x80
 800911e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a3f      	ldr	r2, [pc, #252]	@ (8009224 <UART_SetConfig+0x6a8>)
 8009128:	4293      	cmp	r3, r2
 800912a:	f040 80f8 	bne.w	800931e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800912e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009132:	2b20      	cmp	r3, #32
 8009134:	dc46      	bgt.n	80091c4 <UART_SetConfig+0x648>
 8009136:	2b02      	cmp	r3, #2
 8009138:	f2c0 8082 	blt.w	8009240 <UART_SetConfig+0x6c4>
 800913c:	3b02      	subs	r3, #2
 800913e:	2b1e      	cmp	r3, #30
 8009140:	d87e      	bhi.n	8009240 <UART_SetConfig+0x6c4>
 8009142:	a201      	add	r2, pc, #4	@ (adr r2, 8009148 <UART_SetConfig+0x5cc>)
 8009144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009148:	080091cb 	.word	0x080091cb
 800914c:	08009241 	.word	0x08009241
 8009150:	080091d3 	.word	0x080091d3
 8009154:	08009241 	.word	0x08009241
 8009158:	08009241 	.word	0x08009241
 800915c:	08009241 	.word	0x08009241
 8009160:	080091e3 	.word	0x080091e3
 8009164:	08009241 	.word	0x08009241
 8009168:	08009241 	.word	0x08009241
 800916c:	08009241 	.word	0x08009241
 8009170:	08009241 	.word	0x08009241
 8009174:	08009241 	.word	0x08009241
 8009178:	08009241 	.word	0x08009241
 800917c:	08009241 	.word	0x08009241
 8009180:	080091f3 	.word	0x080091f3
 8009184:	08009241 	.word	0x08009241
 8009188:	08009241 	.word	0x08009241
 800918c:	08009241 	.word	0x08009241
 8009190:	08009241 	.word	0x08009241
 8009194:	08009241 	.word	0x08009241
 8009198:	08009241 	.word	0x08009241
 800919c:	08009241 	.word	0x08009241
 80091a0:	08009241 	.word	0x08009241
 80091a4:	08009241 	.word	0x08009241
 80091a8:	08009241 	.word	0x08009241
 80091ac:	08009241 	.word	0x08009241
 80091b0:	08009241 	.word	0x08009241
 80091b4:	08009241 	.word	0x08009241
 80091b8:	08009241 	.word	0x08009241
 80091bc:	08009241 	.word	0x08009241
 80091c0:	08009233 	.word	0x08009233
 80091c4:	2b40      	cmp	r3, #64	@ 0x40
 80091c6:	d037      	beq.n	8009238 <UART_SetConfig+0x6bc>
 80091c8:	e03a      	b.n	8009240 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80091ca:	f7fc ffd9 	bl	8006180 <HAL_RCCEx_GetD3PCLK1Freq>
 80091ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80091d0:	e03c      	b.n	800924c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091d6:	4618      	mov	r0, r3
 80091d8:	f7fc ffe8 	bl	80061ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80091dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091e0:	e034      	b.n	800924c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091e2:	f107 0318 	add.w	r3, r7, #24
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7fd f934 	bl	8006454 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80091ec:	69fb      	ldr	r3, [r7, #28]
 80091ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091f0:	e02c      	b.n	800924c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091f2:	4b09      	ldr	r3, [pc, #36]	@ (8009218 <UART_SetConfig+0x69c>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 0320 	and.w	r3, r3, #32
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d016      	beq.n	800922c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80091fe:	4b06      	ldr	r3, [pc, #24]	@ (8009218 <UART_SetConfig+0x69c>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	08db      	lsrs	r3, r3, #3
 8009204:	f003 0303 	and.w	r3, r3, #3
 8009208:	4a07      	ldr	r2, [pc, #28]	@ (8009228 <UART_SetConfig+0x6ac>)
 800920a:	fa22 f303 	lsr.w	r3, r2, r3
 800920e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009210:	e01c      	b.n	800924c <UART_SetConfig+0x6d0>
 8009212:	bf00      	nop
 8009214:	40011400 	.word	0x40011400
 8009218:	58024400 	.word	0x58024400
 800921c:	40007800 	.word	0x40007800
 8009220:	40007c00 	.word	0x40007c00
 8009224:	58000c00 	.word	0x58000c00
 8009228:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800922c:	4b9d      	ldr	r3, [pc, #628]	@ (80094a4 <UART_SetConfig+0x928>)
 800922e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009230:	e00c      	b.n	800924c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009232:	4b9d      	ldr	r3, [pc, #628]	@ (80094a8 <UART_SetConfig+0x92c>)
 8009234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009236:	e009      	b.n	800924c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009238:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800923c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800923e:	e005      	b.n	800924c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009240:	2300      	movs	r3, #0
 8009242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009244:	2301      	movs	r3, #1
 8009246:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800924a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800924c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800924e:	2b00      	cmp	r3, #0
 8009250:	f000 81de 	beq.w	8009610 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009258:	4a94      	ldr	r2, [pc, #592]	@ (80094ac <UART_SetConfig+0x930>)
 800925a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800925e:	461a      	mov	r2, r3
 8009260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009262:	fbb3 f3f2 	udiv	r3, r3, r2
 8009266:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	685a      	ldr	r2, [r3, #4]
 800926c:	4613      	mov	r3, r2
 800926e:	005b      	lsls	r3, r3, #1
 8009270:	4413      	add	r3, r2
 8009272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009274:	429a      	cmp	r2, r3
 8009276:	d305      	bcc.n	8009284 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800927e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009280:	429a      	cmp	r2, r3
 8009282:	d903      	bls.n	800928c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800928a:	e1c1      	b.n	8009610 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800928c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800928e:	2200      	movs	r2, #0
 8009290:	60bb      	str	r3, [r7, #8]
 8009292:	60fa      	str	r2, [r7, #12]
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009298:	4a84      	ldr	r2, [pc, #528]	@ (80094ac <UART_SetConfig+0x930>)
 800929a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800929e:	b29b      	uxth	r3, r3
 80092a0:	2200      	movs	r2, #0
 80092a2:	603b      	str	r3, [r7, #0]
 80092a4:	607a      	str	r2, [r7, #4]
 80092a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80092ae:	f7f7 fa2b 	bl	8000708 <__aeabi_uldivmod>
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	4610      	mov	r0, r2
 80092b8:	4619      	mov	r1, r3
 80092ba:	f04f 0200 	mov.w	r2, #0
 80092be:	f04f 0300 	mov.w	r3, #0
 80092c2:	020b      	lsls	r3, r1, #8
 80092c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80092c8:	0202      	lsls	r2, r0, #8
 80092ca:	6979      	ldr	r1, [r7, #20]
 80092cc:	6849      	ldr	r1, [r1, #4]
 80092ce:	0849      	lsrs	r1, r1, #1
 80092d0:	2000      	movs	r0, #0
 80092d2:	460c      	mov	r4, r1
 80092d4:	4605      	mov	r5, r0
 80092d6:	eb12 0804 	adds.w	r8, r2, r4
 80092da:	eb43 0905 	adc.w	r9, r3, r5
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	469a      	mov	sl, r3
 80092e6:	4693      	mov	fp, r2
 80092e8:	4652      	mov	r2, sl
 80092ea:	465b      	mov	r3, fp
 80092ec:	4640      	mov	r0, r8
 80092ee:	4649      	mov	r1, r9
 80092f0:	f7f7 fa0a 	bl	8000708 <__aeabi_uldivmod>
 80092f4:	4602      	mov	r2, r0
 80092f6:	460b      	mov	r3, r1
 80092f8:	4613      	mov	r3, r2
 80092fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80092fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009302:	d308      	bcc.n	8009316 <UART_SetConfig+0x79a>
 8009304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009306:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800930a:	d204      	bcs.n	8009316 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009312:	60da      	str	r2, [r3, #12]
 8009314:	e17c      	b.n	8009610 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800931c:	e178      	b.n	8009610 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	69db      	ldr	r3, [r3, #28]
 8009322:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009326:	f040 80c5 	bne.w	80094b4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800932a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800932e:	2b20      	cmp	r3, #32
 8009330:	dc48      	bgt.n	80093c4 <UART_SetConfig+0x848>
 8009332:	2b00      	cmp	r3, #0
 8009334:	db7b      	blt.n	800942e <UART_SetConfig+0x8b2>
 8009336:	2b20      	cmp	r3, #32
 8009338:	d879      	bhi.n	800942e <UART_SetConfig+0x8b2>
 800933a:	a201      	add	r2, pc, #4	@ (adr r2, 8009340 <UART_SetConfig+0x7c4>)
 800933c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009340:	080093cb 	.word	0x080093cb
 8009344:	080093d3 	.word	0x080093d3
 8009348:	0800942f 	.word	0x0800942f
 800934c:	0800942f 	.word	0x0800942f
 8009350:	080093db 	.word	0x080093db
 8009354:	0800942f 	.word	0x0800942f
 8009358:	0800942f 	.word	0x0800942f
 800935c:	0800942f 	.word	0x0800942f
 8009360:	080093eb 	.word	0x080093eb
 8009364:	0800942f 	.word	0x0800942f
 8009368:	0800942f 	.word	0x0800942f
 800936c:	0800942f 	.word	0x0800942f
 8009370:	0800942f 	.word	0x0800942f
 8009374:	0800942f 	.word	0x0800942f
 8009378:	0800942f 	.word	0x0800942f
 800937c:	0800942f 	.word	0x0800942f
 8009380:	080093fb 	.word	0x080093fb
 8009384:	0800942f 	.word	0x0800942f
 8009388:	0800942f 	.word	0x0800942f
 800938c:	0800942f 	.word	0x0800942f
 8009390:	0800942f 	.word	0x0800942f
 8009394:	0800942f 	.word	0x0800942f
 8009398:	0800942f 	.word	0x0800942f
 800939c:	0800942f 	.word	0x0800942f
 80093a0:	0800942f 	.word	0x0800942f
 80093a4:	0800942f 	.word	0x0800942f
 80093a8:	0800942f 	.word	0x0800942f
 80093ac:	0800942f 	.word	0x0800942f
 80093b0:	0800942f 	.word	0x0800942f
 80093b4:	0800942f 	.word	0x0800942f
 80093b8:	0800942f 	.word	0x0800942f
 80093bc:	0800942f 	.word	0x0800942f
 80093c0:	08009421 	.word	0x08009421
 80093c4:	2b40      	cmp	r3, #64	@ 0x40
 80093c6:	d02e      	beq.n	8009426 <UART_SetConfig+0x8aa>
 80093c8:	e031      	b.n	800942e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093ca:	f7fb fc61 	bl	8004c90 <HAL_RCC_GetPCLK1Freq>
 80093ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80093d0:	e033      	b.n	800943a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093d2:	f7fb fc73 	bl	8004cbc <HAL_RCC_GetPCLK2Freq>
 80093d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80093d8:	e02f      	b.n	800943a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80093de:	4618      	mov	r0, r3
 80093e0:	f7fc fee4 	bl	80061ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80093e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093e8:	e027      	b.n	800943a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093ea:	f107 0318 	add.w	r3, r7, #24
 80093ee:	4618      	mov	r0, r3
 80093f0:	f7fd f830 	bl	8006454 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093f8:	e01f      	b.n	800943a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093fa:	4b2d      	ldr	r3, [pc, #180]	@ (80094b0 <UART_SetConfig+0x934>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f003 0320 	and.w	r3, r3, #32
 8009402:	2b00      	cmp	r3, #0
 8009404:	d009      	beq.n	800941a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009406:	4b2a      	ldr	r3, [pc, #168]	@ (80094b0 <UART_SetConfig+0x934>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	08db      	lsrs	r3, r3, #3
 800940c:	f003 0303 	and.w	r3, r3, #3
 8009410:	4a24      	ldr	r2, [pc, #144]	@ (80094a4 <UART_SetConfig+0x928>)
 8009412:	fa22 f303 	lsr.w	r3, r2, r3
 8009416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009418:	e00f      	b.n	800943a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800941a:	4b22      	ldr	r3, [pc, #136]	@ (80094a4 <UART_SetConfig+0x928>)
 800941c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800941e:	e00c      	b.n	800943a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009420:	4b21      	ldr	r3, [pc, #132]	@ (80094a8 <UART_SetConfig+0x92c>)
 8009422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009424:	e009      	b.n	800943a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009426:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800942a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800942c:	e005      	b.n	800943a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800942e:	2300      	movs	r3, #0
 8009430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009438:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800943a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800943c:	2b00      	cmp	r3, #0
 800943e:	f000 80e7 	beq.w	8009610 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009446:	4a19      	ldr	r2, [pc, #100]	@ (80094ac <UART_SetConfig+0x930>)
 8009448:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800944c:	461a      	mov	r2, r3
 800944e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009450:	fbb3 f3f2 	udiv	r3, r3, r2
 8009454:	005a      	lsls	r2, r3, #1
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	085b      	lsrs	r3, r3, #1
 800945c:	441a      	add	r2, r3
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	fbb2 f3f3 	udiv	r3, r2, r3
 8009466:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800946a:	2b0f      	cmp	r3, #15
 800946c:	d916      	bls.n	800949c <UART_SetConfig+0x920>
 800946e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009474:	d212      	bcs.n	800949c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009478:	b29b      	uxth	r3, r3
 800947a:	f023 030f 	bic.w	r3, r3, #15
 800947e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009482:	085b      	lsrs	r3, r3, #1
 8009484:	b29b      	uxth	r3, r3
 8009486:	f003 0307 	and.w	r3, r3, #7
 800948a:	b29a      	uxth	r2, r3
 800948c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800948e:	4313      	orrs	r3, r2
 8009490:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009498:	60da      	str	r2, [r3, #12]
 800949a:	e0b9      	b.n	8009610 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800949c:	2301      	movs	r3, #1
 800949e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80094a2:	e0b5      	b.n	8009610 <UART_SetConfig+0xa94>
 80094a4:	03d09000 	.word	0x03d09000
 80094a8:	003d0900 	.word	0x003d0900
 80094ac:	08013440 	.word	0x08013440
 80094b0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80094b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80094b8:	2b20      	cmp	r3, #32
 80094ba:	dc49      	bgt.n	8009550 <UART_SetConfig+0x9d4>
 80094bc:	2b00      	cmp	r3, #0
 80094be:	db7c      	blt.n	80095ba <UART_SetConfig+0xa3e>
 80094c0:	2b20      	cmp	r3, #32
 80094c2:	d87a      	bhi.n	80095ba <UART_SetConfig+0xa3e>
 80094c4:	a201      	add	r2, pc, #4	@ (adr r2, 80094cc <UART_SetConfig+0x950>)
 80094c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ca:	bf00      	nop
 80094cc:	08009557 	.word	0x08009557
 80094d0:	0800955f 	.word	0x0800955f
 80094d4:	080095bb 	.word	0x080095bb
 80094d8:	080095bb 	.word	0x080095bb
 80094dc:	08009567 	.word	0x08009567
 80094e0:	080095bb 	.word	0x080095bb
 80094e4:	080095bb 	.word	0x080095bb
 80094e8:	080095bb 	.word	0x080095bb
 80094ec:	08009577 	.word	0x08009577
 80094f0:	080095bb 	.word	0x080095bb
 80094f4:	080095bb 	.word	0x080095bb
 80094f8:	080095bb 	.word	0x080095bb
 80094fc:	080095bb 	.word	0x080095bb
 8009500:	080095bb 	.word	0x080095bb
 8009504:	080095bb 	.word	0x080095bb
 8009508:	080095bb 	.word	0x080095bb
 800950c:	08009587 	.word	0x08009587
 8009510:	080095bb 	.word	0x080095bb
 8009514:	080095bb 	.word	0x080095bb
 8009518:	080095bb 	.word	0x080095bb
 800951c:	080095bb 	.word	0x080095bb
 8009520:	080095bb 	.word	0x080095bb
 8009524:	080095bb 	.word	0x080095bb
 8009528:	080095bb 	.word	0x080095bb
 800952c:	080095bb 	.word	0x080095bb
 8009530:	080095bb 	.word	0x080095bb
 8009534:	080095bb 	.word	0x080095bb
 8009538:	080095bb 	.word	0x080095bb
 800953c:	080095bb 	.word	0x080095bb
 8009540:	080095bb 	.word	0x080095bb
 8009544:	080095bb 	.word	0x080095bb
 8009548:	080095bb 	.word	0x080095bb
 800954c:	080095ad 	.word	0x080095ad
 8009550:	2b40      	cmp	r3, #64	@ 0x40
 8009552:	d02e      	beq.n	80095b2 <UART_SetConfig+0xa36>
 8009554:	e031      	b.n	80095ba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009556:	f7fb fb9b 	bl	8004c90 <HAL_RCC_GetPCLK1Freq>
 800955a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800955c:	e033      	b.n	80095c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800955e:	f7fb fbad 	bl	8004cbc <HAL_RCC_GetPCLK2Freq>
 8009562:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009564:	e02f      	b.n	80095c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009566:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800956a:	4618      	mov	r0, r3
 800956c:	f7fc fe1e 	bl	80061ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009574:	e027      	b.n	80095c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009576:	f107 0318 	add.w	r3, r7, #24
 800957a:	4618      	mov	r0, r3
 800957c:	f7fc ff6a 	bl	8006454 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009584:	e01f      	b.n	80095c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009586:	4b2d      	ldr	r3, [pc, #180]	@ (800963c <UART_SetConfig+0xac0>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f003 0320 	and.w	r3, r3, #32
 800958e:	2b00      	cmp	r3, #0
 8009590:	d009      	beq.n	80095a6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009592:	4b2a      	ldr	r3, [pc, #168]	@ (800963c <UART_SetConfig+0xac0>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	08db      	lsrs	r3, r3, #3
 8009598:	f003 0303 	and.w	r3, r3, #3
 800959c:	4a28      	ldr	r2, [pc, #160]	@ (8009640 <UART_SetConfig+0xac4>)
 800959e:	fa22 f303 	lsr.w	r3, r2, r3
 80095a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80095a4:	e00f      	b.n	80095c6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80095a6:	4b26      	ldr	r3, [pc, #152]	@ (8009640 <UART_SetConfig+0xac4>)
 80095a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095aa:	e00c      	b.n	80095c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80095ac:	4b25      	ldr	r3, [pc, #148]	@ (8009644 <UART_SetConfig+0xac8>)
 80095ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095b0:	e009      	b.n	80095c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095b8:	e005      	b.n	80095c6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80095ba:	2300      	movs	r3, #0
 80095bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80095be:	2301      	movs	r3, #1
 80095c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80095c4:	bf00      	nop
    }

    if (pclk != 0U)
 80095c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d021      	beq.n	8009610 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d0:	4a1d      	ldr	r2, [pc, #116]	@ (8009648 <UART_SetConfig+0xacc>)
 80095d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095d6:	461a      	mov	r2, r3
 80095d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095da:	fbb3 f2f2 	udiv	r2, r3, r2
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	085b      	lsrs	r3, r3, #1
 80095e4:	441a      	add	r2, r3
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	685b      	ldr	r3, [r3, #4]
 80095ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80095ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f2:	2b0f      	cmp	r3, #15
 80095f4:	d909      	bls.n	800960a <UART_SetConfig+0xa8e>
 80095f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095fc:	d205      	bcs.n	800960a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80095fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009600:	b29a      	uxth	r2, r3
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60da      	str	r2, [r3, #12]
 8009608:	e002      	b.n	8009610 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800960a:	2301      	movs	r3, #1
 800960c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	2201      	movs	r2, #1
 8009614:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	2201      	movs	r2, #1
 800961c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	2200      	movs	r2, #0
 8009624:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	2200      	movs	r2, #0
 800962a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800962c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009630:	4618      	mov	r0, r3
 8009632:	3748      	adds	r7, #72	@ 0x48
 8009634:	46bd      	mov	sp, r7
 8009636:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800963a:	bf00      	nop
 800963c:	58024400 	.word	0x58024400
 8009640:	03d09000 	.word	0x03d09000
 8009644:	003d0900 	.word	0x003d0900
 8009648:	08013440 	.word	0x08013440

0800964c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009658:	f003 0308 	and.w	r3, r3, #8
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00a      	beq.n	8009676 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	430a      	orrs	r2, r1
 8009674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800967a:	f003 0301 	and.w	r3, r3, #1
 800967e:	2b00      	cmp	r3, #0
 8009680:	d00a      	beq.n	8009698 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	430a      	orrs	r2, r1
 8009696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800969c:	f003 0302 	and.w	r3, r3, #2
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d00a      	beq.n	80096ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	430a      	orrs	r2, r1
 80096b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096be:	f003 0304 	and.w	r3, r3, #4
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d00a      	beq.n	80096dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	430a      	orrs	r2, r1
 80096da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096e0:	f003 0310 	and.w	r3, r3, #16
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d00a      	beq.n	80096fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	430a      	orrs	r2, r1
 80096fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009702:	f003 0320 	and.w	r3, r3, #32
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00a      	beq.n	8009720 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	430a      	orrs	r2, r1
 800971e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009728:	2b00      	cmp	r3, #0
 800972a:	d01a      	beq.n	8009762 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	430a      	orrs	r2, r1
 8009740:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800974a:	d10a      	bne.n	8009762 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	430a      	orrs	r2, r1
 8009760:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00a      	beq.n	8009784 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	430a      	orrs	r2, r1
 8009782:	605a      	str	r2, [r3, #4]
  }
}
 8009784:	bf00      	nop
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b098      	sub	sp, #96	@ 0x60
 8009794:	af02      	add	r7, sp, #8
 8009796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097a0:	f7f9 f9e4 	bl	8002b6c <HAL_GetTick>
 80097a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f003 0308 	and.w	r3, r3, #8
 80097b0:	2b08      	cmp	r3, #8
 80097b2:	d12f      	bne.n	8009814 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097bc:	2200      	movs	r2, #0
 80097be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f88e 	bl	80098e4 <UART_WaitOnFlagUntilTimeout>
 80097c8:	4603      	mov	r3, r0
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d022      	beq.n	8009814 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d6:	e853 3f00 	ldrex	r3, [r3]
 80097da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	461a      	mov	r2, r3
 80097ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80097ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80097ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097f4:	e841 2300 	strex	r3, r2, [r1]
 80097f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d1e6      	bne.n	80097ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2220      	movs	r2, #32
 8009804:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009810:	2303      	movs	r3, #3
 8009812:	e063      	b.n	80098dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f003 0304 	and.w	r3, r3, #4
 800981e:	2b04      	cmp	r3, #4
 8009820:	d149      	bne.n	80098b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009822:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009826:	9300      	str	r3, [sp, #0]
 8009828:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800982a:	2200      	movs	r2, #0
 800982c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 f857 	bl	80098e4 <UART_WaitOnFlagUntilTimeout>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d03c      	beq.n	80098b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009844:	e853 3f00 	ldrex	r3, [r3]
 8009848:	623b      	str	r3, [r7, #32]
   return(result);
 800984a:	6a3b      	ldr	r3, [r7, #32]
 800984c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009850:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	461a      	mov	r2, r3
 8009858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800985a:	633b      	str	r3, [r7, #48]	@ 0x30
 800985c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800985e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009862:	e841 2300 	strex	r3, r2, [r1]
 8009866:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986a:	2b00      	cmp	r3, #0
 800986c:	d1e6      	bne.n	800983c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	3308      	adds	r3, #8
 8009874:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	e853 3f00 	ldrex	r3, [r3]
 800987c:	60fb      	str	r3, [r7, #12]
   return(result);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f023 0301 	bic.w	r3, r3, #1
 8009884:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	3308      	adds	r3, #8
 800988c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800988e:	61fa      	str	r2, [r7, #28]
 8009890:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009892:	69b9      	ldr	r1, [r7, #24]
 8009894:	69fa      	ldr	r2, [r7, #28]
 8009896:	e841 2300 	strex	r3, r2, [r1]
 800989a:	617b      	str	r3, [r7, #20]
   return(result);
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d1e5      	bne.n	800986e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2220      	movs	r2, #32
 80098a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2200      	movs	r2, #0
 80098ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098b2:	2303      	movs	r3, #3
 80098b4:	e012      	b.n	80098dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2220      	movs	r2, #32
 80098ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2220      	movs	r2, #32
 80098c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2200      	movs	r2, #0
 80098d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80098da:	2300      	movs	r3, #0
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3758      	adds	r7, #88	@ 0x58
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	60b9      	str	r1, [r7, #8]
 80098ee:	603b      	str	r3, [r7, #0]
 80098f0:	4613      	mov	r3, r2
 80098f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098f4:	e04f      	b.n	8009996 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fc:	d04b      	beq.n	8009996 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098fe:	f7f9 f935 	bl	8002b6c <HAL_GetTick>
 8009902:	4602      	mov	r2, r0
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	1ad3      	subs	r3, r2, r3
 8009908:	69ba      	ldr	r2, [r7, #24]
 800990a:	429a      	cmp	r2, r3
 800990c:	d302      	bcc.n	8009914 <UART_WaitOnFlagUntilTimeout+0x30>
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d101      	bne.n	8009918 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009914:	2303      	movs	r3, #3
 8009916:	e04e      	b.n	80099b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f003 0304 	and.w	r3, r3, #4
 8009922:	2b00      	cmp	r3, #0
 8009924:	d037      	beq.n	8009996 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	2b80      	cmp	r3, #128	@ 0x80
 800992a:	d034      	beq.n	8009996 <UART_WaitOnFlagUntilTimeout+0xb2>
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	2b40      	cmp	r3, #64	@ 0x40
 8009930:	d031      	beq.n	8009996 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	69db      	ldr	r3, [r3, #28]
 8009938:	f003 0308 	and.w	r3, r3, #8
 800993c:	2b08      	cmp	r3, #8
 800993e:	d110      	bne.n	8009962 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2208      	movs	r2, #8
 8009946:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009948:	68f8      	ldr	r0, [r7, #12]
 800994a:	f000 f95b 	bl	8009c04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2208      	movs	r2, #8
 8009952:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2200      	movs	r2, #0
 800995a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800995e:	2301      	movs	r3, #1
 8009960:	e029      	b.n	80099b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	69db      	ldr	r3, [r3, #28]
 8009968:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800996c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009970:	d111      	bne.n	8009996 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800997a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800997c:	68f8      	ldr	r0, [r7, #12]
 800997e:	f000 f941 	bl	8009c04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2220      	movs	r2, #32
 8009986:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2200      	movs	r2, #0
 800998e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009992:	2303      	movs	r3, #3
 8009994:	e00f      	b.n	80099b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	69da      	ldr	r2, [r3, #28]
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	4013      	ands	r3, r2
 80099a0:	68ba      	ldr	r2, [r7, #8]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	bf0c      	ite	eq
 80099a6:	2301      	moveq	r3, #1
 80099a8:	2300      	movne	r3, #0
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	461a      	mov	r2, r3
 80099ae:	79fb      	ldrb	r3, [r7, #7]
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d0a0      	beq.n	80098f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80099b4:	2300      	movs	r3, #0
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}
	...

080099c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b0a3      	sub	sp, #140	@ 0x8c
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	4613      	mov	r3, r2
 80099cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	68ba      	ldr	r2, [r7, #8]
 80099d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	88fa      	ldrh	r2, [r7, #6]
 80099d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	88fa      	ldrh	r2, [r7, #6]
 80099e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2200      	movs	r2, #0
 80099e8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	689b      	ldr	r3, [r3, #8]
 80099ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099f2:	d10e      	bne.n	8009a12 <UART_Start_Receive_IT+0x52>
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	691b      	ldr	r3, [r3, #16]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d105      	bne.n	8009a08 <UART_Start_Receive_IT+0x48>
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009a02:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a06:	e02d      	b.n	8009a64 <UART_Start_Receive_IT+0xa4>
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	22ff      	movs	r2, #255	@ 0xff
 8009a0c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a10:	e028      	b.n	8009a64 <UART_Start_Receive_IT+0xa4>
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	689b      	ldr	r3, [r3, #8]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d10d      	bne.n	8009a36 <UART_Start_Receive_IT+0x76>
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	691b      	ldr	r3, [r3, #16]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d104      	bne.n	8009a2c <UART_Start_Receive_IT+0x6c>
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	22ff      	movs	r2, #255	@ 0xff
 8009a26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a2a:	e01b      	b.n	8009a64 <UART_Start_Receive_IT+0xa4>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	227f      	movs	r2, #127	@ 0x7f
 8009a30:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a34:	e016      	b.n	8009a64 <UART_Start_Receive_IT+0xa4>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	689b      	ldr	r3, [r3, #8]
 8009a3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a3e:	d10d      	bne.n	8009a5c <UART_Start_Receive_IT+0x9c>
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	691b      	ldr	r3, [r3, #16]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d104      	bne.n	8009a52 <UART_Start_Receive_IT+0x92>
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	227f      	movs	r2, #127	@ 0x7f
 8009a4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a50:	e008      	b.n	8009a64 <UART_Start_Receive_IT+0xa4>
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	223f      	movs	r2, #63	@ 0x3f
 8009a56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a5a:	e003      	b.n	8009a64 <UART_Start_Receive_IT+0xa4>
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2200      	movs	r2, #0
 8009a68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2222      	movs	r2, #34	@ 0x22
 8009a70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	3308      	adds	r3, #8
 8009a7a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a7e:	e853 3f00 	ldrex	r3, [r3]
 8009a82:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009a84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a86:	f043 0301 	orr.w	r3, r3, #1
 8009a8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	3308      	adds	r3, #8
 8009a94:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009a98:	673a      	str	r2, [r7, #112]	@ 0x70
 8009a9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a9c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009a9e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009aa0:	e841 2300 	strex	r3, r2, [r1]
 8009aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009aa6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1e3      	bne.n	8009a74 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ab0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ab4:	d14f      	bne.n	8009b56 <UART_Start_Receive_IT+0x196>
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009abc:	88fa      	ldrh	r2, [r7, #6]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d349      	bcc.n	8009b56 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aca:	d107      	bne.n	8009adc <UART_Start_Receive_IT+0x11c>
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d103      	bne.n	8009adc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	4a47      	ldr	r2, [pc, #284]	@ (8009bf4 <UART_Start_Receive_IT+0x234>)
 8009ad8:	675a      	str	r2, [r3, #116]	@ 0x74
 8009ada:	e002      	b.n	8009ae2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	4a46      	ldr	r2, [pc, #280]	@ (8009bf8 <UART_Start_Receive_IT+0x238>)
 8009ae0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	691b      	ldr	r3, [r3, #16]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d01a      	beq.n	8009b20 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009af2:	e853 3f00 	ldrex	r3, [r3]
 8009af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009af8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009afa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009afe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	461a      	mov	r2, r3
 8009b08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b0e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b10:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009b12:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009b14:	e841 2300 	strex	r3, r2, [r1]
 8009b18:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009b1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1e4      	bne.n	8009aea <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	3308      	adds	r3, #8
 8009b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b2a:	e853 3f00 	ldrex	r3, [r3]
 8009b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	3308      	adds	r3, #8
 8009b3e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009b40:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009b42:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b44:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b48:	e841 2300 	strex	r3, r2, [r1]
 8009b4c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009b4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1e5      	bne.n	8009b20 <UART_Start_Receive_IT+0x160>
 8009b54:	e046      	b.n	8009be4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	689b      	ldr	r3, [r3, #8]
 8009b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b5e:	d107      	bne.n	8009b70 <UART_Start_Receive_IT+0x1b0>
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	691b      	ldr	r3, [r3, #16]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d103      	bne.n	8009b70 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	4a24      	ldr	r2, [pc, #144]	@ (8009bfc <UART_Start_Receive_IT+0x23c>)
 8009b6c:	675a      	str	r2, [r3, #116]	@ 0x74
 8009b6e:	e002      	b.n	8009b76 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	4a23      	ldr	r2, [pc, #140]	@ (8009c00 <UART_Start_Receive_IT+0x240>)
 8009b74:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	691b      	ldr	r3, [r3, #16]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d019      	beq.n	8009bb2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b86:	e853 3f00 	ldrex	r3, [r3]
 8009b8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009b92:	677b      	str	r3, [r7, #116]	@ 0x74
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	461a      	mov	r2, r3
 8009b9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b9e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009ba2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ba4:	e841 2300 	strex	r3, r2, [r1]
 8009ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d1e6      	bne.n	8009b7e <UART_Start_Receive_IT+0x1be>
 8009bb0:	e018      	b.n	8009be4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	e853 3f00 	ldrex	r3, [r3]
 8009bbe:	613b      	str	r3, [r7, #16]
   return(result);
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	f043 0320 	orr.w	r3, r3, #32
 8009bc6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	461a      	mov	r2, r3
 8009bce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009bd0:	623b      	str	r3, [r7, #32]
 8009bd2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd4:	69f9      	ldr	r1, [r7, #28]
 8009bd6:	6a3a      	ldr	r2, [r7, #32]
 8009bd8:	e841 2300 	strex	r3, r2, [r1]
 8009bdc:	61bb      	str	r3, [r7, #24]
   return(result);
 8009bde:	69bb      	ldr	r3, [r7, #24]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d1e6      	bne.n	8009bb2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009be4:	2300      	movs	r3, #0
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	378c      	adds	r7, #140	@ 0x8c
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	0800a789 	.word	0x0800a789
 8009bf8:	0800a419 	.word	0x0800a419
 8009bfc:	0800a259 	.word	0x0800a259
 8009c00:	0800a099 	.word	0x0800a099

08009c04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b095      	sub	sp, #84	@ 0x54
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c14:	e853 3f00 	ldrex	r3, [r3]
 8009c18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c32:	e841 2300 	strex	r3, r2, [r1]
 8009c36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d1e6      	bne.n	8009c0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	3308      	adds	r3, #8
 8009c44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c46:	6a3b      	ldr	r3, [r7, #32]
 8009c48:	e853 3f00 	ldrex	r3, [r3]
 8009c4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c4e:	69fa      	ldr	r2, [r7, #28]
 8009c50:	4b1e      	ldr	r3, [pc, #120]	@ (8009ccc <UART_EndRxTransfer+0xc8>)
 8009c52:	4013      	ands	r3, r2
 8009c54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	3308      	adds	r3, #8
 8009c5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c66:	e841 2300 	strex	r3, r2, [r1]
 8009c6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1e5      	bne.n	8009c3e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c76:	2b01      	cmp	r3, #1
 8009c78:	d118      	bne.n	8009cac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	e853 3f00 	ldrex	r3, [r3]
 8009c86:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	f023 0310 	bic.w	r3, r3, #16
 8009c8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	461a      	mov	r2, r3
 8009c96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c98:	61bb      	str	r3, [r7, #24]
 8009c9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9c:	6979      	ldr	r1, [r7, #20]
 8009c9e:	69ba      	ldr	r2, [r7, #24]
 8009ca0:	e841 2300 	strex	r3, r2, [r1]
 8009ca4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d1e6      	bne.n	8009c7a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2220      	movs	r2, #32
 8009cb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009cc0:	bf00      	nop
 8009cc2:	3754      	adds	r7, #84	@ 0x54
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr
 8009ccc:	effffffe 	.word	0xeffffffe

08009cd0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b084      	sub	sp, #16
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cdc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009cec:	68f8      	ldr	r0, [r7, #12]
 8009cee:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cf0:	bf00      	nop
 8009cf2:	3710      	adds	r7, #16
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b08f      	sub	sp, #60	@ 0x3c
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d06:	2b21      	cmp	r3, #33	@ 0x21
 8009d08:	d14c      	bne.n	8009da4 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d132      	bne.n	8009d7c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d1c:	6a3b      	ldr	r3, [r7, #32]
 8009d1e:	e853 3f00 	ldrex	r3, [r3]
 8009d22:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d24:	69fb      	ldr	r3, [r7, #28]
 8009d26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	461a      	mov	r2, r3
 8009d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d36:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d3c:	e841 2300 	strex	r3, r2, [r1]
 8009d40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d1e6      	bne.n	8009d16 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	e853 3f00 	ldrex	r3, [r3]
 8009d54:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	461a      	mov	r2, r3
 8009d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d66:	61bb      	str	r3, [r7, #24]
 8009d68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d6a:	6979      	ldr	r1, [r7, #20]
 8009d6c:	69ba      	ldr	r2, [r7, #24]
 8009d6e:	e841 2300 	strex	r3, r2, [r1]
 8009d72:	613b      	str	r3, [r7, #16]
   return(result);
 8009d74:	693b      	ldr	r3, [r7, #16]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d1e6      	bne.n	8009d48 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009d7a:	e013      	b.n	8009da4 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d80:	781a      	ldrb	r2, [r3, #0]
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d8c:	1c5a      	adds	r2, r3, #1
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009d98:	b29b      	uxth	r3, r3
 8009d9a:	3b01      	subs	r3, #1
 8009d9c:	b29a      	uxth	r2, r3
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009da4:	bf00      	nop
 8009da6:	373c      	adds	r7, #60	@ 0x3c
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr

08009db0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b091      	sub	sp, #68	@ 0x44
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dbe:	2b21      	cmp	r3, #33	@ 0x21
 8009dc0:	d151      	bne.n	8009e66 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009dc8:	b29b      	uxth	r3, r3
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d132      	bne.n	8009e34 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd6:	e853 3f00 	ldrex	r3, [r3]
 8009dda:	623b      	str	r3, [r7, #32]
   return(result);
 8009ddc:	6a3b      	ldr	r3, [r7, #32]
 8009dde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009de2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	461a      	mov	r2, r3
 8009dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dec:	633b      	str	r3, [r7, #48]	@ 0x30
 8009dee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009df2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009df4:	e841 2300 	strex	r3, r2, [r1]
 8009df8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d1e6      	bne.n	8009dce <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	e853 3f00 	ldrex	r3, [r3]
 8009e0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e1e:	61fb      	str	r3, [r7, #28]
 8009e20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e22:	69b9      	ldr	r1, [r7, #24]
 8009e24:	69fa      	ldr	r2, [r7, #28]
 8009e26:	e841 2300 	strex	r3, r2, [r1]
 8009e2a:	617b      	str	r3, [r7, #20]
   return(result);
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d1e6      	bne.n	8009e00 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009e32:	e018      	b.n	8009e66 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e3c:	881b      	ldrh	r3, [r3, #0]
 8009e3e:	461a      	mov	r2, r3
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e48:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e4e:	1c9a      	adds	r2, r3, #2
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	b29a      	uxth	r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009e66:	bf00      	nop
 8009e68:	3744      	adds	r7, #68	@ 0x44
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr

08009e72 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009e72:	b480      	push	{r7}
 8009e74:	b091      	sub	sp, #68	@ 0x44
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e80:	2b21      	cmp	r3, #33	@ 0x21
 8009e82:	d160      	bne.n	8009f46 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009e8a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009e8c:	e057      	b.n	8009f3e <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d133      	bne.n	8009f02 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3308      	adds	r3, #8
 8009ea0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea4:	e853 3f00 	ldrex	r3, [r3]
 8009ea8:	623b      	str	r3, [r7, #32]
   return(result);
 8009eaa:	6a3b      	ldr	r3, [r7, #32]
 8009eac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3308      	adds	r3, #8
 8009eb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009eba:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ebe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ec0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ec2:	e841 2300 	strex	r3, r2, [r1]
 8009ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d1e5      	bne.n	8009e9a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	e853 3f00 	ldrex	r3, [r3]
 8009eda:	60fb      	str	r3, [r7, #12]
   return(result);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	461a      	mov	r2, r3
 8009eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eec:	61fb      	str	r3, [r7, #28]
 8009eee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef0:	69b9      	ldr	r1, [r7, #24]
 8009ef2:	69fa      	ldr	r2, [r7, #28]
 8009ef4:	e841 2300 	strex	r3, r2, [r1]
 8009ef8:	617b      	str	r3, [r7, #20]
   return(result);
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d1e6      	bne.n	8009ece <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8009f00:	e021      	b.n	8009f46 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	69db      	ldr	r3, [r3, #28]
 8009f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d013      	beq.n	8009f38 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f14:	781a      	ldrb	r2, [r3, #0]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f20:	1c5a      	adds	r2, r3, #1
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	b29a      	uxth	r2, r3
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009f38:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009f3a:	3b01      	subs	r3, #1
 8009f3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009f3e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d1a4      	bne.n	8009e8e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8009f44:	e7ff      	b.n	8009f46 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8009f46:	bf00      	nop
 8009f48:	3744      	adds	r7, #68	@ 0x44
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr

08009f52 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f52:	b480      	push	{r7}
 8009f54:	b091      	sub	sp, #68	@ 0x44
 8009f56:	af00      	add	r7, sp, #0
 8009f58:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f60:	2b21      	cmp	r3, #33	@ 0x21
 8009f62:	d165      	bne.n	800a030 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009f6a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009f6c:	e05c      	b.n	800a028 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d133      	bne.n	8009fe2 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	3308      	adds	r3, #8
 8009f80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f82:	6a3b      	ldr	r3, [r7, #32]
 8009f84:	e853 3f00 	ldrex	r3, [r3]
 8009f88:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009f90:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	3308      	adds	r3, #8
 8009f98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fa2:	e841 2300 	strex	r3, r2, [r1]
 8009fa6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d1e5      	bne.n	8009f7a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	e853 3f00 	ldrex	r3, [r3]
 8009fba:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	461a      	mov	r2, r3
 8009fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fcc:	61bb      	str	r3, [r7, #24]
 8009fce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd0:	6979      	ldr	r1, [r7, #20]
 8009fd2:	69ba      	ldr	r2, [r7, #24]
 8009fd4:	e841 2300 	strex	r3, r2, [r1]
 8009fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d1e6      	bne.n	8009fae <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8009fe0:	e026      	b.n	800a030 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	69db      	ldr	r3, [r3, #28]
 8009fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d018      	beq.n	800a022 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ff8:	881b      	ldrh	r3, [r3, #0]
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a004:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a00a:	1c9a      	adds	r2, r3, #2
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a016:	b29b      	uxth	r3, r3
 800a018:	3b01      	subs	r3, #1
 800a01a:	b29a      	uxth	r2, r3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a022:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a024:	3b01      	subs	r3, #1
 800a026:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a028:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d19f      	bne.n	8009f6e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a02e:	e7ff      	b.n	800a030 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a030:	bf00      	nop
 800a032:	3744      	adds	r7, #68	@ 0x44
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr

0800a03c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b088      	sub	sp, #32
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	e853 3f00 	ldrex	r3, [r3]
 800a050:	60bb      	str	r3, [r7, #8]
   return(result);
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a058:	61fb      	str	r3, [r7, #28]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	461a      	mov	r2, r3
 800a060:	69fb      	ldr	r3, [r7, #28]
 800a062:	61bb      	str	r3, [r7, #24]
 800a064:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a066:	6979      	ldr	r1, [r7, #20]
 800a068:	69ba      	ldr	r2, [r7, #24]
 800a06a:	e841 2300 	strex	r3, r2, [r1]
 800a06e:	613b      	str	r3, [r7, #16]
   return(result);
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1e6      	bne.n	800a044 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2220      	movs	r2, #32
 800a07a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a08e:	bf00      	nop
 800a090:	3720      	adds	r7, #32
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
	...

0800a098 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b09c      	sub	sp, #112	@ 0x70
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a0a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0b0:	2b22      	cmp	r3, #34	@ 0x22
 800a0b2:	f040 80c2 	bne.w	800a23a <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a0c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a0c4:	b2d9      	uxtb	r1, r3
 800a0c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a0ca:	b2da      	uxtb	r2, r3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0d0:	400a      	ands	r2, r1
 800a0d2:	b2d2      	uxtb	r2, r2
 800a0d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0da:	1c5a      	adds	r2, r3, #1
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a0e6:	b29b      	uxth	r3, r3
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	b29a      	uxth	r2, r3
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f040 80a5 	bne.w	800a24a <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a108:	e853 3f00 	ldrex	r3, [r3]
 800a10c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a10e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a110:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a114:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	461a      	mov	r2, r3
 800a11c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a11e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a120:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a122:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a124:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a126:	e841 2300 	strex	r3, r2, [r1]
 800a12a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a12c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d1e6      	bne.n	800a100 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	3308      	adds	r3, #8
 800a138:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a13a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a13c:	e853 3f00 	ldrex	r3, [r3]
 800a140:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a144:	f023 0301 	bic.w	r3, r3, #1
 800a148:	667b      	str	r3, [r7, #100]	@ 0x64
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	3308      	adds	r3, #8
 800a150:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a152:	647a      	str	r2, [r7, #68]	@ 0x44
 800a154:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a156:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a158:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a15a:	e841 2300 	strex	r3, r2, [r1]
 800a15e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a162:	2b00      	cmp	r3, #0
 800a164:	d1e5      	bne.n	800a132 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2220      	movs	r2, #32
 800a16a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a35      	ldr	r2, [pc, #212]	@ (800a254 <UART_RxISR_8BIT+0x1bc>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d01f      	beq.n	800a1c4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d018      	beq.n	800a1c4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19a:	e853 3f00 	ldrex	r3, [r3]
 800a19e:	623b      	str	r3, [r7, #32]
   return(result);
 800a1a0:	6a3b      	ldr	r3, [r7, #32]
 800a1a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a1a6:	663b      	str	r3, [r7, #96]	@ 0x60
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1b8:	e841 2300 	strex	r3, r2, [r1]
 800a1bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d1e6      	bne.n	800a192 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d130      	bne.n	800a22e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	e853 3f00 	ldrex	r3, [r3]
 800a1de:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f023 0310 	bic.w	r3, r3, #16
 800a1e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a1f0:	61fb      	str	r3, [r7, #28]
 800a1f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f4:	69b9      	ldr	r1, [r7, #24]
 800a1f6:	69fa      	ldr	r2, [r7, #28]
 800a1f8:	e841 2300 	strex	r3, r2, [r1]
 800a1fc:	617b      	str	r3, [r7, #20]
   return(result);
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d1e6      	bne.n	800a1d2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	69db      	ldr	r3, [r3, #28]
 800a20a:	f003 0310 	and.w	r3, r3, #16
 800a20e:	2b10      	cmp	r3, #16
 800a210:	d103      	bne.n	800a21a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2210      	movs	r2, #16
 800a218:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a226:	4611      	mov	r1, r2
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a22c:	e00d      	b.n	800a24a <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	4798      	blx	r3
}
 800a238:	e007      	b.n	800a24a <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	699a      	ldr	r2, [r3, #24]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f042 0208 	orr.w	r2, r2, #8
 800a248:	619a      	str	r2, [r3, #24]
}
 800a24a:	bf00      	nop
 800a24c:	3770      	adds	r7, #112	@ 0x70
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	58000c00 	.word	0x58000c00

0800a258 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b09c      	sub	sp, #112	@ 0x70
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a266:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a270:	2b22      	cmp	r3, #34	@ 0x22
 800a272:	f040 80c2 	bne.w	800a3fa <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a27c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a284:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a286:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a28a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a28e:	4013      	ands	r3, r2
 800a290:	b29a      	uxth	r2, r3
 800a292:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a294:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a29a:	1c9a      	adds	r2, r3, #2
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	3b01      	subs	r3, #1
 800a2aa:	b29a      	uxth	r2, r3
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f040 80a5 	bne.w	800a40a <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2c8:	e853 3f00 	ldrex	r3, [r3]
 800a2cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a2ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a2d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2d4:	667b      	str	r3, [r7, #100]	@ 0x64
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	461a      	mov	r2, r3
 800a2dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a2de:	657b      	str	r3, [r7, #84]	@ 0x54
 800a2e0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a2e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a2e6:	e841 2300 	strex	r3, r2, [r1]
 800a2ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a2ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1e6      	bne.n	800a2c0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	3308      	adds	r3, #8
 800a2f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2fc:	e853 3f00 	ldrex	r3, [r3]
 800a300:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a304:	f023 0301 	bic.w	r3, r3, #1
 800a308:	663b      	str	r3, [r7, #96]	@ 0x60
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	3308      	adds	r3, #8
 800a310:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a312:	643a      	str	r2, [r7, #64]	@ 0x40
 800a314:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a316:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a318:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a31a:	e841 2300 	strex	r3, r2, [r1]
 800a31e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a322:	2b00      	cmp	r3, #0
 800a324:	d1e5      	bne.n	800a2f2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2220      	movs	r2, #32
 800a32a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2200      	movs	r2, #0
 800a332:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4a35      	ldr	r2, [pc, #212]	@ (800a414 <UART_RxISR_16BIT+0x1bc>)
 800a340:	4293      	cmp	r3, r2
 800a342:	d01f      	beq.n	800a384 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	685b      	ldr	r3, [r3, #4]
 800a34a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d018      	beq.n	800a384 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a358:	6a3b      	ldr	r3, [r7, #32]
 800a35a:	e853 3f00 	ldrex	r3, [r3]
 800a35e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a366:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	461a      	mov	r2, r3
 800a36e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a370:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a372:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a374:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a376:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a378:	e841 2300 	strex	r3, r2, [r1]
 800a37c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a380:	2b00      	cmp	r3, #0
 800a382:	d1e6      	bne.n	800a352 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d130      	bne.n	800a3ee <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2200      	movs	r2, #0
 800a390:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	e853 3f00 	ldrex	r3, [r3]
 800a39e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	f023 0310 	bic.w	r3, r3, #16
 800a3a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a3b0:	61bb      	str	r3, [r7, #24]
 800a3b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b4:	6979      	ldr	r1, [r7, #20]
 800a3b6:	69ba      	ldr	r2, [r7, #24]
 800a3b8:	e841 2300 	strex	r3, r2, [r1]
 800a3bc:	613b      	str	r3, [r7, #16]
   return(result);
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d1e6      	bne.n	800a392 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	69db      	ldr	r3, [r3, #28]
 800a3ca:	f003 0310 	and.w	r3, r3, #16
 800a3ce:	2b10      	cmp	r3, #16
 800a3d0:	d103      	bne.n	800a3da <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	2210      	movs	r2, #16
 800a3d8:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a3e6:	4611      	mov	r1, r2
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a3ec:	e00d      	b.n	800a40a <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	4798      	blx	r3
}
 800a3f8:	e007      	b.n	800a40a <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	699a      	ldr	r2, [r3, #24]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f042 0208 	orr.w	r2, r2, #8
 800a408:	619a      	str	r2, [r3, #24]
}
 800a40a:	bf00      	nop
 800a40c:	3770      	adds	r7, #112	@ 0x70
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
 800a412:	bf00      	nop
 800a414:	58000c00 	.word	0x58000c00

0800a418 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b0ac      	sub	sp, #176	@ 0xb0
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a426:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	69db      	ldr	r3, [r3, #28]
 800a430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a44e:	2b22      	cmp	r3, #34	@ 0x22
 800a450:	f040 8187 	bne.w	800a762 <UART_RxISR_8BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a45a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a45e:	e12a      	b.n	800a6b6 <UART_RxISR_8BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a466:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a46a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a46e:	b2d9      	uxtb	r1, r3
 800a470:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a474:	b2da      	uxtb	r2, r3
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a47a:	400a      	ands	r2, r1
 800a47c:	b2d2      	uxtb	r2, r2
 800a47e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a484:	1c5a      	adds	r2, r3, #1
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a490:	b29b      	uxth	r3, r3
 800a492:	3b01      	subs	r3, #1
 800a494:	b29a      	uxth	r2, r3
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a4a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4aa:	f003 0307 	and.w	r3, r3, #7
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d055      	beq.n	800a55e <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a4b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4b6:	f003 0301 	and.w	r3, r3, #1
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d011      	beq.n	800a4e2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800a4be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a4c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d00b      	beq.n	800a4e2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4d8:	f043 0201 	orr.w	r2, r3, #1
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4e6:	f003 0302 	and.w	r3, r3, #2
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d011      	beq.n	800a512 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a4ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a4f2:	f003 0301 	and.w	r3, r3, #1
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00b      	beq.n	800a512 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2202      	movs	r2, #2
 800a500:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a508:	f043 0204 	orr.w	r2, r3, #4
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a516:	f003 0304 	and.w	r3, r3, #4
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d011      	beq.n	800a542 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a51e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a522:	f003 0301 	and.w	r3, r3, #1
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00b      	beq.n	800a542 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2204      	movs	r2, #4
 800a530:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a538:	f043 0202 	orr.w	r2, r3, #2
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d008      	beq.n	800a55e <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a564:	b29b      	uxth	r3, r3
 800a566:	2b00      	cmp	r3, #0
 800a568:	f040 80a5 	bne.w	800a6b6 <UART_RxISR_8BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a572:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a574:	e853 3f00 	ldrex	r3, [r3]
 800a578:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a57a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a57c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a580:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	461a      	mov	r2, r3
 800a58a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a58e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a590:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a592:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a594:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a596:	e841 2300 	strex	r3, r2, [r1]
 800a59a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a59c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d1e4      	bne.n	800a56c <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	3308      	adds	r3, #8
 800a5a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a5ac:	e853 3f00 	ldrex	r3, [r3]
 800a5b0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a5b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a5b4:	4b71      	ldr	r3, [pc, #452]	@ (800a77c <UART_RxISR_8BIT_FIFOEN+0x364>)
 800a5b6:	4013      	ands	r3, r2
 800a5b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	3308      	adds	r3, #8
 800a5c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a5c6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a5c8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ca:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a5cc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a5ce:	e841 2300 	strex	r3, r2, [r1]
 800a5d2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a5d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d1e3      	bne.n	800a5a2 <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2220      	movs	r2, #32
 800a5de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a63      	ldr	r2, [pc, #396]	@ (800a780 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d021      	beq.n	800a63c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	685b      	ldr	r3, [r3, #4]
 800a5fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a602:	2b00      	cmp	r3, #0
 800a604:	d01a      	beq.n	800a63c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a60c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a60e:	e853 3f00 	ldrex	r3, [r3]
 800a612:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a614:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a616:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a61a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	461a      	mov	r2, r3
 800a624:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a628:	657b      	str	r3, [r7, #84]	@ 0x54
 800a62a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a62e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a630:	e841 2300 	strex	r3, r2, [r1]
 800a634:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d1e4      	bne.n	800a606 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a640:	2b01      	cmp	r3, #1
 800a642:	d132      	bne.n	800a6aa <UART_RxISR_8BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a652:	e853 3f00 	ldrex	r3, [r3]
 800a656:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65a:	f023 0310 	bic.w	r3, r3, #16
 800a65e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	461a      	mov	r2, r3
 800a668:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a66c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a66e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a670:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a672:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a674:	e841 2300 	strex	r3, r2, [r1]
 800a678:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d1e4      	bne.n	800a64a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	69db      	ldr	r3, [r3, #28]
 800a686:	f003 0310 	and.w	r3, r3, #16
 800a68a:	2b10      	cmp	r3, #16
 800a68c:	d103      	bne.n	800a696 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	2210      	movs	r2, #16
 800a694:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a6a2:	4611      	mov	r1, r2
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a6a8:	e010      	b.n	800a6cc <UART_RxISR_8BIT_FIFOEN+0x2b4>
          huart->RxCpltCallback(huart);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	4798      	blx	r3
        break;
 800a6b4:	e00a      	b.n	800a6cc <UART_RxISR_8BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a6b6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d006      	beq.n	800a6cc <UART_RxISR_8BIT_FIFOEN+0x2b4>
 800a6be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6c2:	f003 0320 	and.w	r3, r3, #32
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	f47f aeca 	bne.w	800a460 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a6d2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a6d6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d049      	beq.n	800a772 <UART_RxISR_8BIT_FIFOEN+0x35a>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a6e4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d242      	bcs.n	800a772 <UART_RxISR_8BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	3308      	adds	r3, #8
 800a6f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f4:	6a3b      	ldr	r3, [r7, #32]
 800a6f6:	e853 3f00 	ldrex	r3, [r3]
 800a6fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6fc:	69fb      	ldr	r3, [r7, #28]
 800a6fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a702:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	3308      	adds	r3, #8
 800a70c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a710:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a712:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a714:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a718:	e841 2300 	strex	r3, r2, [r1]
 800a71c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a720:	2b00      	cmp	r3, #0
 800a722:	d1e3      	bne.n	800a6ec <UART_RxISR_8BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	4a17      	ldr	r2, [pc, #92]	@ (800a784 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800a728:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	e853 3f00 	ldrex	r3, [r3]
 800a736:	60bb      	str	r3, [r7, #8]
   return(result);
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	f043 0320 	orr.w	r3, r3, #32
 800a73e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	461a      	mov	r2, r3
 800a748:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a74c:	61bb      	str	r3, [r7, #24]
 800a74e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a750:	6979      	ldr	r1, [r7, #20]
 800a752:	69ba      	ldr	r2, [r7, #24]
 800a754:	e841 2300 	strex	r3, r2, [r1]
 800a758:	613b      	str	r3, [r7, #16]
   return(result);
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d1e4      	bne.n	800a72a <UART_RxISR_8BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a760:	e007      	b.n	800a772 <UART_RxISR_8BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	699a      	ldr	r2, [r3, #24]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f042 0208 	orr.w	r2, r2, #8
 800a770:	619a      	str	r2, [r3, #24]
}
 800a772:	bf00      	nop
 800a774:	37b0      	adds	r7, #176	@ 0xb0
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	effffffe 	.word	0xeffffffe
 800a780:	58000c00 	.word	0x58000c00
 800a784:	0800a099 	.word	0x0800a099

0800a788 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b0ae      	sub	sp, #184	@ 0xb8
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a796:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	69db      	ldr	r3, [r3, #28]
 800a7a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	689b      	ldr	r3, [r3, #8]
 800a7b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7be:	2b22      	cmp	r3, #34	@ 0x22
 800a7c0:	f040 818b 	bne.w	800aada <UART_RxISR_16BIT_FIFOEN+0x352>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a7ca:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a7ce:	e12e      	b.n	800aa2e <UART_RxISR_16BIT_FIFOEN+0x2a6>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7d6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a7e2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a7e6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a7ea:	4013      	ands	r3, r2
 800a7ec:	b29a      	uxth	r2, r3
 800a7ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a7f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7f8:	1c9a      	adds	r2, r3, #2
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a804:	b29b      	uxth	r3, r3
 800a806:	3b01      	subs	r3, #1
 800a808:	b29a      	uxth	r2, r3
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	69db      	ldr	r3, [r3, #28]
 800a816:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a81a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a81e:	f003 0307 	and.w	r3, r3, #7
 800a822:	2b00      	cmp	r3, #0
 800a824:	d055      	beq.n	800a8d2 <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a826:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a82a:	f003 0301 	and.w	r3, r3, #1
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d011      	beq.n	800a856 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a832:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d00b      	beq.n	800a856 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2201      	movs	r2, #1
 800a844:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a84c:	f043 0201 	orr.w	r2, r3, #1
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a856:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a85a:	f003 0302 	and.w	r3, r3, #2
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d011      	beq.n	800a886 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a862:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a866:	f003 0301 	and.w	r3, r3, #1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00b      	beq.n	800a886 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2202      	movs	r2, #2
 800a874:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a87c:	f043 0204 	orr.w	r2, r3, #4
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a886:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a88a:	f003 0304 	and.w	r3, r3, #4
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d011      	beq.n	800a8b6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a892:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a896:	f003 0301 	and.w	r3, r3, #1
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d00b      	beq.n	800a8b6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	2204      	movs	r2, #4
 800a8a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ac:	f043 0202 	orr.w	r2, r3, #2
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d008      	beq.n	800a8d2 <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a8d8:	b29b      	uxth	r3, r3
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	f040 80a7 	bne.w	800aa2e <UART_RxISR_16BIT_FIFOEN+0x2a6>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8e8:	e853 3f00 	ldrex	r3, [r3]
 800a8ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a8ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a8f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a8f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a902:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a906:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a908:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a90a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a90e:	e841 2300 	strex	r3, r2, [r1]
 800a912:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a914:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1e2      	bne.n	800a8e0 <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	3308      	adds	r3, #8
 800a920:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a922:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a924:	e853 3f00 	ldrex	r3, [r3]
 800a928:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a92a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a92c:	4b71      	ldr	r3, [pc, #452]	@ (800aaf4 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800a92e:	4013      	ands	r3, r2
 800a930:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	3308      	adds	r3, #8
 800a93a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a93e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a940:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a942:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a944:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a946:	e841 2300 	strex	r3, r2, [r1]
 800a94a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a94c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d1e3      	bne.n	800a91a <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2220      	movs	r2, #32
 800a956:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a63      	ldr	r2, [pc, #396]	@ (800aaf8 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d021      	beq.n	800a9b4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d01a      	beq.n	800a9b4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a986:	e853 3f00 	ldrex	r3, [r3]
 800a98a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a98c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a98e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a992:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	461a      	mov	r2, r3
 800a99c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a9a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a9a2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a9a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a9a8:	e841 2300 	strex	r3, r2, [r1]
 800a9ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a9ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d1e4      	bne.n	800a97e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	d132      	bne.n	800aa22 <UART_RxISR_16BIT_FIFOEN+0x29a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2200      	movs	r2, #0
 800a9c0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ca:	e853 3f00 	ldrex	r3, [r3]
 800a9ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a9d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d2:	f023 0310 	bic.w	r3, r3, #16
 800a9d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	461a      	mov	r2, r3
 800a9e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a9e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a9e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a9ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9ec:	e841 2300 	strex	r3, r2, [r1]
 800a9f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a9f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d1e4      	bne.n	800a9c2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	69db      	ldr	r3, [r3, #28]
 800a9fe:	f003 0310 	and.w	r3, r3, #16
 800aa02:	2b10      	cmp	r3, #16
 800aa04:	d103      	bne.n	800aa0e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	2210      	movs	r2, #16
 800aa0c:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800aa1a:	4611      	mov	r1, r2
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800aa20:	e010      	b.n	800aa44 <UART_RxISR_16BIT_FIFOEN+0x2bc>
          huart->RxCpltCallback(huart);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	4798      	blx	r3
        break;
 800aa2c:	e00a      	b.n	800aa44 <UART_RxISR_16BIT_FIFOEN+0x2bc>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aa2e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d006      	beq.n	800aa44 <UART_RxISR_16BIT_FIFOEN+0x2bc>
 800aa36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aa3a:	f003 0320 	and.w	r3, r3, #32
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	f47f aec6 	bne.w	800a7d0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa4a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800aa4e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d049      	beq.n	800aaea <UART_RxISR_16BIT_FIFOEN+0x362>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aa5c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d242      	bcs.n	800aaea <UART_RxISR_16BIT_FIFOEN+0x362>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	3308      	adds	r3, #8
 800aa6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa6e:	e853 3f00 	ldrex	r3, [r3]
 800aa72:	623b      	str	r3, [r7, #32]
   return(result);
 800aa74:	6a3b      	ldr	r3, [r7, #32]
 800aa76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	3308      	adds	r3, #8
 800aa84:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800aa88:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa90:	e841 2300 	strex	r3, r2, [r1]
 800aa94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1e3      	bne.n	800aa64 <UART_RxISR_16BIT_FIFOEN+0x2dc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	4a17      	ldr	r2, [pc, #92]	@ (800aafc <UART_RxISR_16BIT_FIFOEN+0x374>)
 800aaa0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	e853 3f00 	ldrex	r3, [r3]
 800aaae:	60fb      	str	r3, [r7, #12]
   return(result);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f043 0320 	orr.w	r3, r3, #32
 800aab6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	461a      	mov	r2, r3
 800aac0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aac4:	61fb      	str	r3, [r7, #28]
 800aac6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aac8:	69b9      	ldr	r1, [r7, #24]
 800aaca:	69fa      	ldr	r2, [r7, #28]
 800aacc:	e841 2300 	strex	r3, r2, [r1]
 800aad0:	617b      	str	r3, [r7, #20]
   return(result);
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d1e4      	bne.n	800aaa2 <UART_RxISR_16BIT_FIFOEN+0x31a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aad8:	e007      	b.n	800aaea <UART_RxISR_16BIT_FIFOEN+0x362>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	699a      	ldr	r2, [r3, #24]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f042 0208 	orr.w	r2, r2, #8
 800aae8:	619a      	str	r2, [r3, #24]
}
 800aaea:	bf00      	nop
 800aaec:	37b8      	adds	r7, #184	@ 0xb8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	effffffe 	.word	0xeffffffe
 800aaf8:	58000c00 	.word	0x58000c00
 800aafc:	0800a259 	.word	0x0800a259

0800ab00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b083      	sub	sp, #12
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ab08:	bf00      	nop
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b083      	sub	sp, #12
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ab1c:	bf00      	nop
 800ab1e:	370c      	adds	r7, #12
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr

0800ab28 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ab30:	bf00      	nop
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b085      	sub	sp, #20
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d101      	bne.n	800ab52 <HAL_UARTEx_DisableFifoMode+0x16>
 800ab4e:	2302      	movs	r3, #2
 800ab50:	e027      	b.n	800aba2 <HAL_UARTEx_DisableFifoMode+0x66>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2201      	movs	r2, #1
 800ab56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2224      	movs	r2, #36	@ 0x24
 800ab5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f022 0201 	bic.w	r2, r2, #1
 800ab78:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ab80:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	68fa      	ldr	r2, [r7, #12]
 800ab8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2220      	movs	r2, #32
 800ab94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3714      	adds	r7, #20
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr

0800abae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b084      	sub	sp, #16
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
 800abb6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d101      	bne.n	800abc6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800abc2:	2302      	movs	r3, #2
 800abc4:	e02d      	b.n	800ac22 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2201      	movs	r2, #1
 800abca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2224      	movs	r2, #36	@ 0x24
 800abd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f022 0201 	bic.w	r2, r2, #1
 800abec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	430a      	orrs	r2, r1
 800ac00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 f850 	bl	800aca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2220      	movs	r2, #32
 800ac14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac20:	2300      	movs	r3, #0
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3710      	adds	r7, #16
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b084      	sub	sp, #16
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
 800ac32:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d101      	bne.n	800ac42 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ac3e:	2302      	movs	r3, #2
 800ac40:	e02d      	b.n	800ac9e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2201      	movs	r2, #1
 800ac46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2224      	movs	r2, #36	@ 0x24
 800ac4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	681a      	ldr	r2, [r3, #0]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f022 0201 	bic.w	r2, r2, #1
 800ac68:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	689b      	ldr	r3, [r3, #8]
 800ac70:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	683a      	ldr	r2, [r7, #0]
 800ac7a:	430a      	orrs	r2, r1
 800ac7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 f812 	bl	800aca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	68fa      	ldr	r2, [r7, #12]
 800ac8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2220      	movs	r2, #32
 800ac90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2200      	movs	r2, #0
 800ac98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac9c:	2300      	movs	r3, #0
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3710      	adds	r7, #16
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}
	...

0800aca8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b085      	sub	sp, #20
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d108      	bne.n	800acca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2201      	movs	r2, #1
 800acbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2201      	movs	r2, #1
 800acc4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800acc8:	e031      	b.n	800ad2e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800acca:	2310      	movs	r3, #16
 800accc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800acce:	2310      	movs	r3, #16
 800acd0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	689b      	ldr	r3, [r3, #8]
 800acd8:	0e5b      	lsrs	r3, r3, #25
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	f003 0307 	and.w	r3, r3, #7
 800ace0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	0f5b      	lsrs	r3, r3, #29
 800acea:	b2db      	uxtb	r3, r3
 800acec:	f003 0307 	and.w	r3, r3, #7
 800acf0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acf2:	7bbb      	ldrb	r3, [r7, #14]
 800acf4:	7b3a      	ldrb	r2, [r7, #12]
 800acf6:	4911      	ldr	r1, [pc, #68]	@ (800ad3c <UARTEx_SetNbDataToProcess+0x94>)
 800acf8:	5c8a      	ldrb	r2, [r1, r2]
 800acfa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800acfe:	7b3a      	ldrb	r2, [r7, #12]
 800ad00:	490f      	ldr	r1, [pc, #60]	@ (800ad40 <UARTEx_SetNbDataToProcess+0x98>)
 800ad02:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad04:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad08:	b29a      	uxth	r2, r3
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad10:	7bfb      	ldrb	r3, [r7, #15]
 800ad12:	7b7a      	ldrb	r2, [r7, #13]
 800ad14:	4909      	ldr	r1, [pc, #36]	@ (800ad3c <UARTEx_SetNbDataToProcess+0x94>)
 800ad16:	5c8a      	ldrb	r2, [r1, r2]
 800ad18:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad1c:	7b7a      	ldrb	r2, [r7, #13]
 800ad1e:	4908      	ldr	r1, [pc, #32]	@ (800ad40 <UARTEx_SetNbDataToProcess+0x98>)
 800ad20:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad22:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad26:	b29a      	uxth	r2, r3
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ad2e:	bf00      	nop
 800ad30:	3714      	adds	r7, #20
 800ad32:	46bd      	mov	sp, r7
 800ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad38:	4770      	bx	lr
 800ad3a:	bf00      	nop
 800ad3c:	08013458 	.word	0x08013458
 800ad40:	08013460 	.word	0x08013460

0800ad44 <__NVIC_SetPriority>:
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	6039      	str	r1, [r7, #0]
 800ad4e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800ad50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	db0a      	blt.n	800ad6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	b2da      	uxtb	r2, r3
 800ad5c:	490c      	ldr	r1, [pc, #48]	@ (800ad90 <__NVIC_SetPriority+0x4c>)
 800ad5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad62:	0112      	lsls	r2, r2, #4
 800ad64:	b2d2      	uxtb	r2, r2
 800ad66:	440b      	add	r3, r1
 800ad68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ad6c:	e00a      	b.n	800ad84 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	b2da      	uxtb	r2, r3
 800ad72:	4908      	ldr	r1, [pc, #32]	@ (800ad94 <__NVIC_SetPriority+0x50>)
 800ad74:	88fb      	ldrh	r3, [r7, #6]
 800ad76:	f003 030f 	and.w	r3, r3, #15
 800ad7a:	3b04      	subs	r3, #4
 800ad7c:	0112      	lsls	r2, r2, #4
 800ad7e:	b2d2      	uxtb	r2, r2
 800ad80:	440b      	add	r3, r1
 800ad82:	761a      	strb	r2, [r3, #24]
}
 800ad84:	bf00      	nop
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr
 800ad90:	e000e100 	.word	0xe000e100
 800ad94:	e000ed00 	.word	0xe000ed00

0800ad98 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ad9c:	4b05      	ldr	r3, [pc, #20]	@ (800adb4 <SysTick_Handler+0x1c>)
 800ad9e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ada0:	f002 fcb4 	bl	800d70c <xTaskGetSchedulerState>
 800ada4:	4603      	mov	r3, r0
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d001      	beq.n	800adae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800adaa:	f003 fcfd 	bl	800e7a8 <xPortSysTickHandler>
  }
}
 800adae:	bf00      	nop
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	e000e010 	.word	0xe000e010

0800adb8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800adb8:	b580      	push	{r7, lr}
 800adba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800adbc:	2100      	movs	r1, #0
 800adbe:	f06f 0004 	mvn.w	r0, #4
 800adc2:	f7ff ffbf 	bl	800ad44 <__NVIC_SetPriority>
#endif
}
 800adc6:	bf00      	nop
 800adc8:	bd80      	pop	{r7, pc}
	...

0800adcc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800add2:	f3ef 8305 	mrs	r3, IPSR
 800add6:	603b      	str	r3, [r7, #0]
  return(result);
 800add8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800adda:	2b00      	cmp	r3, #0
 800addc:	d003      	beq.n	800ade6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800adde:	f06f 0305 	mvn.w	r3, #5
 800ade2:	607b      	str	r3, [r7, #4]
 800ade4:	e00c      	b.n	800ae00 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ade6:	4b0a      	ldr	r3, [pc, #40]	@ (800ae10 <osKernelInitialize+0x44>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d105      	bne.n	800adfa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800adee:	4b08      	ldr	r3, [pc, #32]	@ (800ae10 <osKernelInitialize+0x44>)
 800adf0:	2201      	movs	r2, #1
 800adf2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800adf4:	2300      	movs	r3, #0
 800adf6:	607b      	str	r3, [r7, #4]
 800adf8:	e002      	b.n	800ae00 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800adfa:	f04f 33ff 	mov.w	r3, #4294967295
 800adfe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae00:	687b      	ldr	r3, [r7, #4]
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	370c      	adds	r7, #12
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr
 800ae0e:	bf00      	nop
 800ae10:	2400057c 	.word	0x2400057c

0800ae14 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b082      	sub	sp, #8
 800ae18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae1a:	f3ef 8305 	mrs	r3, IPSR
 800ae1e:	603b      	str	r3, [r7, #0]
  return(result);
 800ae20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d003      	beq.n	800ae2e <osKernelStart+0x1a>
    stat = osErrorISR;
 800ae26:	f06f 0305 	mvn.w	r3, #5
 800ae2a:	607b      	str	r3, [r7, #4]
 800ae2c:	e010      	b.n	800ae50 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae2e:	4b0b      	ldr	r3, [pc, #44]	@ (800ae5c <osKernelStart+0x48>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d109      	bne.n	800ae4a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ae36:	f7ff ffbf 	bl	800adb8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae3a:	4b08      	ldr	r3, [pc, #32]	@ (800ae5c <osKernelStart+0x48>)
 800ae3c:	2202      	movs	r2, #2
 800ae3e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae40:	f001 ffb8 	bl	800cdb4 <vTaskStartScheduler>
      stat = osOK;
 800ae44:	2300      	movs	r3, #0
 800ae46:	607b      	str	r3, [r7, #4]
 800ae48:	e002      	b.n	800ae50 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ae4a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae50:	687b      	ldr	r3, [r7, #4]
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3708      	adds	r7, #8
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	2400057c 	.word	0x2400057c

0800ae60 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b08e      	sub	sp, #56	@ 0x38
 800ae64:	af04      	add	r7, sp, #16
 800ae66:	60f8      	str	r0, [r7, #12]
 800ae68:	60b9      	str	r1, [r7, #8]
 800ae6a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae70:	f3ef 8305 	mrs	r3, IPSR
 800ae74:	617b      	str	r3, [r7, #20]
  return(result);
 800ae76:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d17e      	bne.n	800af7a <osThreadNew+0x11a>
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d07b      	beq.n	800af7a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ae82:	2380      	movs	r3, #128	@ 0x80
 800ae84:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ae86:	2318      	movs	r3, #24
 800ae88:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ae8e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d045      	beq.n	800af26 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d002      	beq.n	800aea8 <osThreadNew+0x48>
        name = attr->name;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	699b      	ldr	r3, [r3, #24]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d002      	beq.n	800aeb6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	699b      	ldr	r3, [r3, #24]
 800aeb4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aeb6:	69fb      	ldr	r3, [r7, #28]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d008      	beq.n	800aece <osThreadNew+0x6e>
 800aebc:	69fb      	ldr	r3, [r7, #28]
 800aebe:	2b38      	cmp	r3, #56	@ 0x38
 800aec0:	d805      	bhi.n	800aece <osThreadNew+0x6e>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	f003 0301 	and.w	r3, r3, #1
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d001      	beq.n	800aed2 <osThreadNew+0x72>
        return (NULL);
 800aece:	2300      	movs	r3, #0
 800aed0:	e054      	b.n	800af7c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	695b      	ldr	r3, [r3, #20]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d003      	beq.n	800aee2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	695b      	ldr	r3, [r3, #20]
 800aede:	089b      	lsrs	r3, r3, #2
 800aee0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	689b      	ldr	r3, [r3, #8]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00e      	beq.n	800af08 <osThreadNew+0xa8>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	68db      	ldr	r3, [r3, #12]
 800aeee:	2ba7      	cmp	r3, #167	@ 0xa7
 800aef0:	d90a      	bls.n	800af08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d006      	beq.n	800af08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	695b      	ldr	r3, [r3, #20]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d002      	beq.n	800af08 <osThreadNew+0xa8>
        mem = 1;
 800af02:	2301      	movs	r3, #1
 800af04:	61bb      	str	r3, [r7, #24]
 800af06:	e010      	b.n	800af2a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d10c      	bne.n	800af2a <osThreadNew+0xca>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	68db      	ldr	r3, [r3, #12]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d108      	bne.n	800af2a <osThreadNew+0xca>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	691b      	ldr	r3, [r3, #16]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d104      	bne.n	800af2a <osThreadNew+0xca>
          mem = 0;
 800af20:	2300      	movs	r3, #0
 800af22:	61bb      	str	r3, [r7, #24]
 800af24:	e001      	b.n	800af2a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800af26:	2300      	movs	r3, #0
 800af28:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800af2a:	69bb      	ldr	r3, [r7, #24]
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d110      	bne.n	800af52 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800af34:	687a      	ldr	r2, [r7, #4]
 800af36:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af38:	9202      	str	r2, [sp, #8]
 800af3a:	9301      	str	r3, [sp, #4]
 800af3c:	69fb      	ldr	r3, [r7, #28]
 800af3e:	9300      	str	r3, [sp, #0]
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	6a3a      	ldr	r2, [r7, #32]
 800af44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af46:	68f8      	ldr	r0, [r7, #12]
 800af48:	f001 fcbd 	bl	800c8c6 <xTaskCreateStatic>
 800af4c:	4603      	mov	r3, r0
 800af4e:	613b      	str	r3, [r7, #16]
 800af50:	e013      	b.n	800af7a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800af52:	69bb      	ldr	r3, [r7, #24]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d110      	bne.n	800af7a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800af58:	6a3b      	ldr	r3, [r7, #32]
 800af5a:	b29a      	uxth	r2, r3
 800af5c:	f107 0310 	add.w	r3, r7, #16
 800af60:	9301      	str	r3, [sp, #4]
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	9300      	str	r3, [sp, #0]
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af6a:	68f8      	ldr	r0, [r7, #12]
 800af6c:	f001 fd0b 	bl	800c986 <xTaskCreate>
 800af70:	4603      	mov	r3, r0
 800af72:	2b01      	cmp	r3, #1
 800af74:	d001      	beq.n	800af7a <osThreadNew+0x11a>
            hTask = NULL;
 800af76:	2300      	movs	r3, #0
 800af78:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800af7a:	693b      	ldr	r3, [r7, #16]
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	3728      	adds	r7, #40	@ 0x28
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800af84:	b580      	push	{r7, lr}
 800af86:	b084      	sub	sp, #16
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af8c:	f3ef 8305 	mrs	r3, IPSR
 800af90:	60bb      	str	r3, [r7, #8]
  return(result);
 800af92:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af94:	2b00      	cmp	r3, #0
 800af96:	d003      	beq.n	800afa0 <osDelay+0x1c>
    stat = osErrorISR;
 800af98:	f06f 0305 	mvn.w	r3, #5
 800af9c:	60fb      	str	r3, [r7, #12]
 800af9e:	e007      	b.n	800afb0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800afa0:	2300      	movs	r3, #0
 800afa2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d002      	beq.n	800afb0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f001 fecc 	bl	800cd48 <vTaskDelay>
    }
  }

  return (stat);
 800afb0:	68fb      	ldr	r3, [r7, #12]
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	3710      	adds	r7, #16
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd80      	pop	{r7, pc}
	...

0800afbc <osSemaphoreAcquire>:
  }

  return ((osSemaphoreId_t)hSemaphore);
}

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b086      	sub	sp, #24
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800afca:	2300      	movs	r3, #0
 800afcc:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d103      	bne.n	800afdc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800afd4:	f06f 0303 	mvn.w	r3, #3
 800afd8:	617b      	str	r3, [r7, #20]
 800afda:	e039      	b.n	800b050 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afdc:	f3ef 8305 	mrs	r3, IPSR
 800afe0:	60fb      	str	r3, [r7, #12]
  return(result);
 800afe2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d022      	beq.n	800b02e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d003      	beq.n	800aff6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800afee:	f06f 0303 	mvn.w	r3, #3
 800aff2:	617b      	str	r3, [r7, #20]
 800aff4:	e02c      	b.n	800b050 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800aff6:	2300      	movs	r3, #0
 800aff8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800affa:	f107 0308 	add.w	r3, r7, #8
 800affe:	461a      	mov	r2, r3
 800b000:	2100      	movs	r1, #0
 800b002:	6938      	ldr	r0, [r7, #16]
 800b004:	f000 fe22 	bl	800bc4c <xQueueReceiveFromISR>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d003      	beq.n	800b016 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800b00e:	f06f 0302 	mvn.w	r3, #2
 800b012:	617b      	str	r3, [r7, #20]
 800b014:	e01c      	b.n	800b050 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d019      	beq.n	800b050 <osSemaphoreAcquire+0x94>
 800b01c:	4b0f      	ldr	r3, [pc, #60]	@ (800b05c <osSemaphoreAcquire+0xa0>)
 800b01e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b022:	601a      	str	r2, [r3, #0]
 800b024:	f3bf 8f4f 	dsb	sy
 800b028:	f3bf 8f6f 	isb	sy
 800b02c:	e010      	b.n	800b050 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800b02e:	6839      	ldr	r1, [r7, #0]
 800b030:	6938      	ldr	r0, [r7, #16]
 800b032:	f000 fcfb 	bl	800ba2c <xQueueSemaphoreTake>
 800b036:	4603      	mov	r3, r0
 800b038:	2b01      	cmp	r3, #1
 800b03a:	d009      	beq.n	800b050 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d003      	beq.n	800b04a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800b042:	f06f 0301 	mvn.w	r3, #1
 800b046:	617b      	str	r3, [r7, #20]
 800b048:	e002      	b.n	800b050 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800b04a:	f06f 0302 	mvn.w	r3, #2
 800b04e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800b050:	697b      	ldr	r3, [r7, #20]
}
 800b052:	4618      	mov	r0, r3
 800b054:	3718      	adds	r7, #24
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	bf00      	nop
 800b05c:	e000ed04 	.word	0xe000ed04

0800b060 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b060:	b480      	push	{r7}
 800b062:	b085      	sub	sp, #20
 800b064:	af00      	add	r7, sp, #0
 800b066:	60f8      	str	r0, [r7, #12]
 800b068:	60b9      	str	r1, [r7, #8]
 800b06a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	4a07      	ldr	r2, [pc, #28]	@ (800b08c <vApplicationGetIdleTaskMemory+0x2c>)
 800b070:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	4a06      	ldr	r2, [pc, #24]	@ (800b090 <vApplicationGetIdleTaskMemory+0x30>)
 800b076:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2280      	movs	r2, #128	@ 0x80
 800b07c:	601a      	str	r2, [r3, #0]
}
 800b07e:	bf00      	nop
 800b080:	3714      	adds	r7, #20
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr
 800b08a:	bf00      	nop
 800b08c:	24000580 	.word	0x24000580
 800b090:	24000628 	.word	0x24000628

0800b094 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b094:	b480      	push	{r7}
 800b096:	b085      	sub	sp, #20
 800b098:	af00      	add	r7, sp, #0
 800b09a:	60f8      	str	r0, [r7, #12]
 800b09c:	60b9      	str	r1, [r7, #8]
 800b09e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	4a07      	ldr	r2, [pc, #28]	@ (800b0c0 <vApplicationGetTimerTaskMemory+0x2c>)
 800b0a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	4a06      	ldr	r2, [pc, #24]	@ (800b0c4 <vApplicationGetTimerTaskMemory+0x30>)
 800b0aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b0b2:	601a      	str	r2, [r3, #0]
}
 800b0b4:	bf00      	nop
 800b0b6:	3714      	adds	r7, #20
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0be:	4770      	bx	lr
 800b0c0:	24000828 	.word	0x24000828
 800b0c4:	240008d0 	.word	0x240008d0

0800b0c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f103 0208 	add.w	r2, r3, #8
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b0e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f103 0208 	add.w	r2, r3, #8
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f103 0208 	add.w	r2, r3, #8
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b0fc:	bf00      	nop
 800b0fe:	370c      	adds	r7, #12
 800b100:	46bd      	mov	sp, r7
 800b102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b106:	4770      	bx	lr

0800b108 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b108:	b480      	push	{r7}
 800b10a:	b083      	sub	sp, #12
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	2200      	movs	r2, #0
 800b114:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b116:	bf00      	nop
 800b118:	370c      	adds	r7, #12
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr

0800b122 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b122:	b480      	push	{r7}
 800b124:	b085      	sub	sp, #20
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
 800b12a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	68fa      	ldr	r2, [r7, #12]
 800b136:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	689a      	ldr	r2, [r3, #8]
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	689b      	ldr	r3, [r3, #8]
 800b144:	683a      	ldr	r2, [r7, #0]
 800b146:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	683a      	ldr	r2, [r7, #0]
 800b14c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	1c5a      	adds	r2, r3, #1
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	601a      	str	r2, [r3, #0]
}
 800b15e:	bf00      	nop
 800b160:	3714      	adds	r7, #20
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr

0800b16a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b16a:	b480      	push	{r7}
 800b16c:	b085      	sub	sp, #20
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
 800b172:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b180:	d103      	bne.n	800b18a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	691b      	ldr	r3, [r3, #16]
 800b186:	60fb      	str	r3, [r7, #12]
 800b188:	e00c      	b.n	800b1a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	3308      	adds	r3, #8
 800b18e:	60fb      	str	r3, [r7, #12]
 800b190:	e002      	b.n	800b198 <vListInsert+0x2e>
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	60fb      	str	r3, [r7, #12]
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	68ba      	ldr	r2, [r7, #8]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d2f6      	bcs.n	800b192 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	685a      	ldr	r2, [r3, #4]
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	685b      	ldr	r3, [r3, #4]
 800b1b0:	683a      	ldr	r2, [r7, #0]
 800b1b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	68fa      	ldr	r2, [r7, #12]
 800b1b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	683a      	ldr	r2, [r7, #0]
 800b1be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	1c5a      	adds	r2, r3, #1
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	601a      	str	r2, [r3, #0]
}
 800b1d0:	bf00      	nop
 800b1d2:	3714      	adds	r7, #20
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b085      	sub	sp, #20
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	691b      	ldr	r3, [r3, #16]
 800b1e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	685b      	ldr	r3, [r3, #4]
 800b1ee:	687a      	ldr	r2, [r7, #4]
 800b1f0:	6892      	ldr	r2, [r2, #8]
 800b1f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	687a      	ldr	r2, [r7, #4]
 800b1fa:	6852      	ldr	r2, [r2, #4]
 800b1fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	685b      	ldr	r3, [r3, #4]
 800b202:	687a      	ldr	r2, [r7, #4]
 800b204:	429a      	cmp	r2, r3
 800b206:	d103      	bne.n	800b210 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	689a      	ldr	r2, [r3, #8]
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2200      	movs	r2, #0
 800b214:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	1e5a      	subs	r2, r3, #1
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	681b      	ldr	r3, [r3, #0]
}
 800b224:	4618      	mov	r0, r3
 800b226:	3714      	adds	r7, #20
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
 800b238:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d10b      	bne.n	800b25c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b248:	f383 8811 	msr	BASEPRI, r3
 800b24c:	f3bf 8f6f 	isb	sy
 800b250:	f3bf 8f4f 	dsb	sy
 800b254:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b256:	bf00      	nop
 800b258:	bf00      	nop
 800b25a:	e7fd      	b.n	800b258 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b25c:	f003 fa14 	bl	800e688 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b268:	68f9      	ldr	r1, [r7, #12]
 800b26a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b26c:	fb01 f303 	mul.w	r3, r1, r3
 800b270:	441a      	add	r2, r3
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2200      	movs	r2, #0
 800b27a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681a      	ldr	r2, [r3, #0]
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b28c:	3b01      	subs	r3, #1
 800b28e:	68f9      	ldr	r1, [r7, #12]
 800b290:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b292:	fb01 f303 	mul.w	r3, r1, r3
 800b296:	441a      	add	r2, r3
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	22ff      	movs	r2, #255	@ 0xff
 800b2a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	22ff      	movs	r2, #255	@ 0xff
 800b2a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d114      	bne.n	800b2dc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	691b      	ldr	r3, [r3, #16]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d01a      	beq.n	800b2f0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	3310      	adds	r3, #16
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f002 f816 	bl	800d2f0 <xTaskRemoveFromEventList>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d012      	beq.n	800b2f0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b2ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b300 <xQueueGenericReset+0xd0>)
 800b2cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2d0:	601a      	str	r2, [r3, #0]
 800b2d2:	f3bf 8f4f 	dsb	sy
 800b2d6:	f3bf 8f6f 	isb	sy
 800b2da:	e009      	b.n	800b2f0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	3310      	adds	r3, #16
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f7ff fef1 	bl	800b0c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	3324      	adds	r3, #36	@ 0x24
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f7ff feec 	bl	800b0c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b2f0:	f003 f9fc 	bl	800e6ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b2f4:	2301      	movs	r3, #1
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3710      	adds	r7, #16
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	e000ed04 	.word	0xe000ed04

0800b304 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b304:	b580      	push	{r7, lr}
 800b306:	b08e      	sub	sp, #56	@ 0x38
 800b308:	af02      	add	r7, sp, #8
 800b30a:	60f8      	str	r0, [r7, #12]
 800b30c:	60b9      	str	r1, [r7, #8]
 800b30e:	607a      	str	r2, [r7, #4]
 800b310:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d10b      	bne.n	800b330 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b31c:	f383 8811 	msr	BASEPRI, r3
 800b320:	f3bf 8f6f 	isb	sy
 800b324:	f3bf 8f4f 	dsb	sy
 800b328:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b32a:	bf00      	nop
 800b32c:	bf00      	nop
 800b32e:	e7fd      	b.n	800b32c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d10b      	bne.n	800b34e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b33a:	f383 8811 	msr	BASEPRI, r3
 800b33e:	f3bf 8f6f 	isb	sy
 800b342:	f3bf 8f4f 	dsb	sy
 800b346:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b348:	bf00      	nop
 800b34a:	bf00      	nop
 800b34c:	e7fd      	b.n	800b34a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d002      	beq.n	800b35a <xQueueGenericCreateStatic+0x56>
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d001      	beq.n	800b35e <xQueueGenericCreateStatic+0x5a>
 800b35a:	2301      	movs	r3, #1
 800b35c:	e000      	b.n	800b360 <xQueueGenericCreateStatic+0x5c>
 800b35e:	2300      	movs	r3, #0
 800b360:	2b00      	cmp	r3, #0
 800b362:	d10b      	bne.n	800b37c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b368:	f383 8811 	msr	BASEPRI, r3
 800b36c:	f3bf 8f6f 	isb	sy
 800b370:	f3bf 8f4f 	dsb	sy
 800b374:	623b      	str	r3, [r7, #32]
}
 800b376:	bf00      	nop
 800b378:	bf00      	nop
 800b37a:	e7fd      	b.n	800b378 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d102      	bne.n	800b388 <xQueueGenericCreateStatic+0x84>
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d101      	bne.n	800b38c <xQueueGenericCreateStatic+0x88>
 800b388:	2301      	movs	r3, #1
 800b38a:	e000      	b.n	800b38e <xQueueGenericCreateStatic+0x8a>
 800b38c:	2300      	movs	r3, #0
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d10b      	bne.n	800b3aa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b396:	f383 8811 	msr	BASEPRI, r3
 800b39a:	f3bf 8f6f 	isb	sy
 800b39e:	f3bf 8f4f 	dsb	sy
 800b3a2:	61fb      	str	r3, [r7, #28]
}
 800b3a4:	bf00      	nop
 800b3a6:	bf00      	nop
 800b3a8:	e7fd      	b.n	800b3a6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b3aa:	2354      	movs	r3, #84	@ 0x54
 800b3ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	2b54      	cmp	r3, #84	@ 0x54
 800b3b2:	d00b      	beq.n	800b3cc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b3b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b8:	f383 8811 	msr	BASEPRI, r3
 800b3bc:	f3bf 8f6f 	isb	sy
 800b3c0:	f3bf 8f4f 	dsb	sy
 800b3c4:	61bb      	str	r3, [r7, #24]
}
 800b3c6:	bf00      	nop
 800b3c8:	bf00      	nop
 800b3ca:	e7fd      	b.n	800b3c8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b3cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b3d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00d      	beq.n	800b3f4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b3d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3da:	2201      	movs	r2, #1
 800b3dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b3e0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b3e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3e6:	9300      	str	r3, [sp, #0]
 800b3e8:	4613      	mov	r3, r2
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	68b9      	ldr	r1, [r7, #8]
 800b3ee:	68f8      	ldr	r0, [r7, #12]
 800b3f0:	f000 f840 	bl	800b474 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3730      	adds	r7, #48	@ 0x30
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b08a      	sub	sp, #40	@ 0x28
 800b402:	af02      	add	r7, sp, #8
 800b404:	60f8      	str	r0, [r7, #12]
 800b406:	60b9      	str	r1, [r7, #8]
 800b408:	4613      	mov	r3, r2
 800b40a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d10b      	bne.n	800b42a <xQueueGenericCreate+0x2c>
	__asm volatile
 800b412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b416:	f383 8811 	msr	BASEPRI, r3
 800b41a:	f3bf 8f6f 	isb	sy
 800b41e:	f3bf 8f4f 	dsb	sy
 800b422:	613b      	str	r3, [r7, #16]
}
 800b424:	bf00      	nop
 800b426:	bf00      	nop
 800b428:	e7fd      	b.n	800b426 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	68ba      	ldr	r2, [r7, #8]
 800b42e:	fb02 f303 	mul.w	r3, r2, r3
 800b432:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	3354      	adds	r3, #84	@ 0x54
 800b438:	4618      	mov	r0, r3
 800b43a:	f003 fa47 	bl	800e8cc <pvPortMalloc>
 800b43e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b440:	69bb      	ldr	r3, [r7, #24]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d011      	beq.n	800b46a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b446:	69bb      	ldr	r3, [r7, #24]
 800b448:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	3354      	adds	r3, #84	@ 0x54
 800b44e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b450:	69bb      	ldr	r3, [r7, #24]
 800b452:	2200      	movs	r2, #0
 800b454:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b458:	79fa      	ldrb	r2, [r7, #7]
 800b45a:	69bb      	ldr	r3, [r7, #24]
 800b45c:	9300      	str	r3, [sp, #0]
 800b45e:	4613      	mov	r3, r2
 800b460:	697a      	ldr	r2, [r7, #20]
 800b462:	68b9      	ldr	r1, [r7, #8]
 800b464:	68f8      	ldr	r0, [r7, #12]
 800b466:	f000 f805 	bl	800b474 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b46a:	69bb      	ldr	r3, [r7, #24]
	}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3720      	adds	r7, #32
 800b470:	46bd      	mov	sp, r7
 800b472:	bd80      	pop	{r7, pc}

0800b474 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b084      	sub	sp, #16
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	60b9      	str	r1, [r7, #8]
 800b47e:	607a      	str	r2, [r7, #4]
 800b480:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d103      	bne.n	800b490 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b488:	69bb      	ldr	r3, [r7, #24]
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	e002      	b.n	800b496 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b496:	69bb      	ldr	r3, [r7, #24]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b49c:	69bb      	ldr	r3, [r7, #24]
 800b49e:	68ba      	ldr	r2, [r7, #8]
 800b4a0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b4a2:	2101      	movs	r1, #1
 800b4a4:	69b8      	ldr	r0, [r7, #24]
 800b4a6:	f7ff fec3 	bl	800b230 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b4aa:	69bb      	ldr	r3, [r7, #24]
 800b4ac:	78fa      	ldrb	r2, [r7, #3]
 800b4ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 800b4b2:	69bb      	ldr	r3, [r7, #24]
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b4b8:	bf00      	nop
 800b4ba:	3710      	adds	r7, #16
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}

0800b4c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b08e      	sub	sp, #56	@ 0x38
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	60f8      	str	r0, [r7, #12]
 800b4c8:	60b9      	str	r1, [r7, #8]
 800b4ca:	607a      	str	r2, [r7, #4]
 800b4cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b4d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d10b      	bne.n	800b4f4 <xQueueGenericSend+0x34>
	__asm volatile
 800b4dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4e0:	f383 8811 	msr	BASEPRI, r3
 800b4e4:	f3bf 8f6f 	isb	sy
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b4ee:	bf00      	nop
 800b4f0:	bf00      	nop
 800b4f2:	e7fd      	b.n	800b4f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d103      	bne.n	800b502 <xQueueGenericSend+0x42>
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d101      	bne.n	800b506 <xQueueGenericSend+0x46>
 800b502:	2301      	movs	r3, #1
 800b504:	e000      	b.n	800b508 <xQueueGenericSend+0x48>
 800b506:	2300      	movs	r3, #0
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d10b      	bne.n	800b524 <xQueueGenericSend+0x64>
	__asm volatile
 800b50c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b510:	f383 8811 	msr	BASEPRI, r3
 800b514:	f3bf 8f6f 	isb	sy
 800b518:	f3bf 8f4f 	dsb	sy
 800b51c:	623b      	str	r3, [r7, #32]
}
 800b51e:	bf00      	nop
 800b520:	bf00      	nop
 800b522:	e7fd      	b.n	800b520 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	2b02      	cmp	r3, #2
 800b528:	d103      	bne.n	800b532 <xQueueGenericSend+0x72>
 800b52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b52e:	2b01      	cmp	r3, #1
 800b530:	d101      	bne.n	800b536 <xQueueGenericSend+0x76>
 800b532:	2301      	movs	r3, #1
 800b534:	e000      	b.n	800b538 <xQueueGenericSend+0x78>
 800b536:	2300      	movs	r3, #0
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d10b      	bne.n	800b554 <xQueueGenericSend+0x94>
	__asm volatile
 800b53c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b540:	f383 8811 	msr	BASEPRI, r3
 800b544:	f3bf 8f6f 	isb	sy
 800b548:	f3bf 8f4f 	dsb	sy
 800b54c:	61fb      	str	r3, [r7, #28]
}
 800b54e:	bf00      	nop
 800b550:	bf00      	nop
 800b552:	e7fd      	b.n	800b550 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b554:	f002 f8da 	bl	800d70c <xTaskGetSchedulerState>
 800b558:	4603      	mov	r3, r0
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d102      	bne.n	800b564 <xQueueGenericSend+0xa4>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d101      	bne.n	800b568 <xQueueGenericSend+0xa8>
 800b564:	2301      	movs	r3, #1
 800b566:	e000      	b.n	800b56a <xQueueGenericSend+0xaa>
 800b568:	2300      	movs	r3, #0
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d10b      	bne.n	800b586 <xQueueGenericSend+0xc6>
	__asm volatile
 800b56e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b572:	f383 8811 	msr	BASEPRI, r3
 800b576:	f3bf 8f6f 	isb	sy
 800b57a:	f3bf 8f4f 	dsb	sy
 800b57e:	61bb      	str	r3, [r7, #24]
}
 800b580:	bf00      	nop
 800b582:	bf00      	nop
 800b584:	e7fd      	b.n	800b582 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b586:	f003 f87f 	bl	800e688 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b58c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b592:	429a      	cmp	r2, r3
 800b594:	d302      	bcc.n	800b59c <xQueueGenericSend+0xdc>
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b02      	cmp	r3, #2
 800b59a:	d145      	bne.n	800b628 <xQueueGenericSend+0x168>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b59e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b5a2:	683a      	ldr	r2, [r7, #0]
 800b5a4:	68b9      	ldr	r1, [r7, #8]
 800b5a6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b5a8:	f000 fbea 	bl	800bd80 <prvCopyDataToQueue>
 800b5ac:	62b8      	str	r0, [r7, #40]	@ 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 800b5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d014      	beq.n	800b5e0 <xQueueGenericSend+0x120>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	2b02      	cmp	r3, #2
 800b5ba:	d102      	bne.n	800b5c2 <xQueueGenericSend+0x102>
 800b5bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d12e      	bne.n	800b620 <xQueueGenericSend+0x160>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800b5c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b5c4:	f000 fd8c 	bl	800c0e0 <prvNotifyQueueSetContainer>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d028      	beq.n	800b620 <xQueueGenericSend+0x160>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 800b5ce:	4b4a      	ldr	r3, [pc, #296]	@ (800b6f8 <xQueueGenericSend+0x238>)
 800b5d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5d4:	601a      	str	r2, [r3, #0]
 800b5d6:	f3bf 8f4f 	dsb	sy
 800b5da:	f3bf 8f6f 	isb	sy
 800b5de:	e01f      	b.n	800b620 <xQueueGenericSend+0x160>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d010      	beq.n	800b60a <xQueueGenericSend+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ea:	3324      	adds	r3, #36	@ 0x24
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f001 fe7f 	bl	800d2f0 <xTaskRemoveFromEventList>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d013      	beq.n	800b620 <xQueueGenericSend+0x160>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 800b5f8:	4b3f      	ldr	r3, [pc, #252]	@ (800b6f8 <xQueueGenericSend+0x238>)
 800b5fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5fe:	601a      	str	r2, [r3, #0]
 800b600:	f3bf 8f4f 	dsb	sy
 800b604:	f3bf 8f6f 	isb	sy
 800b608:	e00a      	b.n	800b620 <xQueueGenericSend+0x160>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 800b60a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d007      	beq.n	800b620 <xQueueGenericSend+0x160>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 800b610:	4b39      	ldr	r3, [pc, #228]	@ (800b6f8 <xQueueGenericSend+0x238>)
 800b612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b616:	601a      	str	r2, [r3, #0]
 800b618:	f3bf 8f4f 	dsb	sy
 800b61c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b620:	f003 f864 	bl	800e6ec <vPortExitCritical>
				return pdPASS;
 800b624:	2301      	movs	r3, #1
 800b626:	e063      	b.n	800b6f0 <xQueueGenericSend+0x230>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d103      	bne.n	800b636 <xQueueGenericSend+0x176>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b62e:	f003 f85d 	bl	800e6ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b632:	2300      	movs	r3, #0
 800b634:	e05c      	b.n	800b6f0 <xQueueGenericSend+0x230>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d106      	bne.n	800b64a <xQueueGenericSend+0x18a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b63c:	f107 0310 	add.w	r3, r7, #16
 800b640:	4618      	mov	r0, r3
 800b642:	f001 fee1 	bl	800d408 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b646:	2301      	movs	r3, #1
 800b648:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b64a:	f003 f84f 	bl	800e6ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b64e:	f001 fc21 	bl	800ce94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b652:	f003 f819 	bl	800e688 <vPortEnterCritical>
 800b656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b658:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b65c:	b25b      	sxtb	r3, r3
 800b65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b662:	d103      	bne.n	800b66c <xQueueGenericSend+0x1ac>
 800b664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b666:	2200      	movs	r2, #0
 800b668:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b66e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b672:	b25b      	sxtb	r3, r3
 800b674:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b678:	d103      	bne.n	800b682 <xQueueGenericSend+0x1c2>
 800b67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b67c:	2200      	movs	r2, #0
 800b67e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b682:	f003 f833 	bl	800e6ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b686:	1d3a      	adds	r2, r7, #4
 800b688:	f107 0310 	add.w	r3, r7, #16
 800b68c:	4611      	mov	r1, r2
 800b68e:	4618      	mov	r0, r3
 800b690:	f001 fed0 	bl	800d434 <xTaskCheckForTimeOut>
 800b694:	4603      	mov	r3, r0
 800b696:	2b00      	cmp	r3, #0
 800b698:	d124      	bne.n	800b6e4 <xQueueGenericSend+0x224>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b69a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b69c:	f000 fc75 	bl	800bf8a <prvIsQueueFull>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d018      	beq.n	800b6d8 <xQueueGenericSend+0x218>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a8:	3310      	adds	r3, #16
 800b6aa:	687a      	ldr	r2, [r7, #4]
 800b6ac:	4611      	mov	r1, r2
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f001 fdcc 	bl	800d24c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b6b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b6b6:	f000 fbf3 	bl	800bea0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b6ba:	f001 fbf9 	bl	800ceb0 <xTaskResumeAll>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	f47f af60 	bne.w	800b586 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b6c6:	4b0c      	ldr	r3, [pc, #48]	@ (800b6f8 <xQueueGenericSend+0x238>)
 800b6c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6cc:	601a      	str	r2, [r3, #0]
 800b6ce:	f3bf 8f4f 	dsb	sy
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	e756      	b.n	800b586 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b6d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b6da:	f000 fbe1 	bl	800bea0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b6de:	f001 fbe7 	bl	800ceb0 <xTaskResumeAll>
 800b6e2:	e750      	b.n	800b586 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b6e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b6e6:	f000 fbdb 	bl	800bea0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b6ea:	f001 fbe1 	bl	800ceb0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b6ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3738      	adds	r7, #56	@ 0x38
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	e000ed04 	.word	0xe000ed04

0800b6fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b090      	sub	sp, #64	@ 0x40
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	60b9      	str	r1, [r7, #8]
 800b706:	607a      	str	r2, [r7, #4]
 800b708:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b710:	2b00      	cmp	r3, #0
 800b712:	d10b      	bne.n	800b72c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b718:	f383 8811 	msr	BASEPRI, r3
 800b71c:	f3bf 8f6f 	isb	sy
 800b720:	f3bf 8f4f 	dsb	sy
 800b724:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b726:	bf00      	nop
 800b728:	bf00      	nop
 800b72a:	e7fd      	b.n	800b728 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d103      	bne.n	800b73a <xQueueGenericSendFromISR+0x3e>
 800b732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b736:	2b00      	cmp	r3, #0
 800b738:	d101      	bne.n	800b73e <xQueueGenericSendFromISR+0x42>
 800b73a:	2301      	movs	r3, #1
 800b73c:	e000      	b.n	800b740 <xQueueGenericSendFromISR+0x44>
 800b73e:	2300      	movs	r3, #0
 800b740:	2b00      	cmp	r3, #0
 800b742:	d10b      	bne.n	800b75c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b748:	f383 8811 	msr	BASEPRI, r3
 800b74c:	f3bf 8f6f 	isb	sy
 800b750:	f3bf 8f4f 	dsb	sy
 800b754:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b756:	bf00      	nop
 800b758:	bf00      	nop
 800b75a:	e7fd      	b.n	800b758 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	2b02      	cmp	r3, #2
 800b760:	d103      	bne.n	800b76a <xQueueGenericSendFromISR+0x6e>
 800b762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b766:	2b01      	cmp	r3, #1
 800b768:	d101      	bne.n	800b76e <xQueueGenericSendFromISR+0x72>
 800b76a:	2301      	movs	r3, #1
 800b76c:	e000      	b.n	800b770 <xQueueGenericSendFromISR+0x74>
 800b76e:	2300      	movs	r3, #0
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10b      	bne.n	800b78c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b778:	f383 8811 	msr	BASEPRI, r3
 800b77c:	f3bf 8f6f 	isb	sy
 800b780:	f3bf 8f4f 	dsb	sy
 800b784:	623b      	str	r3, [r7, #32]
}
 800b786:	bf00      	nop
 800b788:	bf00      	nop
 800b78a:	e7fd      	b.n	800b788 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b78c:	f003 f85c 	bl	800e848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b790:	f3ef 8211 	mrs	r2, BASEPRI
 800b794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b798:	f383 8811 	msr	BASEPRI, r3
 800b79c:	f3bf 8f6f 	isb	sy
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	61fa      	str	r2, [r7, #28]
 800b7a6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b7a8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b7aa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d302      	bcc.n	800b7be <xQueueGenericSendFromISR+0xc2>
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	2b02      	cmp	r3, #2
 800b7bc:	d146      	bne.n	800b84c <xQueueGenericSendFromISR+0x150>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b7c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b7ce:	683a      	ldr	r2, [r7, #0]
 800b7d0:	68b9      	ldr	r1, [r7, #8]
 800b7d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b7d4:	f000 fad4 	bl	800bd80 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b7d8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b7dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7e0:	d129      	bne.n	800b836 <xQueueGenericSendFromISR+0x13a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 800b7e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d012      	beq.n	800b810 <xQueueGenericSendFromISR+0x114>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	2b02      	cmp	r3, #2
 800b7ee:	d102      	bne.n	800b7f6 <xQueueGenericSendFromISR+0xfa>
 800b7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d127      	bne.n	800b846 <xQueueGenericSendFromISR+0x14a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800b7f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b7f8:	f000 fc72 	bl	800c0e0 <prvNotifyQueueSetContainer>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d021      	beq.n	800b846 <xQueueGenericSendFromISR+0x14a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d01e      	beq.n	800b846 <xQueueGenericSendFromISR+0x14a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2201      	movs	r2, #1
 800b80c:	601a      	str	r2, [r3, #0]
 800b80e:	e01a      	b.n	800b846 <xQueueGenericSendFromISR+0x14a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b814:	2b00      	cmp	r3, #0
 800b816:	d016      	beq.n	800b846 <xQueueGenericSendFromISR+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b81a:	3324      	adds	r3, #36	@ 0x24
 800b81c:	4618      	mov	r0, r3
 800b81e:	f001 fd67 	bl	800d2f0 <xTaskRemoveFromEventList>
 800b822:	4603      	mov	r3, r0
 800b824:	2b00      	cmp	r3, #0
 800b826:	d00e      	beq.n	800b846 <xQueueGenericSendFromISR+0x14a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d00b      	beq.n	800b846 <xQueueGenericSendFromISR+0x14a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2201      	movs	r2, #1
 800b832:	601a      	str	r2, [r3, #0]
 800b834:	e007      	b.n	800b846 <xQueueGenericSendFromISR+0x14a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b836:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b83a:	3301      	adds	r3, #1
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	b25a      	sxtb	r2, r3
 800b840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b842:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b846:	2301      	movs	r3, #1
 800b848:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b84a:	e001      	b.n	800b850 <xQueueGenericSendFromISR+0x154>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b84c:	2300      	movs	r3, #0
 800b84e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b852:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b85a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b85c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3740      	adds	r7, #64	@ 0x40
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
	...

0800b868 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b08c      	sub	sp, #48	@ 0x30
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	60f8      	str	r0, [r7, #12]
 800b870:	60b9      	str	r1, [r7, #8]
 800b872:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b874:	2300      	movs	r3, #0
 800b876:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b87c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d10b      	bne.n	800b89a <xQueueReceive+0x32>
	__asm volatile
 800b882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b886:	f383 8811 	msr	BASEPRI, r3
 800b88a:	f3bf 8f6f 	isb	sy
 800b88e:	f3bf 8f4f 	dsb	sy
 800b892:	623b      	str	r3, [r7, #32]
}
 800b894:	bf00      	nop
 800b896:	bf00      	nop
 800b898:	e7fd      	b.n	800b896 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d103      	bne.n	800b8a8 <xQueueReceive+0x40>
 800b8a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d101      	bne.n	800b8ac <xQueueReceive+0x44>
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e000      	b.n	800b8ae <xQueueReceive+0x46>
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d10b      	bne.n	800b8ca <xQueueReceive+0x62>
	__asm volatile
 800b8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8b6:	f383 8811 	msr	BASEPRI, r3
 800b8ba:	f3bf 8f6f 	isb	sy
 800b8be:	f3bf 8f4f 	dsb	sy
 800b8c2:	61fb      	str	r3, [r7, #28]
}
 800b8c4:	bf00      	nop
 800b8c6:	bf00      	nop
 800b8c8:	e7fd      	b.n	800b8c6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b8ca:	f001 ff1f 	bl	800d70c <xTaskGetSchedulerState>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d102      	bne.n	800b8da <xQueueReceive+0x72>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d101      	bne.n	800b8de <xQueueReceive+0x76>
 800b8da:	2301      	movs	r3, #1
 800b8dc:	e000      	b.n	800b8e0 <xQueueReceive+0x78>
 800b8de:	2300      	movs	r3, #0
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d10b      	bne.n	800b8fc <xQueueReceive+0x94>
	__asm volatile
 800b8e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8e8:	f383 8811 	msr	BASEPRI, r3
 800b8ec:	f3bf 8f6f 	isb	sy
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	61bb      	str	r3, [r7, #24]
}
 800b8f6:	bf00      	nop
 800b8f8:	bf00      	nop
 800b8fa:	e7fd      	b.n	800b8f8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b8fc:	f002 fec4 	bl	800e688 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b904:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d01f      	beq.n	800b94c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b90c:	68b9      	ldr	r1, [r7, #8]
 800b90e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b910:	f000 faa0 	bl	800be54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b916:	1e5a      	subs	r2, r3, #1
 800b918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b91a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b91c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b91e:	691b      	ldr	r3, [r3, #16]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d00f      	beq.n	800b944 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b926:	3310      	adds	r3, #16
 800b928:	4618      	mov	r0, r3
 800b92a:	f001 fce1 	bl	800d2f0 <xTaskRemoveFromEventList>
 800b92e:	4603      	mov	r3, r0
 800b930:	2b00      	cmp	r3, #0
 800b932:	d007      	beq.n	800b944 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b934:	4b3c      	ldr	r3, [pc, #240]	@ (800ba28 <xQueueReceive+0x1c0>)
 800b936:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b93a:	601a      	str	r2, [r3, #0]
 800b93c:	f3bf 8f4f 	dsb	sy
 800b940:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b944:	f002 fed2 	bl	800e6ec <vPortExitCritical>
				return pdPASS;
 800b948:	2301      	movs	r3, #1
 800b94a:	e069      	b.n	800ba20 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d103      	bne.n	800b95a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b952:	f002 fecb 	bl	800e6ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b956:	2300      	movs	r3, #0
 800b958:	e062      	b.n	800ba20 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d106      	bne.n	800b96e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b960:	f107 0310 	add.w	r3, r7, #16
 800b964:	4618      	mov	r0, r3
 800b966:	f001 fd4f 	bl	800d408 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b96a:	2301      	movs	r3, #1
 800b96c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b96e:	f002 febd 	bl	800e6ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b972:	f001 fa8f 	bl	800ce94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b976:	f002 fe87 	bl	800e688 <vPortEnterCritical>
 800b97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b980:	b25b      	sxtb	r3, r3
 800b982:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b986:	d103      	bne.n	800b990 <xQueueReceive+0x128>
 800b988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b98a:	2200      	movs	r2, #0
 800b98c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b992:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b996:	b25b      	sxtb	r3, r3
 800b998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b99c:	d103      	bne.n	800b9a6 <xQueueReceive+0x13e>
 800b99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b9a6:	f002 fea1 	bl	800e6ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b9aa:	1d3a      	adds	r2, r7, #4
 800b9ac:	f107 0310 	add.w	r3, r7, #16
 800b9b0:	4611      	mov	r1, r2
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f001 fd3e 	bl	800d434 <xTaskCheckForTimeOut>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d123      	bne.n	800ba06 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b9be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9c0:	f000 facd 	bl	800bf5e <prvIsQueueEmpty>
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d017      	beq.n	800b9fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9cc:	3324      	adds	r3, #36	@ 0x24
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	4611      	mov	r1, r2
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f001 fc3a 	bl	800d24c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b9d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9da:	f000 fa61 	bl	800bea0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b9de:	f001 fa67 	bl	800ceb0 <xTaskResumeAll>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d189      	bne.n	800b8fc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b9e8:	4b0f      	ldr	r3, [pc, #60]	@ (800ba28 <xQueueReceive+0x1c0>)
 800b9ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9ee:	601a      	str	r2, [r3, #0]
 800b9f0:	f3bf 8f4f 	dsb	sy
 800b9f4:	f3bf 8f6f 	isb	sy
 800b9f8:	e780      	b.n	800b8fc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b9fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9fc:	f000 fa50 	bl	800bea0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba00:	f001 fa56 	bl	800ceb0 <xTaskResumeAll>
 800ba04:	e77a      	b.n	800b8fc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ba06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba08:	f000 fa4a 	bl	800bea0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba0c:	f001 fa50 	bl	800ceb0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba12:	f000 faa4 	bl	800bf5e <prvIsQueueEmpty>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	f43f af6f 	beq.w	800b8fc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ba1e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ba20:	4618      	mov	r0, r3
 800ba22:	3730      	adds	r7, #48	@ 0x30
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}
 800ba28:	e000ed04 	.word	0xe000ed04

0800ba2c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b08e      	sub	sp, #56	@ 0x38
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ba36:	2300      	movs	r3, #0
 800ba38:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ba3e:	2300      	movs	r3, #0
 800ba40:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ba42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10b      	bne.n	800ba60 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800ba48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba4c:	f383 8811 	msr	BASEPRI, r3
 800ba50:	f3bf 8f6f 	isb	sy
 800ba54:	f3bf 8f4f 	dsb	sy
 800ba58:	623b      	str	r3, [r7, #32]
}
 800ba5a:	bf00      	nop
 800ba5c:	bf00      	nop
 800ba5e:	e7fd      	b.n	800ba5c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ba60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d00b      	beq.n	800ba80 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800ba68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba6c:	f383 8811 	msr	BASEPRI, r3
 800ba70:	f3bf 8f6f 	isb	sy
 800ba74:	f3bf 8f4f 	dsb	sy
 800ba78:	61fb      	str	r3, [r7, #28]
}
 800ba7a:	bf00      	nop
 800ba7c:	bf00      	nop
 800ba7e:	e7fd      	b.n	800ba7c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ba80:	f001 fe44 	bl	800d70c <xTaskGetSchedulerState>
 800ba84:	4603      	mov	r3, r0
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d102      	bne.n	800ba90 <xQueueSemaphoreTake+0x64>
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d101      	bne.n	800ba94 <xQueueSemaphoreTake+0x68>
 800ba90:	2301      	movs	r3, #1
 800ba92:	e000      	b.n	800ba96 <xQueueSemaphoreTake+0x6a>
 800ba94:	2300      	movs	r3, #0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d10b      	bne.n	800bab2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800ba9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba9e:	f383 8811 	msr	BASEPRI, r3
 800baa2:	f3bf 8f6f 	isb	sy
 800baa6:	f3bf 8f4f 	dsb	sy
 800baaa:	61bb      	str	r3, [r7, #24]
}
 800baac:	bf00      	nop
 800baae:	bf00      	nop
 800bab0:	e7fd      	b.n	800baae <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bab2:	f002 fde9 	bl	800e688 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baba:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800babc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d024      	beq.n	800bb0c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bac4:	1e5a      	subs	r2, r3, #1
 800bac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bac8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800baca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d104      	bne.n	800badc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bad2:	f001 ff95 	bl	800da00 <pvTaskIncrementMutexHeldCount>
 800bad6:	4602      	mov	r2, r0
 800bad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bada:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800badc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bade:	691b      	ldr	r3, [r3, #16]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d00f      	beq.n	800bb04 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bae6:	3310      	adds	r3, #16
 800bae8:	4618      	mov	r0, r3
 800baea:	f001 fc01 	bl	800d2f0 <xTaskRemoveFromEventList>
 800baee:	4603      	mov	r3, r0
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d007      	beq.n	800bb04 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800baf4:	4b54      	ldr	r3, [pc, #336]	@ (800bc48 <xQueueSemaphoreTake+0x21c>)
 800baf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bafa:	601a      	str	r2, [r3, #0]
 800bafc:	f3bf 8f4f 	dsb	sy
 800bb00:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bb04:	f002 fdf2 	bl	800e6ec <vPortExitCritical>
				return pdPASS;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	e098      	b.n	800bc3e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d112      	bne.n	800bb38 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bb12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d00b      	beq.n	800bb30 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800bb18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb1c:	f383 8811 	msr	BASEPRI, r3
 800bb20:	f3bf 8f6f 	isb	sy
 800bb24:	f3bf 8f4f 	dsb	sy
 800bb28:	617b      	str	r3, [r7, #20]
}
 800bb2a:	bf00      	nop
 800bb2c:	bf00      	nop
 800bb2e:	e7fd      	b.n	800bb2c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bb30:	f002 fddc 	bl	800e6ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bb34:	2300      	movs	r3, #0
 800bb36:	e082      	b.n	800bc3e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bb38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d106      	bne.n	800bb4c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bb3e:	f107 030c 	add.w	r3, r7, #12
 800bb42:	4618      	mov	r0, r3
 800bb44:	f001 fc60 	bl	800d408 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bb48:	2301      	movs	r3, #1
 800bb4a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bb4c:	f002 fdce 	bl	800e6ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bb50:	f001 f9a0 	bl	800ce94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bb54:	f002 fd98 	bl	800e688 <vPortEnterCritical>
 800bb58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb5a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb5e:	b25b      	sxtb	r3, r3
 800bb60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb64:	d103      	bne.n	800bb6e <xQueueSemaphoreTake+0x142>
 800bb66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb74:	b25b      	sxtb	r3, r3
 800bb76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb7a:	d103      	bne.n	800bb84 <xQueueSemaphoreTake+0x158>
 800bb7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb7e:	2200      	movs	r2, #0
 800bb80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb84:	f002 fdb2 	bl	800e6ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb88:	463a      	mov	r2, r7
 800bb8a:	f107 030c 	add.w	r3, r7, #12
 800bb8e:	4611      	mov	r1, r2
 800bb90:	4618      	mov	r0, r3
 800bb92:	f001 fc4f 	bl	800d434 <xTaskCheckForTimeOut>
 800bb96:	4603      	mov	r3, r0
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d132      	bne.n	800bc02 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bb9e:	f000 f9de 	bl	800bf5e <prvIsQueueEmpty>
 800bba2:	4603      	mov	r3, r0
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d026      	beq.n	800bbf6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d109      	bne.n	800bbc4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800bbb0:	f002 fd6a 	bl	800e688 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bbb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f001 fdc5 	bl	800d748 <xTaskPriorityInherit>
 800bbbe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800bbc0:	f002 fd94 	bl	800e6ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbc6:	3324      	adds	r3, #36	@ 0x24
 800bbc8:	683a      	ldr	r2, [r7, #0]
 800bbca:	4611      	mov	r1, r2
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f001 fb3d 	bl	800d24c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bbd2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bbd4:	f000 f964 	bl	800bea0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bbd8:	f001 f96a 	bl	800ceb0 <xTaskResumeAll>
 800bbdc:	4603      	mov	r3, r0
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	f47f af67 	bne.w	800bab2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800bbe4:	4b18      	ldr	r3, [pc, #96]	@ (800bc48 <xQueueSemaphoreTake+0x21c>)
 800bbe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbea:	601a      	str	r2, [r3, #0]
 800bbec:	f3bf 8f4f 	dsb	sy
 800bbf0:	f3bf 8f6f 	isb	sy
 800bbf4:	e75d      	b.n	800bab2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bbf6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bbf8:	f000 f952 	bl	800bea0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bbfc:	f001 f958 	bl	800ceb0 <xTaskResumeAll>
 800bc00:	e757      	b.n	800bab2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bc02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc04:	f000 f94c 	bl	800bea0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bc08:	f001 f952 	bl	800ceb0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bc0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc0e:	f000 f9a6 	bl	800bf5e <prvIsQueueEmpty>
 800bc12:	4603      	mov	r3, r0
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	f43f af4c 	beq.w	800bab2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bc1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d00d      	beq.n	800bc3c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800bc20:	f002 fd32 	bl	800e688 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bc24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc26:	f000 f893 	bl	800bd50 <prvGetDisinheritPriorityAfterTimeout>
 800bc2a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bc2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc2e:	689b      	ldr	r3, [r3, #8]
 800bc30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc32:	4618      	mov	r0, r3
 800bc34:	f001 fe60 	bl	800d8f8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bc38:	f002 fd58 	bl	800e6ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bc3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3738      	adds	r7, #56	@ 0x38
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop
 800bc48:	e000ed04 	.word	0xe000ed04

0800bc4c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b08e      	sub	sp, #56	@ 0x38
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	60f8      	str	r0, [r7, #12]
 800bc54:	60b9      	str	r1, [r7, #8]
 800bc56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bc5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d10b      	bne.n	800bc7a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800bc62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc66:	f383 8811 	msr	BASEPRI, r3
 800bc6a:	f3bf 8f6f 	isb	sy
 800bc6e:	f3bf 8f4f 	dsb	sy
 800bc72:	623b      	str	r3, [r7, #32]
}
 800bc74:	bf00      	nop
 800bc76:	bf00      	nop
 800bc78:	e7fd      	b.n	800bc76 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d103      	bne.n	800bc88 <xQueueReceiveFromISR+0x3c>
 800bc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d101      	bne.n	800bc8c <xQueueReceiveFromISR+0x40>
 800bc88:	2301      	movs	r3, #1
 800bc8a:	e000      	b.n	800bc8e <xQueueReceiveFromISR+0x42>
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d10b      	bne.n	800bcaa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800bc92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc96:	f383 8811 	msr	BASEPRI, r3
 800bc9a:	f3bf 8f6f 	isb	sy
 800bc9e:	f3bf 8f4f 	dsb	sy
 800bca2:	61fb      	str	r3, [r7, #28]
}
 800bca4:	bf00      	nop
 800bca6:	bf00      	nop
 800bca8:	e7fd      	b.n	800bca6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bcaa:	f002 fdcd 	bl	800e848 <vPortValidateInterruptPriority>
	__asm volatile
 800bcae:	f3ef 8211 	mrs	r2, BASEPRI
 800bcb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb6:	f383 8811 	msr	BASEPRI, r3
 800bcba:	f3bf 8f6f 	isb	sy
 800bcbe:	f3bf 8f4f 	dsb	sy
 800bcc2:	61ba      	str	r2, [r7, #24]
 800bcc4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800bcc6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bcc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d02f      	beq.n	800bd36 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800bcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bcdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bce0:	68b9      	ldr	r1, [r7, #8]
 800bce2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bce4:	f000 f8b6 	bl	800be54 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcea:	1e5a      	subs	r2, r3, #1
 800bcec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800bcf0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bcf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcf8:	d112      	bne.n	800bd20 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bcfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcfc:	691b      	ldr	r3, [r3, #16]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d016      	beq.n	800bd30 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd04:	3310      	adds	r3, #16
 800bd06:	4618      	mov	r0, r3
 800bd08:	f001 faf2 	bl	800d2f0 <xTaskRemoveFromEventList>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d00e      	beq.n	800bd30 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d00b      	beq.n	800bd30 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	601a      	str	r2, [r3, #0]
 800bd1e:	e007      	b.n	800bd30 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800bd20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd24:	3301      	adds	r3, #1
 800bd26:	b2db      	uxtb	r3, r3
 800bd28:	b25a      	sxtb	r2, r3
 800bd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800bd30:	2301      	movs	r3, #1
 800bd32:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd34:	e001      	b.n	800bd3a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800bd36:	2300      	movs	r3, #0
 800bd38:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd3c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	f383 8811 	msr	BASEPRI, r3
}
 800bd44:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3738      	adds	r7, #56	@ 0x38
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}

0800bd50 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bd50:	b480      	push	{r7}
 800bd52:	b085      	sub	sp, #20
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d006      	beq.n	800bd6e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800bd6a:	60fb      	str	r3, [r7, #12]
 800bd6c:	e001      	b.n	800bd72 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bd6e:	2300      	movs	r3, #0
 800bd70:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bd72:	68fb      	ldr	r3, [r7, #12]
	}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3714      	adds	r7, #20
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7e:	4770      	bx	lr

0800bd80 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b086      	sub	sp, #24
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	60f8      	str	r0, [r7, #12]
 800bd88:	60b9      	str	r1, [r7, #8]
 800bd8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd94:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d10d      	bne.n	800bdba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d14d      	bne.n	800be42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f001 fd34 	bl	800d818 <xTaskPriorityDisinherit>
 800bdb0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	609a      	str	r2, [r3, #8]
 800bdb8:	e043      	b.n	800be42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d119      	bne.n	800bdf4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	6858      	ldr	r0, [r3, #4]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdc8:	461a      	mov	r2, r3
 800bdca:	68b9      	ldr	r1, [r7, #8]
 800bdcc:	f003 ffad 	bl	800fd2a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	685a      	ldr	r2, [r3, #4]
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdd8:	441a      	add	r2, r3
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	685a      	ldr	r2, [r3, #4]
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	689b      	ldr	r3, [r3, #8]
 800bde6:	429a      	cmp	r2, r3
 800bde8:	d32b      	bcc.n	800be42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681a      	ldr	r2, [r3, #0]
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	605a      	str	r2, [r3, #4]
 800bdf2:	e026      	b.n	800be42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	68d8      	ldr	r0, [r3, #12]
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdfc:	461a      	mov	r2, r3
 800bdfe:	68b9      	ldr	r1, [r7, #8]
 800be00:	f003 ff93 	bl	800fd2a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	68da      	ldr	r2, [r3, #12]
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be0c:	425b      	negs	r3, r3
 800be0e:	441a      	add	r2, r3
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	68da      	ldr	r2, [r3, #12]
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	429a      	cmp	r2, r3
 800be1e:	d207      	bcs.n	800be30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	689a      	ldr	r2, [r3, #8]
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be28:	425b      	negs	r3, r3
 800be2a:	441a      	add	r2, r3
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2b02      	cmp	r3, #2
 800be34:	d105      	bne.n	800be42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d002      	beq.n	800be42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	3b01      	subs	r3, #1
 800be40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	1c5a      	adds	r2, r3, #1
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800be4a:	697b      	ldr	r3, [r7, #20]
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3718      	adds	r7, #24
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}

0800be54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b082      	sub	sp, #8
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be62:	2b00      	cmp	r3, #0
 800be64:	d018      	beq.n	800be98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	68da      	ldr	r2, [r3, #12]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be6e:	441a      	add	r2, r3
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	68da      	ldr	r2, [r3, #12]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	689b      	ldr	r3, [r3, #8]
 800be7c:	429a      	cmp	r2, r3
 800be7e:	d303      	bcc.n	800be88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681a      	ldr	r2, [r3, #0]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	68d9      	ldr	r1, [r3, #12]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be90:	461a      	mov	r2, r3
 800be92:	6838      	ldr	r0, [r7, #0]
 800be94:	f003 ff49 	bl	800fd2a <memcpy>
	}
}
 800be98:	bf00      	nop
 800be9a:	3708      	adds	r7, #8
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}

0800bea0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bea8:	f002 fbee 	bl	800e688 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800beb2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800beb4:	e01e      	b.n	800bef4 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d008      	beq.n	800bed0 <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 f90e 	bl	800c0e0 <prvNotifyQueueSetContainer>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d010      	beq.n	800beec <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 800beca:	f001 fb27 	bl	800d51c <vTaskMissedYield>
 800bece:	e00d      	b.n	800beec <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d012      	beq.n	800befe <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	3324      	adds	r3, #36	@ 0x24
 800bedc:	4618      	mov	r0, r3
 800bede:	f001 fa07 	bl	800d2f0 <xTaskRemoveFromEventList>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d001      	beq.n	800beec <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 800bee8:	f001 fb18 	bl	800d51c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800beec:	7bfb      	ldrb	r3, [r7, #15]
 800beee:	3b01      	subs	r3, #1
 800bef0:	b2db      	uxtb	r3, r3
 800bef2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bef4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	dcdc      	bgt.n	800beb6 <prvUnlockQueue+0x16>
 800befc:	e000      	b.n	800bf00 <prvUnlockQueue+0x60>
						break;
 800befe:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	22ff      	movs	r2, #255	@ 0xff
 800bf04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800bf08:	f002 fbf0 	bl	800e6ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bf0c:	f002 fbbc 	bl	800e688 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bf16:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf18:	e011      	b.n	800bf3e <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	691b      	ldr	r3, [r3, #16]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d012      	beq.n	800bf48 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	3310      	adds	r3, #16
 800bf26:	4618      	mov	r0, r3
 800bf28:	f001 f9e2 	bl	800d2f0 <xTaskRemoveFromEventList>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d001      	beq.n	800bf36 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 800bf32:	f001 faf3 	bl	800d51c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bf36:	7bbb      	ldrb	r3, [r7, #14]
 800bf38:	3b01      	subs	r3, #1
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	dce9      	bgt.n	800bf1a <prvUnlockQueue+0x7a>
 800bf46:	e000      	b.n	800bf4a <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 800bf48:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	22ff      	movs	r2, #255	@ 0xff
 800bf4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800bf52:	f002 fbcb 	bl	800e6ec <vPortExitCritical>
}
 800bf56:	bf00      	nop
 800bf58:	3710      	adds	r7, #16
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}

0800bf5e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bf5e:	b580      	push	{r7, lr}
 800bf60:	b084      	sub	sp, #16
 800bf62:	af00      	add	r7, sp, #0
 800bf64:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bf66:	f002 fb8f 	bl	800e688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d102      	bne.n	800bf78 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bf72:	2301      	movs	r3, #1
 800bf74:	60fb      	str	r3, [r7, #12]
 800bf76:	e001      	b.n	800bf7c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bf78:	2300      	movs	r3, #0
 800bf7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bf7c:	f002 fbb6 	bl	800e6ec <vPortExitCritical>

	return xReturn;
 800bf80:	68fb      	ldr	r3, [r7, #12]
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3710      	adds	r7, #16
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b084      	sub	sp, #16
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bf92:	f002 fb79 	bl	800e688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	d102      	bne.n	800bfa8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	60fb      	str	r3, [r7, #12]
 800bfa6:	e001      	b.n	800bfac <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bfac:	f002 fb9e 	bl	800e6ec <vPortExitCritical>

	return xReturn;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
}
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3710      	adds	r7, #16
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}
	...

0800bfbc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b085      	sub	sp, #20
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	60fb      	str	r3, [r7, #12]
 800bfca:	e014      	b.n	800bff6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bfcc:	4a0f      	ldr	r2, [pc, #60]	@ (800c00c <vQueueAddToRegistry+0x50>)
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d10b      	bne.n	800bff0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bfd8:	490c      	ldr	r1, [pc, #48]	@ (800c00c <vQueueAddToRegistry+0x50>)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	683a      	ldr	r2, [r7, #0]
 800bfde:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bfe2:	4a0a      	ldr	r2, [pc, #40]	@ (800c00c <vQueueAddToRegistry+0x50>)
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	00db      	lsls	r3, r3, #3
 800bfe8:	4413      	add	r3, r2
 800bfea:	687a      	ldr	r2, [r7, #4]
 800bfec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bfee:	e006      	b.n	800bffe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	3301      	adds	r3, #1
 800bff4:	60fb      	str	r3, [r7, #12]
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2b07      	cmp	r3, #7
 800bffa:	d9e7      	bls.n	800bfcc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bffc:	bf00      	nop
 800bffe:	bf00      	nop
 800c000:	3714      	adds	r7, #20
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr
 800c00a:	bf00      	nop
 800c00c:	24000cd0 	.word	0x24000cd0

0800c010 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c010:	b580      	push	{r7, lr}
 800c012:	b086      	sub	sp, #24
 800c014:	af00      	add	r7, sp, #0
 800c016:	60f8      	str	r0, [r7, #12]
 800c018:	60b9      	str	r1, [r7, #8]
 800c01a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c020:	f002 fb32 	bl	800e688 <vPortEnterCritical>
 800c024:	697b      	ldr	r3, [r7, #20]
 800c026:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c02a:	b25b      	sxtb	r3, r3
 800c02c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c030:	d103      	bne.n	800c03a <vQueueWaitForMessageRestricted+0x2a>
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	2200      	movs	r2, #0
 800c036:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c040:	b25b      	sxtb	r3, r3
 800c042:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c046:	d103      	bne.n	800c050 <vQueueWaitForMessageRestricted+0x40>
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	2200      	movs	r2, #0
 800c04c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c050:	f002 fb4c 	bl	800e6ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c054:	697b      	ldr	r3, [r7, #20]
 800c056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d106      	bne.n	800c06a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c05c:	697b      	ldr	r3, [r7, #20]
 800c05e:	3324      	adds	r3, #36	@ 0x24
 800c060:	687a      	ldr	r2, [r7, #4]
 800c062:	68b9      	ldr	r1, [r7, #8]
 800c064:	4618      	mov	r0, r3
 800c066:	f001 f917 	bl	800d298 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c06a:	6978      	ldr	r0, [r7, #20]
 800c06c:	f7ff ff18 	bl	800bea0 <prvUnlockQueue>
	}
 800c070:	bf00      	nop
 800c072:	3718      	adds	r7, #24
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b084      	sub	sp, #16
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
 800c080:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800c082:	f002 fb01 	bl	800e688 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d002      	beq.n	800c094 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 800c08e:	2300      	movs	r3, #0
 800c090:	60fb      	str	r3, [r7, #12]
 800c092:	e00b      	b.n	800c0ac <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d002      	beq.n	800c0a2 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 800c09c:	2300      	movs	r3, #0
 800c09e:	60fb      	str	r3, [r7, #12]
 800c0a0:	e004      	b.n	800c0ac <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	683a      	ldr	r2, [r7, #0]
 800c0a6:	649a      	str	r2, [r3, #72]	@ 0x48
				xReturn = pdPASS;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800c0ac:	f002 fb1e 	bl	800e6ec <vPortExitCritical>

		return xReturn;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
	}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	3710      	adds	r7, #16
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}

0800c0ba <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 800c0ba:	b580      	push	{r7, lr}
 800c0bc:	b084      	sub	sp, #16
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	6078      	str	r0, [r7, #4]
 800c0c2:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 800c0c8:	f107 030c 	add.w	r3, r7, #12
 800c0cc:	683a      	ldr	r2, [r7, #0]
 800c0ce:	4619      	mov	r1, r3
 800c0d0:	6878      	ldr	r0, [r7, #4]
 800c0d2:	f7ff fbc9 	bl	800b868 <xQueueReceive>
		return xReturn;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
	}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3710      	adds	r7, #16
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b088      	sub	sp, #32
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0ec:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 800c0f2:	69bb      	ldr	r3, [r7, #24]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d10b      	bne.n	800c110 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 800c0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0fc:	f383 8811 	msr	BASEPRI, r3
 800c100:	f3bf 8f6f 	isb	sy
 800c104:	f3bf 8f4f 	dsb	sy
 800c108:	613b      	str	r3, [r7, #16]
}
 800c10a:	bf00      	nop
 800c10c:	bf00      	nop
 800c10e:	e7fd      	b.n	800c10c <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 800c110:	69bb      	ldr	r3, [r7, #24]
 800c112:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c114:	69bb      	ldr	r3, [r7, #24]
 800c116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c118:	429a      	cmp	r2, r3
 800c11a:	d30b      	bcc.n	800c134 <prvNotifyQueueSetContainer+0x54>
	__asm volatile
 800c11c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c120:	f383 8811 	msr	BASEPRI, r3
 800c124:	f3bf 8f6f 	isb	sy
 800c128:	f3bf 8f4f 	dsb	sy
 800c12c:	60fb      	str	r3, [r7, #12]
}
 800c12e:	bf00      	nop
 800c130:	bf00      	nop
 800c132:	e7fd      	b.n	800c130 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 800c134:	69bb      	ldr	r3, [r7, #24]
 800c136:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c138:	69bb      	ldr	r3, [r7, #24]
 800c13a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d225      	bcs.n	800c18c <prvNotifyQueueSetContainer+0xac>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800c140:	69bb      	ldr	r3, [r7, #24]
 800c142:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c146:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 800c148:	1d3b      	adds	r3, r7, #4
 800c14a:	2200      	movs	r2, #0
 800c14c:	4619      	mov	r1, r3
 800c14e:	69b8      	ldr	r0, [r7, #24]
 800c150:	f7ff fe16 	bl	800bd80 <prvCopyDataToQueue>
 800c154:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 800c156:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c15a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c15e:	d10e      	bne.n	800c17e <prvNotifyQueueSetContainer+0x9e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 800c160:	69bb      	ldr	r3, [r7, #24]
 800c162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c164:	2b00      	cmp	r3, #0
 800c166:	d011      	beq.n	800c18c <prvNotifyQueueSetContainer+0xac>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 800c168:	69bb      	ldr	r3, [r7, #24]
 800c16a:	3324      	adds	r3, #36	@ 0x24
 800c16c:	4618      	mov	r0, r3
 800c16e:	f001 f8bf 	bl	800d2f0 <xTaskRemoveFromEventList>
 800c172:	4603      	mov	r3, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	d009      	beq.n	800c18c <prvNotifyQueueSetContainer+0xac>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 800c178:	2301      	movs	r3, #1
 800c17a:	61fb      	str	r3, [r7, #28]
 800c17c:	e006      	b.n	800c18c <prvNotifyQueueSetContainer+0xac>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c17e:	7dfb      	ldrb	r3, [r7, #23]
 800c180:	3301      	adds	r3, #1
 800c182:	b2db      	uxtb	r3, r3
 800c184:	b25a      	sxtb	r2, r3
 800c186:	69bb      	ldr	r3, [r7, #24]
 800c188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c18c:	69fb      	ldr	r3, [r7, #28]
	}
 800c18e:	4618      	mov	r0, r3
 800c190:	3720      	adds	r7, #32
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800c196:	b580      	push	{r7, lr}
 800c198:	b08c      	sub	sp, #48	@ 0x30
 800c19a:	af02      	add	r7, sp, #8
 800c19c:	60f8      	str	r0, [r7, #12]
 800c19e:	60b9      	str	r1, [r7, #8]
 800c1a0:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2b01      	cmp	r3, #1
 800c1a6:	d111      	bne.n	800c1cc <xStreamBufferGenericCreate+0x36>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	2b04      	cmp	r3, #4
 800c1b2:	d81d      	bhi.n	800c1f0 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800c1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1b8:	f383 8811 	msr	BASEPRI, r3
 800c1bc:	f3bf 8f6f 	isb	sy
 800c1c0:	f3bf 8f4f 	dsb	sy
 800c1c4:	61fb      	str	r3, [r7, #28]
}
 800c1c6:	bf00      	nop
 800c1c8:	bf00      	nop
 800c1ca:	e7fd      	b.n	800c1c8 <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > 0 );
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d10b      	bne.n	800c1f0 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800c1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1dc:	f383 8811 	msr	BASEPRI, r3
 800c1e0:	f3bf 8f6f 	isb	sy
 800c1e4:	f3bf 8f4f 	dsb	sy
 800c1e8:	61bb      	str	r3, [r7, #24]
}
 800c1ea:	bf00      	nop
 800c1ec:	bf00      	nop
 800c1ee:	e7fd      	b.n	800c1ec <xStreamBufferGenericCreate+0x56>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 800c1f0:	68ba      	ldr	r2, [r7, #8]
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d90b      	bls.n	800c210 <xStreamBufferGenericCreate+0x7a>
	__asm volatile
 800c1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fc:	f383 8811 	msr	BASEPRI, r3
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	617b      	str	r3, [r7, #20]
}
 800c20a:	bf00      	nop
 800c20c:	bf00      	nop
 800c20e:	e7fd      	b.n	800c20c <xStreamBufferGenericCreate+0x76>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d101      	bne.n	800c21a <xStreamBufferGenericCreate+0x84>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 800c216:	2301      	movs	r3, #1
 800c218:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	3301      	adds	r3, #1
 800c21e:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	3324      	adds	r3, #36	@ 0x24
 800c224:	4618      	mov	r0, r3
 800c226:	f002 fb51 	bl	800e8cc <pvPortMalloc>
 800c22a:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 800c22c:	6a3b      	ldr	r3, [r7, #32]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d00a      	beq.n	800c248 <xStreamBufferGenericCreate+0xb2>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 800c232:	6a3b      	ldr	r3, [r7, #32]
 800c234:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800c238:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c23c:	9300      	str	r3, [sp, #0]
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	68fa      	ldr	r2, [r7, #12]
 800c242:	6a38      	ldr	r0, [r7, #32]
 800c244:	f000 fb0b 	bl	800c85e <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800c248:	6a3b      	ldr	r3, [r7, #32]
	}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3728      	adds	r7, #40	@ 0x28
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}

0800c252 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 800c252:	b480      	push	{r7}
 800c254:	b087      	sub	sp, #28
 800c256:	af00      	add	r7, sp, #0
 800c258:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d10b      	bne.n	800c27c <xStreamBufferSpacesAvailable+0x2a>
	__asm volatile
 800c264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c268:	f383 8811 	msr	BASEPRI, r3
 800c26c:	f3bf 8f6f 	isb	sy
 800c270:	f3bf 8f4f 	dsb	sy
 800c274:	60fb      	str	r3, [r7, #12]
}
 800c276:	bf00      	nop
 800c278:	bf00      	nop
 800c27a:	e7fd      	b.n	800c278 <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	689a      	ldr	r2, [r3, #8]
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4413      	add	r3, r2
 800c286:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	685b      	ldr	r3, [r3, #4]
 800c28c:	697a      	ldr	r2, [r7, #20]
 800c28e:	1ad3      	subs	r3, r2, r3
 800c290:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 800c292:	697b      	ldr	r3, [r7, #20]
 800c294:	3b01      	subs	r3, #1
 800c296:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800c298:	693b      	ldr	r3, [r7, #16]
 800c29a:	689b      	ldr	r3, [r3, #8]
 800c29c:	697a      	ldr	r2, [r7, #20]
 800c29e:	429a      	cmp	r2, r3
 800c2a0:	d304      	bcc.n	800c2ac <xStreamBufferSpacesAvailable+0x5a>
	{
		xSpace -= pxStreamBuffer->xLength;
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	689b      	ldr	r3, [r3, #8]
 800c2a6:	697a      	ldr	r2, [r7, #20]
 800c2a8:	1ad3      	subs	r3, r2, r3
 800c2aa:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 800c2ac:	697b      	ldr	r3, [r7, #20]
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	371c      	adds	r7, #28
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr

0800c2ba <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 800c2ba:	b580      	push	{r7, lr}
 800c2bc:	b090      	sub	sp, #64	@ 0x40
 800c2be:	af02      	add	r7, sp, #8
 800c2c0:	60f8      	str	r0, [r7, #12]
 800c2c2:	60b9      	str	r1, [r7, #8]
 800c2c4:	607a      	str	r2, [r7, #4]
 800c2c6:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
size_t xReturn, xSpace = 0;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	637b      	str	r3, [r7, #52]	@ 0x34
size_t xRequiredSpace = xDataLengthBytes;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	633b      	str	r3, [r7, #48]	@ 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d10b      	bne.n	800c2f2 <xStreamBufferSend+0x38>
	__asm volatile
 800c2da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2de:	f383 8811 	msr	BASEPRI, r3
 800c2e2:	f3bf 8f6f 	isb	sy
 800c2e6:	f3bf 8f4f 	dsb	sy
 800c2ea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c2ec:	bf00      	nop
 800c2ee:	bf00      	nop
 800c2f0:	e7fd      	b.n	800c2ee <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 800c2f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d10b      	bne.n	800c310 <xStreamBufferSend+0x56>
	__asm volatile
 800c2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2fc:	f383 8811 	msr	BASEPRI, r3
 800c300:	f3bf 8f6f 	isb	sy
 800c304:	f3bf 8f4f 	dsb	sy
 800c308:	623b      	str	r3, [r7, #32]
}
 800c30a:	bf00      	nop
 800c30c:	bf00      	nop
 800c30e:	e7fd      	b.n	800c30c <xStreamBufferSend+0x52>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800c310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c312:	7f1b      	ldrb	r3, [r3, #28]
 800c314:	f003 0301 	and.w	r3, r3, #1
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d012      	beq.n	800c342 <xStreamBufferSend+0x88>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800c31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c31e:	3304      	adds	r3, #4
 800c320:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 800c322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	429a      	cmp	r2, r3
 800c328:	d80b      	bhi.n	800c342 <xStreamBufferSend+0x88>
	__asm volatile
 800c32a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c32e:	f383 8811 	msr	BASEPRI, r3
 800c332:	f3bf 8f6f 	isb	sy
 800c336:	f3bf 8f4f 	dsb	sy
 800c33a:	61fb      	str	r3, [r7, #28]
}
 800c33c:	bf00      	nop
 800c33e:	bf00      	nop
 800c340:	e7fd      	b.n	800c33e <xStreamBufferSend+0x84>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d03f      	beq.n	800c3c8 <xStreamBufferSend+0x10e>
	{
		vTaskSetTimeOutState( &xTimeOut );
 800c348:	f107 0310 	add.w	r3, r7, #16
 800c34c:	4618      	mov	r0, r3
 800c34e:	f001 f833 	bl	800d3b8 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 800c352:	f002 f999 	bl	800e688 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800c356:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c358:	f7ff ff7b 	bl	800c252 <xStreamBufferSpacesAvailable>
 800c35c:	6378      	str	r0, [r7, #52]	@ 0x34

				if( xSpace < xRequiredSpace )
 800c35e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c362:	429a      	cmp	r2, r3
 800c364:	d218      	bcs.n	800c398 <xStreamBufferSend+0xde>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 800c366:	2000      	movs	r0, #0
 800c368:	f001 fc80 	bl	800dc6c <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 800c36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c36e:	695b      	ldr	r3, [r3, #20]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d00b      	beq.n	800c38c <xStreamBufferSend+0xd2>
	__asm volatile
 800c374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c378:	f383 8811 	msr	BASEPRI, r3
 800c37c:	f3bf 8f6f 	isb	sy
 800c380:	f3bf 8f4f 	dsb	sy
 800c384:	61bb      	str	r3, [r7, #24]
}
 800c386:	bf00      	nop
 800c388:	bf00      	nop
 800c38a:	e7fd      	b.n	800c388 <xStreamBufferSend+0xce>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 800c38c:	f001 f9ae 	bl	800d6ec <xTaskGetCurrentTaskHandle>
 800c390:	4602      	mov	r2, r0
 800c392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c394:	615a      	str	r2, [r3, #20]
 800c396:	e002      	b.n	800c39e <xStreamBufferSend+0xe4>
				}
				else
				{
					taskEXIT_CRITICAL();
 800c398:	f002 f9a8 	bl	800e6ec <vPortExitCritical>
					break;
 800c39c:	e014      	b.n	800c3c8 <xStreamBufferSend+0x10e>
				}
			}
			taskEXIT_CRITICAL();
 800c39e:	f002 f9a5 	bl	800e6ec <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	2100      	movs	r1, #0
 800c3a8:	2000      	movs	r0, #0
 800c3aa:	f001 fb3d 	bl	800da28 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 800c3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 800c3b4:	463a      	mov	r2, r7
 800c3b6:	f107 0310 	add.w	r3, r7, #16
 800c3ba:	4611      	mov	r1, r2
 800c3bc:	4618      	mov	r0, r3
 800c3be:	f001 f839 	bl	800d434 <xTaskCheckForTimeOut>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d0c4      	beq.n	800c352 <xStreamBufferSend+0x98>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 800c3c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d103      	bne.n	800c3d6 <xStreamBufferSend+0x11c>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800c3ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c3d0:	f7ff ff3f 	bl	800c252 <xStreamBufferSpacesAvailable>
 800c3d4:	6378      	str	r0, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800c3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3d8:	9300      	str	r3, [sp, #0]
 800c3da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3dc:	687a      	ldr	r2, [r7, #4]
 800c3de:	68b9      	ldr	r1, [r7, #8]
 800c3e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c3e2:	f000 f823 	bl	800c42c <prvWriteMessageToBuffer>
 800c3e6:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 800c3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d019      	beq.n	800c422 <xStreamBufferSend+0x168>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800c3ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c3f0:	f000 fa15 	bl	800c81e <prvBytesInBuffer>
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	429a      	cmp	r2, r3
 800c3fc:	d311      	bcc.n	800c422 <xStreamBufferSend+0x168>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 800c3fe:	f000 fd49 	bl	800ce94 <vTaskSuspendAll>
 800c402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c404:	691b      	ldr	r3, [r3, #16]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d009      	beq.n	800c41e <xStreamBufferSend+0x164>
 800c40a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c40c:	6918      	ldr	r0, [r3, #16]
 800c40e:	2300      	movs	r3, #0
 800c410:	2200      	movs	r2, #0
 800c412:	2100      	movs	r1, #0
 800c414:	f001 fb68 	bl	800dae8 <xTaskGenericNotify>
 800c418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c41a:	2200      	movs	r2, #0
 800c41c:	611a      	str	r2, [r3, #16]
 800c41e:	f000 fd47 	bl	800ceb0 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 800c422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800c424:	4618      	mov	r0, r3
 800c426:	3738      	adds	r7, #56	@ 0x38
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}

0800c42c <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b086      	sub	sp, #24
 800c430:	af00      	add	r7, sp, #0
 800c432:	60f8      	str	r0, [r7, #12]
 800c434:	60b9      	str	r1, [r7, #8]
 800c436:	607a      	str	r2, [r7, #4]
 800c438:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d102      	bne.n	800c446 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800c440:	2300      	movs	r3, #0
 800c442:	617b      	str	r3, [r7, #20]
 800c444:	e01d      	b.n	800c482 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	7f1b      	ldrb	r3, [r3, #28]
 800c44a:	f003 0301 	and.w	r3, r3, #1
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d108      	bne.n	800c464 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800c452:	2301      	movs	r3, #1
 800c454:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 800c456:	687a      	ldr	r2, [r7, #4]
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	4293      	cmp	r3, r2
 800c45c:	bf28      	it	cs
 800c45e:	4613      	movcs	r3, r2
 800c460:	607b      	str	r3, [r7, #4]
 800c462:	e00e      	b.n	800c482 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800c464:	683a      	ldr	r2, [r7, #0]
 800c466:	6a3b      	ldr	r3, [r7, #32]
 800c468:	429a      	cmp	r2, r3
 800c46a:	d308      	bcc.n	800c47e <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800c46c:	2301      	movs	r3, #1
 800c46e:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800c470:	1d3b      	adds	r3, r7, #4
 800c472:	2204      	movs	r2, #4
 800c474:	4619      	mov	r1, r3
 800c476:	68f8      	ldr	r0, [r7, #12]
 800c478:	f000 f8df 	bl	800c63a <prvWriteBytesToBuffer>
 800c47c:	e001      	b.n	800c482 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800c47e:	2300      	movs	r3, #0
 800c480:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d007      	beq.n	800c498 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	461a      	mov	r2, r3
 800c48c:	68b9      	ldr	r1, [r7, #8]
 800c48e:	68f8      	ldr	r0, [r7, #12]
 800c490:	f000 f8d3 	bl	800c63a <prvWriteBytesToBuffer>
 800c494:	6138      	str	r0, [r7, #16]
 800c496:	e001      	b.n	800c49c <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800c498:	2300      	movs	r3, #0
 800c49a:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800c49c:	693b      	ldr	r3, [r7, #16]
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3718      	adds	r7, #24
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}

0800c4a6 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800c4a6:	b580      	push	{r7, lr}
 800c4a8:	b08e      	sub	sp, #56	@ 0x38
 800c4aa:	af02      	add	r7, sp, #8
 800c4ac:	60f8      	str	r0, [r7, #12]
 800c4ae:	60b9      	str	r1, [r7, #8]
 800c4b0:	607a      	str	r2, [r7, #4]
 800c4b2:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

	configASSERT( pvRxData );
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d10b      	bne.n	800c4da <xStreamBufferReceive+0x34>
	__asm volatile
 800c4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4c6:	f383 8811 	msr	BASEPRI, r3
 800c4ca:	f3bf 8f6f 	isb	sy
 800c4ce:	f3bf 8f4f 	dsb	sy
 800c4d2:	61fb      	str	r3, [r7, #28]
}
 800c4d4:	bf00      	nop
 800c4d6:	bf00      	nop
 800c4d8:	e7fd      	b.n	800c4d6 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800c4da:	6a3b      	ldr	r3, [r7, #32]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d10b      	bne.n	800c4f8 <xStreamBufferReceive+0x52>
	__asm volatile
 800c4e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4e4:	f383 8811 	msr	BASEPRI, r3
 800c4e8:	f3bf 8f6f 	isb	sy
 800c4ec:	f3bf 8f4f 	dsb	sy
 800c4f0:	61bb      	str	r3, [r7, #24]
}
 800c4f2:	bf00      	nop
 800c4f4:	bf00      	nop
 800c4f6:	e7fd      	b.n	800c4f4 <xStreamBufferReceive+0x4e>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800c4f8:	6a3b      	ldr	r3, [r7, #32]
 800c4fa:	7f1b      	ldrb	r3, [r3, #28]
 800c4fc:	f003 0301 	and.w	r3, r3, #1
 800c500:	2b00      	cmp	r3, #0
 800c502:	d002      	beq.n	800c50a <xStreamBufferReceive+0x64>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800c504:	2304      	movs	r3, #4
 800c506:	627b      	str	r3, [r7, #36]	@ 0x24
 800c508:	e001      	b.n	800c50e <xStreamBufferReceive+0x68>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800c50a:	2300      	movs	r3, #0
 800c50c:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d035      	beq.n	800c580 <xStreamBufferReceive+0xda>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800c514:	f002 f8b8 	bl	800e688 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800c518:	6a38      	ldr	r0, [r7, #32]
 800c51a:	f000 f980 	bl	800c81e <prvBytesInBuffer>
 800c51e:	62b8      	str	r0, [r7, #40]	@ 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800c520:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c524:	429a      	cmp	r2, r3
 800c526:	d817      	bhi.n	800c558 <xStreamBufferReceive+0xb2>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800c528:	2000      	movs	r0, #0
 800c52a:	f001 fb9f 	bl	800dc6c <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800c52e:	6a3b      	ldr	r3, [r7, #32]
 800c530:	691b      	ldr	r3, [r3, #16]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00b      	beq.n	800c54e <xStreamBufferReceive+0xa8>
	__asm volatile
 800c536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c53a:	f383 8811 	msr	BASEPRI, r3
 800c53e:	f3bf 8f6f 	isb	sy
 800c542:	f3bf 8f4f 	dsb	sy
 800c546:	617b      	str	r3, [r7, #20]
}
 800c548:	bf00      	nop
 800c54a:	bf00      	nop
 800c54c:	e7fd      	b.n	800c54a <xStreamBufferReceive+0xa4>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800c54e:	f001 f8cd 	bl	800d6ec <xTaskGetCurrentTaskHandle>
 800c552:	4602      	mov	r2, r0
 800c554:	6a3b      	ldr	r3, [r7, #32]
 800c556:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c558:	f002 f8c8 	bl	800e6ec <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800c55c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c560:	429a      	cmp	r2, r3
 800c562:	d811      	bhi.n	800c588 <xStreamBufferReceive+0xe2>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	2200      	movs	r2, #0
 800c568:	2100      	movs	r1, #0
 800c56a:	2000      	movs	r0, #0
 800c56c:	f001 fa5c 	bl	800da28 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800c570:	6a3b      	ldr	r3, [r7, #32]
 800c572:	2200      	movs	r2, #0
 800c574:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800c576:	6a38      	ldr	r0, [r7, #32]
 800c578:	f000 f951 	bl	800c81e <prvBytesInBuffer>
 800c57c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c57e:	e003      	b.n	800c588 <xStreamBufferReceive+0xe2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800c580:	6a38      	ldr	r0, [r7, #32]
 800c582:	f000 f94c 	bl	800c81e <prvBytesInBuffer>
 800c586:	62b8      	str	r0, [r7, #40]	@ 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800c588:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d91d      	bls.n	800c5cc <xStreamBufferReceive+0x126>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800c590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c592:	9300      	str	r3, [sp, #0]
 800c594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c596:	687a      	ldr	r2, [r7, #4]
 800c598:	68b9      	ldr	r1, [r7, #8]
 800c59a:	6a38      	ldr	r0, [r7, #32]
 800c59c:	f000 f81b 	bl	800c5d6 <prvReadMessageFromBuffer>
 800c5a0:	62f8      	str	r0, [r7, #44]	@ 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800c5a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d011      	beq.n	800c5cc <xStreamBufferReceive+0x126>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800c5a8:	f000 fc74 	bl	800ce94 <vTaskSuspendAll>
 800c5ac:	6a3b      	ldr	r3, [r7, #32]
 800c5ae:	695b      	ldr	r3, [r3, #20]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d009      	beq.n	800c5c8 <xStreamBufferReceive+0x122>
 800c5b4:	6a3b      	ldr	r3, [r7, #32]
 800c5b6:	6958      	ldr	r0, [r3, #20]
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	2100      	movs	r1, #0
 800c5be:	f001 fa93 	bl	800dae8 <xTaskGenericNotify>
 800c5c2:	6a3b      	ldr	r3, [r7, #32]
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	615a      	str	r2, [r3, #20]
 800c5c8:	f000 fc72 	bl	800ceb0 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800c5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3730      	adds	r7, #48	@ 0x30
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}

0800c5d6 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800c5d6:	b580      	push	{r7, lr}
 800c5d8:	b088      	sub	sp, #32
 800c5da:	af00      	add	r7, sp, #0
 800c5dc:	60f8      	str	r0, [r7, #12]
 800c5de:	60b9      	str	r1, [r7, #8]
 800c5e0:	607a      	str	r2, [r7, #4]
 800c5e2:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800c5e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d019      	beq.n	800c61e <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800c5f0:	f107 0110 	add.w	r1, r7, #16
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c5f8:	68f8      	ldr	r0, [r7, #12]
 800c5fa:	f000 f893 	bl	800c724 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800c602:	683a      	ldr	r2, [r7, #0]
 800c604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c606:	1ad3      	subs	r3, r2, r3
 800c608:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800c60a:	69fa      	ldr	r2, [r7, #28]
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	429a      	cmp	r2, r3
 800c610:	d907      	bls.n	800c622 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	69ba      	ldr	r2, [r7, #24]
 800c616:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800c618:	2300      	movs	r3, #0
 800c61a:	61fb      	str	r3, [r7, #28]
 800c61c:	e001      	b.n	800c622 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	69fa      	ldr	r2, [r7, #28]
 800c626:	68b9      	ldr	r1, [r7, #8]
 800c628:	68f8      	ldr	r0, [r7, #12]
 800c62a:	f000 f87b 	bl	800c724 <prvReadBytesFromBuffer>
 800c62e:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800c630:	697b      	ldr	r3, [r7, #20]
}
 800c632:	4618      	mov	r0, r3
 800c634:	3720      	adds	r7, #32
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}

0800c63a <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	b08a      	sub	sp, #40	@ 0x28
 800c63e:	af00      	add	r7, sp, #0
 800c640:	60f8      	str	r0, [r7, #12]
 800c642:	60b9      	str	r1, [r7, #8]
 800c644:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d10b      	bne.n	800c664 <prvWriteBytesToBuffer+0x2a>
	__asm volatile
 800c64c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c650:	f383 8811 	msr	BASEPRI, r3
 800c654:	f3bf 8f6f 	isb	sy
 800c658:	f3bf 8f4f 	dsb	sy
 800c65c:	61fb      	str	r3, [r7, #28]
}
 800c65e:	bf00      	nop
 800c660:	bf00      	nop
 800c662:	e7fd      	b.n	800c660 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	685b      	ldr	r3, [r3, #4]
 800c668:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	689a      	ldr	r2, [r3, #8]
 800c66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c670:	1ad3      	subs	r3, r2, r3
 800c672:	687a      	ldr	r2, [r7, #4]
 800c674:	4293      	cmp	r3, r2
 800c676:	bf28      	it	cs
 800c678:	4613      	movcs	r3, r2
 800c67a:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800c67c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c67e:	6a3b      	ldr	r3, [r7, #32]
 800c680:	441a      	add	r2, r3
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	689b      	ldr	r3, [r3, #8]
 800c686:	429a      	cmp	r2, r3
 800c688:	d90b      	bls.n	800c6a2 <prvWriteBytesToBuffer+0x68>
	__asm volatile
 800c68a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c68e:	f383 8811 	msr	BASEPRI, r3
 800c692:	f3bf 8f6f 	isb	sy
 800c696:	f3bf 8f4f 	dsb	sy
 800c69a:	61bb      	str	r3, [r7, #24]
}
 800c69c:	bf00      	nop
 800c69e:	bf00      	nop
 800c6a0:	e7fd      	b.n	800c69e <prvWriteBytesToBuffer+0x64>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	699a      	ldr	r2, [r3, #24]
 800c6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a8:	4413      	add	r3, r2
 800c6aa:	6a3a      	ldr	r2, [r7, #32]
 800c6ac:	68b9      	ldr	r1, [r7, #8]
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	f003 fb3b 	bl	800fd2a <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800c6b4:	687a      	ldr	r2, [r7, #4]
 800c6b6:	6a3b      	ldr	r3, [r7, #32]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d91d      	bls.n	800c6f8 <prvWriteBytesToBuffer+0xbe>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	6a3b      	ldr	r3, [r7, #32]
 800c6c0:	1ad2      	subs	r2, r2, r3
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	689b      	ldr	r3, [r3, #8]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d90b      	bls.n	800c6e2 <prvWriteBytesToBuffer+0xa8>
	__asm volatile
 800c6ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ce:	f383 8811 	msr	BASEPRI, r3
 800c6d2:	f3bf 8f6f 	isb	sy
 800c6d6:	f3bf 8f4f 	dsb	sy
 800c6da:	617b      	str	r3, [r7, #20]
}
 800c6dc:	bf00      	nop
 800c6de:	bf00      	nop
 800c6e0:	e7fd      	b.n	800c6de <prvWriteBytesToBuffer+0xa4>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	6998      	ldr	r0, [r3, #24]
 800c6e6:	68ba      	ldr	r2, [r7, #8]
 800c6e8:	6a3b      	ldr	r3, [r7, #32]
 800c6ea:	18d1      	adds	r1, r2, r3
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	6a3b      	ldr	r3, [r7, #32]
 800c6f0:	1ad3      	subs	r3, r2, r3
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	f003 fb19 	bl	800fd2a <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800c6f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	4413      	add	r3, r2
 800c6fe:	627b      	str	r3, [r7, #36]	@ 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	689b      	ldr	r3, [r3, #8]
 800c704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c706:	429a      	cmp	r2, r3
 800c708:	d304      	bcc.n	800c714 <prvWriteBytesToBuffer+0xda>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	689b      	ldr	r3, [r3, #8]
 800c70e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c710:	1ad3      	subs	r3, r2, r3
 800c712:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c718:	605a      	str	r2, [r3, #4]

	return xCount;
 800c71a:	687b      	ldr	r3, [r7, #4]
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3728      	adds	r7, #40	@ 0x28
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b08a      	sub	sp, #40	@ 0x28
 800c728:	af00      	add	r7, sp, #0
 800c72a:	60f8      	str	r0, [r7, #12]
 800c72c:	60b9      	str	r1, [r7, #8]
 800c72e:	607a      	str	r2, [r7, #4]
 800c730:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800c732:	687a      	ldr	r2, [r7, #4]
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	4293      	cmp	r3, r2
 800c738:	bf28      	it	cs
 800c73a:	4613      	movcs	r3, r2
 800c73c:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800c73e:	6a3b      	ldr	r3, [r7, #32]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d067      	beq.n	800c814 <prvReadBytesFromBuffer+0xf0>
	{
		xNextTail = pxStreamBuffer->xTail;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	689a      	ldr	r2, [r3, #8]
 800c74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c750:	1ad3      	subs	r3, r2, r3
 800c752:	6a3a      	ldr	r2, [r7, #32]
 800c754:	4293      	cmp	r3, r2
 800c756:	bf28      	it	cs
 800c758:	4613      	movcs	r3, r2
 800c75a:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800c75c:	69fa      	ldr	r2, [r7, #28]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	429a      	cmp	r2, r3
 800c762:	d90b      	bls.n	800c77c <prvReadBytesFromBuffer+0x58>
	__asm volatile
 800c764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c768:	f383 8811 	msr	BASEPRI, r3
 800c76c:	f3bf 8f6f 	isb	sy
 800c770:	f3bf 8f4f 	dsb	sy
 800c774:	61bb      	str	r3, [r7, #24]
}
 800c776:	bf00      	nop
 800c778:	bf00      	nop
 800c77a:	e7fd      	b.n	800c778 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800c77c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c77e:	69fb      	ldr	r3, [r7, #28]
 800c780:	441a      	add	r2, r3
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	689b      	ldr	r3, [r3, #8]
 800c786:	429a      	cmp	r2, r3
 800c788:	d90b      	bls.n	800c7a2 <prvReadBytesFromBuffer+0x7e>
	__asm volatile
 800c78a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c78e:	f383 8811 	msr	BASEPRI, r3
 800c792:	f3bf 8f6f 	isb	sy
 800c796:	f3bf 8f4f 	dsb	sy
 800c79a:	617b      	str	r3, [r7, #20]
}
 800c79c:	bf00      	nop
 800c79e:	bf00      	nop
 800c7a0:	e7fd      	b.n	800c79e <prvReadBytesFromBuffer+0x7a>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	699a      	ldr	r2, [r3, #24]
 800c7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a8:	4413      	add	r3, r2
 800c7aa:	69fa      	ldr	r2, [r7, #28]
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	68b8      	ldr	r0, [r7, #8]
 800c7b0:	f003 fabb 	bl	800fd2a <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800c7b4:	6a3a      	ldr	r2, [r7, #32]
 800c7b6:	69fb      	ldr	r3, [r7, #28]
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d91a      	bls.n	800c7f2 <prvReadBytesFromBuffer+0xce>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800c7bc:	6a3a      	ldr	r2, [r7, #32]
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	429a      	cmp	r2, r3
 800c7c2:	d90b      	bls.n	800c7dc <prvReadBytesFromBuffer+0xb8>
	__asm volatile
 800c7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7c8:	f383 8811 	msr	BASEPRI, r3
 800c7cc:	f3bf 8f6f 	isb	sy
 800c7d0:	f3bf 8f4f 	dsb	sy
 800c7d4:	613b      	str	r3, [r7, #16]
}
 800c7d6:	bf00      	nop
 800c7d8:	bf00      	nop
 800c7da:	e7fd      	b.n	800c7d8 <prvReadBytesFromBuffer+0xb4>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800c7dc:	68ba      	ldr	r2, [r7, #8]
 800c7de:	69fb      	ldr	r3, [r7, #28]
 800c7e0:	18d0      	adds	r0, r2, r3
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	6999      	ldr	r1, [r3, #24]
 800c7e6:	6a3a      	ldr	r2, [r7, #32]
 800c7e8:	69fb      	ldr	r3, [r7, #28]
 800c7ea:	1ad3      	subs	r3, r2, r3
 800c7ec:	461a      	mov	r2, r3
 800c7ee:	f003 fa9c 	bl	800fd2a <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800c7f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7f4:	6a3b      	ldr	r3, [r7, #32]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	627b      	str	r3, [r7, #36]	@ 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	689b      	ldr	r3, [r3, #8]
 800c7fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c800:	429a      	cmp	r2, r3
 800c802:	d304      	bcc.n	800c80e <prvReadBytesFromBuffer+0xea>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	689b      	ldr	r3, [r3, #8]
 800c808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c80a:	1ad3      	subs	r3, r2, r3
 800c80c:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c812:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800c814:	6a3b      	ldr	r3, [r7, #32]
}
 800c816:	4618      	mov	r0, r3
 800c818:	3728      	adds	r7, #40	@ 0x28
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}

0800c81e <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800c81e:	b480      	push	{r7}
 800c820:	b085      	sub	sp, #20
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	689a      	ldr	r2, [r3, #8]
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	685b      	ldr	r3, [r3, #4]
 800c82e:	4413      	add	r3, r2
 800c830:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	68fa      	ldr	r2, [r7, #12]
 800c838:	1ad3      	subs	r3, r2, r3
 800c83a:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	689b      	ldr	r3, [r3, #8]
 800c840:	68fa      	ldr	r2, [r7, #12]
 800c842:	429a      	cmp	r2, r3
 800c844:	d304      	bcc.n	800c850 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	689b      	ldr	r3, [r3, #8]
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	1ad3      	subs	r3, r2, r3
 800c84e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800c850:	68fb      	ldr	r3, [r7, #12]
}
 800c852:	4618      	mov	r0, r3
 800c854:	3714      	adds	r7, #20
 800c856:	46bd      	mov	sp, r7
 800c858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85c:	4770      	bx	lr

0800c85e <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 800c85e:	b580      	push	{r7, lr}
 800c860:	b086      	sub	sp, #24
 800c862:	af00      	add	r7, sp, #0
 800c864:	60f8      	str	r0, [r7, #12]
 800c866:	60b9      	str	r1, [r7, #8]
 800c868:	607a      	str	r2, [r7, #4]
 800c86a:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800c86c:	2355      	movs	r3, #85	@ 0x55
 800c86e:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800c870:	687a      	ldr	r2, [r7, #4]
 800c872:	6979      	ldr	r1, [r7, #20]
 800c874:	68b8      	ldr	r0, [r7, #8]
 800c876:	f003 f97a 	bl	800fb6e <memset>
 800c87a:	4602      	mov	r2, r0
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	4293      	cmp	r3, r2
 800c880:	d00b      	beq.n	800c89a <prvInitialiseNewStreamBuffer+0x3c>
	__asm volatile
 800c882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c886:	f383 8811 	msr	BASEPRI, r3
 800c88a:	f3bf 8f6f 	isb	sy
 800c88e:	f3bf 8f4f 	dsb	sy
 800c892:	613b      	str	r3, [r7, #16]
}
 800c894:	bf00      	nop
 800c896:	bf00      	nop
 800c898:	e7fd      	b.n	800c896 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800c89a:	2224      	movs	r2, #36	@ 0x24
 800c89c:	2100      	movs	r1, #0
 800c89e:	68f8      	ldr	r0, [r7, #12]
 800c8a0:	f003 f965 	bl	800fb6e <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	68ba      	ldr	r2, [r7, #8]
 800c8a8:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	687a      	ldr	r2, [r7, #4]
 800c8ae:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	683a      	ldr	r2, [r7, #0]
 800c8b4:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	f897 2020 	ldrb.w	r2, [r7, #32]
 800c8bc:	771a      	strb	r2, [r3, #28]
}
 800c8be:	bf00      	nop
 800c8c0:	3718      	adds	r7, #24
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}

0800c8c6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c8c6:	b580      	push	{r7, lr}
 800c8c8:	b08e      	sub	sp, #56	@ 0x38
 800c8ca:	af04      	add	r7, sp, #16
 800c8cc:	60f8      	str	r0, [r7, #12]
 800c8ce:	60b9      	str	r1, [r7, #8]
 800c8d0:	607a      	str	r2, [r7, #4]
 800c8d2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c8d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d10b      	bne.n	800c8f2 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c8da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8de:	f383 8811 	msr	BASEPRI, r3
 800c8e2:	f3bf 8f6f 	isb	sy
 800c8e6:	f3bf 8f4f 	dsb	sy
 800c8ea:	623b      	str	r3, [r7, #32]
}
 800c8ec:	bf00      	nop
 800c8ee:	bf00      	nop
 800c8f0:	e7fd      	b.n	800c8ee <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c8f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d10b      	bne.n	800c910 <xTaskCreateStatic+0x4a>
	__asm volatile
 800c8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fc:	f383 8811 	msr	BASEPRI, r3
 800c900:	f3bf 8f6f 	isb	sy
 800c904:	f3bf 8f4f 	dsb	sy
 800c908:	61fb      	str	r3, [r7, #28]
}
 800c90a:	bf00      	nop
 800c90c:	bf00      	nop
 800c90e:	e7fd      	b.n	800c90c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c910:	23a8      	movs	r3, #168	@ 0xa8
 800c912:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	2ba8      	cmp	r3, #168	@ 0xa8
 800c918:	d00b      	beq.n	800c932 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c91a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c91e:	f383 8811 	msr	BASEPRI, r3
 800c922:	f3bf 8f6f 	isb	sy
 800c926:	f3bf 8f4f 	dsb	sy
 800c92a:	61bb      	str	r3, [r7, #24]
}
 800c92c:	bf00      	nop
 800c92e:	bf00      	nop
 800c930:	e7fd      	b.n	800c92e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c932:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c936:	2b00      	cmp	r3, #0
 800c938:	d01e      	beq.n	800c978 <xTaskCreateStatic+0xb2>
 800c93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d01b      	beq.n	800c978 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c942:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c946:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c948:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c94c:	2202      	movs	r2, #2
 800c94e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c952:	2300      	movs	r3, #0
 800c954:	9303      	str	r3, [sp, #12]
 800c956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c958:	9302      	str	r3, [sp, #8]
 800c95a:	f107 0314 	add.w	r3, r7, #20
 800c95e:	9301      	str	r3, [sp, #4]
 800c960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c962:	9300      	str	r3, [sp, #0]
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	687a      	ldr	r2, [r7, #4]
 800c968:	68b9      	ldr	r1, [r7, #8]
 800c96a:	68f8      	ldr	r0, [r7, #12]
 800c96c:	f000 f850 	bl	800ca10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c970:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c972:	f000 f8f9 	bl	800cb68 <prvAddNewTaskToReadyList>
 800c976:	e001      	b.n	800c97c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c978:	2300      	movs	r3, #0
 800c97a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c97c:	697b      	ldr	r3, [r7, #20]
	}
 800c97e:	4618      	mov	r0, r3
 800c980:	3728      	adds	r7, #40	@ 0x28
 800c982:	46bd      	mov	sp, r7
 800c984:	bd80      	pop	{r7, pc}

0800c986 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c986:	b580      	push	{r7, lr}
 800c988:	b08c      	sub	sp, #48	@ 0x30
 800c98a:	af04      	add	r7, sp, #16
 800c98c:	60f8      	str	r0, [r7, #12]
 800c98e:	60b9      	str	r1, [r7, #8]
 800c990:	603b      	str	r3, [r7, #0]
 800c992:	4613      	mov	r3, r2
 800c994:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c996:	88fb      	ldrh	r3, [r7, #6]
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	4618      	mov	r0, r3
 800c99c:	f001 ff96 	bl	800e8cc <pvPortMalloc>
 800c9a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d00e      	beq.n	800c9c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c9a8:	20a8      	movs	r0, #168	@ 0xa8
 800c9aa:	f001 ff8f 	bl	800e8cc <pvPortMalloc>
 800c9ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c9b0:	69fb      	ldr	r3, [r7, #28]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d003      	beq.n	800c9be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c9b6:	69fb      	ldr	r3, [r7, #28]
 800c9b8:	697a      	ldr	r2, [r7, #20]
 800c9ba:	631a      	str	r2, [r3, #48]	@ 0x30
 800c9bc:	e005      	b.n	800c9ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c9be:	6978      	ldr	r0, [r7, #20]
 800c9c0:	f002 f852 	bl	800ea68 <vPortFree>
 800c9c4:	e001      	b.n	800c9ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c9ca:	69fb      	ldr	r3, [r7, #28]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d017      	beq.n	800ca00 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c9d0:	69fb      	ldr	r3, [r7, #28]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c9d8:	88fa      	ldrh	r2, [r7, #6]
 800c9da:	2300      	movs	r3, #0
 800c9dc:	9303      	str	r3, [sp, #12]
 800c9de:	69fb      	ldr	r3, [r7, #28]
 800c9e0:	9302      	str	r3, [sp, #8]
 800c9e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9e4:	9301      	str	r3, [sp, #4]
 800c9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9e8:	9300      	str	r3, [sp, #0]
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	68b9      	ldr	r1, [r7, #8]
 800c9ee:	68f8      	ldr	r0, [r7, #12]
 800c9f0:	f000 f80e 	bl	800ca10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c9f4:	69f8      	ldr	r0, [r7, #28]
 800c9f6:	f000 f8b7 	bl	800cb68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	61bb      	str	r3, [r7, #24]
 800c9fe:	e002      	b.n	800ca06 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ca00:	f04f 33ff 	mov.w	r3, #4294967295
 800ca04:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ca06:	69bb      	ldr	r3, [r7, #24]
	}
 800ca08:	4618      	mov	r0, r3
 800ca0a:	3720      	adds	r7, #32
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	bd80      	pop	{r7, pc}

0800ca10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b088      	sub	sp, #32
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	60f8      	str	r0, [r7, #12]
 800ca18:	60b9      	str	r1, [r7, #8]
 800ca1a:	607a      	str	r2, [r7, #4]
 800ca1c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ca1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca20:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	009b      	lsls	r3, r3, #2
 800ca26:	461a      	mov	r2, r3
 800ca28:	21a5      	movs	r1, #165	@ 0xa5
 800ca2a:	f003 f8a0 	bl	800fb6e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ca2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ca32:	6879      	ldr	r1, [r7, #4]
 800ca34:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800ca38:	440b      	add	r3, r1
 800ca3a:	009b      	lsls	r3, r3, #2
 800ca3c:	4413      	add	r3, r2
 800ca3e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ca40:	69bb      	ldr	r3, [r7, #24]
 800ca42:	f023 0307 	bic.w	r3, r3, #7
 800ca46:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ca48:	69bb      	ldr	r3, [r7, #24]
 800ca4a:	f003 0307 	and.w	r3, r3, #7
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d00b      	beq.n	800ca6a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ca52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca56:	f383 8811 	msr	BASEPRI, r3
 800ca5a:	f3bf 8f6f 	isb	sy
 800ca5e:	f3bf 8f4f 	dsb	sy
 800ca62:	617b      	str	r3, [r7, #20]
}
 800ca64:	bf00      	nop
 800ca66:	bf00      	nop
 800ca68:	e7fd      	b.n	800ca66 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d01f      	beq.n	800cab0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ca70:	2300      	movs	r3, #0
 800ca72:	61fb      	str	r3, [r7, #28]
 800ca74:	e012      	b.n	800ca9c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ca76:	68ba      	ldr	r2, [r7, #8]
 800ca78:	69fb      	ldr	r3, [r7, #28]
 800ca7a:	4413      	add	r3, r2
 800ca7c:	7819      	ldrb	r1, [r3, #0]
 800ca7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca80:	69fb      	ldr	r3, [r7, #28]
 800ca82:	4413      	add	r3, r2
 800ca84:	3334      	adds	r3, #52	@ 0x34
 800ca86:	460a      	mov	r2, r1
 800ca88:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ca8a:	68ba      	ldr	r2, [r7, #8]
 800ca8c:	69fb      	ldr	r3, [r7, #28]
 800ca8e:	4413      	add	r3, r2
 800ca90:	781b      	ldrb	r3, [r3, #0]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d006      	beq.n	800caa4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ca96:	69fb      	ldr	r3, [r7, #28]
 800ca98:	3301      	adds	r3, #1
 800ca9a:	61fb      	str	r3, [r7, #28]
 800ca9c:	69fb      	ldr	r3, [r7, #28]
 800ca9e:	2b0f      	cmp	r3, #15
 800caa0:	d9e9      	bls.n	800ca76 <prvInitialiseNewTask+0x66>
 800caa2:	e000      	b.n	800caa6 <prvInitialiseNewTask+0x96>
			{
				break;
 800caa4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800caa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa8:	2200      	movs	r2, #0
 800caaa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800caae:	e003      	b.n	800cab8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab2:	2200      	movs	r2, #0
 800cab4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caba:	2b37      	cmp	r3, #55	@ 0x37
 800cabc:	d901      	bls.n	800cac2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cabe:	2337      	movs	r3, #55	@ 0x37
 800cac0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cac6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cacc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cad0:	2200      	movs	r2, #0
 800cad2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cad6:	3304      	adds	r3, #4
 800cad8:	4618      	mov	r0, r3
 800cada:	f7fe fb15 	bl	800b108 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cae0:	3318      	adds	r3, #24
 800cae2:	4618      	mov	r0, r3
 800cae4:	f7fe fb10 	bl	800b108 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800caec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caf0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800caf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caf6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800caf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cafa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cafc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb00:	2200      	movs	r2, #0
 800cb02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cb06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb08:	2200      	movs	r2, #0
 800cb0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cb0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb10:	3354      	adds	r3, #84	@ 0x54
 800cb12:	224c      	movs	r2, #76	@ 0x4c
 800cb14:	2100      	movs	r1, #0
 800cb16:	4618      	mov	r0, r3
 800cb18:	f003 f829 	bl	800fb6e <memset>
 800cb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb1e:	4a0f      	ldr	r2, [pc, #60]	@ (800cb5c <prvInitialiseNewTask+0x14c>)
 800cb20:	659a      	str	r2, [r3, #88]	@ 0x58
 800cb22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb24:	4a0e      	ldr	r2, [pc, #56]	@ (800cb60 <prvInitialiseNewTask+0x150>)
 800cb26:	65da      	str	r2, [r3, #92]	@ 0x5c
 800cb28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb2a:	4a0e      	ldr	r2, [pc, #56]	@ (800cb64 <prvInitialiseNewTask+0x154>)
 800cb2c:	661a      	str	r2, [r3, #96]	@ 0x60
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 800cb2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb30:	2200      	movs	r2, #0
 800cb32:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cb36:	683a      	ldr	r2, [r7, #0]
 800cb38:	68f9      	ldr	r1, [r7, #12]
 800cb3a:	69b8      	ldr	r0, [r7, #24]
 800cb3c:	f001 fc70 	bl	800e420 <pxPortInitialiseStack>
 800cb40:	4602      	mov	r2, r0
 800cb42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb44:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cb46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d002      	beq.n	800cb52 <prvInitialiseNewTask+0x142>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cb52:	bf00      	nop
 800cb54:	3720      	adds	r7, #32
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}
 800cb5a:	bf00      	nop
 800cb5c:	24004f68 	.word	0x24004f68
 800cb60:	24004fd0 	.word	0x24004fd0
 800cb64:	24005038 	.word	0x24005038

0800cb68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cb70:	f001 fd8a 	bl	800e688 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cb74:	4b2d      	ldr	r3, [pc, #180]	@ (800cc2c <prvAddNewTaskToReadyList+0xc4>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3301      	adds	r3, #1
 800cb7a:	4a2c      	ldr	r2, [pc, #176]	@ (800cc2c <prvAddNewTaskToReadyList+0xc4>)
 800cb7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cb7e:	4b2c      	ldr	r3, [pc, #176]	@ (800cc30 <prvAddNewTaskToReadyList+0xc8>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d109      	bne.n	800cb9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cb86:	4a2a      	ldr	r2, [pc, #168]	@ (800cc30 <prvAddNewTaskToReadyList+0xc8>)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cb8c:	4b27      	ldr	r3, [pc, #156]	@ (800cc2c <prvAddNewTaskToReadyList+0xc4>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d110      	bne.n	800cbb6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cb94:	f000 fce6 	bl	800d564 <prvInitialiseTaskLists>
 800cb98:	e00d      	b.n	800cbb6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cb9a:	4b26      	ldr	r3, [pc, #152]	@ (800cc34 <prvAddNewTaskToReadyList+0xcc>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d109      	bne.n	800cbb6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cba2:	4b23      	ldr	r3, [pc, #140]	@ (800cc30 <prvAddNewTaskToReadyList+0xc8>)
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbac:	429a      	cmp	r2, r3
 800cbae:	d802      	bhi.n	800cbb6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cbb0:	4a1f      	ldr	r2, [pc, #124]	@ (800cc30 <prvAddNewTaskToReadyList+0xc8>)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cbb6:	4b20      	ldr	r3, [pc, #128]	@ (800cc38 <prvAddNewTaskToReadyList+0xd0>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	3301      	adds	r3, #1
 800cbbc:	4a1e      	ldr	r2, [pc, #120]	@ (800cc38 <prvAddNewTaskToReadyList+0xd0>)
 800cbbe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800cbc0:	4b1d      	ldr	r3, [pc, #116]	@ (800cc38 <prvAddNewTaskToReadyList+0xd0>)
 800cbc2:	681a      	ldr	r2, [r3, #0]
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbcc:	4b1b      	ldr	r3, [pc, #108]	@ (800cc3c <prvAddNewTaskToReadyList+0xd4>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	429a      	cmp	r2, r3
 800cbd2:	d903      	bls.n	800cbdc <prvAddNewTaskToReadyList+0x74>
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbd8:	4a18      	ldr	r2, [pc, #96]	@ (800cc3c <prvAddNewTaskToReadyList+0xd4>)
 800cbda:	6013      	str	r3, [r2, #0]
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbe0:	4613      	mov	r3, r2
 800cbe2:	009b      	lsls	r3, r3, #2
 800cbe4:	4413      	add	r3, r2
 800cbe6:	009b      	lsls	r3, r3, #2
 800cbe8:	4a15      	ldr	r2, [pc, #84]	@ (800cc40 <prvAddNewTaskToReadyList+0xd8>)
 800cbea:	441a      	add	r2, r3
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	3304      	adds	r3, #4
 800cbf0:	4619      	mov	r1, r3
 800cbf2:	4610      	mov	r0, r2
 800cbf4:	f7fe fa95 	bl	800b122 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cbf8:	f001 fd78 	bl	800e6ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cbfc:	4b0d      	ldr	r3, [pc, #52]	@ (800cc34 <prvAddNewTaskToReadyList+0xcc>)
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d00e      	beq.n	800cc22 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cc04:	4b0a      	ldr	r3, [pc, #40]	@ (800cc30 <prvAddNewTaskToReadyList+0xc8>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	d207      	bcs.n	800cc22 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cc12:	4b0c      	ldr	r3, [pc, #48]	@ (800cc44 <prvAddNewTaskToReadyList+0xdc>)
 800cc14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc22:	bf00      	nop
 800cc24:	3708      	adds	r7, #8
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	240011e4 	.word	0x240011e4
 800cc30:	24000d10 	.word	0x24000d10
 800cc34:	240011f0 	.word	0x240011f0
 800cc38:	24001200 	.word	0x24001200
 800cc3c:	240011ec 	.word	0x240011ec
 800cc40:	24000d14 	.word	0x24000d14
 800cc44:	e000ed04 	.word	0xe000ed04

0800cc48 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b08a      	sub	sp, #40	@ 0x28
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
 800cc50:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800cc52:	2300      	movs	r3, #0
 800cc54:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d10b      	bne.n	800cc74 <vTaskDelayUntil+0x2c>
	__asm volatile
 800cc5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc60:	f383 8811 	msr	BASEPRI, r3
 800cc64:	f3bf 8f6f 	isb	sy
 800cc68:	f3bf 8f4f 	dsb	sy
 800cc6c:	617b      	str	r3, [r7, #20]
}
 800cc6e:	bf00      	nop
 800cc70:	bf00      	nop
 800cc72:	e7fd      	b.n	800cc70 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d10b      	bne.n	800cc92 <vTaskDelayUntil+0x4a>
	__asm volatile
 800cc7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc7e:	f383 8811 	msr	BASEPRI, r3
 800cc82:	f3bf 8f6f 	isb	sy
 800cc86:	f3bf 8f4f 	dsb	sy
 800cc8a:	613b      	str	r3, [r7, #16]
}
 800cc8c:	bf00      	nop
 800cc8e:	bf00      	nop
 800cc90:	e7fd      	b.n	800cc8e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800cc92:	4b2a      	ldr	r3, [pc, #168]	@ (800cd3c <vTaskDelayUntil+0xf4>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d00b      	beq.n	800ccb2 <vTaskDelayUntil+0x6a>
	__asm volatile
 800cc9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc9e:	f383 8811 	msr	BASEPRI, r3
 800cca2:	f3bf 8f6f 	isb	sy
 800cca6:	f3bf 8f4f 	dsb	sy
 800ccaa:	60fb      	str	r3, [r7, #12]
}
 800ccac:	bf00      	nop
 800ccae:	bf00      	nop
 800ccb0:	e7fd      	b.n	800ccae <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800ccb2:	f000 f8ef 	bl	800ce94 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800ccb6:	4b22      	ldr	r3, [pc, #136]	@ (800cd40 <vTaskDelayUntil+0xf8>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	683a      	ldr	r2, [r7, #0]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	6a3a      	ldr	r2, [r7, #32]
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d20b      	bcs.n	800cce8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	69fa      	ldr	r2, [r7, #28]
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d211      	bcs.n	800ccfe <vTaskDelayUntil+0xb6>
 800ccda:	69fa      	ldr	r2, [r7, #28]
 800ccdc:	6a3b      	ldr	r3, [r7, #32]
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d90d      	bls.n	800ccfe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800cce2:	2301      	movs	r3, #1
 800cce4:	627b      	str	r3, [r7, #36]	@ 0x24
 800cce6:	e00a      	b.n	800ccfe <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	69fa      	ldr	r2, [r7, #28]
 800ccee:	429a      	cmp	r2, r3
 800ccf0:	d303      	bcc.n	800ccfa <vTaskDelayUntil+0xb2>
 800ccf2:	69fa      	ldr	r2, [r7, #28]
 800ccf4:	6a3b      	ldr	r3, [r7, #32]
 800ccf6:	429a      	cmp	r2, r3
 800ccf8:	d901      	bls.n	800ccfe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	69fa      	ldr	r2, [r7, #28]
 800cd02:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800cd04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d006      	beq.n	800cd18 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800cd0a:	69fa      	ldr	r2, [r7, #28]
 800cd0c:	6a3b      	ldr	r3, [r7, #32]
 800cd0e:	1ad3      	subs	r3, r2, r3
 800cd10:	2100      	movs	r1, #0
 800cd12:	4618      	mov	r0, r3
 800cd14:	f000 ffd0 	bl	800dcb8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800cd18:	f000 f8ca 	bl	800ceb0 <xTaskResumeAll>
 800cd1c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cd1e:	69bb      	ldr	r3, [r7, #24]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d107      	bne.n	800cd34 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800cd24:	4b07      	ldr	r3, [pc, #28]	@ (800cd44 <vTaskDelayUntil+0xfc>)
 800cd26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd2a:	601a      	str	r2, [r3, #0]
 800cd2c:	f3bf 8f4f 	dsb	sy
 800cd30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cd34:	bf00      	nop
 800cd36:	3728      	adds	r7, #40	@ 0x28
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}
 800cd3c:	2400120c 	.word	0x2400120c
 800cd40:	240011e8 	.word	0x240011e8
 800cd44:	e000ed04 	.word	0xe000ed04

0800cd48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b084      	sub	sp, #16
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cd50:	2300      	movs	r3, #0
 800cd52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d018      	beq.n	800cd8c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cd5a:	4b14      	ldr	r3, [pc, #80]	@ (800cdac <vTaskDelay+0x64>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d00b      	beq.n	800cd7a <vTaskDelay+0x32>
	__asm volatile
 800cd62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd66:	f383 8811 	msr	BASEPRI, r3
 800cd6a:	f3bf 8f6f 	isb	sy
 800cd6e:	f3bf 8f4f 	dsb	sy
 800cd72:	60bb      	str	r3, [r7, #8]
}
 800cd74:	bf00      	nop
 800cd76:	bf00      	nop
 800cd78:	e7fd      	b.n	800cd76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800cd7a:	f000 f88b 	bl	800ce94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cd7e:	2100      	movs	r1, #0
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f000 ff99 	bl	800dcb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cd86:	f000 f893 	bl	800ceb0 <xTaskResumeAll>
 800cd8a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d107      	bne.n	800cda2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800cd92:	4b07      	ldr	r3, [pc, #28]	@ (800cdb0 <vTaskDelay+0x68>)
 800cd94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd98:	601a      	str	r2, [r3, #0]
 800cd9a:	f3bf 8f4f 	dsb	sy
 800cd9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cda2:	bf00      	nop
 800cda4:	3710      	adds	r7, #16
 800cda6:	46bd      	mov	sp, r7
 800cda8:	bd80      	pop	{r7, pc}
 800cdaa:	bf00      	nop
 800cdac:	2400120c 	.word	0x2400120c
 800cdb0:	e000ed04 	.word	0xe000ed04

0800cdb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b08a      	sub	sp, #40	@ 0x28
 800cdb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cdba:	2300      	movs	r3, #0
 800cdbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cdc2:	463a      	mov	r2, r7
 800cdc4:	1d39      	adds	r1, r7, #4
 800cdc6:	f107 0308 	add.w	r3, r7, #8
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f7fe f948 	bl	800b060 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cdd0:	6839      	ldr	r1, [r7, #0]
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	68ba      	ldr	r2, [r7, #8]
 800cdd6:	9202      	str	r2, [sp, #8]
 800cdd8:	9301      	str	r3, [sp, #4]
 800cdda:	2300      	movs	r3, #0
 800cddc:	9300      	str	r3, [sp, #0]
 800cdde:	2300      	movs	r3, #0
 800cde0:	460a      	mov	r2, r1
 800cde2:	4924      	ldr	r1, [pc, #144]	@ (800ce74 <vTaskStartScheduler+0xc0>)
 800cde4:	4824      	ldr	r0, [pc, #144]	@ (800ce78 <vTaskStartScheduler+0xc4>)
 800cde6:	f7ff fd6e 	bl	800c8c6 <xTaskCreateStatic>
 800cdea:	4603      	mov	r3, r0
 800cdec:	4a23      	ldr	r2, [pc, #140]	@ (800ce7c <vTaskStartScheduler+0xc8>)
 800cdee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cdf0:	4b22      	ldr	r3, [pc, #136]	@ (800ce7c <vTaskStartScheduler+0xc8>)
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d002      	beq.n	800cdfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	617b      	str	r3, [r7, #20]
 800cdfc:	e001      	b.n	800ce02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	2b01      	cmp	r3, #1
 800ce06:	d102      	bne.n	800ce0e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ce08:	f000 ffb0 	bl	800dd6c <xTimerCreateTimerTask>
 800ce0c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	2b01      	cmp	r3, #1
 800ce12:	d11b      	bne.n	800ce4c <vTaskStartScheduler+0x98>
	__asm volatile
 800ce14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce18:	f383 8811 	msr	BASEPRI, r3
 800ce1c:	f3bf 8f6f 	isb	sy
 800ce20:	f3bf 8f4f 	dsb	sy
 800ce24:	613b      	str	r3, [r7, #16]
}
 800ce26:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ce28:	4b15      	ldr	r3, [pc, #84]	@ (800ce80 <vTaskStartScheduler+0xcc>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	3354      	adds	r3, #84	@ 0x54
 800ce2e:	4a15      	ldr	r2, [pc, #84]	@ (800ce84 <vTaskStartScheduler+0xd0>)
 800ce30:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ce32:	4b15      	ldr	r3, [pc, #84]	@ (800ce88 <vTaskStartScheduler+0xd4>)
 800ce34:	f04f 32ff 	mov.w	r2, #4294967295
 800ce38:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ce3a:	4b14      	ldr	r3, [pc, #80]	@ (800ce8c <vTaskStartScheduler+0xd8>)
 800ce3c:	2201      	movs	r2, #1
 800ce3e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ce40:	4b13      	ldr	r3, [pc, #76]	@ (800ce90 <vTaskStartScheduler+0xdc>)
 800ce42:	2200      	movs	r2, #0
 800ce44:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ce46:	f001 fb7b 	bl	800e540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ce4a:	e00f      	b.n	800ce6c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce52:	d10b      	bne.n	800ce6c <vTaskStartScheduler+0xb8>
	__asm volatile
 800ce54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce58:	f383 8811 	msr	BASEPRI, r3
 800ce5c:	f3bf 8f6f 	isb	sy
 800ce60:	f3bf 8f4f 	dsb	sy
 800ce64:	60fb      	str	r3, [r7, #12]
}
 800ce66:	bf00      	nop
 800ce68:	bf00      	nop
 800ce6a:	e7fd      	b.n	800ce68 <vTaskStartScheduler+0xb4>
}
 800ce6c:	bf00      	nop
 800ce6e:	3718      	adds	r7, #24
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}
 800ce74:	080133f4 	.word	0x080133f4
 800ce78:	0800d535 	.word	0x0800d535
 800ce7c:	24001208 	.word	0x24001208
 800ce80:	24000d10 	.word	0x24000d10
 800ce84:	24000020 	.word	0x24000020
 800ce88:	24001204 	.word	0x24001204
 800ce8c:	240011f0 	.word	0x240011f0
 800ce90:	240011e8 	.word	0x240011e8

0800ce94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ce94:	b480      	push	{r7}
 800ce96:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ce98:	4b04      	ldr	r3, [pc, #16]	@ (800ceac <vTaskSuspendAll+0x18>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	4a03      	ldr	r2, [pc, #12]	@ (800ceac <vTaskSuspendAll+0x18>)
 800cea0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cea2:	bf00      	nop
 800cea4:	46bd      	mov	sp, r7
 800cea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceaa:	4770      	bx	lr
 800ceac:	2400120c 	.word	0x2400120c

0800ceb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b084      	sub	sp, #16
 800ceb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ceba:	2300      	movs	r3, #0
 800cebc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cebe:	4b42      	ldr	r3, [pc, #264]	@ (800cfc8 <xTaskResumeAll+0x118>)
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d10b      	bne.n	800cede <xTaskResumeAll+0x2e>
	__asm volatile
 800cec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceca:	f383 8811 	msr	BASEPRI, r3
 800cece:	f3bf 8f6f 	isb	sy
 800ced2:	f3bf 8f4f 	dsb	sy
 800ced6:	603b      	str	r3, [r7, #0]
}
 800ced8:	bf00      	nop
 800ceda:	bf00      	nop
 800cedc:	e7fd      	b.n	800ceda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cede:	f001 fbd3 	bl	800e688 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cee2:	4b39      	ldr	r3, [pc, #228]	@ (800cfc8 <xTaskResumeAll+0x118>)
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	3b01      	subs	r3, #1
 800cee8:	4a37      	ldr	r2, [pc, #220]	@ (800cfc8 <xTaskResumeAll+0x118>)
 800ceea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ceec:	4b36      	ldr	r3, [pc, #216]	@ (800cfc8 <xTaskResumeAll+0x118>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d162      	bne.n	800cfba <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cef4:	4b35      	ldr	r3, [pc, #212]	@ (800cfcc <xTaskResumeAll+0x11c>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d05e      	beq.n	800cfba <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cefc:	e02f      	b.n	800cf5e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cefe:	4b34      	ldr	r3, [pc, #208]	@ (800cfd0 <xTaskResumeAll+0x120>)
 800cf00:	68db      	ldr	r3, [r3, #12]
 800cf02:	68db      	ldr	r3, [r3, #12]
 800cf04:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	3318      	adds	r3, #24
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	f7fe f966 	bl	800b1dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	3304      	adds	r3, #4
 800cf14:	4618      	mov	r0, r3
 800cf16:	f7fe f961 	bl	800b1dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf1e:	4b2d      	ldr	r3, [pc, #180]	@ (800cfd4 <xTaskResumeAll+0x124>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	429a      	cmp	r2, r3
 800cf24:	d903      	bls.n	800cf2e <xTaskResumeAll+0x7e>
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf2a:	4a2a      	ldr	r2, [pc, #168]	@ (800cfd4 <xTaskResumeAll+0x124>)
 800cf2c:	6013      	str	r3, [r2, #0]
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf32:	4613      	mov	r3, r2
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	4413      	add	r3, r2
 800cf38:	009b      	lsls	r3, r3, #2
 800cf3a:	4a27      	ldr	r2, [pc, #156]	@ (800cfd8 <xTaskResumeAll+0x128>)
 800cf3c:	441a      	add	r2, r3
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	3304      	adds	r3, #4
 800cf42:	4619      	mov	r1, r3
 800cf44:	4610      	mov	r0, r2
 800cf46:	f7fe f8ec 	bl	800b122 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf4e:	4b23      	ldr	r3, [pc, #140]	@ (800cfdc <xTaskResumeAll+0x12c>)
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf54:	429a      	cmp	r2, r3
 800cf56:	d302      	bcc.n	800cf5e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800cf58:	4b21      	ldr	r3, [pc, #132]	@ (800cfe0 <xTaskResumeAll+0x130>)
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cf5e:	4b1c      	ldr	r3, [pc, #112]	@ (800cfd0 <xTaskResumeAll+0x120>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d1cb      	bne.n	800cefe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d001      	beq.n	800cf70 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cf6c:	f000 fb9e 	bl	800d6ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cf70:	4b1c      	ldr	r3, [pc, #112]	@ (800cfe4 <xTaskResumeAll+0x134>)
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d010      	beq.n	800cf9e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cf7c:	f000 f846 	bl	800d00c <xTaskIncrementTick>
 800cf80:	4603      	mov	r3, r0
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d002      	beq.n	800cf8c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800cf86:	4b16      	ldr	r3, [pc, #88]	@ (800cfe0 <xTaskResumeAll+0x130>)
 800cf88:	2201      	movs	r2, #1
 800cf8a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	3b01      	subs	r3, #1
 800cf90:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d1f1      	bne.n	800cf7c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800cf98:	4b12      	ldr	r3, [pc, #72]	@ (800cfe4 <xTaskResumeAll+0x134>)
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cf9e:	4b10      	ldr	r3, [pc, #64]	@ (800cfe0 <xTaskResumeAll+0x130>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d009      	beq.n	800cfba <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cfaa:	4b0f      	ldr	r3, [pc, #60]	@ (800cfe8 <xTaskResumeAll+0x138>)
 800cfac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfb0:	601a      	str	r2, [r3, #0]
 800cfb2:	f3bf 8f4f 	dsb	sy
 800cfb6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cfba:	f001 fb97 	bl	800e6ec <vPortExitCritical>

	return xAlreadyYielded;
 800cfbe:	68bb      	ldr	r3, [r7, #8]
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3710      	adds	r7, #16
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bd80      	pop	{r7, pc}
 800cfc8:	2400120c 	.word	0x2400120c
 800cfcc:	240011e4 	.word	0x240011e4
 800cfd0:	240011a4 	.word	0x240011a4
 800cfd4:	240011ec 	.word	0x240011ec
 800cfd8:	24000d14 	.word	0x24000d14
 800cfdc:	24000d10 	.word	0x24000d10
 800cfe0:	240011f8 	.word	0x240011f8
 800cfe4:	240011f4 	.word	0x240011f4
 800cfe8:	e000ed04 	.word	0xe000ed04

0800cfec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cfec:	b480      	push	{r7}
 800cfee:	b083      	sub	sp, #12
 800cff0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cff2:	4b05      	ldr	r3, [pc, #20]	@ (800d008 <xTaskGetTickCount+0x1c>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cff8:	687b      	ldr	r3, [r7, #4]
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	370c      	adds	r7, #12
 800cffe:	46bd      	mov	sp, r7
 800d000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d004:	4770      	bx	lr
 800d006:	bf00      	nop
 800d008:	240011e8 	.word	0x240011e8

0800d00c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b086      	sub	sp, #24
 800d010:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d012:	2300      	movs	r3, #0
 800d014:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d016:	4b4f      	ldr	r3, [pc, #316]	@ (800d154 <xTaskIncrementTick+0x148>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	f040 8090 	bne.w	800d140 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d020:	4b4d      	ldr	r3, [pc, #308]	@ (800d158 <xTaskIncrementTick+0x14c>)
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	3301      	adds	r3, #1
 800d026:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d028:	4a4b      	ldr	r2, [pc, #300]	@ (800d158 <xTaskIncrementTick+0x14c>)
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d121      	bne.n	800d078 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d034:	4b49      	ldr	r3, [pc, #292]	@ (800d15c <xTaskIncrementTick+0x150>)
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d00b      	beq.n	800d056 <xTaskIncrementTick+0x4a>
	__asm volatile
 800d03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d042:	f383 8811 	msr	BASEPRI, r3
 800d046:	f3bf 8f6f 	isb	sy
 800d04a:	f3bf 8f4f 	dsb	sy
 800d04e:	603b      	str	r3, [r7, #0]
}
 800d050:	bf00      	nop
 800d052:	bf00      	nop
 800d054:	e7fd      	b.n	800d052 <xTaskIncrementTick+0x46>
 800d056:	4b41      	ldr	r3, [pc, #260]	@ (800d15c <xTaskIncrementTick+0x150>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	60fb      	str	r3, [r7, #12]
 800d05c:	4b40      	ldr	r3, [pc, #256]	@ (800d160 <xTaskIncrementTick+0x154>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4a3e      	ldr	r2, [pc, #248]	@ (800d15c <xTaskIncrementTick+0x150>)
 800d062:	6013      	str	r3, [r2, #0]
 800d064:	4a3e      	ldr	r2, [pc, #248]	@ (800d160 <xTaskIncrementTick+0x154>)
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	6013      	str	r3, [r2, #0]
 800d06a:	4b3e      	ldr	r3, [pc, #248]	@ (800d164 <xTaskIncrementTick+0x158>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	3301      	adds	r3, #1
 800d070:	4a3c      	ldr	r2, [pc, #240]	@ (800d164 <xTaskIncrementTick+0x158>)
 800d072:	6013      	str	r3, [r2, #0]
 800d074:	f000 fb1a 	bl	800d6ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d078:	4b3b      	ldr	r3, [pc, #236]	@ (800d168 <xTaskIncrementTick+0x15c>)
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	693a      	ldr	r2, [r7, #16]
 800d07e:	429a      	cmp	r2, r3
 800d080:	d349      	bcc.n	800d116 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d082:	4b36      	ldr	r3, [pc, #216]	@ (800d15c <xTaskIncrementTick+0x150>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d104      	bne.n	800d096 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d08c:	4b36      	ldr	r3, [pc, #216]	@ (800d168 <xTaskIncrementTick+0x15c>)
 800d08e:	f04f 32ff 	mov.w	r2, #4294967295
 800d092:	601a      	str	r2, [r3, #0]
					break;
 800d094:	e03f      	b.n	800d116 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d096:	4b31      	ldr	r3, [pc, #196]	@ (800d15c <xTaskIncrementTick+0x150>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	68db      	ldr	r3, [r3, #12]
 800d09c:	68db      	ldr	r3, [r3, #12]
 800d09e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d0a0:	68bb      	ldr	r3, [r7, #8]
 800d0a2:	685b      	ldr	r3, [r3, #4]
 800d0a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d0a6:	693a      	ldr	r2, [r7, #16]
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d203      	bcs.n	800d0b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d0ae:	4a2e      	ldr	r2, [pc, #184]	@ (800d168 <xTaskIncrementTick+0x15c>)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d0b4:	e02f      	b.n	800d116 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	3304      	adds	r3, #4
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7fe f88e 	bl	800b1dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d004      	beq.n	800d0d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	3318      	adds	r3, #24
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	f7fe f885 	bl	800b1dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0d6:	4b25      	ldr	r3, [pc, #148]	@ (800d16c <xTaskIncrementTick+0x160>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	429a      	cmp	r2, r3
 800d0dc:	d903      	bls.n	800d0e6 <xTaskIncrementTick+0xda>
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0e2:	4a22      	ldr	r2, [pc, #136]	@ (800d16c <xTaskIncrementTick+0x160>)
 800d0e4:	6013      	str	r3, [r2, #0]
 800d0e6:	68bb      	ldr	r3, [r7, #8]
 800d0e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0ea:	4613      	mov	r3, r2
 800d0ec:	009b      	lsls	r3, r3, #2
 800d0ee:	4413      	add	r3, r2
 800d0f0:	009b      	lsls	r3, r3, #2
 800d0f2:	4a1f      	ldr	r2, [pc, #124]	@ (800d170 <xTaskIncrementTick+0x164>)
 800d0f4:	441a      	add	r2, r3
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	3304      	adds	r3, #4
 800d0fa:	4619      	mov	r1, r3
 800d0fc:	4610      	mov	r0, r2
 800d0fe:	f7fe f810 	bl	800b122 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d106:	4b1b      	ldr	r3, [pc, #108]	@ (800d174 <xTaskIncrementTick+0x168>)
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d10c:	429a      	cmp	r2, r3
 800d10e:	d3b8      	bcc.n	800d082 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d110:	2301      	movs	r3, #1
 800d112:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d114:	e7b5      	b.n	800d082 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d116:	4b17      	ldr	r3, [pc, #92]	@ (800d174 <xTaskIncrementTick+0x168>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d11c:	4914      	ldr	r1, [pc, #80]	@ (800d170 <xTaskIncrementTick+0x164>)
 800d11e:	4613      	mov	r3, r2
 800d120:	009b      	lsls	r3, r3, #2
 800d122:	4413      	add	r3, r2
 800d124:	009b      	lsls	r3, r3, #2
 800d126:	440b      	add	r3, r1
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2b01      	cmp	r3, #1
 800d12c:	d901      	bls.n	800d132 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d12e:	2301      	movs	r3, #1
 800d130:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d132:	4b11      	ldr	r3, [pc, #68]	@ (800d178 <xTaskIncrementTick+0x16c>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d007      	beq.n	800d14a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d13a:	2301      	movs	r3, #1
 800d13c:	617b      	str	r3, [r7, #20]
 800d13e:	e004      	b.n	800d14a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d140:	4b0e      	ldr	r3, [pc, #56]	@ (800d17c <xTaskIncrementTick+0x170>)
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	3301      	adds	r3, #1
 800d146:	4a0d      	ldr	r2, [pc, #52]	@ (800d17c <xTaskIncrementTick+0x170>)
 800d148:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d14a:	697b      	ldr	r3, [r7, #20]
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3718      	adds	r7, #24
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}
 800d154:	2400120c 	.word	0x2400120c
 800d158:	240011e8 	.word	0x240011e8
 800d15c:	2400119c 	.word	0x2400119c
 800d160:	240011a0 	.word	0x240011a0
 800d164:	240011fc 	.word	0x240011fc
 800d168:	24001204 	.word	0x24001204
 800d16c:	240011ec 	.word	0x240011ec
 800d170:	24000d14 	.word	0x24000d14
 800d174:	24000d10 	.word	0x24000d10
 800d178:	240011f8 	.word	0x240011f8
 800d17c:	240011f4 	.word	0x240011f4

0800d180 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d180:	b480      	push	{r7}
 800d182:	b085      	sub	sp, #20
 800d184:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d186:	4b2b      	ldr	r3, [pc, #172]	@ (800d234 <vTaskSwitchContext+0xb4>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d003      	beq.n	800d196 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d18e:	4b2a      	ldr	r3, [pc, #168]	@ (800d238 <vTaskSwitchContext+0xb8>)
 800d190:	2201      	movs	r2, #1
 800d192:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d194:	e047      	b.n	800d226 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d196:	4b28      	ldr	r3, [pc, #160]	@ (800d238 <vTaskSwitchContext+0xb8>)
 800d198:	2200      	movs	r2, #0
 800d19a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d19c:	4b27      	ldr	r3, [pc, #156]	@ (800d23c <vTaskSwitchContext+0xbc>)
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	60fb      	str	r3, [r7, #12]
 800d1a2:	e011      	b.n	800d1c8 <vTaskSwitchContext+0x48>
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d10b      	bne.n	800d1c2 <vTaskSwitchContext+0x42>
	__asm volatile
 800d1aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ae:	f383 8811 	msr	BASEPRI, r3
 800d1b2:	f3bf 8f6f 	isb	sy
 800d1b6:	f3bf 8f4f 	dsb	sy
 800d1ba:	607b      	str	r3, [r7, #4]
}
 800d1bc:	bf00      	nop
 800d1be:	bf00      	nop
 800d1c0:	e7fd      	b.n	800d1be <vTaskSwitchContext+0x3e>
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	3b01      	subs	r3, #1
 800d1c6:	60fb      	str	r3, [r7, #12]
 800d1c8:	491d      	ldr	r1, [pc, #116]	@ (800d240 <vTaskSwitchContext+0xc0>)
 800d1ca:	68fa      	ldr	r2, [r7, #12]
 800d1cc:	4613      	mov	r3, r2
 800d1ce:	009b      	lsls	r3, r3, #2
 800d1d0:	4413      	add	r3, r2
 800d1d2:	009b      	lsls	r3, r3, #2
 800d1d4:	440b      	add	r3, r1
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d0e3      	beq.n	800d1a4 <vTaskSwitchContext+0x24>
 800d1dc:	68fa      	ldr	r2, [r7, #12]
 800d1de:	4613      	mov	r3, r2
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	4413      	add	r3, r2
 800d1e4:	009b      	lsls	r3, r3, #2
 800d1e6:	4a16      	ldr	r2, [pc, #88]	@ (800d240 <vTaskSwitchContext+0xc0>)
 800d1e8:	4413      	add	r3, r2
 800d1ea:	60bb      	str	r3, [r7, #8]
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	685b      	ldr	r3, [r3, #4]
 800d1f0:	685a      	ldr	r2, [r3, #4]
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	605a      	str	r2, [r3, #4]
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	685a      	ldr	r2, [r3, #4]
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	3308      	adds	r3, #8
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d104      	bne.n	800d20c <vTaskSwitchContext+0x8c>
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	685a      	ldr	r2, [r3, #4]
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	605a      	str	r2, [r3, #4]
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	685b      	ldr	r3, [r3, #4]
 800d210:	68db      	ldr	r3, [r3, #12]
 800d212:	4a0c      	ldr	r2, [pc, #48]	@ (800d244 <vTaskSwitchContext+0xc4>)
 800d214:	6013      	str	r3, [r2, #0]
 800d216:	4a09      	ldr	r2, [pc, #36]	@ (800d23c <vTaskSwitchContext+0xbc>)
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d21c:	4b09      	ldr	r3, [pc, #36]	@ (800d244 <vTaskSwitchContext+0xc4>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	3354      	adds	r3, #84	@ 0x54
 800d222:	4a09      	ldr	r2, [pc, #36]	@ (800d248 <vTaskSwitchContext+0xc8>)
 800d224:	6013      	str	r3, [r2, #0]
}
 800d226:	bf00      	nop
 800d228:	3714      	adds	r7, #20
 800d22a:	46bd      	mov	sp, r7
 800d22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d230:	4770      	bx	lr
 800d232:	bf00      	nop
 800d234:	2400120c 	.word	0x2400120c
 800d238:	240011f8 	.word	0x240011f8
 800d23c:	240011ec 	.word	0x240011ec
 800d240:	24000d14 	.word	0x24000d14
 800d244:	24000d10 	.word	0x24000d10
 800d248:	24000020 	.word	0x24000020

0800d24c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
 800d254:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d10b      	bne.n	800d274 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d25c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d260:	f383 8811 	msr	BASEPRI, r3
 800d264:	f3bf 8f6f 	isb	sy
 800d268:	f3bf 8f4f 	dsb	sy
 800d26c:	60fb      	str	r3, [r7, #12]
}
 800d26e:	bf00      	nop
 800d270:	bf00      	nop
 800d272:	e7fd      	b.n	800d270 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d274:	4b07      	ldr	r3, [pc, #28]	@ (800d294 <vTaskPlaceOnEventList+0x48>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	3318      	adds	r3, #24
 800d27a:	4619      	mov	r1, r3
 800d27c:	6878      	ldr	r0, [r7, #4]
 800d27e:	f7fd ff74 	bl	800b16a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d282:	2101      	movs	r1, #1
 800d284:	6838      	ldr	r0, [r7, #0]
 800d286:	f000 fd17 	bl	800dcb8 <prvAddCurrentTaskToDelayedList>
}
 800d28a:	bf00      	nop
 800d28c:	3710      	adds	r7, #16
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}
 800d292:	bf00      	nop
 800d294:	24000d10 	.word	0x24000d10

0800d298 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b086      	sub	sp, #24
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	60f8      	str	r0, [r7, #12]
 800d2a0:	60b9      	str	r1, [r7, #8]
 800d2a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d10b      	bne.n	800d2c2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d2aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2ae:	f383 8811 	msr	BASEPRI, r3
 800d2b2:	f3bf 8f6f 	isb	sy
 800d2b6:	f3bf 8f4f 	dsb	sy
 800d2ba:	617b      	str	r3, [r7, #20]
}
 800d2bc:	bf00      	nop
 800d2be:	bf00      	nop
 800d2c0:	e7fd      	b.n	800d2be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d2c2:	4b0a      	ldr	r3, [pc, #40]	@ (800d2ec <vTaskPlaceOnEventListRestricted+0x54>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	3318      	adds	r3, #24
 800d2c8:	4619      	mov	r1, r3
 800d2ca:	68f8      	ldr	r0, [r7, #12]
 800d2cc:	f7fd ff29 	bl	800b122 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d002      	beq.n	800d2dc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d2d6:	f04f 33ff 	mov.w	r3, #4294967295
 800d2da:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d2dc:	6879      	ldr	r1, [r7, #4]
 800d2de:	68b8      	ldr	r0, [r7, #8]
 800d2e0:	f000 fcea 	bl	800dcb8 <prvAddCurrentTaskToDelayedList>
	}
 800d2e4:	bf00      	nop
 800d2e6:	3718      	adds	r7, #24
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	24000d10 	.word	0x24000d10

0800d2f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b086      	sub	sp, #24
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	68db      	ldr	r3, [r3, #12]
 800d2fc:	68db      	ldr	r3, [r3, #12]
 800d2fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d10b      	bne.n	800d31e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d30a:	f383 8811 	msr	BASEPRI, r3
 800d30e:	f3bf 8f6f 	isb	sy
 800d312:	f3bf 8f4f 	dsb	sy
 800d316:	60fb      	str	r3, [r7, #12]
}
 800d318:	bf00      	nop
 800d31a:	bf00      	nop
 800d31c:	e7fd      	b.n	800d31a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	3318      	adds	r3, #24
 800d322:	4618      	mov	r0, r3
 800d324:	f7fd ff5a 	bl	800b1dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d328:	4b1d      	ldr	r3, [pc, #116]	@ (800d3a0 <xTaskRemoveFromEventList+0xb0>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d11d      	bne.n	800d36c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d330:	693b      	ldr	r3, [r7, #16]
 800d332:	3304      	adds	r3, #4
 800d334:	4618      	mov	r0, r3
 800d336:	f7fd ff51 	bl	800b1dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d33a:	693b      	ldr	r3, [r7, #16]
 800d33c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d33e:	4b19      	ldr	r3, [pc, #100]	@ (800d3a4 <xTaskRemoveFromEventList+0xb4>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	429a      	cmp	r2, r3
 800d344:	d903      	bls.n	800d34e <xTaskRemoveFromEventList+0x5e>
 800d346:	693b      	ldr	r3, [r7, #16]
 800d348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d34a:	4a16      	ldr	r2, [pc, #88]	@ (800d3a4 <xTaskRemoveFromEventList+0xb4>)
 800d34c:	6013      	str	r3, [r2, #0]
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d352:	4613      	mov	r3, r2
 800d354:	009b      	lsls	r3, r3, #2
 800d356:	4413      	add	r3, r2
 800d358:	009b      	lsls	r3, r3, #2
 800d35a:	4a13      	ldr	r2, [pc, #76]	@ (800d3a8 <xTaskRemoveFromEventList+0xb8>)
 800d35c:	441a      	add	r2, r3
 800d35e:	693b      	ldr	r3, [r7, #16]
 800d360:	3304      	adds	r3, #4
 800d362:	4619      	mov	r1, r3
 800d364:	4610      	mov	r0, r2
 800d366:	f7fd fedc 	bl	800b122 <vListInsertEnd>
 800d36a:	e005      	b.n	800d378 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d36c:	693b      	ldr	r3, [r7, #16]
 800d36e:	3318      	adds	r3, #24
 800d370:	4619      	mov	r1, r3
 800d372:	480e      	ldr	r0, [pc, #56]	@ (800d3ac <xTaskRemoveFromEventList+0xbc>)
 800d374:	f7fd fed5 	bl	800b122 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d378:	693b      	ldr	r3, [r7, #16]
 800d37a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d37c:	4b0c      	ldr	r3, [pc, #48]	@ (800d3b0 <xTaskRemoveFromEventList+0xc0>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d382:	429a      	cmp	r2, r3
 800d384:	d905      	bls.n	800d392 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d386:	2301      	movs	r3, #1
 800d388:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d38a:	4b0a      	ldr	r3, [pc, #40]	@ (800d3b4 <xTaskRemoveFromEventList+0xc4>)
 800d38c:	2201      	movs	r2, #1
 800d38e:	601a      	str	r2, [r3, #0]
 800d390:	e001      	b.n	800d396 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d392:	2300      	movs	r3, #0
 800d394:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d396:	697b      	ldr	r3, [r7, #20]
}
 800d398:	4618      	mov	r0, r3
 800d39a:	3718      	adds	r7, #24
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}
 800d3a0:	2400120c 	.word	0x2400120c
 800d3a4:	240011ec 	.word	0x240011ec
 800d3a8:	24000d14 	.word	0x24000d14
 800d3ac:	240011a4 	.word	0x240011a4
 800d3b0:	24000d10 	.word	0x24000d10
 800d3b4:	240011f8 	.word	0x240011f8

0800d3b8 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b084      	sub	sp, #16
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d10b      	bne.n	800d3de <vTaskSetTimeOutState+0x26>
	__asm volatile
 800d3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ca:	f383 8811 	msr	BASEPRI, r3
 800d3ce:	f3bf 8f6f 	isb	sy
 800d3d2:	f3bf 8f4f 	dsb	sy
 800d3d6:	60fb      	str	r3, [r7, #12]
}
 800d3d8:	bf00      	nop
 800d3da:	bf00      	nop
 800d3dc:	e7fd      	b.n	800d3da <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800d3de:	f001 f953 	bl	800e688 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d3e2:	4b07      	ldr	r3, [pc, #28]	@ (800d400 <vTaskSetTimeOutState+0x48>)
 800d3e4:	681a      	ldr	r2, [r3, #0]
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800d3ea:	4b06      	ldr	r3, [pc, #24]	@ (800d404 <vTaskSetTimeOutState+0x4c>)
 800d3ec:	681a      	ldr	r2, [r3, #0]
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800d3f2:	f001 f97b 	bl	800e6ec <vPortExitCritical>
}
 800d3f6:	bf00      	nop
 800d3f8:	3710      	adds	r7, #16
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	bd80      	pop	{r7, pc}
 800d3fe:	bf00      	nop
 800d400:	240011fc 	.word	0x240011fc
 800d404:	240011e8 	.word	0x240011e8

0800d408 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d408:	b480      	push	{r7}
 800d40a:	b083      	sub	sp, #12
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d410:	4b06      	ldr	r3, [pc, #24]	@ (800d42c <vTaskInternalSetTimeOutState+0x24>)
 800d412:	681a      	ldr	r2, [r3, #0]
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d418:	4b05      	ldr	r3, [pc, #20]	@ (800d430 <vTaskInternalSetTimeOutState+0x28>)
 800d41a:	681a      	ldr	r2, [r3, #0]
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	605a      	str	r2, [r3, #4]
}
 800d420:	bf00      	nop
 800d422:	370c      	adds	r7, #12
 800d424:	46bd      	mov	sp, r7
 800d426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42a:	4770      	bx	lr
 800d42c:	240011fc 	.word	0x240011fc
 800d430:	240011e8 	.word	0x240011e8

0800d434 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b088      	sub	sp, #32
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
 800d43c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d10b      	bne.n	800d45c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d448:	f383 8811 	msr	BASEPRI, r3
 800d44c:	f3bf 8f6f 	isb	sy
 800d450:	f3bf 8f4f 	dsb	sy
 800d454:	613b      	str	r3, [r7, #16]
}
 800d456:	bf00      	nop
 800d458:	bf00      	nop
 800d45a:	e7fd      	b.n	800d458 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d10b      	bne.n	800d47a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d466:	f383 8811 	msr	BASEPRI, r3
 800d46a:	f3bf 8f6f 	isb	sy
 800d46e:	f3bf 8f4f 	dsb	sy
 800d472:	60fb      	str	r3, [r7, #12]
}
 800d474:	bf00      	nop
 800d476:	bf00      	nop
 800d478:	e7fd      	b.n	800d476 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d47a:	f001 f905 	bl	800e688 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d47e:	4b24      	ldr	r3, [pc, #144]	@ (800d510 <xTaskCheckForTimeOut+0xdc>)
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	685b      	ldr	r3, [r3, #4]
 800d488:	69ba      	ldr	r2, [r7, #24]
 800d48a:	1ad3      	subs	r3, r2, r3
 800d48c:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 800d48e:	4b21      	ldr	r3, [pc, #132]	@ (800d514 <xTaskCheckForTimeOut+0xe0>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 800d496:	2b00      	cmp	r3, #0
 800d498:	d007      	beq.n	800d4aa <xTaskCheckForTimeOut+0x76>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 800d49a:	4b1e      	ldr	r3, [pc, #120]	@ (800d514 <xTaskCheckForTimeOut+0xe0>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	2200      	movs	r2, #0
 800d4a0:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
				xReturn = pdTRUE;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	61fb      	str	r3, [r7, #28]
 800d4a8:	e02b      	b.n	800d502 <xTaskCheckForTimeOut+0xce>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4b2:	d102      	bne.n	800d4ba <xTaskCheckForTimeOut+0x86>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	61fb      	str	r3, [r7, #28]
 800d4b8:	e023      	b.n	800d502 <xTaskCheckForTimeOut+0xce>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681a      	ldr	r2, [r3, #0]
 800d4be:	4b16      	ldr	r3, [pc, #88]	@ (800d518 <xTaskCheckForTimeOut+0xe4>)
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d007      	beq.n	800d4d6 <xTaskCheckForTimeOut+0xa2>
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	69ba      	ldr	r2, [r7, #24]
 800d4cc:	429a      	cmp	r2, r3
 800d4ce:	d302      	bcc.n	800d4d6 <xTaskCheckForTimeOut+0xa2>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	61fb      	str	r3, [r7, #28]
 800d4d4:	e015      	b.n	800d502 <xTaskCheckForTimeOut+0xce>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	697a      	ldr	r2, [r7, #20]
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	d20b      	bcs.n	800d4f8 <xTaskCheckForTimeOut+0xc4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	681a      	ldr	r2, [r3, #0]
 800d4e4:	697b      	ldr	r3, [r7, #20]
 800d4e6:	1ad2      	subs	r2, r2, r3
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d4ec:	6878      	ldr	r0, [r7, #4]
 800d4ee:	f7ff ff8b 	bl	800d408 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	61fb      	str	r3, [r7, #28]
 800d4f6:	e004      	b.n	800d502 <xTaskCheckForTimeOut+0xce>
		}
		else
		{
			*pxTicksToWait = 0;
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d4fe:	2301      	movs	r3, #1
 800d500:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d502:	f001 f8f3 	bl	800e6ec <vPortExitCritical>

	return xReturn;
 800d506:	69fb      	ldr	r3, [r7, #28]
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3720      	adds	r7, #32
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	240011e8 	.word	0x240011e8
 800d514:	24000d10 	.word	0x24000d10
 800d518:	240011fc 	.word	0x240011fc

0800d51c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d51c:	b480      	push	{r7}
 800d51e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d520:	4b03      	ldr	r3, [pc, #12]	@ (800d530 <vTaskMissedYield+0x14>)
 800d522:	2201      	movs	r2, #1
 800d524:	601a      	str	r2, [r3, #0]
}
 800d526:	bf00      	nop
 800d528:	46bd      	mov	sp, r7
 800d52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52e:	4770      	bx	lr
 800d530:	240011f8 	.word	0x240011f8

0800d534 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b082      	sub	sp, #8
 800d538:	af00      	add	r7, sp, #0
 800d53a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d53c:	f000 f852 	bl	800d5e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d540:	4b06      	ldr	r3, [pc, #24]	@ (800d55c <prvIdleTask+0x28>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	2b01      	cmp	r3, #1
 800d546:	d9f9      	bls.n	800d53c <prvIdleTask+0x8>
			{
				taskYIELD();
 800d548:	4b05      	ldr	r3, [pc, #20]	@ (800d560 <prvIdleTask+0x2c>)
 800d54a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d54e:	601a      	str	r2, [r3, #0]
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d558:	e7f0      	b.n	800d53c <prvIdleTask+0x8>
 800d55a:	bf00      	nop
 800d55c:	24000d14 	.word	0x24000d14
 800d560:	e000ed04 	.word	0xe000ed04

0800d564 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b082      	sub	sp, #8
 800d568:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d56a:	2300      	movs	r3, #0
 800d56c:	607b      	str	r3, [r7, #4]
 800d56e:	e00c      	b.n	800d58a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d570:	687a      	ldr	r2, [r7, #4]
 800d572:	4613      	mov	r3, r2
 800d574:	009b      	lsls	r3, r3, #2
 800d576:	4413      	add	r3, r2
 800d578:	009b      	lsls	r3, r3, #2
 800d57a:	4a12      	ldr	r2, [pc, #72]	@ (800d5c4 <prvInitialiseTaskLists+0x60>)
 800d57c:	4413      	add	r3, r2
 800d57e:	4618      	mov	r0, r3
 800d580:	f7fd fda2 	bl	800b0c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	3301      	adds	r3, #1
 800d588:	607b      	str	r3, [r7, #4]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b37      	cmp	r3, #55	@ 0x37
 800d58e:	d9ef      	bls.n	800d570 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d590:	480d      	ldr	r0, [pc, #52]	@ (800d5c8 <prvInitialiseTaskLists+0x64>)
 800d592:	f7fd fd99 	bl	800b0c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d596:	480d      	ldr	r0, [pc, #52]	@ (800d5cc <prvInitialiseTaskLists+0x68>)
 800d598:	f7fd fd96 	bl	800b0c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d59c:	480c      	ldr	r0, [pc, #48]	@ (800d5d0 <prvInitialiseTaskLists+0x6c>)
 800d59e:	f7fd fd93 	bl	800b0c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d5a2:	480c      	ldr	r0, [pc, #48]	@ (800d5d4 <prvInitialiseTaskLists+0x70>)
 800d5a4:	f7fd fd90 	bl	800b0c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d5a8:	480b      	ldr	r0, [pc, #44]	@ (800d5d8 <prvInitialiseTaskLists+0x74>)
 800d5aa:	f7fd fd8d 	bl	800b0c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d5ae:	4b0b      	ldr	r3, [pc, #44]	@ (800d5dc <prvInitialiseTaskLists+0x78>)
 800d5b0:	4a05      	ldr	r2, [pc, #20]	@ (800d5c8 <prvInitialiseTaskLists+0x64>)
 800d5b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d5b4:	4b0a      	ldr	r3, [pc, #40]	@ (800d5e0 <prvInitialiseTaskLists+0x7c>)
 800d5b6:	4a05      	ldr	r2, [pc, #20]	@ (800d5cc <prvInitialiseTaskLists+0x68>)
 800d5b8:	601a      	str	r2, [r3, #0]
}
 800d5ba:	bf00      	nop
 800d5bc:	3708      	adds	r7, #8
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}
 800d5c2:	bf00      	nop
 800d5c4:	24000d14 	.word	0x24000d14
 800d5c8:	24001174 	.word	0x24001174
 800d5cc:	24001188 	.word	0x24001188
 800d5d0:	240011a4 	.word	0x240011a4
 800d5d4:	240011b8 	.word	0x240011b8
 800d5d8:	240011d0 	.word	0x240011d0
 800d5dc:	2400119c 	.word	0x2400119c
 800d5e0:	240011a0 	.word	0x240011a0

0800d5e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b082      	sub	sp, #8
 800d5e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d5ea:	e019      	b.n	800d620 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d5ec:	f001 f84c 	bl	800e688 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5f0:	4b10      	ldr	r3, [pc, #64]	@ (800d634 <prvCheckTasksWaitingTermination+0x50>)
 800d5f2:	68db      	ldr	r3, [r3, #12]
 800d5f4:	68db      	ldr	r3, [r3, #12]
 800d5f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	3304      	adds	r3, #4
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	f7fd fded 	bl	800b1dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d602:	4b0d      	ldr	r3, [pc, #52]	@ (800d638 <prvCheckTasksWaitingTermination+0x54>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	3b01      	subs	r3, #1
 800d608:	4a0b      	ldr	r2, [pc, #44]	@ (800d638 <prvCheckTasksWaitingTermination+0x54>)
 800d60a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d60c:	4b0b      	ldr	r3, [pc, #44]	@ (800d63c <prvCheckTasksWaitingTermination+0x58>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	3b01      	subs	r3, #1
 800d612:	4a0a      	ldr	r2, [pc, #40]	@ (800d63c <prvCheckTasksWaitingTermination+0x58>)
 800d614:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d616:	f001 f869 	bl	800e6ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f000 f810 	bl	800d640 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d620:	4b06      	ldr	r3, [pc, #24]	@ (800d63c <prvCheckTasksWaitingTermination+0x58>)
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d1e1      	bne.n	800d5ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d628:	bf00      	nop
 800d62a:	bf00      	nop
 800d62c:	3708      	adds	r7, #8
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}
 800d632:	bf00      	nop
 800d634:	240011b8 	.word	0x240011b8
 800d638:	240011e4 	.word	0x240011e4
 800d63c:	240011cc 	.word	0x240011cc

0800d640 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d640:	b580      	push	{r7, lr}
 800d642:	b084      	sub	sp, #16
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	3354      	adds	r3, #84	@ 0x54
 800d64c:	4618      	mov	r0, r3
 800d64e:	f002 faab 	bl	800fba8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d108      	bne.n	800d66e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d660:	4618      	mov	r0, r3
 800d662:	f001 fa01 	bl	800ea68 <vPortFree>
				vPortFree( pxTCB );
 800d666:	6878      	ldr	r0, [r7, #4]
 800d668:	f001 f9fe 	bl	800ea68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d66c:	e019      	b.n	800d6a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d674:	2b01      	cmp	r3, #1
 800d676:	d103      	bne.n	800d680 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d678:	6878      	ldr	r0, [r7, #4]
 800d67a:	f001 f9f5 	bl	800ea68 <vPortFree>
	}
 800d67e:	e010      	b.n	800d6a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d686:	2b02      	cmp	r3, #2
 800d688:	d00b      	beq.n	800d6a2 <prvDeleteTCB+0x62>
	__asm volatile
 800d68a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d68e:	f383 8811 	msr	BASEPRI, r3
 800d692:	f3bf 8f6f 	isb	sy
 800d696:	f3bf 8f4f 	dsb	sy
 800d69a:	60fb      	str	r3, [r7, #12]
}
 800d69c:	bf00      	nop
 800d69e:	bf00      	nop
 800d6a0:	e7fd      	b.n	800d69e <prvDeleteTCB+0x5e>
	}
 800d6a2:	bf00      	nop
 800d6a4:	3710      	adds	r7, #16
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
	...

0800d6ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	b083      	sub	sp, #12
 800d6b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6b2:	4b0c      	ldr	r3, [pc, #48]	@ (800d6e4 <prvResetNextTaskUnblockTime+0x38>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d104      	bne.n	800d6c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d6bc:	4b0a      	ldr	r3, [pc, #40]	@ (800d6e8 <prvResetNextTaskUnblockTime+0x3c>)
 800d6be:	f04f 32ff 	mov.w	r2, #4294967295
 800d6c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d6c4:	e008      	b.n	800d6d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d6c6:	4b07      	ldr	r3, [pc, #28]	@ (800d6e4 <prvResetNextTaskUnblockTime+0x38>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	68db      	ldr	r3, [r3, #12]
 800d6cc:	68db      	ldr	r3, [r3, #12]
 800d6ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	685b      	ldr	r3, [r3, #4]
 800d6d4:	4a04      	ldr	r2, [pc, #16]	@ (800d6e8 <prvResetNextTaskUnblockTime+0x3c>)
 800d6d6:	6013      	str	r3, [r2, #0]
}
 800d6d8:	bf00      	nop
 800d6da:	370c      	adds	r7, #12
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e2:	4770      	bx	lr
 800d6e4:	2400119c 	.word	0x2400119c
 800d6e8:	24001204 	.word	0x24001204

0800d6ec <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d6ec:	b480      	push	{r7}
 800d6ee:	b083      	sub	sp, #12
 800d6f0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d6f2:	4b05      	ldr	r3, [pc, #20]	@ (800d708 <xTaskGetCurrentTaskHandle+0x1c>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d6f8:	687b      	ldr	r3, [r7, #4]
	}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	370c      	adds	r7, #12
 800d6fe:	46bd      	mov	sp, r7
 800d700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d704:	4770      	bx	lr
 800d706:	bf00      	nop
 800d708:	24000d10 	.word	0x24000d10

0800d70c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d70c:	b480      	push	{r7}
 800d70e:	b083      	sub	sp, #12
 800d710:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d712:	4b0b      	ldr	r3, [pc, #44]	@ (800d740 <xTaskGetSchedulerState+0x34>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d102      	bne.n	800d720 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d71a:	2301      	movs	r3, #1
 800d71c:	607b      	str	r3, [r7, #4]
 800d71e:	e008      	b.n	800d732 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d720:	4b08      	ldr	r3, [pc, #32]	@ (800d744 <xTaskGetSchedulerState+0x38>)
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d102      	bne.n	800d72e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d728:	2302      	movs	r3, #2
 800d72a:	607b      	str	r3, [r7, #4]
 800d72c:	e001      	b.n	800d732 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d72e:	2300      	movs	r3, #0
 800d730:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d732:	687b      	ldr	r3, [r7, #4]
	}
 800d734:	4618      	mov	r0, r3
 800d736:	370c      	adds	r7, #12
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr
 800d740:	240011f0 	.word	0x240011f0
 800d744:	2400120c 	.word	0x2400120c

0800d748 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b084      	sub	sp, #16
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d754:	2300      	movs	r3, #0
 800d756:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d051      	beq.n	800d802 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d75e:	68bb      	ldr	r3, [r7, #8]
 800d760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d762:	4b2a      	ldr	r3, [pc, #168]	@ (800d80c <xTaskPriorityInherit+0xc4>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d768:	429a      	cmp	r2, r3
 800d76a:	d241      	bcs.n	800d7f0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	699b      	ldr	r3, [r3, #24]
 800d770:	2b00      	cmp	r3, #0
 800d772:	db06      	blt.n	800d782 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d774:	4b25      	ldr	r3, [pc, #148]	@ (800d80c <xTaskPriorityInherit+0xc4>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d77a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	6959      	ldr	r1, [r3, #20]
 800d786:	68bb      	ldr	r3, [r7, #8]
 800d788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d78a:	4613      	mov	r3, r2
 800d78c:	009b      	lsls	r3, r3, #2
 800d78e:	4413      	add	r3, r2
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	4a1f      	ldr	r2, [pc, #124]	@ (800d810 <xTaskPriorityInherit+0xc8>)
 800d794:	4413      	add	r3, r2
 800d796:	4299      	cmp	r1, r3
 800d798:	d122      	bne.n	800d7e0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	3304      	adds	r3, #4
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f7fd fd1c 	bl	800b1dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d7a4:	4b19      	ldr	r3, [pc, #100]	@ (800d80c <xTaskPriorityInherit+0xc4>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7aa:	68bb      	ldr	r3, [r7, #8]
 800d7ac:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d7ae:	68bb      	ldr	r3, [r7, #8]
 800d7b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7b2:	4b18      	ldr	r3, [pc, #96]	@ (800d814 <xTaskPriorityInherit+0xcc>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	429a      	cmp	r2, r3
 800d7b8:	d903      	bls.n	800d7c2 <xTaskPriorityInherit+0x7a>
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7be:	4a15      	ldr	r2, [pc, #84]	@ (800d814 <xTaskPriorityInherit+0xcc>)
 800d7c0:	6013      	str	r3, [r2, #0]
 800d7c2:	68bb      	ldr	r3, [r7, #8]
 800d7c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7c6:	4613      	mov	r3, r2
 800d7c8:	009b      	lsls	r3, r3, #2
 800d7ca:	4413      	add	r3, r2
 800d7cc:	009b      	lsls	r3, r3, #2
 800d7ce:	4a10      	ldr	r2, [pc, #64]	@ (800d810 <xTaskPriorityInherit+0xc8>)
 800d7d0:	441a      	add	r2, r3
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	3304      	adds	r3, #4
 800d7d6:	4619      	mov	r1, r3
 800d7d8:	4610      	mov	r0, r2
 800d7da:	f7fd fca2 	bl	800b122 <vListInsertEnd>
 800d7de:	e004      	b.n	800d7ea <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d7e0:	4b0a      	ldr	r3, [pc, #40]	@ (800d80c <xTaskPriorityInherit+0xc4>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	60fb      	str	r3, [r7, #12]
 800d7ee:	e008      	b.n	800d802 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d7f4:	4b05      	ldr	r3, [pc, #20]	@ (800d80c <xTaskPriorityInherit+0xc4>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7fa:	429a      	cmp	r2, r3
 800d7fc:	d201      	bcs.n	800d802 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d7fe:	2301      	movs	r3, #1
 800d800:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d802:	68fb      	ldr	r3, [r7, #12]
	}
 800d804:	4618      	mov	r0, r3
 800d806:	3710      	adds	r7, #16
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}
 800d80c:	24000d10 	.word	0x24000d10
 800d810:	24000d14 	.word	0x24000d14
 800d814:	240011ec 	.word	0x240011ec

0800d818 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b086      	sub	sp, #24
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d824:	2300      	movs	r3, #0
 800d826:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d058      	beq.n	800d8e0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d82e:	4b2f      	ldr	r3, [pc, #188]	@ (800d8ec <xTaskPriorityDisinherit+0xd4>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	693a      	ldr	r2, [r7, #16]
 800d834:	429a      	cmp	r2, r3
 800d836:	d00b      	beq.n	800d850 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d83c:	f383 8811 	msr	BASEPRI, r3
 800d840:	f3bf 8f6f 	isb	sy
 800d844:	f3bf 8f4f 	dsb	sy
 800d848:	60fb      	str	r3, [r7, #12]
}
 800d84a:	bf00      	nop
 800d84c:	bf00      	nop
 800d84e:	e7fd      	b.n	800d84c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d854:	2b00      	cmp	r3, #0
 800d856:	d10b      	bne.n	800d870 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d85c:	f383 8811 	msr	BASEPRI, r3
 800d860:	f3bf 8f6f 	isb	sy
 800d864:	f3bf 8f4f 	dsb	sy
 800d868:	60bb      	str	r3, [r7, #8]
}
 800d86a:	bf00      	nop
 800d86c:	bf00      	nop
 800d86e:	e7fd      	b.n	800d86c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d874:	1e5a      	subs	r2, r3, #1
 800d876:	693b      	ldr	r3, [r7, #16]
 800d878:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d87a:	693b      	ldr	r3, [r7, #16]
 800d87c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d87e:	693b      	ldr	r3, [r7, #16]
 800d880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d882:	429a      	cmp	r2, r3
 800d884:	d02c      	beq.n	800d8e0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d128      	bne.n	800d8e0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	3304      	adds	r3, #4
 800d892:	4618      	mov	r0, r3
 800d894:	f7fd fca2 	bl	800b1dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d89c:	693b      	ldr	r3, [r7, #16]
 800d89e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d8a0:	693b      	ldr	r3, [r7, #16]
 800d8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d8a8:	693b      	ldr	r3, [r7, #16]
 800d8aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d8ac:	693b      	ldr	r3, [r7, #16]
 800d8ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8b0:	4b0f      	ldr	r3, [pc, #60]	@ (800d8f0 <xTaskPriorityDisinherit+0xd8>)
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	429a      	cmp	r2, r3
 800d8b6:	d903      	bls.n	800d8c0 <xTaskPriorityDisinherit+0xa8>
 800d8b8:	693b      	ldr	r3, [r7, #16]
 800d8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8bc:	4a0c      	ldr	r2, [pc, #48]	@ (800d8f0 <xTaskPriorityDisinherit+0xd8>)
 800d8be:	6013      	str	r3, [r2, #0]
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8c4:	4613      	mov	r3, r2
 800d8c6:	009b      	lsls	r3, r3, #2
 800d8c8:	4413      	add	r3, r2
 800d8ca:	009b      	lsls	r3, r3, #2
 800d8cc:	4a09      	ldr	r2, [pc, #36]	@ (800d8f4 <xTaskPriorityDisinherit+0xdc>)
 800d8ce:	441a      	add	r2, r3
 800d8d0:	693b      	ldr	r3, [r7, #16]
 800d8d2:	3304      	adds	r3, #4
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	4610      	mov	r0, r2
 800d8d8:	f7fd fc23 	bl	800b122 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d8e0:	697b      	ldr	r3, [r7, #20]
	}
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	3718      	adds	r7, #24
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}
 800d8ea:	bf00      	nop
 800d8ec:	24000d10 	.word	0x24000d10
 800d8f0:	240011ec 	.word	0x240011ec
 800d8f4:	24000d14 	.word	0x24000d14

0800d8f8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b088      	sub	sp, #32
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
 800d900:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d906:	2301      	movs	r3, #1
 800d908:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d06c      	beq.n	800d9ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d910:	69bb      	ldr	r3, [r7, #24]
 800d912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d914:	2b00      	cmp	r3, #0
 800d916:	d10b      	bne.n	800d930 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800d918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d91c:	f383 8811 	msr	BASEPRI, r3
 800d920:	f3bf 8f6f 	isb	sy
 800d924:	f3bf 8f4f 	dsb	sy
 800d928:	60fb      	str	r3, [r7, #12]
}
 800d92a:	bf00      	nop
 800d92c:	bf00      	nop
 800d92e:	e7fd      	b.n	800d92c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d930:	69bb      	ldr	r3, [r7, #24]
 800d932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d934:	683a      	ldr	r2, [r7, #0]
 800d936:	429a      	cmp	r2, r3
 800d938:	d902      	bls.n	800d940 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	61fb      	str	r3, [r7, #28]
 800d93e:	e002      	b.n	800d946 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d940:	69bb      	ldr	r3, [r7, #24]
 800d942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d944:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d946:	69bb      	ldr	r3, [r7, #24]
 800d948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d94a:	69fa      	ldr	r2, [r7, #28]
 800d94c:	429a      	cmp	r2, r3
 800d94e:	d04c      	beq.n	800d9ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d950:	69bb      	ldr	r3, [r7, #24]
 800d952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d954:	697a      	ldr	r2, [r7, #20]
 800d956:	429a      	cmp	r2, r3
 800d958:	d147      	bne.n	800d9ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d95a:	4b26      	ldr	r3, [pc, #152]	@ (800d9f4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	69ba      	ldr	r2, [r7, #24]
 800d960:	429a      	cmp	r2, r3
 800d962:	d10b      	bne.n	800d97c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800d964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d968:	f383 8811 	msr	BASEPRI, r3
 800d96c:	f3bf 8f6f 	isb	sy
 800d970:	f3bf 8f4f 	dsb	sy
 800d974:	60bb      	str	r3, [r7, #8]
}
 800d976:	bf00      	nop
 800d978:	bf00      	nop
 800d97a:	e7fd      	b.n	800d978 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d97c:	69bb      	ldr	r3, [r7, #24]
 800d97e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d980:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d982:	69bb      	ldr	r3, [r7, #24]
 800d984:	69fa      	ldr	r2, [r7, #28]
 800d986:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d988:	69bb      	ldr	r3, [r7, #24]
 800d98a:	699b      	ldr	r3, [r3, #24]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	db04      	blt.n	800d99a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d990:	69fb      	ldr	r3, [r7, #28]
 800d992:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d99a:	69bb      	ldr	r3, [r7, #24]
 800d99c:	6959      	ldr	r1, [r3, #20]
 800d99e:	693a      	ldr	r2, [r7, #16]
 800d9a0:	4613      	mov	r3, r2
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	4413      	add	r3, r2
 800d9a6:	009b      	lsls	r3, r3, #2
 800d9a8:	4a13      	ldr	r2, [pc, #76]	@ (800d9f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d9aa:	4413      	add	r3, r2
 800d9ac:	4299      	cmp	r1, r3
 800d9ae:	d11c      	bne.n	800d9ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9b0:	69bb      	ldr	r3, [r7, #24]
 800d9b2:	3304      	adds	r3, #4
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f7fd fc11 	bl	800b1dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d9ba:	69bb      	ldr	r3, [r7, #24]
 800d9bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9be:	4b0f      	ldr	r3, [pc, #60]	@ (800d9fc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	429a      	cmp	r2, r3
 800d9c4:	d903      	bls.n	800d9ce <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800d9c6:	69bb      	ldr	r3, [r7, #24]
 800d9c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9ca:	4a0c      	ldr	r2, [pc, #48]	@ (800d9fc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d9cc:	6013      	str	r3, [r2, #0]
 800d9ce:	69bb      	ldr	r3, [r7, #24]
 800d9d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9d2:	4613      	mov	r3, r2
 800d9d4:	009b      	lsls	r3, r3, #2
 800d9d6:	4413      	add	r3, r2
 800d9d8:	009b      	lsls	r3, r3, #2
 800d9da:	4a07      	ldr	r2, [pc, #28]	@ (800d9f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d9dc:	441a      	add	r2, r3
 800d9de:	69bb      	ldr	r3, [r7, #24]
 800d9e0:	3304      	adds	r3, #4
 800d9e2:	4619      	mov	r1, r3
 800d9e4:	4610      	mov	r0, r2
 800d9e6:	f7fd fb9c 	bl	800b122 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d9ea:	bf00      	nop
 800d9ec:	3720      	adds	r7, #32
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}
 800d9f2:	bf00      	nop
 800d9f4:	24000d10 	.word	0x24000d10
 800d9f8:	24000d14 	.word	0x24000d14
 800d9fc:	240011ec 	.word	0x240011ec

0800da00 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800da00:	b480      	push	{r7}
 800da02:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800da04:	4b07      	ldr	r3, [pc, #28]	@ (800da24 <pvTaskIncrementMutexHeldCount+0x24>)
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d004      	beq.n	800da16 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800da0c:	4b05      	ldr	r3, [pc, #20]	@ (800da24 <pvTaskIncrementMutexHeldCount+0x24>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800da12:	3201      	adds	r2, #1
 800da14:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800da16:	4b03      	ldr	r3, [pc, #12]	@ (800da24 <pvTaskIncrementMutexHeldCount+0x24>)
 800da18:	681b      	ldr	r3, [r3, #0]
	}
 800da1a:	4618      	mov	r0, r3
 800da1c:	46bd      	mov	sp, r7
 800da1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da22:	4770      	bx	lr
 800da24:	24000d10 	.word	0x24000d10

0800da28 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b086      	sub	sp, #24
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	60f8      	str	r0, [r7, #12]
 800da30:	60b9      	str	r1, [r7, #8]
 800da32:	607a      	str	r2, [r7, #4]
 800da34:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800da36:	f000 fe27 	bl	800e688 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800da3a:	4b29      	ldr	r3, [pc, #164]	@ (800dae0 <xTaskNotifyWait+0xb8>)
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800da42:	b2db      	uxtb	r3, r3
 800da44:	2b02      	cmp	r3, #2
 800da46:	d01c      	beq.n	800da82 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800da48:	4b25      	ldr	r3, [pc, #148]	@ (800dae0 <xTaskNotifyWait+0xb8>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800da50:	68fa      	ldr	r2, [r7, #12]
 800da52:	43d2      	mvns	r2, r2
 800da54:	400a      	ands	r2, r1
 800da56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800da5a:	4b21      	ldr	r3, [pc, #132]	@ (800dae0 <xTaskNotifyWait+0xb8>)
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	2201      	movs	r2, #1
 800da60:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d00b      	beq.n	800da82 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800da6a:	2101      	movs	r1, #1
 800da6c:	6838      	ldr	r0, [r7, #0]
 800da6e:	f000 f923 	bl	800dcb8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800da72:	4b1c      	ldr	r3, [pc, #112]	@ (800dae4 <xTaskNotifyWait+0xbc>)
 800da74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da78:	601a      	str	r2, [r3, #0]
 800da7a:	f3bf 8f4f 	dsb	sy
 800da7e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800da82:	f000 fe33 	bl	800e6ec <vPortExitCritical>

		taskENTER_CRITICAL();
 800da86:	f000 fdff 	bl	800e688 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d005      	beq.n	800da9c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800da90:	4b13      	ldr	r3, [pc, #76]	@ (800dae0 <xTaskNotifyWait+0xb8>)
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800da9c:	4b10      	ldr	r3, [pc, #64]	@ (800dae0 <xTaskNotifyWait+0xb8>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800daa4:	b2db      	uxtb	r3, r3
 800daa6:	2b02      	cmp	r3, #2
 800daa8:	d002      	beq.n	800dab0 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800daaa:	2300      	movs	r3, #0
 800daac:	617b      	str	r3, [r7, #20]
 800daae:	e00a      	b.n	800dac6 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800dab0:	4b0b      	ldr	r3, [pc, #44]	@ (800dae0 <xTaskNotifyWait+0xb8>)
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800dab8:	68ba      	ldr	r2, [r7, #8]
 800daba:	43d2      	mvns	r2, r2
 800dabc:	400a      	ands	r2, r1
 800dabe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800dac2:	2301      	movs	r3, #1
 800dac4:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dac6:	4b06      	ldr	r3, [pc, #24]	@ (800dae0 <xTaskNotifyWait+0xb8>)
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	2200      	movs	r2, #0
 800dacc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800dad0:	f000 fe0c 	bl	800e6ec <vPortExitCritical>

		return xReturn;
 800dad4:	697b      	ldr	r3, [r7, #20]
	}
 800dad6:	4618      	mov	r0, r3
 800dad8:	3718      	adds	r7, #24
 800dada:	46bd      	mov	sp, r7
 800dadc:	bd80      	pop	{r7, pc}
 800dade:	bf00      	nop
 800dae0:	24000d10 	.word	0x24000d10
 800dae4:	e000ed04 	.word	0xe000ed04

0800dae8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b08a      	sub	sp, #40	@ 0x28
 800daec:	af00      	add	r7, sp, #0
 800daee:	60f8      	str	r0, [r7, #12]
 800daf0:	60b9      	str	r1, [r7, #8]
 800daf2:	603b      	str	r3, [r7, #0]
 800daf4:	4613      	mov	r3, r2
 800daf6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800daf8:	2301      	movs	r3, #1
 800dafa:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d10b      	bne.n	800db1a <xTaskGenericNotify+0x32>
	__asm volatile
 800db02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db06:	f383 8811 	msr	BASEPRI, r3
 800db0a:	f3bf 8f6f 	isb	sy
 800db0e:	f3bf 8f4f 	dsb	sy
 800db12:	61bb      	str	r3, [r7, #24]
}
 800db14:	bf00      	nop
 800db16:	bf00      	nop
 800db18:	e7fd      	b.n	800db16 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800db1e:	f000 fdb3 	bl	800e688 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d004      	beq.n	800db32 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800db28:	6a3b      	ldr	r3, [r7, #32]
 800db2a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800db32:	6a3b      	ldr	r3, [r7, #32]
 800db34:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800db38:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800db3a:	6a3b      	ldr	r3, [r7, #32]
 800db3c:	2202      	movs	r2, #2
 800db3e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800db42:	79fb      	ldrb	r3, [r7, #7]
 800db44:	2b04      	cmp	r3, #4
 800db46:	d82e      	bhi.n	800dba6 <xTaskGenericNotify+0xbe>
 800db48:	a201      	add	r2, pc, #4	@ (adr r2, 800db50 <xTaskGenericNotify+0x68>)
 800db4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db4e:	bf00      	nop
 800db50:	0800dbcb 	.word	0x0800dbcb
 800db54:	0800db65 	.word	0x0800db65
 800db58:	0800db77 	.word	0x0800db77
 800db5c:	0800db87 	.word	0x0800db87
 800db60:	0800db91 	.word	0x0800db91
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800db64:	6a3b      	ldr	r3, [r7, #32]
 800db66:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	431a      	orrs	r2, r3
 800db6e:	6a3b      	ldr	r3, [r7, #32]
 800db70:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800db74:	e02c      	b.n	800dbd0 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800db76:	6a3b      	ldr	r3, [r7, #32]
 800db78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800db7c:	1c5a      	adds	r2, r3, #1
 800db7e:	6a3b      	ldr	r3, [r7, #32]
 800db80:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800db84:	e024      	b.n	800dbd0 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800db86:	6a3b      	ldr	r3, [r7, #32]
 800db88:	68ba      	ldr	r2, [r7, #8]
 800db8a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800db8e:	e01f      	b.n	800dbd0 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800db90:	7ffb      	ldrb	r3, [r7, #31]
 800db92:	2b02      	cmp	r3, #2
 800db94:	d004      	beq.n	800dba0 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800db96:	6a3b      	ldr	r3, [r7, #32]
 800db98:	68ba      	ldr	r2, [r7, #8]
 800db9a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800db9e:	e017      	b.n	800dbd0 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800dba0:	2300      	movs	r3, #0
 800dba2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800dba4:	e014      	b.n	800dbd0 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800dba6:	6a3b      	ldr	r3, [r7, #32]
 800dba8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dbac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbb0:	d00d      	beq.n	800dbce <xTaskGenericNotify+0xe6>
	__asm volatile
 800dbb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbb6:	f383 8811 	msr	BASEPRI, r3
 800dbba:	f3bf 8f6f 	isb	sy
 800dbbe:	f3bf 8f4f 	dsb	sy
 800dbc2:	617b      	str	r3, [r7, #20]
}
 800dbc4:	bf00      	nop
 800dbc6:	bf00      	nop
 800dbc8:	e7fd      	b.n	800dbc6 <xTaskGenericNotify+0xde>
					break;
 800dbca:	bf00      	nop
 800dbcc:	e000      	b.n	800dbd0 <xTaskGenericNotify+0xe8>

					break;
 800dbce:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800dbd0:	7ffb      	ldrb	r3, [r7, #31]
 800dbd2:	2b01      	cmp	r3, #1
 800dbd4:	d13b      	bne.n	800dc4e <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dbd6:	6a3b      	ldr	r3, [r7, #32]
 800dbd8:	3304      	adds	r3, #4
 800dbda:	4618      	mov	r0, r3
 800dbdc:	f7fd fafe 	bl	800b1dc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800dbe0:	6a3b      	ldr	r3, [r7, #32]
 800dbe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbe4:	4b1d      	ldr	r3, [pc, #116]	@ (800dc5c <xTaskGenericNotify+0x174>)
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	429a      	cmp	r2, r3
 800dbea:	d903      	bls.n	800dbf4 <xTaskGenericNotify+0x10c>
 800dbec:	6a3b      	ldr	r3, [r7, #32]
 800dbee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbf0:	4a1a      	ldr	r2, [pc, #104]	@ (800dc5c <xTaskGenericNotify+0x174>)
 800dbf2:	6013      	str	r3, [r2, #0]
 800dbf4:	6a3b      	ldr	r3, [r7, #32]
 800dbf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbf8:	4613      	mov	r3, r2
 800dbfa:	009b      	lsls	r3, r3, #2
 800dbfc:	4413      	add	r3, r2
 800dbfe:	009b      	lsls	r3, r3, #2
 800dc00:	4a17      	ldr	r2, [pc, #92]	@ (800dc60 <xTaskGenericNotify+0x178>)
 800dc02:	441a      	add	r2, r3
 800dc04:	6a3b      	ldr	r3, [r7, #32]
 800dc06:	3304      	adds	r3, #4
 800dc08:	4619      	mov	r1, r3
 800dc0a:	4610      	mov	r0, r2
 800dc0c:	f7fd fa89 	bl	800b122 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800dc10:	6a3b      	ldr	r3, [r7, #32]
 800dc12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d00b      	beq.n	800dc30 <xTaskGenericNotify+0x148>
	__asm volatile
 800dc18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc1c:	f383 8811 	msr	BASEPRI, r3
 800dc20:	f3bf 8f6f 	isb	sy
 800dc24:	f3bf 8f4f 	dsb	sy
 800dc28:	613b      	str	r3, [r7, #16]
}
 800dc2a:	bf00      	nop
 800dc2c:	bf00      	nop
 800dc2e:	e7fd      	b.n	800dc2c <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800dc30:	6a3b      	ldr	r3, [r7, #32]
 800dc32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc34:	4b0b      	ldr	r3, [pc, #44]	@ (800dc64 <xTaskGenericNotify+0x17c>)
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc3a:	429a      	cmp	r2, r3
 800dc3c:	d907      	bls.n	800dc4e <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800dc3e:	4b0a      	ldr	r3, [pc, #40]	@ (800dc68 <xTaskGenericNotify+0x180>)
 800dc40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc44:	601a      	str	r2, [r3, #0]
 800dc46:	f3bf 8f4f 	dsb	sy
 800dc4a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800dc4e:	f000 fd4d 	bl	800e6ec <vPortExitCritical>

		return xReturn;
 800dc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3728      	adds	r7, #40	@ 0x28
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}
 800dc5c:	240011ec 	.word	0x240011ec
 800dc60:	24000d14 	.word	0x24000d14
 800dc64:	24000d10 	.word	0x24000d10
 800dc68:	e000ed04 	.word	0xe000ed04

0800dc6c <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b084      	sub	sp, #16
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d102      	bne.n	800dc80 <xTaskNotifyStateClear+0x14>
 800dc7a:	4b0e      	ldr	r3, [pc, #56]	@ (800dcb4 <xTaskNotifyStateClear+0x48>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	e000      	b.n	800dc82 <xTaskNotifyStateClear+0x16>
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800dc84:	f000 fd00 	bl	800e688 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800dc8e:	b2db      	uxtb	r3, r3
 800dc90:	2b02      	cmp	r3, #2
 800dc92:	d106      	bne.n	800dca2 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	2200      	movs	r2, #0
 800dc98:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdPASS;
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	60fb      	str	r3, [r7, #12]
 800dca0:	e001      	b.n	800dca6 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800dca2:	2300      	movs	r3, #0
 800dca4:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800dca6:	f000 fd21 	bl	800e6ec <vPortExitCritical>

		return xReturn;
 800dcaa:	68fb      	ldr	r3, [r7, #12]
	}
 800dcac:	4618      	mov	r0, r3
 800dcae:	3710      	adds	r7, #16
 800dcb0:	46bd      	mov	sp, r7
 800dcb2:	bd80      	pop	{r7, pc}
 800dcb4:	24000d10 	.word	0x24000d10

0800dcb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b084      	sub	sp, #16
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
 800dcc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dcc2:	4b24      	ldr	r3, [pc, #144]	@ (800dd54 <prvAddCurrentTaskToDelayedList+0x9c>)
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800dcc8:	4b23      	ldr	r3, [pc, #140]	@ (800dd58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	2200      	movs	r2, #0
 800dcce:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dcd2:	4b21      	ldr	r3, [pc, #132]	@ (800dd58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	3304      	adds	r3, #4
 800dcd8:	4618      	mov	r0, r3
 800dcda:	f7fd fa7f 	bl	800b1dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dce4:	d10a      	bne.n	800dcfc <prvAddCurrentTaskToDelayedList+0x44>
 800dce6:	683b      	ldr	r3, [r7, #0]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d007      	beq.n	800dcfc <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dcec:	4b1a      	ldr	r3, [pc, #104]	@ (800dd58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	3304      	adds	r3, #4
 800dcf2:	4619      	mov	r1, r3
 800dcf4:	4819      	ldr	r0, [pc, #100]	@ (800dd5c <prvAddCurrentTaskToDelayedList+0xa4>)
 800dcf6:	f7fd fa14 	bl	800b122 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dcfa:	e026      	b.n	800dd4a <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dcfc:	68fa      	ldr	r2, [r7, #12]
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	4413      	add	r3, r2
 800dd02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dd04:	4b14      	ldr	r3, [pc, #80]	@ (800dd58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	68ba      	ldr	r2, [r7, #8]
 800dd0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dd0c:	68ba      	ldr	r2, [r7, #8]
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	429a      	cmp	r2, r3
 800dd12:	d209      	bcs.n	800dd28 <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dd14:	4b12      	ldr	r3, [pc, #72]	@ (800dd60 <prvAddCurrentTaskToDelayedList+0xa8>)
 800dd16:	681a      	ldr	r2, [r3, #0]
 800dd18:	4b0f      	ldr	r3, [pc, #60]	@ (800dd58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	3304      	adds	r3, #4
 800dd1e:	4619      	mov	r1, r3
 800dd20:	4610      	mov	r0, r2
 800dd22:	f7fd fa22 	bl	800b16a <vListInsert>
}
 800dd26:	e010      	b.n	800dd4a <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dd28:	4b0e      	ldr	r3, [pc, #56]	@ (800dd64 <prvAddCurrentTaskToDelayedList+0xac>)
 800dd2a:	681a      	ldr	r2, [r3, #0]
 800dd2c:	4b0a      	ldr	r3, [pc, #40]	@ (800dd58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	3304      	adds	r3, #4
 800dd32:	4619      	mov	r1, r3
 800dd34:	4610      	mov	r0, r2
 800dd36:	f7fd fa18 	bl	800b16a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dd3a:	4b0b      	ldr	r3, [pc, #44]	@ (800dd68 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	68ba      	ldr	r2, [r7, #8]
 800dd40:	429a      	cmp	r2, r3
 800dd42:	d202      	bcs.n	800dd4a <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 800dd44:	4a08      	ldr	r2, [pc, #32]	@ (800dd68 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	6013      	str	r3, [r2, #0]
}
 800dd4a:	bf00      	nop
 800dd4c:	3710      	adds	r7, #16
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
 800dd52:	bf00      	nop
 800dd54:	240011e8 	.word	0x240011e8
 800dd58:	24000d10 	.word	0x24000d10
 800dd5c:	240011d0 	.word	0x240011d0
 800dd60:	240011a0 	.word	0x240011a0
 800dd64:	2400119c 	.word	0x2400119c
 800dd68:	24001204 	.word	0x24001204

0800dd6c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b08a      	sub	sp, #40	@ 0x28
 800dd70:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800dd72:	2300      	movs	r3, #0
 800dd74:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dd76:	f000 fb13 	bl	800e3a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dd7a:	4b1d      	ldr	r3, [pc, #116]	@ (800ddf0 <xTimerCreateTimerTask+0x84>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d021      	beq.n	800ddc6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dd82:	2300      	movs	r3, #0
 800dd84:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dd86:	2300      	movs	r3, #0
 800dd88:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800dd8a:	1d3a      	adds	r2, r7, #4
 800dd8c:	f107 0108 	add.w	r1, r7, #8
 800dd90:	f107 030c 	add.w	r3, r7, #12
 800dd94:	4618      	mov	r0, r3
 800dd96:	f7fd f97d 	bl	800b094 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dd9a:	6879      	ldr	r1, [r7, #4]
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	68fa      	ldr	r2, [r7, #12]
 800dda0:	9202      	str	r2, [sp, #8]
 800dda2:	9301      	str	r3, [sp, #4]
 800dda4:	2302      	movs	r3, #2
 800dda6:	9300      	str	r3, [sp, #0]
 800dda8:	2300      	movs	r3, #0
 800ddaa:	460a      	mov	r2, r1
 800ddac:	4911      	ldr	r1, [pc, #68]	@ (800ddf4 <xTimerCreateTimerTask+0x88>)
 800ddae:	4812      	ldr	r0, [pc, #72]	@ (800ddf8 <xTimerCreateTimerTask+0x8c>)
 800ddb0:	f7fe fd89 	bl	800c8c6 <xTaskCreateStatic>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	4a11      	ldr	r2, [pc, #68]	@ (800ddfc <xTimerCreateTimerTask+0x90>)
 800ddb8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ddba:	4b10      	ldr	r3, [pc, #64]	@ (800ddfc <xTimerCreateTimerTask+0x90>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d001      	beq.n	800ddc6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ddc6:	697b      	ldr	r3, [r7, #20]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d10b      	bne.n	800dde4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ddcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddd0:	f383 8811 	msr	BASEPRI, r3
 800ddd4:	f3bf 8f6f 	isb	sy
 800ddd8:	f3bf 8f4f 	dsb	sy
 800dddc:	613b      	str	r3, [r7, #16]
}
 800ddde:	bf00      	nop
 800dde0:	bf00      	nop
 800dde2:	e7fd      	b.n	800dde0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800dde4:	697b      	ldr	r3, [r7, #20]
}
 800dde6:	4618      	mov	r0, r3
 800dde8:	3718      	adds	r7, #24
 800ddea:	46bd      	mov	sp, r7
 800ddec:	bd80      	pop	{r7, pc}
 800ddee:	bf00      	nop
 800ddf0:	24001240 	.word	0x24001240
 800ddf4:	080133fc 	.word	0x080133fc
 800ddf8:	0800df39 	.word	0x0800df39
 800ddfc:	24001244 	.word	0x24001244

0800de00 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b08a      	sub	sp, #40	@ 0x28
 800de04:	af00      	add	r7, sp, #0
 800de06:	60f8      	str	r0, [r7, #12]
 800de08:	60b9      	str	r1, [r7, #8]
 800de0a:	607a      	str	r2, [r7, #4]
 800de0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800de0e:	2300      	movs	r3, #0
 800de10:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d10b      	bne.n	800de30 <xTimerGenericCommand+0x30>
	__asm volatile
 800de18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de1c:	f383 8811 	msr	BASEPRI, r3
 800de20:	f3bf 8f6f 	isb	sy
 800de24:	f3bf 8f4f 	dsb	sy
 800de28:	623b      	str	r3, [r7, #32]
}
 800de2a:	bf00      	nop
 800de2c:	bf00      	nop
 800de2e:	e7fd      	b.n	800de2c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800de30:	4b19      	ldr	r3, [pc, #100]	@ (800de98 <xTimerGenericCommand+0x98>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d02a      	beq.n	800de8e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	2b05      	cmp	r3, #5
 800de48:	dc18      	bgt.n	800de7c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800de4a:	f7ff fc5f 	bl	800d70c <xTaskGetSchedulerState>
 800de4e:	4603      	mov	r3, r0
 800de50:	2b02      	cmp	r3, #2
 800de52:	d109      	bne.n	800de68 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800de54:	4b10      	ldr	r3, [pc, #64]	@ (800de98 <xTimerGenericCommand+0x98>)
 800de56:	6818      	ldr	r0, [r3, #0]
 800de58:	f107 0110 	add.w	r1, r7, #16
 800de5c:	2300      	movs	r3, #0
 800de5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de60:	f7fd fb2e 	bl	800b4c0 <xQueueGenericSend>
 800de64:	6278      	str	r0, [r7, #36]	@ 0x24
 800de66:	e012      	b.n	800de8e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800de68:	4b0b      	ldr	r3, [pc, #44]	@ (800de98 <xTimerGenericCommand+0x98>)
 800de6a:	6818      	ldr	r0, [r3, #0]
 800de6c:	f107 0110 	add.w	r1, r7, #16
 800de70:	2300      	movs	r3, #0
 800de72:	2200      	movs	r2, #0
 800de74:	f7fd fb24 	bl	800b4c0 <xQueueGenericSend>
 800de78:	6278      	str	r0, [r7, #36]	@ 0x24
 800de7a:	e008      	b.n	800de8e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800de7c:	4b06      	ldr	r3, [pc, #24]	@ (800de98 <xTimerGenericCommand+0x98>)
 800de7e:	6818      	ldr	r0, [r3, #0]
 800de80:	f107 0110 	add.w	r1, r7, #16
 800de84:	2300      	movs	r3, #0
 800de86:	683a      	ldr	r2, [r7, #0]
 800de88:	f7fd fc38 	bl	800b6fc <xQueueGenericSendFromISR>
 800de8c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800de8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800de90:	4618      	mov	r0, r3
 800de92:	3728      	adds	r7, #40	@ 0x28
 800de94:	46bd      	mov	sp, r7
 800de96:	bd80      	pop	{r7, pc}
 800de98:	24001240 	.word	0x24001240

0800de9c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b088      	sub	sp, #32
 800dea0:	af02      	add	r7, sp, #8
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dea6:	4b23      	ldr	r3, [pc, #140]	@ (800df34 <prvProcessExpiredTimer+0x98>)
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	68db      	ldr	r3, [r3, #12]
 800deac:	68db      	ldr	r3, [r3, #12]
 800deae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	3304      	adds	r3, #4
 800deb4:	4618      	mov	r0, r3
 800deb6:	f7fd f991 	bl	800b1dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dec0:	f003 0304 	and.w	r3, r3, #4
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d023      	beq.n	800df10 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dec8:	697b      	ldr	r3, [r7, #20]
 800deca:	699a      	ldr	r2, [r3, #24]
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	18d1      	adds	r1, r2, r3
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	683a      	ldr	r2, [r7, #0]
 800ded4:	6978      	ldr	r0, [r7, #20]
 800ded6:	f000 f8d5 	bl	800e084 <prvInsertTimerInActiveList>
 800deda:	4603      	mov	r3, r0
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d020      	beq.n	800df22 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dee0:	2300      	movs	r3, #0
 800dee2:	9300      	str	r3, [sp, #0]
 800dee4:	2300      	movs	r3, #0
 800dee6:	687a      	ldr	r2, [r7, #4]
 800dee8:	2100      	movs	r1, #0
 800deea:	6978      	ldr	r0, [r7, #20]
 800deec:	f7ff ff88 	bl	800de00 <xTimerGenericCommand>
 800def0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d114      	bne.n	800df22 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800def8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800defc:	f383 8811 	msr	BASEPRI, r3
 800df00:	f3bf 8f6f 	isb	sy
 800df04:	f3bf 8f4f 	dsb	sy
 800df08:	60fb      	str	r3, [r7, #12]
}
 800df0a:	bf00      	nop
 800df0c:	bf00      	nop
 800df0e:	e7fd      	b.n	800df0c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df16:	f023 0301 	bic.w	r3, r3, #1
 800df1a:	b2da      	uxtb	r2, r3
 800df1c:	697b      	ldr	r3, [r7, #20]
 800df1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	6a1b      	ldr	r3, [r3, #32]
 800df26:	6978      	ldr	r0, [r7, #20]
 800df28:	4798      	blx	r3
}
 800df2a:	bf00      	nop
 800df2c:	3718      	adds	r7, #24
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}
 800df32:	bf00      	nop
 800df34:	24001238 	.word	0x24001238

0800df38 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b084      	sub	sp, #16
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800df40:	f107 0308 	add.w	r3, r7, #8
 800df44:	4618      	mov	r0, r3
 800df46:	f000 f859 	bl	800dffc <prvGetNextExpireTime>
 800df4a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	4619      	mov	r1, r3
 800df50:	68f8      	ldr	r0, [r7, #12]
 800df52:	f000 f805 	bl	800df60 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800df56:	f000 f8d7 	bl	800e108 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800df5a:	bf00      	nop
 800df5c:	e7f0      	b.n	800df40 <prvTimerTask+0x8>
	...

0800df60 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b084      	sub	sp, #16
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
 800df68:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800df6a:	f7fe ff93 	bl	800ce94 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800df6e:	f107 0308 	add.w	r3, r7, #8
 800df72:	4618      	mov	r0, r3
 800df74:	f000 f866 	bl	800e044 <prvSampleTimeNow>
 800df78:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800df7a:	68bb      	ldr	r3, [r7, #8]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d130      	bne.n	800dfe2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d10a      	bne.n	800df9c <prvProcessTimerOrBlockTask+0x3c>
 800df86:	687a      	ldr	r2, [r7, #4]
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	429a      	cmp	r2, r3
 800df8c:	d806      	bhi.n	800df9c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800df8e:	f7fe ff8f 	bl	800ceb0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800df92:	68f9      	ldr	r1, [r7, #12]
 800df94:	6878      	ldr	r0, [r7, #4]
 800df96:	f7ff ff81 	bl	800de9c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800df9a:	e024      	b.n	800dfe6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d008      	beq.n	800dfb4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800dfa2:	4b13      	ldr	r3, [pc, #76]	@ (800dff0 <prvProcessTimerOrBlockTask+0x90>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d101      	bne.n	800dfb0 <prvProcessTimerOrBlockTask+0x50>
 800dfac:	2301      	movs	r3, #1
 800dfae:	e000      	b.n	800dfb2 <prvProcessTimerOrBlockTask+0x52>
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dfb4:	4b0f      	ldr	r3, [pc, #60]	@ (800dff4 <prvProcessTimerOrBlockTask+0x94>)
 800dfb6:	6818      	ldr	r0, [r3, #0]
 800dfb8:	687a      	ldr	r2, [r7, #4]
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	1ad3      	subs	r3, r2, r3
 800dfbe:	683a      	ldr	r2, [r7, #0]
 800dfc0:	4619      	mov	r1, r3
 800dfc2:	f7fe f825 	bl	800c010 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800dfc6:	f7fe ff73 	bl	800ceb0 <xTaskResumeAll>
 800dfca:	4603      	mov	r3, r0
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d10a      	bne.n	800dfe6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800dfd0:	4b09      	ldr	r3, [pc, #36]	@ (800dff8 <prvProcessTimerOrBlockTask+0x98>)
 800dfd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dfd6:	601a      	str	r2, [r3, #0]
 800dfd8:	f3bf 8f4f 	dsb	sy
 800dfdc:	f3bf 8f6f 	isb	sy
}
 800dfe0:	e001      	b.n	800dfe6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800dfe2:	f7fe ff65 	bl	800ceb0 <xTaskResumeAll>
}
 800dfe6:	bf00      	nop
 800dfe8:	3710      	adds	r7, #16
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}
 800dfee:	bf00      	nop
 800dff0:	2400123c 	.word	0x2400123c
 800dff4:	24001240 	.word	0x24001240
 800dff8:	e000ed04 	.word	0xe000ed04

0800dffc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800dffc:	b480      	push	{r7}
 800dffe:	b085      	sub	sp, #20
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e004:	4b0e      	ldr	r3, [pc, #56]	@ (800e040 <prvGetNextExpireTime+0x44>)
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d101      	bne.n	800e012 <prvGetNextExpireTime+0x16>
 800e00e:	2201      	movs	r2, #1
 800e010:	e000      	b.n	800e014 <prvGetNextExpireTime+0x18>
 800e012:	2200      	movs	r2, #0
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d105      	bne.n	800e02c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e020:	4b07      	ldr	r3, [pc, #28]	@ (800e040 <prvGetNextExpireTime+0x44>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	68db      	ldr	r3, [r3, #12]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	60fb      	str	r3, [r7, #12]
 800e02a:	e001      	b.n	800e030 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e02c:	2300      	movs	r3, #0
 800e02e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e030:	68fb      	ldr	r3, [r7, #12]
}
 800e032:	4618      	mov	r0, r3
 800e034:	3714      	adds	r7, #20
 800e036:	46bd      	mov	sp, r7
 800e038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03c:	4770      	bx	lr
 800e03e:	bf00      	nop
 800e040:	24001238 	.word	0x24001238

0800e044 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e04c:	f7fe ffce 	bl	800cfec <xTaskGetTickCount>
 800e050:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e052:	4b0b      	ldr	r3, [pc, #44]	@ (800e080 <prvSampleTimeNow+0x3c>)
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	68fa      	ldr	r2, [r7, #12]
 800e058:	429a      	cmp	r2, r3
 800e05a:	d205      	bcs.n	800e068 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e05c:	f000 f93a 	bl	800e2d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	2201      	movs	r2, #1
 800e064:	601a      	str	r2, [r3, #0]
 800e066:	e002      	b.n	800e06e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	2200      	movs	r2, #0
 800e06c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e06e:	4a04      	ldr	r2, [pc, #16]	@ (800e080 <prvSampleTimeNow+0x3c>)
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e074:	68fb      	ldr	r3, [r7, #12]
}
 800e076:	4618      	mov	r0, r3
 800e078:	3710      	adds	r7, #16
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}
 800e07e:	bf00      	nop
 800e080:	24001248 	.word	0x24001248

0800e084 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b086      	sub	sp, #24
 800e088:	af00      	add	r7, sp, #0
 800e08a:	60f8      	str	r0, [r7, #12]
 800e08c:	60b9      	str	r1, [r7, #8]
 800e08e:	607a      	str	r2, [r7, #4]
 800e090:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e092:	2300      	movs	r3, #0
 800e094:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	68ba      	ldr	r2, [r7, #8]
 800e09a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	68fa      	ldr	r2, [r7, #12]
 800e0a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e0a2:	68ba      	ldr	r2, [r7, #8]
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d812      	bhi.n	800e0d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0aa:	687a      	ldr	r2, [r7, #4]
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	1ad2      	subs	r2, r2, r3
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	699b      	ldr	r3, [r3, #24]
 800e0b4:	429a      	cmp	r2, r3
 800e0b6:	d302      	bcc.n	800e0be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e0b8:	2301      	movs	r3, #1
 800e0ba:	617b      	str	r3, [r7, #20]
 800e0bc:	e01b      	b.n	800e0f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e0be:	4b10      	ldr	r3, [pc, #64]	@ (800e100 <prvInsertTimerInActiveList+0x7c>)
 800e0c0:	681a      	ldr	r2, [r3, #0]
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	3304      	adds	r3, #4
 800e0c6:	4619      	mov	r1, r3
 800e0c8:	4610      	mov	r0, r2
 800e0ca:	f7fd f84e 	bl	800b16a <vListInsert>
 800e0ce:	e012      	b.n	800e0f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e0d0:	687a      	ldr	r2, [r7, #4]
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d206      	bcs.n	800e0e6 <prvInsertTimerInActiveList+0x62>
 800e0d8:	68ba      	ldr	r2, [r7, #8]
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	d302      	bcc.n	800e0e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e0e0:	2301      	movs	r3, #1
 800e0e2:	617b      	str	r3, [r7, #20]
 800e0e4:	e007      	b.n	800e0f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e0e6:	4b07      	ldr	r3, [pc, #28]	@ (800e104 <prvInsertTimerInActiveList+0x80>)
 800e0e8:	681a      	ldr	r2, [r3, #0]
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	3304      	adds	r3, #4
 800e0ee:	4619      	mov	r1, r3
 800e0f0:	4610      	mov	r0, r2
 800e0f2:	f7fd f83a 	bl	800b16a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e0f6:	697b      	ldr	r3, [r7, #20]
}
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	3718      	adds	r7, #24
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	bd80      	pop	{r7, pc}
 800e100:	2400123c 	.word	0x2400123c
 800e104:	24001238 	.word	0x24001238

0800e108 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b08e      	sub	sp, #56	@ 0x38
 800e10c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e10e:	e0ce      	b.n	800e2ae <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2b00      	cmp	r3, #0
 800e114:	da19      	bge.n	800e14a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e116:	1d3b      	adds	r3, r7, #4
 800e118:	3304      	adds	r3, #4
 800e11a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d10b      	bne.n	800e13a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e126:	f383 8811 	msr	BASEPRI, r3
 800e12a:	f3bf 8f6f 	isb	sy
 800e12e:	f3bf 8f4f 	dsb	sy
 800e132:	61fb      	str	r3, [r7, #28]
}
 800e134:	bf00      	nop
 800e136:	bf00      	nop
 800e138:	e7fd      	b.n	800e136 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e13a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e140:	6850      	ldr	r0, [r2, #4]
 800e142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e144:	6892      	ldr	r2, [r2, #8]
 800e146:	4611      	mov	r1, r2
 800e148:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	f2c0 80ae 	blt.w	800e2ae <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e158:	695b      	ldr	r3, [r3, #20]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d004      	beq.n	800e168 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e160:	3304      	adds	r3, #4
 800e162:	4618      	mov	r0, r3
 800e164:	f7fd f83a 	bl	800b1dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e168:	463b      	mov	r3, r7
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7ff ff6a 	bl	800e044 <prvSampleTimeNow>
 800e170:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2b09      	cmp	r3, #9
 800e176:	f200 8097 	bhi.w	800e2a8 <prvProcessReceivedCommands+0x1a0>
 800e17a:	a201      	add	r2, pc, #4	@ (adr r2, 800e180 <prvProcessReceivedCommands+0x78>)
 800e17c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e180:	0800e1a9 	.word	0x0800e1a9
 800e184:	0800e1a9 	.word	0x0800e1a9
 800e188:	0800e1a9 	.word	0x0800e1a9
 800e18c:	0800e21f 	.word	0x0800e21f
 800e190:	0800e233 	.word	0x0800e233
 800e194:	0800e27f 	.word	0x0800e27f
 800e198:	0800e1a9 	.word	0x0800e1a9
 800e19c:	0800e1a9 	.word	0x0800e1a9
 800e1a0:	0800e21f 	.word	0x0800e21f
 800e1a4:	0800e233 	.word	0x0800e233
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e1ae:	f043 0301 	orr.w	r3, r3, #1
 800e1b2:	b2da      	uxtb	r2, r3
 800e1b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e1ba:	68ba      	ldr	r2, [r7, #8]
 800e1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1be:	699b      	ldr	r3, [r3, #24]
 800e1c0:	18d1      	adds	r1, r2, r3
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e1c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1c8:	f7ff ff5c 	bl	800e084 <prvInsertTimerInActiveList>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d06c      	beq.n	800e2ac <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1d4:	6a1b      	ldr	r3, [r3, #32]
 800e1d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e1da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e1e0:	f003 0304 	and.w	r3, r3, #4
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d061      	beq.n	800e2ac <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e1e8:	68ba      	ldr	r2, [r7, #8]
 800e1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1ec:	699b      	ldr	r3, [r3, #24]
 800e1ee:	441a      	add	r2, r3
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	9300      	str	r3, [sp, #0]
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	2100      	movs	r1, #0
 800e1f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1fa:	f7ff fe01 	bl	800de00 <xTimerGenericCommand>
 800e1fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e200:	6a3b      	ldr	r3, [r7, #32]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d152      	bne.n	800e2ac <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800e206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e20a:	f383 8811 	msr	BASEPRI, r3
 800e20e:	f3bf 8f6f 	isb	sy
 800e212:	f3bf 8f4f 	dsb	sy
 800e216:	61bb      	str	r3, [r7, #24]
}
 800e218:	bf00      	nop
 800e21a:	bf00      	nop
 800e21c:	e7fd      	b.n	800e21a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e220:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e224:	f023 0301 	bic.w	r3, r3, #1
 800e228:	b2da      	uxtb	r2, r3
 800e22a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e22c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e230:	e03d      	b.n	800e2ae <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e234:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e238:	f043 0301 	orr.w	r3, r3, #1
 800e23c:	b2da      	uxtb	r2, r3
 800e23e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e240:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e244:	68ba      	ldr	r2, [r7, #8]
 800e246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e248:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e24c:	699b      	ldr	r3, [r3, #24]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d10b      	bne.n	800e26a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800e252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e256:	f383 8811 	msr	BASEPRI, r3
 800e25a:	f3bf 8f6f 	isb	sy
 800e25e:	f3bf 8f4f 	dsb	sy
 800e262:	617b      	str	r3, [r7, #20]
}
 800e264:	bf00      	nop
 800e266:	bf00      	nop
 800e268:	e7fd      	b.n	800e266 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e26c:	699a      	ldr	r2, [r3, #24]
 800e26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e270:	18d1      	adds	r1, r2, r3
 800e272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e276:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e278:	f7ff ff04 	bl	800e084 <prvInsertTimerInActiveList>
					break;
 800e27c:	e017      	b.n	800e2ae <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e280:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e284:	f003 0302 	and.w	r3, r3, #2
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d103      	bne.n	800e294 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800e28c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e28e:	f000 fbeb 	bl	800ea68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e292:	e00c      	b.n	800e2ae <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e296:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e29a:	f023 0301 	bic.w	r3, r3, #1
 800e29e:	b2da      	uxtb	r2, r3
 800e2a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e2a6:	e002      	b.n	800e2ae <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e2a8:	bf00      	nop
 800e2aa:	e000      	b.n	800e2ae <prvProcessReceivedCommands+0x1a6>
					break;
 800e2ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e2ae:	4b08      	ldr	r3, [pc, #32]	@ (800e2d0 <prvProcessReceivedCommands+0x1c8>)
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	1d39      	adds	r1, r7, #4
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	f7fd fad6 	bl	800b868 <xQueueReceive>
 800e2bc:	4603      	mov	r3, r0
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	f47f af26 	bne.w	800e110 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e2c4:	bf00      	nop
 800e2c6:	bf00      	nop
 800e2c8:	3730      	adds	r7, #48	@ 0x30
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}
 800e2ce:	bf00      	nop
 800e2d0:	24001240 	.word	0x24001240

0800e2d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b088      	sub	sp, #32
 800e2d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e2da:	e049      	b.n	800e370 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e2dc:	4b2e      	ldr	r3, [pc, #184]	@ (800e398 <prvSwitchTimerLists+0xc4>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	68db      	ldr	r3, [r3, #12]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2e6:	4b2c      	ldr	r3, [pc, #176]	@ (800e398 <prvSwitchTimerLists+0xc4>)
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	68db      	ldr	r3, [r3, #12]
 800e2ec:	68db      	ldr	r3, [r3, #12]
 800e2ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	3304      	adds	r3, #4
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f7fc ff71 	bl	800b1dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	6a1b      	ldr	r3, [r3, #32]
 800e2fe:	68f8      	ldr	r0, [r7, #12]
 800e300:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e308:	f003 0304 	and.w	r3, r3, #4
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d02f      	beq.n	800e370 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	699b      	ldr	r3, [r3, #24]
 800e314:	693a      	ldr	r2, [r7, #16]
 800e316:	4413      	add	r3, r2
 800e318:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e31a:	68ba      	ldr	r2, [r7, #8]
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	429a      	cmp	r2, r3
 800e320:	d90e      	bls.n	800e340 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	68ba      	ldr	r2, [r7, #8]
 800e326:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	68fa      	ldr	r2, [r7, #12]
 800e32c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e32e:	4b1a      	ldr	r3, [pc, #104]	@ (800e398 <prvSwitchTimerLists+0xc4>)
 800e330:	681a      	ldr	r2, [r3, #0]
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	3304      	adds	r3, #4
 800e336:	4619      	mov	r1, r3
 800e338:	4610      	mov	r0, r2
 800e33a:	f7fc ff16 	bl	800b16a <vListInsert>
 800e33e:	e017      	b.n	800e370 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e340:	2300      	movs	r3, #0
 800e342:	9300      	str	r3, [sp, #0]
 800e344:	2300      	movs	r3, #0
 800e346:	693a      	ldr	r2, [r7, #16]
 800e348:	2100      	movs	r1, #0
 800e34a:	68f8      	ldr	r0, [r7, #12]
 800e34c:	f7ff fd58 	bl	800de00 <xTimerGenericCommand>
 800e350:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d10b      	bne.n	800e370 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e35c:	f383 8811 	msr	BASEPRI, r3
 800e360:	f3bf 8f6f 	isb	sy
 800e364:	f3bf 8f4f 	dsb	sy
 800e368:	603b      	str	r3, [r7, #0]
}
 800e36a:	bf00      	nop
 800e36c:	bf00      	nop
 800e36e:	e7fd      	b.n	800e36c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e370:	4b09      	ldr	r3, [pc, #36]	@ (800e398 <prvSwitchTimerLists+0xc4>)
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d1b0      	bne.n	800e2dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e37a:	4b07      	ldr	r3, [pc, #28]	@ (800e398 <prvSwitchTimerLists+0xc4>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e380:	4b06      	ldr	r3, [pc, #24]	@ (800e39c <prvSwitchTimerLists+0xc8>)
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	4a04      	ldr	r2, [pc, #16]	@ (800e398 <prvSwitchTimerLists+0xc4>)
 800e386:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e388:	4a04      	ldr	r2, [pc, #16]	@ (800e39c <prvSwitchTimerLists+0xc8>)
 800e38a:	697b      	ldr	r3, [r7, #20]
 800e38c:	6013      	str	r3, [r2, #0]
}
 800e38e:	bf00      	nop
 800e390:	3718      	adds	r7, #24
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}
 800e396:	bf00      	nop
 800e398:	24001238 	.word	0x24001238
 800e39c:	2400123c 	.word	0x2400123c

0800e3a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b082      	sub	sp, #8
 800e3a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e3a6:	f000 f96f 	bl	800e688 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e3aa:	4b15      	ldr	r3, [pc, #84]	@ (800e400 <prvCheckForValidListAndQueue+0x60>)
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d120      	bne.n	800e3f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e3b2:	4814      	ldr	r0, [pc, #80]	@ (800e404 <prvCheckForValidListAndQueue+0x64>)
 800e3b4:	f7fc fe88 	bl	800b0c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e3b8:	4813      	ldr	r0, [pc, #76]	@ (800e408 <prvCheckForValidListAndQueue+0x68>)
 800e3ba:	f7fc fe85 	bl	800b0c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e3be:	4b13      	ldr	r3, [pc, #76]	@ (800e40c <prvCheckForValidListAndQueue+0x6c>)
 800e3c0:	4a10      	ldr	r2, [pc, #64]	@ (800e404 <prvCheckForValidListAndQueue+0x64>)
 800e3c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e3c4:	4b12      	ldr	r3, [pc, #72]	@ (800e410 <prvCheckForValidListAndQueue+0x70>)
 800e3c6:	4a10      	ldr	r2, [pc, #64]	@ (800e408 <prvCheckForValidListAndQueue+0x68>)
 800e3c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	9300      	str	r3, [sp, #0]
 800e3ce:	4b11      	ldr	r3, [pc, #68]	@ (800e414 <prvCheckForValidListAndQueue+0x74>)
 800e3d0:	4a11      	ldr	r2, [pc, #68]	@ (800e418 <prvCheckForValidListAndQueue+0x78>)
 800e3d2:	2110      	movs	r1, #16
 800e3d4:	200a      	movs	r0, #10
 800e3d6:	f7fc ff95 	bl	800b304 <xQueueGenericCreateStatic>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	4a08      	ldr	r2, [pc, #32]	@ (800e400 <prvCheckForValidListAndQueue+0x60>)
 800e3de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e3e0:	4b07      	ldr	r3, [pc, #28]	@ (800e400 <prvCheckForValidListAndQueue+0x60>)
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d005      	beq.n	800e3f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e3e8:	4b05      	ldr	r3, [pc, #20]	@ (800e400 <prvCheckForValidListAndQueue+0x60>)
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	490b      	ldr	r1, [pc, #44]	@ (800e41c <prvCheckForValidListAndQueue+0x7c>)
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	f7fd fde4 	bl	800bfbc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e3f4:	f000 f97a 	bl	800e6ec <vPortExitCritical>
}
 800e3f8:	bf00      	nop
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}
 800e3fe:	bf00      	nop
 800e400:	24001240 	.word	0x24001240
 800e404:	24001210 	.word	0x24001210
 800e408:	24001224 	.word	0x24001224
 800e40c:	24001238 	.word	0x24001238
 800e410:	2400123c 	.word	0x2400123c
 800e414:	240012ec 	.word	0x240012ec
 800e418:	2400124c 	.word	0x2400124c
 800e41c:	08013404 	.word	0x08013404

0800e420 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e420:	b480      	push	{r7}
 800e422:	b085      	sub	sp, #20
 800e424:	af00      	add	r7, sp, #0
 800e426:	60f8      	str	r0, [r7, #12]
 800e428:	60b9      	str	r1, [r7, #8]
 800e42a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	3b04      	subs	r3, #4
 800e430:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e438:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	3b04      	subs	r3, #4
 800e43e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e440:	68bb      	ldr	r3, [r7, #8]
 800e442:	f023 0201 	bic.w	r2, r3, #1
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	3b04      	subs	r3, #4
 800e44e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e450:	4a0c      	ldr	r2, [pc, #48]	@ (800e484 <pxPortInitialiseStack+0x64>)
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	3b14      	subs	r3, #20
 800e45a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e45c:	687a      	ldr	r2, [r7, #4]
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	3b04      	subs	r3, #4
 800e466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	f06f 0202 	mvn.w	r2, #2
 800e46e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	3b20      	subs	r3, #32
 800e474:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e476:	68fb      	ldr	r3, [r7, #12]
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3714      	adds	r7, #20
 800e47c:	46bd      	mov	sp, r7
 800e47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e482:	4770      	bx	lr
 800e484:	0800e489 	.word	0x0800e489

0800e488 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e488:	b480      	push	{r7}
 800e48a:	b085      	sub	sp, #20
 800e48c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e48e:	2300      	movs	r3, #0
 800e490:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e492:	4b13      	ldr	r3, [pc, #76]	@ (800e4e0 <prvTaskExitError+0x58>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e49a:	d00b      	beq.n	800e4b4 <prvTaskExitError+0x2c>
	__asm volatile
 800e49c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4a0:	f383 8811 	msr	BASEPRI, r3
 800e4a4:	f3bf 8f6f 	isb	sy
 800e4a8:	f3bf 8f4f 	dsb	sy
 800e4ac:	60fb      	str	r3, [r7, #12]
}
 800e4ae:	bf00      	nop
 800e4b0:	bf00      	nop
 800e4b2:	e7fd      	b.n	800e4b0 <prvTaskExitError+0x28>
	__asm volatile
 800e4b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4b8:	f383 8811 	msr	BASEPRI, r3
 800e4bc:	f3bf 8f6f 	isb	sy
 800e4c0:	f3bf 8f4f 	dsb	sy
 800e4c4:	60bb      	str	r3, [r7, #8]
}
 800e4c6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e4c8:	bf00      	nop
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d0fc      	beq.n	800e4ca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e4d0:	bf00      	nop
 800e4d2:	bf00      	nop
 800e4d4:	3714      	adds	r7, #20
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4dc:	4770      	bx	lr
 800e4de:	bf00      	nop
 800e4e0:	24000010 	.word	0x24000010
	...

0800e4f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e4f0:	4b07      	ldr	r3, [pc, #28]	@ (800e510 <pxCurrentTCBConst2>)
 800e4f2:	6819      	ldr	r1, [r3, #0]
 800e4f4:	6808      	ldr	r0, [r1, #0]
 800e4f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4fa:	f380 8809 	msr	PSP, r0
 800e4fe:	f3bf 8f6f 	isb	sy
 800e502:	f04f 0000 	mov.w	r0, #0
 800e506:	f380 8811 	msr	BASEPRI, r0
 800e50a:	4770      	bx	lr
 800e50c:	f3af 8000 	nop.w

0800e510 <pxCurrentTCBConst2>:
 800e510:	24000d10 	.word	0x24000d10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e514:	bf00      	nop
 800e516:	bf00      	nop

0800e518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e518:	4808      	ldr	r0, [pc, #32]	@ (800e53c <prvPortStartFirstTask+0x24>)
 800e51a:	6800      	ldr	r0, [r0, #0]
 800e51c:	6800      	ldr	r0, [r0, #0]
 800e51e:	f380 8808 	msr	MSP, r0
 800e522:	f04f 0000 	mov.w	r0, #0
 800e526:	f380 8814 	msr	CONTROL, r0
 800e52a:	b662      	cpsie	i
 800e52c:	b661      	cpsie	f
 800e52e:	f3bf 8f4f 	dsb	sy
 800e532:	f3bf 8f6f 	isb	sy
 800e536:	df00      	svc	0
 800e538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e53a:	bf00      	nop
 800e53c:	e000ed08 	.word	0xe000ed08

0800e540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b086      	sub	sp, #24
 800e544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e546:	4b47      	ldr	r3, [pc, #284]	@ (800e664 <xPortStartScheduler+0x124>)
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	4a47      	ldr	r2, [pc, #284]	@ (800e668 <xPortStartScheduler+0x128>)
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d10b      	bne.n	800e568 <xPortStartScheduler+0x28>
	__asm volatile
 800e550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e554:	f383 8811 	msr	BASEPRI, r3
 800e558:	f3bf 8f6f 	isb	sy
 800e55c:	f3bf 8f4f 	dsb	sy
 800e560:	60fb      	str	r3, [r7, #12]
}
 800e562:	bf00      	nop
 800e564:	bf00      	nop
 800e566:	e7fd      	b.n	800e564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e568:	4b3e      	ldr	r3, [pc, #248]	@ (800e664 <xPortStartScheduler+0x124>)
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	4a3f      	ldr	r2, [pc, #252]	@ (800e66c <xPortStartScheduler+0x12c>)
 800e56e:	4293      	cmp	r3, r2
 800e570:	d10b      	bne.n	800e58a <xPortStartScheduler+0x4a>
	__asm volatile
 800e572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e576:	f383 8811 	msr	BASEPRI, r3
 800e57a:	f3bf 8f6f 	isb	sy
 800e57e:	f3bf 8f4f 	dsb	sy
 800e582:	613b      	str	r3, [r7, #16]
}
 800e584:	bf00      	nop
 800e586:	bf00      	nop
 800e588:	e7fd      	b.n	800e586 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e58a:	4b39      	ldr	r3, [pc, #228]	@ (800e670 <xPortStartScheduler+0x130>)
 800e58c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e58e:	697b      	ldr	r3, [r7, #20]
 800e590:	781b      	ldrb	r3, [r3, #0]
 800e592:	b2db      	uxtb	r3, r3
 800e594:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	22ff      	movs	r2, #255	@ 0xff
 800e59a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e59c:	697b      	ldr	r3, [r7, #20]
 800e59e:	781b      	ldrb	r3, [r3, #0]
 800e5a0:	b2db      	uxtb	r3, r3
 800e5a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e5a4:	78fb      	ldrb	r3, [r7, #3]
 800e5a6:	b2db      	uxtb	r3, r3
 800e5a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e5ac:	b2da      	uxtb	r2, r3
 800e5ae:	4b31      	ldr	r3, [pc, #196]	@ (800e674 <xPortStartScheduler+0x134>)
 800e5b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e5b2:	4b31      	ldr	r3, [pc, #196]	@ (800e678 <xPortStartScheduler+0x138>)
 800e5b4:	2207      	movs	r2, #7
 800e5b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e5b8:	e009      	b.n	800e5ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e5ba:	4b2f      	ldr	r3, [pc, #188]	@ (800e678 <xPortStartScheduler+0x138>)
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	3b01      	subs	r3, #1
 800e5c0:	4a2d      	ldr	r2, [pc, #180]	@ (800e678 <xPortStartScheduler+0x138>)
 800e5c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e5c4:	78fb      	ldrb	r3, [r7, #3]
 800e5c6:	b2db      	uxtb	r3, r3
 800e5c8:	005b      	lsls	r3, r3, #1
 800e5ca:	b2db      	uxtb	r3, r3
 800e5cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e5ce:	78fb      	ldrb	r3, [r7, #3]
 800e5d0:	b2db      	uxtb	r3, r3
 800e5d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5d6:	2b80      	cmp	r3, #128	@ 0x80
 800e5d8:	d0ef      	beq.n	800e5ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e5da:	4b27      	ldr	r3, [pc, #156]	@ (800e678 <xPortStartScheduler+0x138>)
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	f1c3 0307 	rsb	r3, r3, #7
 800e5e2:	2b04      	cmp	r3, #4
 800e5e4:	d00b      	beq.n	800e5fe <xPortStartScheduler+0xbe>
	__asm volatile
 800e5e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5ea:	f383 8811 	msr	BASEPRI, r3
 800e5ee:	f3bf 8f6f 	isb	sy
 800e5f2:	f3bf 8f4f 	dsb	sy
 800e5f6:	60bb      	str	r3, [r7, #8]
}
 800e5f8:	bf00      	nop
 800e5fa:	bf00      	nop
 800e5fc:	e7fd      	b.n	800e5fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e5fe:	4b1e      	ldr	r3, [pc, #120]	@ (800e678 <xPortStartScheduler+0x138>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	021b      	lsls	r3, r3, #8
 800e604:	4a1c      	ldr	r2, [pc, #112]	@ (800e678 <xPortStartScheduler+0x138>)
 800e606:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e608:	4b1b      	ldr	r3, [pc, #108]	@ (800e678 <xPortStartScheduler+0x138>)
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e610:	4a19      	ldr	r2, [pc, #100]	@ (800e678 <xPortStartScheduler+0x138>)
 800e612:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	b2da      	uxtb	r2, r3
 800e618:	697b      	ldr	r3, [r7, #20]
 800e61a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e61c:	4b17      	ldr	r3, [pc, #92]	@ (800e67c <xPortStartScheduler+0x13c>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4a16      	ldr	r2, [pc, #88]	@ (800e67c <xPortStartScheduler+0x13c>)
 800e622:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e626:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e628:	4b14      	ldr	r3, [pc, #80]	@ (800e67c <xPortStartScheduler+0x13c>)
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a13      	ldr	r2, [pc, #76]	@ (800e67c <xPortStartScheduler+0x13c>)
 800e62e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e632:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e634:	f000 f8da 	bl	800e7ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e638:	4b11      	ldr	r3, [pc, #68]	@ (800e680 <xPortStartScheduler+0x140>)
 800e63a:	2200      	movs	r2, #0
 800e63c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e63e:	f000 f8f9 	bl	800e834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e642:	4b10      	ldr	r3, [pc, #64]	@ (800e684 <xPortStartScheduler+0x144>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	4a0f      	ldr	r2, [pc, #60]	@ (800e684 <xPortStartScheduler+0x144>)
 800e648:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e64c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e64e:	f7ff ff63 	bl	800e518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e652:	f7fe fd95 	bl	800d180 <vTaskSwitchContext>
	prvTaskExitError();
 800e656:	f7ff ff17 	bl	800e488 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e65a:	2300      	movs	r3, #0
}
 800e65c:	4618      	mov	r0, r3
 800e65e:	3718      	adds	r7, #24
 800e660:	46bd      	mov	sp, r7
 800e662:	bd80      	pop	{r7, pc}
 800e664:	e000ed00 	.word	0xe000ed00
 800e668:	410fc271 	.word	0x410fc271
 800e66c:	410fc270 	.word	0x410fc270
 800e670:	e000e400 	.word	0xe000e400
 800e674:	24001340 	.word	0x24001340
 800e678:	24001344 	.word	0x24001344
 800e67c:	e000ed20 	.word	0xe000ed20
 800e680:	24000010 	.word	0x24000010
 800e684:	e000ef34 	.word	0xe000ef34

0800e688 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e688:	b480      	push	{r7}
 800e68a:	b083      	sub	sp, #12
 800e68c:	af00      	add	r7, sp, #0
	__asm volatile
 800e68e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e692:	f383 8811 	msr	BASEPRI, r3
 800e696:	f3bf 8f6f 	isb	sy
 800e69a:	f3bf 8f4f 	dsb	sy
 800e69e:	607b      	str	r3, [r7, #4]
}
 800e6a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e6a2:	4b10      	ldr	r3, [pc, #64]	@ (800e6e4 <vPortEnterCritical+0x5c>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	3301      	adds	r3, #1
 800e6a8:	4a0e      	ldr	r2, [pc, #56]	@ (800e6e4 <vPortEnterCritical+0x5c>)
 800e6aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e6ac:	4b0d      	ldr	r3, [pc, #52]	@ (800e6e4 <vPortEnterCritical+0x5c>)
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d110      	bne.n	800e6d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800e6e8 <vPortEnterCritical+0x60>)
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	b2db      	uxtb	r3, r3
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d00b      	beq.n	800e6d6 <vPortEnterCritical+0x4e>
	__asm volatile
 800e6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6c2:	f383 8811 	msr	BASEPRI, r3
 800e6c6:	f3bf 8f6f 	isb	sy
 800e6ca:	f3bf 8f4f 	dsb	sy
 800e6ce:	603b      	str	r3, [r7, #0]
}
 800e6d0:	bf00      	nop
 800e6d2:	bf00      	nop
 800e6d4:	e7fd      	b.n	800e6d2 <vPortEnterCritical+0x4a>
	}
}
 800e6d6:	bf00      	nop
 800e6d8:	370c      	adds	r7, #12
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e0:	4770      	bx	lr
 800e6e2:	bf00      	nop
 800e6e4:	24000010 	.word	0x24000010
 800e6e8:	e000ed04 	.word	0xe000ed04

0800e6ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e6ec:	b480      	push	{r7}
 800e6ee:	b083      	sub	sp, #12
 800e6f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e6f2:	4b12      	ldr	r3, [pc, #72]	@ (800e73c <vPortExitCritical+0x50>)
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d10b      	bne.n	800e712 <vPortExitCritical+0x26>
	__asm volatile
 800e6fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6fe:	f383 8811 	msr	BASEPRI, r3
 800e702:	f3bf 8f6f 	isb	sy
 800e706:	f3bf 8f4f 	dsb	sy
 800e70a:	607b      	str	r3, [r7, #4]
}
 800e70c:	bf00      	nop
 800e70e:	bf00      	nop
 800e710:	e7fd      	b.n	800e70e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e712:	4b0a      	ldr	r3, [pc, #40]	@ (800e73c <vPortExitCritical+0x50>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	3b01      	subs	r3, #1
 800e718:	4a08      	ldr	r2, [pc, #32]	@ (800e73c <vPortExitCritical+0x50>)
 800e71a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e71c:	4b07      	ldr	r3, [pc, #28]	@ (800e73c <vPortExitCritical+0x50>)
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d105      	bne.n	800e730 <vPortExitCritical+0x44>
 800e724:	2300      	movs	r3, #0
 800e726:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e728:	683b      	ldr	r3, [r7, #0]
 800e72a:	f383 8811 	msr	BASEPRI, r3
}
 800e72e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e730:	bf00      	nop
 800e732:	370c      	adds	r7, #12
 800e734:	46bd      	mov	sp, r7
 800e736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73a:	4770      	bx	lr
 800e73c:	24000010 	.word	0x24000010

0800e740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e740:	f3ef 8009 	mrs	r0, PSP
 800e744:	f3bf 8f6f 	isb	sy
 800e748:	4b15      	ldr	r3, [pc, #84]	@ (800e7a0 <pxCurrentTCBConst>)
 800e74a:	681a      	ldr	r2, [r3, #0]
 800e74c:	f01e 0f10 	tst.w	lr, #16
 800e750:	bf08      	it	eq
 800e752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e75a:	6010      	str	r0, [r2, #0]
 800e75c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e760:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e764:	f380 8811 	msr	BASEPRI, r0
 800e768:	f3bf 8f4f 	dsb	sy
 800e76c:	f3bf 8f6f 	isb	sy
 800e770:	f7fe fd06 	bl	800d180 <vTaskSwitchContext>
 800e774:	f04f 0000 	mov.w	r0, #0
 800e778:	f380 8811 	msr	BASEPRI, r0
 800e77c:	bc09      	pop	{r0, r3}
 800e77e:	6819      	ldr	r1, [r3, #0]
 800e780:	6808      	ldr	r0, [r1, #0]
 800e782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e786:	f01e 0f10 	tst.w	lr, #16
 800e78a:	bf08      	it	eq
 800e78c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e790:	f380 8809 	msr	PSP, r0
 800e794:	f3bf 8f6f 	isb	sy
 800e798:	4770      	bx	lr
 800e79a:	bf00      	nop
 800e79c:	f3af 8000 	nop.w

0800e7a0 <pxCurrentTCBConst>:
 800e7a0:	24000d10 	.word	0x24000d10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e7a4:	bf00      	nop
 800e7a6:	bf00      	nop

0800e7a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
	__asm volatile
 800e7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7b2:	f383 8811 	msr	BASEPRI, r3
 800e7b6:	f3bf 8f6f 	isb	sy
 800e7ba:	f3bf 8f4f 	dsb	sy
 800e7be:	607b      	str	r3, [r7, #4]
}
 800e7c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e7c2:	f7fe fc23 	bl	800d00c <xTaskIncrementTick>
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d003      	beq.n	800e7d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e7cc:	4b06      	ldr	r3, [pc, #24]	@ (800e7e8 <xPortSysTickHandler+0x40>)
 800e7ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e7d2:	601a      	str	r2, [r3, #0]
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	f383 8811 	msr	BASEPRI, r3
}
 800e7de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e7e0:	bf00      	nop
 800e7e2:	3708      	adds	r7, #8
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	bd80      	pop	{r7, pc}
 800e7e8:	e000ed04 	.word	0xe000ed04

0800e7ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e7ec:	b480      	push	{r7}
 800e7ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e7f0:	4b0b      	ldr	r3, [pc, #44]	@ (800e820 <vPortSetupTimerInterrupt+0x34>)
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e7f6:	4b0b      	ldr	r3, [pc, #44]	@ (800e824 <vPortSetupTimerInterrupt+0x38>)
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e7fc:	4b0a      	ldr	r3, [pc, #40]	@ (800e828 <vPortSetupTimerInterrupt+0x3c>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	4a0a      	ldr	r2, [pc, #40]	@ (800e82c <vPortSetupTimerInterrupt+0x40>)
 800e802:	fba2 2303 	umull	r2, r3, r2, r3
 800e806:	099b      	lsrs	r3, r3, #6
 800e808:	4a09      	ldr	r2, [pc, #36]	@ (800e830 <vPortSetupTimerInterrupt+0x44>)
 800e80a:	3b01      	subs	r3, #1
 800e80c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e80e:	4b04      	ldr	r3, [pc, #16]	@ (800e820 <vPortSetupTimerInterrupt+0x34>)
 800e810:	2207      	movs	r2, #7
 800e812:	601a      	str	r2, [r3, #0]
}
 800e814:	bf00      	nop
 800e816:	46bd      	mov	sp, r7
 800e818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81c:	4770      	bx	lr
 800e81e:	bf00      	nop
 800e820:	e000e010 	.word	0xe000e010
 800e824:	e000e018 	.word	0xe000e018
 800e828:	24000000 	.word	0x24000000
 800e82c:	10624dd3 	.word	0x10624dd3
 800e830:	e000e014 	.word	0xe000e014

0800e834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e834:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e844 <vPortEnableVFP+0x10>
 800e838:	6801      	ldr	r1, [r0, #0]
 800e83a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e83e:	6001      	str	r1, [r0, #0]
 800e840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e842:	bf00      	nop
 800e844:	e000ed88 	.word	0xe000ed88

0800e848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e848:	b480      	push	{r7}
 800e84a:	b085      	sub	sp, #20
 800e84c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e84e:	f3ef 8305 	mrs	r3, IPSR
 800e852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	2b0f      	cmp	r3, #15
 800e858:	d915      	bls.n	800e886 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e85a:	4a18      	ldr	r2, [pc, #96]	@ (800e8bc <vPortValidateInterruptPriority+0x74>)
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	4413      	add	r3, r2
 800e860:	781b      	ldrb	r3, [r3, #0]
 800e862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e864:	4b16      	ldr	r3, [pc, #88]	@ (800e8c0 <vPortValidateInterruptPriority+0x78>)
 800e866:	781b      	ldrb	r3, [r3, #0]
 800e868:	7afa      	ldrb	r2, [r7, #11]
 800e86a:	429a      	cmp	r2, r3
 800e86c:	d20b      	bcs.n	800e886 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e872:	f383 8811 	msr	BASEPRI, r3
 800e876:	f3bf 8f6f 	isb	sy
 800e87a:	f3bf 8f4f 	dsb	sy
 800e87e:	607b      	str	r3, [r7, #4]
}
 800e880:	bf00      	nop
 800e882:	bf00      	nop
 800e884:	e7fd      	b.n	800e882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e886:	4b0f      	ldr	r3, [pc, #60]	@ (800e8c4 <vPortValidateInterruptPriority+0x7c>)
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e88e:	4b0e      	ldr	r3, [pc, #56]	@ (800e8c8 <vPortValidateInterruptPriority+0x80>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	429a      	cmp	r2, r3
 800e894:	d90b      	bls.n	800e8ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e89a:	f383 8811 	msr	BASEPRI, r3
 800e89e:	f3bf 8f6f 	isb	sy
 800e8a2:	f3bf 8f4f 	dsb	sy
 800e8a6:	603b      	str	r3, [r7, #0]
}
 800e8a8:	bf00      	nop
 800e8aa:	bf00      	nop
 800e8ac:	e7fd      	b.n	800e8aa <vPortValidateInterruptPriority+0x62>
	}
 800e8ae:	bf00      	nop
 800e8b0:	3714      	adds	r7, #20
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b8:	4770      	bx	lr
 800e8ba:	bf00      	nop
 800e8bc:	e000e3f0 	.word	0xe000e3f0
 800e8c0:	24001340 	.word	0x24001340
 800e8c4:	e000ed0c 	.word	0xe000ed0c
 800e8c8:	24001344 	.word	0x24001344

0800e8cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b08a      	sub	sp, #40	@ 0x28
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e8d8:	f7fe fadc 	bl	800ce94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e8dc:	4b5c      	ldr	r3, [pc, #368]	@ (800ea50 <pvPortMalloc+0x184>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d101      	bne.n	800e8e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e8e4:	f000 f924 	bl	800eb30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e8e8:	4b5a      	ldr	r3, [pc, #360]	@ (800ea54 <pvPortMalloc+0x188>)
 800e8ea:	681a      	ldr	r2, [r3, #0]
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	4013      	ands	r3, r2
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	f040 8095 	bne.w	800ea20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d01e      	beq.n	800e93a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e8fc:	2208      	movs	r2, #8
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	4413      	add	r3, r2
 800e902:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	f003 0307 	and.w	r3, r3, #7
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d015      	beq.n	800e93a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	f023 0307 	bic.w	r3, r3, #7
 800e914:	3308      	adds	r3, #8
 800e916:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	f003 0307 	and.w	r3, r3, #7
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d00b      	beq.n	800e93a <pvPortMalloc+0x6e>
	__asm volatile
 800e922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e926:	f383 8811 	msr	BASEPRI, r3
 800e92a:	f3bf 8f6f 	isb	sy
 800e92e:	f3bf 8f4f 	dsb	sy
 800e932:	617b      	str	r3, [r7, #20]
}
 800e934:	bf00      	nop
 800e936:	bf00      	nop
 800e938:	e7fd      	b.n	800e936 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d06f      	beq.n	800ea20 <pvPortMalloc+0x154>
 800e940:	4b45      	ldr	r3, [pc, #276]	@ (800ea58 <pvPortMalloc+0x18c>)
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	687a      	ldr	r2, [r7, #4]
 800e946:	429a      	cmp	r2, r3
 800e948:	d86a      	bhi.n	800ea20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e94a:	4b44      	ldr	r3, [pc, #272]	@ (800ea5c <pvPortMalloc+0x190>)
 800e94c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e94e:	4b43      	ldr	r3, [pc, #268]	@ (800ea5c <pvPortMalloc+0x190>)
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e954:	e004      	b.n	800e960 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e958:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e962:	685b      	ldr	r3, [r3, #4]
 800e964:	687a      	ldr	r2, [r7, #4]
 800e966:	429a      	cmp	r2, r3
 800e968:	d903      	bls.n	800e972 <pvPortMalloc+0xa6>
 800e96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d1f1      	bne.n	800e956 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e972:	4b37      	ldr	r3, [pc, #220]	@ (800ea50 <pvPortMalloc+0x184>)
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e978:	429a      	cmp	r2, r3
 800e97a:	d051      	beq.n	800ea20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e97c:	6a3b      	ldr	r3, [r7, #32]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	2208      	movs	r2, #8
 800e982:	4413      	add	r3, r2
 800e984:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e988:	681a      	ldr	r2, [r3, #0]
 800e98a:	6a3b      	ldr	r3, [r7, #32]
 800e98c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e990:	685a      	ldr	r2, [r3, #4]
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	1ad2      	subs	r2, r2, r3
 800e996:	2308      	movs	r3, #8
 800e998:	005b      	lsls	r3, r3, #1
 800e99a:	429a      	cmp	r2, r3
 800e99c:	d920      	bls.n	800e9e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e99e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	4413      	add	r3, r2
 800e9a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e9a6:	69bb      	ldr	r3, [r7, #24]
 800e9a8:	f003 0307 	and.w	r3, r3, #7
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d00b      	beq.n	800e9c8 <pvPortMalloc+0xfc>
	__asm volatile
 800e9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9b4:	f383 8811 	msr	BASEPRI, r3
 800e9b8:	f3bf 8f6f 	isb	sy
 800e9bc:	f3bf 8f4f 	dsb	sy
 800e9c0:	613b      	str	r3, [r7, #16]
}
 800e9c2:	bf00      	nop
 800e9c4:	bf00      	nop
 800e9c6:	e7fd      	b.n	800e9c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ca:	685a      	ldr	r2, [r3, #4]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	1ad2      	subs	r2, r2, r3
 800e9d0:	69bb      	ldr	r3, [r7, #24]
 800e9d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9d6:	687a      	ldr	r2, [r7, #4]
 800e9d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e9da:	69b8      	ldr	r0, [r7, #24]
 800e9dc:	f000 f90a 	bl	800ebf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e9e0:	4b1d      	ldr	r3, [pc, #116]	@ (800ea58 <pvPortMalloc+0x18c>)
 800e9e2:	681a      	ldr	r2, [r3, #0]
 800e9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e6:	685b      	ldr	r3, [r3, #4]
 800e9e8:	1ad3      	subs	r3, r2, r3
 800e9ea:	4a1b      	ldr	r2, [pc, #108]	@ (800ea58 <pvPortMalloc+0x18c>)
 800e9ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e9ee:	4b1a      	ldr	r3, [pc, #104]	@ (800ea58 <pvPortMalloc+0x18c>)
 800e9f0:	681a      	ldr	r2, [r3, #0]
 800e9f2:	4b1b      	ldr	r3, [pc, #108]	@ (800ea60 <pvPortMalloc+0x194>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d203      	bcs.n	800ea02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e9fa:	4b17      	ldr	r3, [pc, #92]	@ (800ea58 <pvPortMalloc+0x18c>)
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	4a18      	ldr	r2, [pc, #96]	@ (800ea60 <pvPortMalloc+0x194>)
 800ea00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ea02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea04:	685a      	ldr	r2, [r3, #4]
 800ea06:	4b13      	ldr	r3, [pc, #76]	@ (800ea54 <pvPortMalloc+0x188>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	431a      	orrs	r2, r3
 800ea0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ea10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea12:	2200      	movs	r2, #0
 800ea14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ea16:	4b13      	ldr	r3, [pc, #76]	@ (800ea64 <pvPortMalloc+0x198>)
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	4a11      	ldr	r2, [pc, #68]	@ (800ea64 <pvPortMalloc+0x198>)
 800ea1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ea20:	f7fe fa46 	bl	800ceb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea24:	69fb      	ldr	r3, [r7, #28]
 800ea26:	f003 0307 	and.w	r3, r3, #7
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d00b      	beq.n	800ea46 <pvPortMalloc+0x17a>
	__asm volatile
 800ea2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea32:	f383 8811 	msr	BASEPRI, r3
 800ea36:	f3bf 8f6f 	isb	sy
 800ea3a:	f3bf 8f4f 	dsb	sy
 800ea3e:	60fb      	str	r3, [r7, #12]
}
 800ea40:	bf00      	nop
 800ea42:	bf00      	nop
 800ea44:	e7fd      	b.n	800ea42 <pvPortMalloc+0x176>
	return pvReturn;
 800ea46:	69fb      	ldr	r3, [r7, #28]
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3728      	adds	r7, #40	@ 0x28
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	bd80      	pop	{r7, pc}
 800ea50:	24004f50 	.word	0x24004f50
 800ea54:	24004f64 	.word	0x24004f64
 800ea58:	24004f54 	.word	0x24004f54
 800ea5c:	24004f48 	.word	0x24004f48
 800ea60:	24004f58 	.word	0x24004f58
 800ea64:	24004f5c 	.word	0x24004f5c

0800ea68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b086      	sub	sp, #24
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d04f      	beq.n	800eb1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ea7a:	2308      	movs	r3, #8
 800ea7c:	425b      	negs	r3, r3
 800ea7e:	697a      	ldr	r2, [r7, #20]
 800ea80:	4413      	add	r3, r2
 800ea82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ea84:	697b      	ldr	r3, [r7, #20]
 800ea86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ea88:	693b      	ldr	r3, [r7, #16]
 800ea8a:	685a      	ldr	r2, [r3, #4]
 800ea8c:	4b25      	ldr	r3, [pc, #148]	@ (800eb24 <vPortFree+0xbc>)
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	4013      	ands	r3, r2
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d10b      	bne.n	800eaae <vPortFree+0x46>
	__asm volatile
 800ea96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea9a:	f383 8811 	msr	BASEPRI, r3
 800ea9e:	f3bf 8f6f 	isb	sy
 800eaa2:	f3bf 8f4f 	dsb	sy
 800eaa6:	60fb      	str	r3, [r7, #12]
}
 800eaa8:	bf00      	nop
 800eaaa:	bf00      	nop
 800eaac:	e7fd      	b.n	800eaaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800eaae:	693b      	ldr	r3, [r7, #16]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d00b      	beq.n	800eace <vPortFree+0x66>
	__asm volatile
 800eab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaba:	f383 8811 	msr	BASEPRI, r3
 800eabe:	f3bf 8f6f 	isb	sy
 800eac2:	f3bf 8f4f 	dsb	sy
 800eac6:	60bb      	str	r3, [r7, #8]
}
 800eac8:	bf00      	nop
 800eaca:	bf00      	nop
 800eacc:	e7fd      	b.n	800eaca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800eace:	693b      	ldr	r3, [r7, #16]
 800ead0:	685a      	ldr	r2, [r3, #4]
 800ead2:	4b14      	ldr	r3, [pc, #80]	@ (800eb24 <vPortFree+0xbc>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	4013      	ands	r3, r2
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d01e      	beq.n	800eb1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eadc:	693b      	ldr	r3, [r7, #16]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d11a      	bne.n	800eb1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eae4:	693b      	ldr	r3, [r7, #16]
 800eae6:	685a      	ldr	r2, [r3, #4]
 800eae8:	4b0e      	ldr	r3, [pc, #56]	@ (800eb24 <vPortFree+0xbc>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	43db      	mvns	r3, r3
 800eaee:	401a      	ands	r2, r3
 800eaf0:	693b      	ldr	r3, [r7, #16]
 800eaf2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800eaf4:	f7fe f9ce 	bl	800ce94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800eaf8:	693b      	ldr	r3, [r7, #16]
 800eafa:	685a      	ldr	r2, [r3, #4]
 800eafc:	4b0a      	ldr	r3, [pc, #40]	@ (800eb28 <vPortFree+0xc0>)
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4413      	add	r3, r2
 800eb02:	4a09      	ldr	r2, [pc, #36]	@ (800eb28 <vPortFree+0xc0>)
 800eb04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800eb06:	6938      	ldr	r0, [r7, #16]
 800eb08:	f000 f874 	bl	800ebf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800eb0c:	4b07      	ldr	r3, [pc, #28]	@ (800eb2c <vPortFree+0xc4>)
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	3301      	adds	r3, #1
 800eb12:	4a06      	ldr	r2, [pc, #24]	@ (800eb2c <vPortFree+0xc4>)
 800eb14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800eb16:	f7fe f9cb 	bl	800ceb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800eb1a:	bf00      	nop
 800eb1c:	3718      	adds	r7, #24
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}
 800eb22:	bf00      	nop
 800eb24:	24004f64 	.word	0x24004f64
 800eb28:	24004f54 	.word	0x24004f54
 800eb2c:	24004f60 	.word	0x24004f60

0800eb30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800eb30:	b480      	push	{r7}
 800eb32:	b085      	sub	sp, #20
 800eb34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800eb36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800eb3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800eb3c:	4b27      	ldr	r3, [pc, #156]	@ (800ebdc <prvHeapInit+0xac>)
 800eb3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	f003 0307 	and.w	r3, r3, #7
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d00c      	beq.n	800eb64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	3307      	adds	r3, #7
 800eb4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	f023 0307 	bic.w	r3, r3, #7
 800eb56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800eb58:	68ba      	ldr	r2, [r7, #8]
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	1ad3      	subs	r3, r2, r3
 800eb5e:	4a1f      	ldr	r2, [pc, #124]	@ (800ebdc <prvHeapInit+0xac>)
 800eb60:	4413      	add	r3, r2
 800eb62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800eb68:	4a1d      	ldr	r2, [pc, #116]	@ (800ebe0 <prvHeapInit+0xb0>)
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800eb6e:	4b1c      	ldr	r3, [pc, #112]	@ (800ebe0 <prvHeapInit+0xb0>)
 800eb70:	2200      	movs	r2, #0
 800eb72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	68ba      	ldr	r2, [r7, #8]
 800eb78:	4413      	add	r3, r2
 800eb7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800eb7c:	2208      	movs	r2, #8
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	1a9b      	subs	r3, r3, r2
 800eb82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f023 0307 	bic.w	r3, r3, #7
 800eb8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	4a15      	ldr	r2, [pc, #84]	@ (800ebe4 <prvHeapInit+0xb4>)
 800eb90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800eb92:	4b14      	ldr	r3, [pc, #80]	@ (800ebe4 <prvHeapInit+0xb4>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	2200      	movs	r2, #0
 800eb98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800eb9a:	4b12      	ldr	r3, [pc, #72]	@ (800ebe4 <prvHeapInit+0xb4>)
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	68fa      	ldr	r2, [r7, #12]
 800ebaa:	1ad2      	subs	r2, r2, r3
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ebb0:	4b0c      	ldr	r3, [pc, #48]	@ (800ebe4 <prvHeapInit+0xb4>)
 800ebb2:	681a      	ldr	r2, [r3, #0]
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ebb8:	683b      	ldr	r3, [r7, #0]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	4a0a      	ldr	r2, [pc, #40]	@ (800ebe8 <prvHeapInit+0xb8>)
 800ebbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	685b      	ldr	r3, [r3, #4]
 800ebc4:	4a09      	ldr	r2, [pc, #36]	@ (800ebec <prvHeapInit+0xbc>)
 800ebc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ebc8:	4b09      	ldr	r3, [pc, #36]	@ (800ebf0 <prvHeapInit+0xc0>)
 800ebca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ebce:	601a      	str	r2, [r3, #0]
}
 800ebd0:	bf00      	nop
 800ebd2:	3714      	adds	r7, #20
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr
 800ebdc:	24001348 	.word	0x24001348
 800ebe0:	24004f48 	.word	0x24004f48
 800ebe4:	24004f50 	.word	0x24004f50
 800ebe8:	24004f58 	.word	0x24004f58
 800ebec:	24004f54 	.word	0x24004f54
 800ebf0:	24004f64 	.word	0x24004f64

0800ebf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ebf4:	b480      	push	{r7}
 800ebf6:	b085      	sub	sp, #20
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ebfc:	4b28      	ldr	r3, [pc, #160]	@ (800eca0 <prvInsertBlockIntoFreeList+0xac>)
 800ebfe:	60fb      	str	r3, [r7, #12]
 800ec00:	e002      	b.n	800ec08 <prvInsertBlockIntoFreeList+0x14>
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	60fb      	str	r3, [r7, #12]
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	687a      	ldr	r2, [r7, #4]
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	d8f7      	bhi.n	800ec02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	685b      	ldr	r3, [r3, #4]
 800ec1a:	68ba      	ldr	r2, [r7, #8]
 800ec1c:	4413      	add	r3, r2
 800ec1e:	687a      	ldr	r2, [r7, #4]
 800ec20:	429a      	cmp	r2, r3
 800ec22:	d108      	bne.n	800ec36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	685a      	ldr	r2, [r3, #4]
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	685b      	ldr	r3, [r3, #4]
 800ec2c:	441a      	add	r2, r3
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	685b      	ldr	r3, [r3, #4]
 800ec3e:	68ba      	ldr	r2, [r7, #8]
 800ec40:	441a      	add	r2, r3
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	429a      	cmp	r2, r3
 800ec48:	d118      	bne.n	800ec7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	681a      	ldr	r2, [r3, #0]
 800ec4e:	4b15      	ldr	r3, [pc, #84]	@ (800eca4 <prvInsertBlockIntoFreeList+0xb0>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	429a      	cmp	r2, r3
 800ec54:	d00d      	beq.n	800ec72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	685a      	ldr	r2, [r3, #4]
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	685b      	ldr	r3, [r3, #4]
 800ec60:	441a      	add	r2, r3
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	681a      	ldr	r2, [r3, #0]
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	601a      	str	r2, [r3, #0]
 800ec70:	e008      	b.n	800ec84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ec72:	4b0c      	ldr	r3, [pc, #48]	@ (800eca4 <prvInsertBlockIntoFreeList+0xb0>)
 800ec74:	681a      	ldr	r2, [r3, #0]
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	601a      	str	r2, [r3, #0]
 800ec7a:	e003      	b.n	800ec84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	681a      	ldr	r2, [r3, #0]
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ec84:	68fa      	ldr	r2, [r7, #12]
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	429a      	cmp	r2, r3
 800ec8a:	d002      	beq.n	800ec92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	687a      	ldr	r2, [r7, #4]
 800ec90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec92:	bf00      	nop
 800ec94:	3714      	adds	r7, #20
 800ec96:	46bd      	mov	sp, r7
 800ec98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9c:	4770      	bx	lr
 800ec9e:	bf00      	nop
 800eca0:	24004f48 	.word	0x24004f48
 800eca4:	24004f50 	.word	0x24004f50

0800eca8 <__cvt>:
 800eca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ecaa:	ed2d 8b02 	vpush	{d8}
 800ecae:	eeb0 8b40 	vmov.f64	d8, d0
 800ecb2:	b085      	sub	sp, #20
 800ecb4:	4617      	mov	r7, r2
 800ecb6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ecb8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ecba:	ee18 2a90 	vmov	r2, s17
 800ecbe:	f025 0520 	bic.w	r5, r5, #32
 800ecc2:	2a00      	cmp	r2, #0
 800ecc4:	bfb6      	itet	lt
 800ecc6:	222d      	movlt	r2, #45	@ 0x2d
 800ecc8:	2200      	movge	r2, #0
 800ecca:	eeb1 8b40 	vneglt.f64	d8, d0
 800ecce:	2d46      	cmp	r5, #70	@ 0x46
 800ecd0:	460c      	mov	r4, r1
 800ecd2:	701a      	strb	r2, [r3, #0]
 800ecd4:	d004      	beq.n	800ece0 <__cvt+0x38>
 800ecd6:	2d45      	cmp	r5, #69	@ 0x45
 800ecd8:	d100      	bne.n	800ecdc <__cvt+0x34>
 800ecda:	3401      	adds	r4, #1
 800ecdc:	2102      	movs	r1, #2
 800ecde:	e000      	b.n	800ece2 <__cvt+0x3a>
 800ece0:	2103      	movs	r1, #3
 800ece2:	ab03      	add	r3, sp, #12
 800ece4:	9301      	str	r3, [sp, #4]
 800ece6:	ab02      	add	r3, sp, #8
 800ece8:	9300      	str	r3, [sp, #0]
 800ecea:	4622      	mov	r2, r4
 800ecec:	4633      	mov	r3, r6
 800ecee:	eeb0 0b48 	vmov.f64	d0, d8
 800ecf2:	f001 f8b9 	bl	800fe68 <_dtoa_r>
 800ecf6:	2d47      	cmp	r5, #71	@ 0x47
 800ecf8:	d114      	bne.n	800ed24 <__cvt+0x7c>
 800ecfa:	07fb      	lsls	r3, r7, #31
 800ecfc:	d50a      	bpl.n	800ed14 <__cvt+0x6c>
 800ecfe:	1902      	adds	r2, r0, r4
 800ed00:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ed04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed08:	bf08      	it	eq
 800ed0a:	9203      	streq	r2, [sp, #12]
 800ed0c:	2130      	movs	r1, #48	@ 0x30
 800ed0e:	9b03      	ldr	r3, [sp, #12]
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d319      	bcc.n	800ed48 <__cvt+0xa0>
 800ed14:	9b03      	ldr	r3, [sp, #12]
 800ed16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ed18:	1a1b      	subs	r3, r3, r0
 800ed1a:	6013      	str	r3, [r2, #0]
 800ed1c:	b005      	add	sp, #20
 800ed1e:	ecbd 8b02 	vpop	{d8}
 800ed22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed24:	2d46      	cmp	r5, #70	@ 0x46
 800ed26:	eb00 0204 	add.w	r2, r0, r4
 800ed2a:	d1e9      	bne.n	800ed00 <__cvt+0x58>
 800ed2c:	7803      	ldrb	r3, [r0, #0]
 800ed2e:	2b30      	cmp	r3, #48	@ 0x30
 800ed30:	d107      	bne.n	800ed42 <__cvt+0x9a>
 800ed32:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ed36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed3a:	bf1c      	itt	ne
 800ed3c:	f1c4 0401 	rsbne	r4, r4, #1
 800ed40:	6034      	strne	r4, [r6, #0]
 800ed42:	6833      	ldr	r3, [r6, #0]
 800ed44:	441a      	add	r2, r3
 800ed46:	e7db      	b.n	800ed00 <__cvt+0x58>
 800ed48:	1c5c      	adds	r4, r3, #1
 800ed4a:	9403      	str	r4, [sp, #12]
 800ed4c:	7019      	strb	r1, [r3, #0]
 800ed4e:	e7de      	b.n	800ed0e <__cvt+0x66>

0800ed50 <__exponent>:
 800ed50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed52:	2900      	cmp	r1, #0
 800ed54:	bfba      	itte	lt
 800ed56:	4249      	neglt	r1, r1
 800ed58:	232d      	movlt	r3, #45	@ 0x2d
 800ed5a:	232b      	movge	r3, #43	@ 0x2b
 800ed5c:	2909      	cmp	r1, #9
 800ed5e:	7002      	strb	r2, [r0, #0]
 800ed60:	7043      	strb	r3, [r0, #1]
 800ed62:	dd29      	ble.n	800edb8 <__exponent+0x68>
 800ed64:	f10d 0307 	add.w	r3, sp, #7
 800ed68:	461d      	mov	r5, r3
 800ed6a:	270a      	movs	r7, #10
 800ed6c:	461a      	mov	r2, r3
 800ed6e:	fbb1 f6f7 	udiv	r6, r1, r7
 800ed72:	fb07 1416 	mls	r4, r7, r6, r1
 800ed76:	3430      	adds	r4, #48	@ 0x30
 800ed78:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ed7c:	460c      	mov	r4, r1
 800ed7e:	2c63      	cmp	r4, #99	@ 0x63
 800ed80:	f103 33ff 	add.w	r3, r3, #4294967295
 800ed84:	4631      	mov	r1, r6
 800ed86:	dcf1      	bgt.n	800ed6c <__exponent+0x1c>
 800ed88:	3130      	adds	r1, #48	@ 0x30
 800ed8a:	1e94      	subs	r4, r2, #2
 800ed8c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ed90:	1c41      	adds	r1, r0, #1
 800ed92:	4623      	mov	r3, r4
 800ed94:	42ab      	cmp	r3, r5
 800ed96:	d30a      	bcc.n	800edae <__exponent+0x5e>
 800ed98:	f10d 0309 	add.w	r3, sp, #9
 800ed9c:	1a9b      	subs	r3, r3, r2
 800ed9e:	42ac      	cmp	r4, r5
 800eda0:	bf88      	it	hi
 800eda2:	2300      	movhi	r3, #0
 800eda4:	3302      	adds	r3, #2
 800eda6:	4403      	add	r3, r0
 800eda8:	1a18      	subs	r0, r3, r0
 800edaa:	b003      	add	sp, #12
 800edac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edae:	f813 6b01 	ldrb.w	r6, [r3], #1
 800edb2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800edb6:	e7ed      	b.n	800ed94 <__exponent+0x44>
 800edb8:	2330      	movs	r3, #48	@ 0x30
 800edba:	3130      	adds	r1, #48	@ 0x30
 800edbc:	7083      	strb	r3, [r0, #2]
 800edbe:	70c1      	strb	r1, [r0, #3]
 800edc0:	1d03      	adds	r3, r0, #4
 800edc2:	e7f1      	b.n	800eda8 <__exponent+0x58>
 800edc4:	0000      	movs	r0, r0
	...

0800edc8 <_printf_float>:
 800edc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edcc:	b08d      	sub	sp, #52	@ 0x34
 800edce:	460c      	mov	r4, r1
 800edd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800edd4:	4616      	mov	r6, r2
 800edd6:	461f      	mov	r7, r3
 800edd8:	4605      	mov	r5, r0
 800edda:	f000 fed1 	bl	800fb80 <_localeconv_r>
 800edde:	f8d0 b000 	ldr.w	fp, [r0]
 800ede2:	4658      	mov	r0, fp
 800ede4:	f7f1 facc 	bl	8000380 <strlen>
 800ede8:	2300      	movs	r3, #0
 800edea:	930a      	str	r3, [sp, #40]	@ 0x28
 800edec:	f8d8 3000 	ldr.w	r3, [r8]
 800edf0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800edf4:	6822      	ldr	r2, [r4, #0]
 800edf6:	9005      	str	r0, [sp, #20]
 800edf8:	3307      	adds	r3, #7
 800edfa:	f023 0307 	bic.w	r3, r3, #7
 800edfe:	f103 0108 	add.w	r1, r3, #8
 800ee02:	f8c8 1000 	str.w	r1, [r8]
 800ee06:	ed93 0b00 	vldr	d0, [r3]
 800ee0a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800f068 <_printf_float+0x2a0>
 800ee0e:	eeb0 7bc0 	vabs.f64	d7, d0
 800ee12:	eeb4 7b46 	vcmp.f64	d7, d6
 800ee16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee1a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800ee1e:	dd24      	ble.n	800ee6a <_printf_float+0xa2>
 800ee20:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ee24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee28:	d502      	bpl.n	800ee30 <_printf_float+0x68>
 800ee2a:	232d      	movs	r3, #45	@ 0x2d
 800ee2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ee30:	498f      	ldr	r1, [pc, #572]	@ (800f070 <_printf_float+0x2a8>)
 800ee32:	4b90      	ldr	r3, [pc, #576]	@ (800f074 <_printf_float+0x2ac>)
 800ee34:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800ee38:	bf8c      	ite	hi
 800ee3a:	4688      	movhi	r8, r1
 800ee3c:	4698      	movls	r8, r3
 800ee3e:	f022 0204 	bic.w	r2, r2, #4
 800ee42:	2303      	movs	r3, #3
 800ee44:	6123      	str	r3, [r4, #16]
 800ee46:	6022      	str	r2, [r4, #0]
 800ee48:	f04f 0a00 	mov.w	sl, #0
 800ee4c:	9700      	str	r7, [sp, #0]
 800ee4e:	4633      	mov	r3, r6
 800ee50:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ee52:	4621      	mov	r1, r4
 800ee54:	4628      	mov	r0, r5
 800ee56:	f000 f9d1 	bl	800f1fc <_printf_common>
 800ee5a:	3001      	adds	r0, #1
 800ee5c:	f040 8089 	bne.w	800ef72 <_printf_float+0x1aa>
 800ee60:	f04f 30ff 	mov.w	r0, #4294967295
 800ee64:	b00d      	add	sp, #52	@ 0x34
 800ee66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee6a:	eeb4 0b40 	vcmp.f64	d0, d0
 800ee6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee72:	d709      	bvc.n	800ee88 <_printf_float+0xc0>
 800ee74:	ee10 3a90 	vmov	r3, s1
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	bfbc      	itt	lt
 800ee7c:	232d      	movlt	r3, #45	@ 0x2d
 800ee7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ee82:	497d      	ldr	r1, [pc, #500]	@ (800f078 <_printf_float+0x2b0>)
 800ee84:	4b7d      	ldr	r3, [pc, #500]	@ (800f07c <_printf_float+0x2b4>)
 800ee86:	e7d5      	b.n	800ee34 <_printf_float+0x6c>
 800ee88:	6863      	ldr	r3, [r4, #4]
 800ee8a:	1c59      	adds	r1, r3, #1
 800ee8c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800ee90:	d139      	bne.n	800ef06 <_printf_float+0x13e>
 800ee92:	2306      	movs	r3, #6
 800ee94:	6063      	str	r3, [r4, #4]
 800ee96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	6022      	str	r2, [r4, #0]
 800ee9e:	9303      	str	r3, [sp, #12]
 800eea0:	ab0a      	add	r3, sp, #40	@ 0x28
 800eea2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800eea6:	ab09      	add	r3, sp, #36	@ 0x24
 800eea8:	9300      	str	r3, [sp, #0]
 800eeaa:	6861      	ldr	r1, [r4, #4]
 800eeac:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800eeb0:	4628      	mov	r0, r5
 800eeb2:	f7ff fef9 	bl	800eca8 <__cvt>
 800eeb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800eeba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eebc:	4680      	mov	r8, r0
 800eebe:	d129      	bne.n	800ef14 <_printf_float+0x14c>
 800eec0:	1cc8      	adds	r0, r1, #3
 800eec2:	db02      	blt.n	800eeca <_printf_float+0x102>
 800eec4:	6863      	ldr	r3, [r4, #4]
 800eec6:	4299      	cmp	r1, r3
 800eec8:	dd41      	ble.n	800ef4e <_printf_float+0x186>
 800eeca:	f1a9 0902 	sub.w	r9, r9, #2
 800eece:	fa5f f989 	uxtb.w	r9, r9
 800eed2:	3901      	subs	r1, #1
 800eed4:	464a      	mov	r2, r9
 800eed6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800eeda:	9109      	str	r1, [sp, #36]	@ 0x24
 800eedc:	f7ff ff38 	bl	800ed50 <__exponent>
 800eee0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eee2:	1813      	adds	r3, r2, r0
 800eee4:	2a01      	cmp	r2, #1
 800eee6:	4682      	mov	sl, r0
 800eee8:	6123      	str	r3, [r4, #16]
 800eeea:	dc02      	bgt.n	800eef2 <_printf_float+0x12a>
 800eeec:	6822      	ldr	r2, [r4, #0]
 800eeee:	07d2      	lsls	r2, r2, #31
 800eef0:	d501      	bpl.n	800eef6 <_printf_float+0x12e>
 800eef2:	3301      	adds	r3, #1
 800eef4:	6123      	str	r3, [r4, #16]
 800eef6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d0a6      	beq.n	800ee4c <_printf_float+0x84>
 800eefe:	232d      	movs	r3, #45	@ 0x2d
 800ef00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef04:	e7a2      	b.n	800ee4c <_printf_float+0x84>
 800ef06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ef0a:	d1c4      	bne.n	800ee96 <_printf_float+0xce>
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d1c2      	bne.n	800ee96 <_printf_float+0xce>
 800ef10:	2301      	movs	r3, #1
 800ef12:	e7bf      	b.n	800ee94 <_printf_float+0xcc>
 800ef14:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ef18:	d9db      	bls.n	800eed2 <_printf_float+0x10a>
 800ef1a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800ef1e:	d118      	bne.n	800ef52 <_printf_float+0x18a>
 800ef20:	2900      	cmp	r1, #0
 800ef22:	6863      	ldr	r3, [r4, #4]
 800ef24:	dd0b      	ble.n	800ef3e <_printf_float+0x176>
 800ef26:	6121      	str	r1, [r4, #16]
 800ef28:	b913      	cbnz	r3, 800ef30 <_printf_float+0x168>
 800ef2a:	6822      	ldr	r2, [r4, #0]
 800ef2c:	07d0      	lsls	r0, r2, #31
 800ef2e:	d502      	bpl.n	800ef36 <_printf_float+0x16e>
 800ef30:	3301      	adds	r3, #1
 800ef32:	440b      	add	r3, r1
 800ef34:	6123      	str	r3, [r4, #16]
 800ef36:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ef38:	f04f 0a00 	mov.w	sl, #0
 800ef3c:	e7db      	b.n	800eef6 <_printf_float+0x12e>
 800ef3e:	b913      	cbnz	r3, 800ef46 <_printf_float+0x17e>
 800ef40:	6822      	ldr	r2, [r4, #0]
 800ef42:	07d2      	lsls	r2, r2, #31
 800ef44:	d501      	bpl.n	800ef4a <_printf_float+0x182>
 800ef46:	3302      	adds	r3, #2
 800ef48:	e7f4      	b.n	800ef34 <_printf_float+0x16c>
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	e7f2      	b.n	800ef34 <_printf_float+0x16c>
 800ef4e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800ef52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef54:	4299      	cmp	r1, r3
 800ef56:	db05      	blt.n	800ef64 <_printf_float+0x19c>
 800ef58:	6823      	ldr	r3, [r4, #0]
 800ef5a:	6121      	str	r1, [r4, #16]
 800ef5c:	07d8      	lsls	r0, r3, #31
 800ef5e:	d5ea      	bpl.n	800ef36 <_printf_float+0x16e>
 800ef60:	1c4b      	adds	r3, r1, #1
 800ef62:	e7e7      	b.n	800ef34 <_printf_float+0x16c>
 800ef64:	2900      	cmp	r1, #0
 800ef66:	bfd4      	ite	le
 800ef68:	f1c1 0202 	rsble	r2, r1, #2
 800ef6c:	2201      	movgt	r2, #1
 800ef6e:	4413      	add	r3, r2
 800ef70:	e7e0      	b.n	800ef34 <_printf_float+0x16c>
 800ef72:	6823      	ldr	r3, [r4, #0]
 800ef74:	055a      	lsls	r2, r3, #21
 800ef76:	d407      	bmi.n	800ef88 <_printf_float+0x1c0>
 800ef78:	6923      	ldr	r3, [r4, #16]
 800ef7a:	4642      	mov	r2, r8
 800ef7c:	4631      	mov	r1, r6
 800ef7e:	4628      	mov	r0, r5
 800ef80:	47b8      	blx	r7
 800ef82:	3001      	adds	r0, #1
 800ef84:	d12a      	bne.n	800efdc <_printf_float+0x214>
 800ef86:	e76b      	b.n	800ee60 <_printf_float+0x98>
 800ef88:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ef8c:	f240 80e0 	bls.w	800f150 <_printf_float+0x388>
 800ef90:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ef94:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ef98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef9c:	d133      	bne.n	800f006 <_printf_float+0x23e>
 800ef9e:	4a38      	ldr	r2, [pc, #224]	@ (800f080 <_printf_float+0x2b8>)
 800efa0:	2301      	movs	r3, #1
 800efa2:	4631      	mov	r1, r6
 800efa4:	4628      	mov	r0, r5
 800efa6:	47b8      	blx	r7
 800efa8:	3001      	adds	r0, #1
 800efaa:	f43f af59 	beq.w	800ee60 <_printf_float+0x98>
 800efae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800efb2:	4543      	cmp	r3, r8
 800efb4:	db02      	blt.n	800efbc <_printf_float+0x1f4>
 800efb6:	6823      	ldr	r3, [r4, #0]
 800efb8:	07d8      	lsls	r0, r3, #31
 800efba:	d50f      	bpl.n	800efdc <_printf_float+0x214>
 800efbc:	9b05      	ldr	r3, [sp, #20]
 800efbe:	465a      	mov	r2, fp
 800efc0:	4631      	mov	r1, r6
 800efc2:	4628      	mov	r0, r5
 800efc4:	47b8      	blx	r7
 800efc6:	3001      	adds	r0, #1
 800efc8:	f43f af4a 	beq.w	800ee60 <_printf_float+0x98>
 800efcc:	f04f 0900 	mov.w	r9, #0
 800efd0:	f108 38ff 	add.w	r8, r8, #4294967295
 800efd4:	f104 0a1a 	add.w	sl, r4, #26
 800efd8:	45c8      	cmp	r8, r9
 800efda:	dc09      	bgt.n	800eff0 <_printf_float+0x228>
 800efdc:	6823      	ldr	r3, [r4, #0]
 800efde:	079b      	lsls	r3, r3, #30
 800efe0:	f100 8107 	bmi.w	800f1f2 <_printf_float+0x42a>
 800efe4:	68e0      	ldr	r0, [r4, #12]
 800efe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800efe8:	4298      	cmp	r0, r3
 800efea:	bfb8      	it	lt
 800efec:	4618      	movlt	r0, r3
 800efee:	e739      	b.n	800ee64 <_printf_float+0x9c>
 800eff0:	2301      	movs	r3, #1
 800eff2:	4652      	mov	r2, sl
 800eff4:	4631      	mov	r1, r6
 800eff6:	4628      	mov	r0, r5
 800eff8:	47b8      	blx	r7
 800effa:	3001      	adds	r0, #1
 800effc:	f43f af30 	beq.w	800ee60 <_printf_float+0x98>
 800f000:	f109 0901 	add.w	r9, r9, #1
 800f004:	e7e8      	b.n	800efd8 <_printf_float+0x210>
 800f006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f008:	2b00      	cmp	r3, #0
 800f00a:	dc3b      	bgt.n	800f084 <_printf_float+0x2bc>
 800f00c:	4a1c      	ldr	r2, [pc, #112]	@ (800f080 <_printf_float+0x2b8>)
 800f00e:	2301      	movs	r3, #1
 800f010:	4631      	mov	r1, r6
 800f012:	4628      	mov	r0, r5
 800f014:	47b8      	blx	r7
 800f016:	3001      	adds	r0, #1
 800f018:	f43f af22 	beq.w	800ee60 <_printf_float+0x98>
 800f01c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f020:	ea59 0303 	orrs.w	r3, r9, r3
 800f024:	d102      	bne.n	800f02c <_printf_float+0x264>
 800f026:	6823      	ldr	r3, [r4, #0]
 800f028:	07d9      	lsls	r1, r3, #31
 800f02a:	d5d7      	bpl.n	800efdc <_printf_float+0x214>
 800f02c:	9b05      	ldr	r3, [sp, #20]
 800f02e:	465a      	mov	r2, fp
 800f030:	4631      	mov	r1, r6
 800f032:	4628      	mov	r0, r5
 800f034:	47b8      	blx	r7
 800f036:	3001      	adds	r0, #1
 800f038:	f43f af12 	beq.w	800ee60 <_printf_float+0x98>
 800f03c:	f04f 0a00 	mov.w	sl, #0
 800f040:	f104 0b1a 	add.w	fp, r4, #26
 800f044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f046:	425b      	negs	r3, r3
 800f048:	4553      	cmp	r3, sl
 800f04a:	dc01      	bgt.n	800f050 <_printf_float+0x288>
 800f04c:	464b      	mov	r3, r9
 800f04e:	e794      	b.n	800ef7a <_printf_float+0x1b2>
 800f050:	2301      	movs	r3, #1
 800f052:	465a      	mov	r2, fp
 800f054:	4631      	mov	r1, r6
 800f056:	4628      	mov	r0, r5
 800f058:	47b8      	blx	r7
 800f05a:	3001      	adds	r0, #1
 800f05c:	f43f af00 	beq.w	800ee60 <_printf_float+0x98>
 800f060:	f10a 0a01 	add.w	sl, sl, #1
 800f064:	e7ee      	b.n	800f044 <_printf_float+0x27c>
 800f066:	bf00      	nop
 800f068:	ffffffff 	.word	0xffffffff
 800f06c:	7fefffff 	.word	0x7fefffff
 800f070:	0801346c 	.word	0x0801346c
 800f074:	08013468 	.word	0x08013468
 800f078:	08013474 	.word	0x08013474
 800f07c:	08013470 	.word	0x08013470
 800f080:	08013478 	.word	0x08013478
 800f084:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f086:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f08a:	4553      	cmp	r3, sl
 800f08c:	bfa8      	it	ge
 800f08e:	4653      	movge	r3, sl
 800f090:	2b00      	cmp	r3, #0
 800f092:	4699      	mov	r9, r3
 800f094:	dc37      	bgt.n	800f106 <_printf_float+0x33e>
 800f096:	2300      	movs	r3, #0
 800f098:	9307      	str	r3, [sp, #28]
 800f09a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f09e:	f104 021a 	add.w	r2, r4, #26
 800f0a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f0a4:	9907      	ldr	r1, [sp, #28]
 800f0a6:	9306      	str	r3, [sp, #24]
 800f0a8:	eba3 0309 	sub.w	r3, r3, r9
 800f0ac:	428b      	cmp	r3, r1
 800f0ae:	dc31      	bgt.n	800f114 <_printf_float+0x34c>
 800f0b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0b2:	459a      	cmp	sl, r3
 800f0b4:	dc3b      	bgt.n	800f12e <_printf_float+0x366>
 800f0b6:	6823      	ldr	r3, [r4, #0]
 800f0b8:	07da      	lsls	r2, r3, #31
 800f0ba:	d438      	bmi.n	800f12e <_printf_float+0x366>
 800f0bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0be:	ebaa 0903 	sub.w	r9, sl, r3
 800f0c2:	9b06      	ldr	r3, [sp, #24]
 800f0c4:	ebaa 0303 	sub.w	r3, sl, r3
 800f0c8:	4599      	cmp	r9, r3
 800f0ca:	bfa8      	it	ge
 800f0cc:	4699      	movge	r9, r3
 800f0ce:	f1b9 0f00 	cmp.w	r9, #0
 800f0d2:	dc34      	bgt.n	800f13e <_printf_float+0x376>
 800f0d4:	f04f 0800 	mov.w	r8, #0
 800f0d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f0dc:	f104 0b1a 	add.w	fp, r4, #26
 800f0e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0e2:	ebaa 0303 	sub.w	r3, sl, r3
 800f0e6:	eba3 0309 	sub.w	r3, r3, r9
 800f0ea:	4543      	cmp	r3, r8
 800f0ec:	f77f af76 	ble.w	800efdc <_printf_float+0x214>
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	465a      	mov	r2, fp
 800f0f4:	4631      	mov	r1, r6
 800f0f6:	4628      	mov	r0, r5
 800f0f8:	47b8      	blx	r7
 800f0fa:	3001      	adds	r0, #1
 800f0fc:	f43f aeb0 	beq.w	800ee60 <_printf_float+0x98>
 800f100:	f108 0801 	add.w	r8, r8, #1
 800f104:	e7ec      	b.n	800f0e0 <_printf_float+0x318>
 800f106:	4642      	mov	r2, r8
 800f108:	4631      	mov	r1, r6
 800f10a:	4628      	mov	r0, r5
 800f10c:	47b8      	blx	r7
 800f10e:	3001      	adds	r0, #1
 800f110:	d1c1      	bne.n	800f096 <_printf_float+0x2ce>
 800f112:	e6a5      	b.n	800ee60 <_printf_float+0x98>
 800f114:	2301      	movs	r3, #1
 800f116:	4631      	mov	r1, r6
 800f118:	4628      	mov	r0, r5
 800f11a:	9206      	str	r2, [sp, #24]
 800f11c:	47b8      	blx	r7
 800f11e:	3001      	adds	r0, #1
 800f120:	f43f ae9e 	beq.w	800ee60 <_printf_float+0x98>
 800f124:	9b07      	ldr	r3, [sp, #28]
 800f126:	9a06      	ldr	r2, [sp, #24]
 800f128:	3301      	adds	r3, #1
 800f12a:	9307      	str	r3, [sp, #28]
 800f12c:	e7b9      	b.n	800f0a2 <_printf_float+0x2da>
 800f12e:	9b05      	ldr	r3, [sp, #20]
 800f130:	465a      	mov	r2, fp
 800f132:	4631      	mov	r1, r6
 800f134:	4628      	mov	r0, r5
 800f136:	47b8      	blx	r7
 800f138:	3001      	adds	r0, #1
 800f13a:	d1bf      	bne.n	800f0bc <_printf_float+0x2f4>
 800f13c:	e690      	b.n	800ee60 <_printf_float+0x98>
 800f13e:	9a06      	ldr	r2, [sp, #24]
 800f140:	464b      	mov	r3, r9
 800f142:	4442      	add	r2, r8
 800f144:	4631      	mov	r1, r6
 800f146:	4628      	mov	r0, r5
 800f148:	47b8      	blx	r7
 800f14a:	3001      	adds	r0, #1
 800f14c:	d1c2      	bne.n	800f0d4 <_printf_float+0x30c>
 800f14e:	e687      	b.n	800ee60 <_printf_float+0x98>
 800f150:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800f154:	f1b9 0f01 	cmp.w	r9, #1
 800f158:	dc01      	bgt.n	800f15e <_printf_float+0x396>
 800f15a:	07db      	lsls	r3, r3, #31
 800f15c:	d536      	bpl.n	800f1cc <_printf_float+0x404>
 800f15e:	2301      	movs	r3, #1
 800f160:	4642      	mov	r2, r8
 800f162:	4631      	mov	r1, r6
 800f164:	4628      	mov	r0, r5
 800f166:	47b8      	blx	r7
 800f168:	3001      	adds	r0, #1
 800f16a:	f43f ae79 	beq.w	800ee60 <_printf_float+0x98>
 800f16e:	9b05      	ldr	r3, [sp, #20]
 800f170:	465a      	mov	r2, fp
 800f172:	4631      	mov	r1, r6
 800f174:	4628      	mov	r0, r5
 800f176:	47b8      	blx	r7
 800f178:	3001      	adds	r0, #1
 800f17a:	f43f ae71 	beq.w	800ee60 <_printf_float+0x98>
 800f17e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800f182:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f18a:	f109 39ff 	add.w	r9, r9, #4294967295
 800f18e:	d018      	beq.n	800f1c2 <_printf_float+0x3fa>
 800f190:	464b      	mov	r3, r9
 800f192:	f108 0201 	add.w	r2, r8, #1
 800f196:	4631      	mov	r1, r6
 800f198:	4628      	mov	r0, r5
 800f19a:	47b8      	blx	r7
 800f19c:	3001      	adds	r0, #1
 800f19e:	d10c      	bne.n	800f1ba <_printf_float+0x3f2>
 800f1a0:	e65e      	b.n	800ee60 <_printf_float+0x98>
 800f1a2:	2301      	movs	r3, #1
 800f1a4:	465a      	mov	r2, fp
 800f1a6:	4631      	mov	r1, r6
 800f1a8:	4628      	mov	r0, r5
 800f1aa:	47b8      	blx	r7
 800f1ac:	3001      	adds	r0, #1
 800f1ae:	f43f ae57 	beq.w	800ee60 <_printf_float+0x98>
 800f1b2:	f108 0801 	add.w	r8, r8, #1
 800f1b6:	45c8      	cmp	r8, r9
 800f1b8:	dbf3      	blt.n	800f1a2 <_printf_float+0x3da>
 800f1ba:	4653      	mov	r3, sl
 800f1bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f1c0:	e6dc      	b.n	800ef7c <_printf_float+0x1b4>
 800f1c2:	f04f 0800 	mov.w	r8, #0
 800f1c6:	f104 0b1a 	add.w	fp, r4, #26
 800f1ca:	e7f4      	b.n	800f1b6 <_printf_float+0x3ee>
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	4642      	mov	r2, r8
 800f1d0:	e7e1      	b.n	800f196 <_printf_float+0x3ce>
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	464a      	mov	r2, r9
 800f1d6:	4631      	mov	r1, r6
 800f1d8:	4628      	mov	r0, r5
 800f1da:	47b8      	blx	r7
 800f1dc:	3001      	adds	r0, #1
 800f1de:	f43f ae3f 	beq.w	800ee60 <_printf_float+0x98>
 800f1e2:	f108 0801 	add.w	r8, r8, #1
 800f1e6:	68e3      	ldr	r3, [r4, #12]
 800f1e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f1ea:	1a5b      	subs	r3, r3, r1
 800f1ec:	4543      	cmp	r3, r8
 800f1ee:	dcf0      	bgt.n	800f1d2 <_printf_float+0x40a>
 800f1f0:	e6f8      	b.n	800efe4 <_printf_float+0x21c>
 800f1f2:	f04f 0800 	mov.w	r8, #0
 800f1f6:	f104 0919 	add.w	r9, r4, #25
 800f1fa:	e7f4      	b.n	800f1e6 <_printf_float+0x41e>

0800f1fc <_printf_common>:
 800f1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f200:	4616      	mov	r6, r2
 800f202:	4698      	mov	r8, r3
 800f204:	688a      	ldr	r2, [r1, #8]
 800f206:	690b      	ldr	r3, [r1, #16]
 800f208:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f20c:	4293      	cmp	r3, r2
 800f20e:	bfb8      	it	lt
 800f210:	4613      	movlt	r3, r2
 800f212:	6033      	str	r3, [r6, #0]
 800f214:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f218:	4607      	mov	r7, r0
 800f21a:	460c      	mov	r4, r1
 800f21c:	b10a      	cbz	r2, 800f222 <_printf_common+0x26>
 800f21e:	3301      	adds	r3, #1
 800f220:	6033      	str	r3, [r6, #0]
 800f222:	6823      	ldr	r3, [r4, #0]
 800f224:	0699      	lsls	r1, r3, #26
 800f226:	bf42      	ittt	mi
 800f228:	6833      	ldrmi	r3, [r6, #0]
 800f22a:	3302      	addmi	r3, #2
 800f22c:	6033      	strmi	r3, [r6, #0]
 800f22e:	6825      	ldr	r5, [r4, #0]
 800f230:	f015 0506 	ands.w	r5, r5, #6
 800f234:	d106      	bne.n	800f244 <_printf_common+0x48>
 800f236:	f104 0a19 	add.w	sl, r4, #25
 800f23a:	68e3      	ldr	r3, [r4, #12]
 800f23c:	6832      	ldr	r2, [r6, #0]
 800f23e:	1a9b      	subs	r3, r3, r2
 800f240:	42ab      	cmp	r3, r5
 800f242:	dc26      	bgt.n	800f292 <_printf_common+0x96>
 800f244:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f248:	6822      	ldr	r2, [r4, #0]
 800f24a:	3b00      	subs	r3, #0
 800f24c:	bf18      	it	ne
 800f24e:	2301      	movne	r3, #1
 800f250:	0692      	lsls	r2, r2, #26
 800f252:	d42b      	bmi.n	800f2ac <_printf_common+0xb0>
 800f254:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f258:	4641      	mov	r1, r8
 800f25a:	4638      	mov	r0, r7
 800f25c:	47c8      	blx	r9
 800f25e:	3001      	adds	r0, #1
 800f260:	d01e      	beq.n	800f2a0 <_printf_common+0xa4>
 800f262:	6823      	ldr	r3, [r4, #0]
 800f264:	6922      	ldr	r2, [r4, #16]
 800f266:	f003 0306 	and.w	r3, r3, #6
 800f26a:	2b04      	cmp	r3, #4
 800f26c:	bf02      	ittt	eq
 800f26e:	68e5      	ldreq	r5, [r4, #12]
 800f270:	6833      	ldreq	r3, [r6, #0]
 800f272:	1aed      	subeq	r5, r5, r3
 800f274:	68a3      	ldr	r3, [r4, #8]
 800f276:	bf0c      	ite	eq
 800f278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f27c:	2500      	movne	r5, #0
 800f27e:	4293      	cmp	r3, r2
 800f280:	bfc4      	itt	gt
 800f282:	1a9b      	subgt	r3, r3, r2
 800f284:	18ed      	addgt	r5, r5, r3
 800f286:	2600      	movs	r6, #0
 800f288:	341a      	adds	r4, #26
 800f28a:	42b5      	cmp	r5, r6
 800f28c:	d11a      	bne.n	800f2c4 <_printf_common+0xc8>
 800f28e:	2000      	movs	r0, #0
 800f290:	e008      	b.n	800f2a4 <_printf_common+0xa8>
 800f292:	2301      	movs	r3, #1
 800f294:	4652      	mov	r2, sl
 800f296:	4641      	mov	r1, r8
 800f298:	4638      	mov	r0, r7
 800f29a:	47c8      	blx	r9
 800f29c:	3001      	adds	r0, #1
 800f29e:	d103      	bne.n	800f2a8 <_printf_common+0xac>
 800f2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2a8:	3501      	adds	r5, #1
 800f2aa:	e7c6      	b.n	800f23a <_printf_common+0x3e>
 800f2ac:	18e1      	adds	r1, r4, r3
 800f2ae:	1c5a      	adds	r2, r3, #1
 800f2b0:	2030      	movs	r0, #48	@ 0x30
 800f2b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f2b6:	4422      	add	r2, r4
 800f2b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f2bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f2c0:	3302      	adds	r3, #2
 800f2c2:	e7c7      	b.n	800f254 <_printf_common+0x58>
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	4622      	mov	r2, r4
 800f2c8:	4641      	mov	r1, r8
 800f2ca:	4638      	mov	r0, r7
 800f2cc:	47c8      	blx	r9
 800f2ce:	3001      	adds	r0, #1
 800f2d0:	d0e6      	beq.n	800f2a0 <_printf_common+0xa4>
 800f2d2:	3601      	adds	r6, #1
 800f2d4:	e7d9      	b.n	800f28a <_printf_common+0x8e>
	...

0800f2d8 <_printf_i>:
 800f2d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f2dc:	7e0f      	ldrb	r7, [r1, #24]
 800f2de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f2e0:	2f78      	cmp	r7, #120	@ 0x78
 800f2e2:	4691      	mov	r9, r2
 800f2e4:	4680      	mov	r8, r0
 800f2e6:	460c      	mov	r4, r1
 800f2e8:	469a      	mov	sl, r3
 800f2ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f2ee:	d807      	bhi.n	800f300 <_printf_i+0x28>
 800f2f0:	2f62      	cmp	r7, #98	@ 0x62
 800f2f2:	d80a      	bhi.n	800f30a <_printf_i+0x32>
 800f2f4:	2f00      	cmp	r7, #0
 800f2f6:	f000 80d1 	beq.w	800f49c <_printf_i+0x1c4>
 800f2fa:	2f58      	cmp	r7, #88	@ 0x58
 800f2fc:	f000 80b8 	beq.w	800f470 <_printf_i+0x198>
 800f300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f304:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f308:	e03a      	b.n	800f380 <_printf_i+0xa8>
 800f30a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f30e:	2b15      	cmp	r3, #21
 800f310:	d8f6      	bhi.n	800f300 <_printf_i+0x28>
 800f312:	a101      	add	r1, pc, #4	@ (adr r1, 800f318 <_printf_i+0x40>)
 800f314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f318:	0800f371 	.word	0x0800f371
 800f31c:	0800f385 	.word	0x0800f385
 800f320:	0800f301 	.word	0x0800f301
 800f324:	0800f301 	.word	0x0800f301
 800f328:	0800f301 	.word	0x0800f301
 800f32c:	0800f301 	.word	0x0800f301
 800f330:	0800f385 	.word	0x0800f385
 800f334:	0800f301 	.word	0x0800f301
 800f338:	0800f301 	.word	0x0800f301
 800f33c:	0800f301 	.word	0x0800f301
 800f340:	0800f301 	.word	0x0800f301
 800f344:	0800f483 	.word	0x0800f483
 800f348:	0800f3af 	.word	0x0800f3af
 800f34c:	0800f43d 	.word	0x0800f43d
 800f350:	0800f301 	.word	0x0800f301
 800f354:	0800f301 	.word	0x0800f301
 800f358:	0800f4a5 	.word	0x0800f4a5
 800f35c:	0800f301 	.word	0x0800f301
 800f360:	0800f3af 	.word	0x0800f3af
 800f364:	0800f301 	.word	0x0800f301
 800f368:	0800f301 	.word	0x0800f301
 800f36c:	0800f445 	.word	0x0800f445
 800f370:	6833      	ldr	r3, [r6, #0]
 800f372:	1d1a      	adds	r2, r3, #4
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	6032      	str	r2, [r6, #0]
 800f378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f37c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f380:	2301      	movs	r3, #1
 800f382:	e09c      	b.n	800f4be <_printf_i+0x1e6>
 800f384:	6833      	ldr	r3, [r6, #0]
 800f386:	6820      	ldr	r0, [r4, #0]
 800f388:	1d19      	adds	r1, r3, #4
 800f38a:	6031      	str	r1, [r6, #0]
 800f38c:	0606      	lsls	r6, r0, #24
 800f38e:	d501      	bpl.n	800f394 <_printf_i+0xbc>
 800f390:	681d      	ldr	r5, [r3, #0]
 800f392:	e003      	b.n	800f39c <_printf_i+0xc4>
 800f394:	0645      	lsls	r5, r0, #25
 800f396:	d5fb      	bpl.n	800f390 <_printf_i+0xb8>
 800f398:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f39c:	2d00      	cmp	r5, #0
 800f39e:	da03      	bge.n	800f3a8 <_printf_i+0xd0>
 800f3a0:	232d      	movs	r3, #45	@ 0x2d
 800f3a2:	426d      	negs	r5, r5
 800f3a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3a8:	4858      	ldr	r0, [pc, #352]	@ (800f50c <_printf_i+0x234>)
 800f3aa:	230a      	movs	r3, #10
 800f3ac:	e011      	b.n	800f3d2 <_printf_i+0xfa>
 800f3ae:	6821      	ldr	r1, [r4, #0]
 800f3b0:	6833      	ldr	r3, [r6, #0]
 800f3b2:	0608      	lsls	r0, r1, #24
 800f3b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800f3b8:	d402      	bmi.n	800f3c0 <_printf_i+0xe8>
 800f3ba:	0649      	lsls	r1, r1, #25
 800f3bc:	bf48      	it	mi
 800f3be:	b2ad      	uxthmi	r5, r5
 800f3c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800f3c2:	4852      	ldr	r0, [pc, #328]	@ (800f50c <_printf_i+0x234>)
 800f3c4:	6033      	str	r3, [r6, #0]
 800f3c6:	bf14      	ite	ne
 800f3c8:	230a      	movne	r3, #10
 800f3ca:	2308      	moveq	r3, #8
 800f3cc:	2100      	movs	r1, #0
 800f3ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f3d2:	6866      	ldr	r6, [r4, #4]
 800f3d4:	60a6      	str	r6, [r4, #8]
 800f3d6:	2e00      	cmp	r6, #0
 800f3d8:	db05      	blt.n	800f3e6 <_printf_i+0x10e>
 800f3da:	6821      	ldr	r1, [r4, #0]
 800f3dc:	432e      	orrs	r6, r5
 800f3de:	f021 0104 	bic.w	r1, r1, #4
 800f3e2:	6021      	str	r1, [r4, #0]
 800f3e4:	d04b      	beq.n	800f47e <_printf_i+0x1a6>
 800f3e6:	4616      	mov	r6, r2
 800f3e8:	fbb5 f1f3 	udiv	r1, r5, r3
 800f3ec:	fb03 5711 	mls	r7, r3, r1, r5
 800f3f0:	5dc7      	ldrb	r7, [r0, r7]
 800f3f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f3f6:	462f      	mov	r7, r5
 800f3f8:	42bb      	cmp	r3, r7
 800f3fa:	460d      	mov	r5, r1
 800f3fc:	d9f4      	bls.n	800f3e8 <_printf_i+0x110>
 800f3fe:	2b08      	cmp	r3, #8
 800f400:	d10b      	bne.n	800f41a <_printf_i+0x142>
 800f402:	6823      	ldr	r3, [r4, #0]
 800f404:	07df      	lsls	r7, r3, #31
 800f406:	d508      	bpl.n	800f41a <_printf_i+0x142>
 800f408:	6923      	ldr	r3, [r4, #16]
 800f40a:	6861      	ldr	r1, [r4, #4]
 800f40c:	4299      	cmp	r1, r3
 800f40e:	bfde      	ittt	le
 800f410:	2330      	movle	r3, #48	@ 0x30
 800f412:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f416:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f41a:	1b92      	subs	r2, r2, r6
 800f41c:	6122      	str	r2, [r4, #16]
 800f41e:	f8cd a000 	str.w	sl, [sp]
 800f422:	464b      	mov	r3, r9
 800f424:	aa03      	add	r2, sp, #12
 800f426:	4621      	mov	r1, r4
 800f428:	4640      	mov	r0, r8
 800f42a:	f7ff fee7 	bl	800f1fc <_printf_common>
 800f42e:	3001      	adds	r0, #1
 800f430:	d14a      	bne.n	800f4c8 <_printf_i+0x1f0>
 800f432:	f04f 30ff 	mov.w	r0, #4294967295
 800f436:	b004      	add	sp, #16
 800f438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f43c:	6823      	ldr	r3, [r4, #0]
 800f43e:	f043 0320 	orr.w	r3, r3, #32
 800f442:	6023      	str	r3, [r4, #0]
 800f444:	4832      	ldr	r0, [pc, #200]	@ (800f510 <_printf_i+0x238>)
 800f446:	2778      	movs	r7, #120	@ 0x78
 800f448:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f44c:	6823      	ldr	r3, [r4, #0]
 800f44e:	6831      	ldr	r1, [r6, #0]
 800f450:	061f      	lsls	r7, r3, #24
 800f452:	f851 5b04 	ldr.w	r5, [r1], #4
 800f456:	d402      	bmi.n	800f45e <_printf_i+0x186>
 800f458:	065f      	lsls	r7, r3, #25
 800f45a:	bf48      	it	mi
 800f45c:	b2ad      	uxthmi	r5, r5
 800f45e:	6031      	str	r1, [r6, #0]
 800f460:	07d9      	lsls	r1, r3, #31
 800f462:	bf44      	itt	mi
 800f464:	f043 0320 	orrmi.w	r3, r3, #32
 800f468:	6023      	strmi	r3, [r4, #0]
 800f46a:	b11d      	cbz	r5, 800f474 <_printf_i+0x19c>
 800f46c:	2310      	movs	r3, #16
 800f46e:	e7ad      	b.n	800f3cc <_printf_i+0xf4>
 800f470:	4826      	ldr	r0, [pc, #152]	@ (800f50c <_printf_i+0x234>)
 800f472:	e7e9      	b.n	800f448 <_printf_i+0x170>
 800f474:	6823      	ldr	r3, [r4, #0]
 800f476:	f023 0320 	bic.w	r3, r3, #32
 800f47a:	6023      	str	r3, [r4, #0]
 800f47c:	e7f6      	b.n	800f46c <_printf_i+0x194>
 800f47e:	4616      	mov	r6, r2
 800f480:	e7bd      	b.n	800f3fe <_printf_i+0x126>
 800f482:	6833      	ldr	r3, [r6, #0]
 800f484:	6825      	ldr	r5, [r4, #0]
 800f486:	6961      	ldr	r1, [r4, #20]
 800f488:	1d18      	adds	r0, r3, #4
 800f48a:	6030      	str	r0, [r6, #0]
 800f48c:	062e      	lsls	r6, r5, #24
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	d501      	bpl.n	800f496 <_printf_i+0x1be>
 800f492:	6019      	str	r1, [r3, #0]
 800f494:	e002      	b.n	800f49c <_printf_i+0x1c4>
 800f496:	0668      	lsls	r0, r5, #25
 800f498:	d5fb      	bpl.n	800f492 <_printf_i+0x1ba>
 800f49a:	8019      	strh	r1, [r3, #0]
 800f49c:	2300      	movs	r3, #0
 800f49e:	6123      	str	r3, [r4, #16]
 800f4a0:	4616      	mov	r6, r2
 800f4a2:	e7bc      	b.n	800f41e <_printf_i+0x146>
 800f4a4:	6833      	ldr	r3, [r6, #0]
 800f4a6:	1d1a      	adds	r2, r3, #4
 800f4a8:	6032      	str	r2, [r6, #0]
 800f4aa:	681e      	ldr	r6, [r3, #0]
 800f4ac:	6862      	ldr	r2, [r4, #4]
 800f4ae:	2100      	movs	r1, #0
 800f4b0:	4630      	mov	r0, r6
 800f4b2:	f7f0 ff15 	bl	80002e0 <memchr>
 800f4b6:	b108      	cbz	r0, 800f4bc <_printf_i+0x1e4>
 800f4b8:	1b80      	subs	r0, r0, r6
 800f4ba:	6060      	str	r0, [r4, #4]
 800f4bc:	6863      	ldr	r3, [r4, #4]
 800f4be:	6123      	str	r3, [r4, #16]
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f4c6:	e7aa      	b.n	800f41e <_printf_i+0x146>
 800f4c8:	6923      	ldr	r3, [r4, #16]
 800f4ca:	4632      	mov	r2, r6
 800f4cc:	4649      	mov	r1, r9
 800f4ce:	4640      	mov	r0, r8
 800f4d0:	47d0      	blx	sl
 800f4d2:	3001      	adds	r0, #1
 800f4d4:	d0ad      	beq.n	800f432 <_printf_i+0x15a>
 800f4d6:	6823      	ldr	r3, [r4, #0]
 800f4d8:	079b      	lsls	r3, r3, #30
 800f4da:	d413      	bmi.n	800f504 <_printf_i+0x22c>
 800f4dc:	68e0      	ldr	r0, [r4, #12]
 800f4de:	9b03      	ldr	r3, [sp, #12]
 800f4e0:	4298      	cmp	r0, r3
 800f4e2:	bfb8      	it	lt
 800f4e4:	4618      	movlt	r0, r3
 800f4e6:	e7a6      	b.n	800f436 <_printf_i+0x15e>
 800f4e8:	2301      	movs	r3, #1
 800f4ea:	4632      	mov	r2, r6
 800f4ec:	4649      	mov	r1, r9
 800f4ee:	4640      	mov	r0, r8
 800f4f0:	47d0      	blx	sl
 800f4f2:	3001      	adds	r0, #1
 800f4f4:	d09d      	beq.n	800f432 <_printf_i+0x15a>
 800f4f6:	3501      	adds	r5, #1
 800f4f8:	68e3      	ldr	r3, [r4, #12]
 800f4fa:	9903      	ldr	r1, [sp, #12]
 800f4fc:	1a5b      	subs	r3, r3, r1
 800f4fe:	42ab      	cmp	r3, r5
 800f500:	dcf2      	bgt.n	800f4e8 <_printf_i+0x210>
 800f502:	e7eb      	b.n	800f4dc <_printf_i+0x204>
 800f504:	2500      	movs	r5, #0
 800f506:	f104 0619 	add.w	r6, r4, #25
 800f50a:	e7f5      	b.n	800f4f8 <_printf_i+0x220>
 800f50c:	0801347a 	.word	0x0801347a
 800f510:	0801348b 	.word	0x0801348b

0800f514 <_scanf_float>:
 800f514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f518:	b087      	sub	sp, #28
 800f51a:	4691      	mov	r9, r2
 800f51c:	9303      	str	r3, [sp, #12]
 800f51e:	688b      	ldr	r3, [r1, #8]
 800f520:	1e5a      	subs	r2, r3, #1
 800f522:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f526:	bf81      	itttt	hi
 800f528:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f52c:	eb03 0b05 	addhi.w	fp, r3, r5
 800f530:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f534:	608b      	strhi	r3, [r1, #8]
 800f536:	680b      	ldr	r3, [r1, #0]
 800f538:	460a      	mov	r2, r1
 800f53a:	f04f 0500 	mov.w	r5, #0
 800f53e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f542:	f842 3b1c 	str.w	r3, [r2], #28
 800f546:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f54a:	4680      	mov	r8, r0
 800f54c:	460c      	mov	r4, r1
 800f54e:	bf98      	it	ls
 800f550:	f04f 0b00 	movls.w	fp, #0
 800f554:	9201      	str	r2, [sp, #4]
 800f556:	4616      	mov	r6, r2
 800f558:	46aa      	mov	sl, r5
 800f55a:	462f      	mov	r7, r5
 800f55c:	9502      	str	r5, [sp, #8]
 800f55e:	68a2      	ldr	r2, [r4, #8]
 800f560:	b15a      	cbz	r2, 800f57a <_scanf_float+0x66>
 800f562:	f8d9 3000 	ldr.w	r3, [r9]
 800f566:	781b      	ldrb	r3, [r3, #0]
 800f568:	2b4e      	cmp	r3, #78	@ 0x4e
 800f56a:	d863      	bhi.n	800f634 <_scanf_float+0x120>
 800f56c:	2b40      	cmp	r3, #64	@ 0x40
 800f56e:	d83b      	bhi.n	800f5e8 <_scanf_float+0xd4>
 800f570:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f574:	b2c8      	uxtb	r0, r1
 800f576:	280e      	cmp	r0, #14
 800f578:	d939      	bls.n	800f5ee <_scanf_float+0xda>
 800f57a:	b11f      	cbz	r7, 800f584 <_scanf_float+0x70>
 800f57c:	6823      	ldr	r3, [r4, #0]
 800f57e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f582:	6023      	str	r3, [r4, #0]
 800f584:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f588:	f1ba 0f01 	cmp.w	sl, #1
 800f58c:	f200 8114 	bhi.w	800f7b8 <_scanf_float+0x2a4>
 800f590:	9b01      	ldr	r3, [sp, #4]
 800f592:	429e      	cmp	r6, r3
 800f594:	f200 8105 	bhi.w	800f7a2 <_scanf_float+0x28e>
 800f598:	2001      	movs	r0, #1
 800f59a:	b007      	add	sp, #28
 800f59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5a0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f5a4:	2a0d      	cmp	r2, #13
 800f5a6:	d8e8      	bhi.n	800f57a <_scanf_float+0x66>
 800f5a8:	a101      	add	r1, pc, #4	@ (adr r1, 800f5b0 <_scanf_float+0x9c>)
 800f5aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f5ae:	bf00      	nop
 800f5b0:	0800f6f9 	.word	0x0800f6f9
 800f5b4:	0800f57b 	.word	0x0800f57b
 800f5b8:	0800f57b 	.word	0x0800f57b
 800f5bc:	0800f57b 	.word	0x0800f57b
 800f5c0:	0800f755 	.word	0x0800f755
 800f5c4:	0800f72f 	.word	0x0800f72f
 800f5c8:	0800f57b 	.word	0x0800f57b
 800f5cc:	0800f57b 	.word	0x0800f57b
 800f5d0:	0800f707 	.word	0x0800f707
 800f5d4:	0800f57b 	.word	0x0800f57b
 800f5d8:	0800f57b 	.word	0x0800f57b
 800f5dc:	0800f57b 	.word	0x0800f57b
 800f5e0:	0800f57b 	.word	0x0800f57b
 800f5e4:	0800f6c3 	.word	0x0800f6c3
 800f5e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f5ec:	e7da      	b.n	800f5a4 <_scanf_float+0x90>
 800f5ee:	290e      	cmp	r1, #14
 800f5f0:	d8c3      	bhi.n	800f57a <_scanf_float+0x66>
 800f5f2:	a001      	add	r0, pc, #4	@ (adr r0, 800f5f8 <_scanf_float+0xe4>)
 800f5f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f5f8:	0800f6b3 	.word	0x0800f6b3
 800f5fc:	0800f57b 	.word	0x0800f57b
 800f600:	0800f6b3 	.word	0x0800f6b3
 800f604:	0800f743 	.word	0x0800f743
 800f608:	0800f57b 	.word	0x0800f57b
 800f60c:	0800f655 	.word	0x0800f655
 800f610:	0800f699 	.word	0x0800f699
 800f614:	0800f699 	.word	0x0800f699
 800f618:	0800f699 	.word	0x0800f699
 800f61c:	0800f699 	.word	0x0800f699
 800f620:	0800f699 	.word	0x0800f699
 800f624:	0800f699 	.word	0x0800f699
 800f628:	0800f699 	.word	0x0800f699
 800f62c:	0800f699 	.word	0x0800f699
 800f630:	0800f699 	.word	0x0800f699
 800f634:	2b6e      	cmp	r3, #110	@ 0x6e
 800f636:	d809      	bhi.n	800f64c <_scanf_float+0x138>
 800f638:	2b60      	cmp	r3, #96	@ 0x60
 800f63a:	d8b1      	bhi.n	800f5a0 <_scanf_float+0x8c>
 800f63c:	2b54      	cmp	r3, #84	@ 0x54
 800f63e:	d07b      	beq.n	800f738 <_scanf_float+0x224>
 800f640:	2b59      	cmp	r3, #89	@ 0x59
 800f642:	d19a      	bne.n	800f57a <_scanf_float+0x66>
 800f644:	2d07      	cmp	r5, #7
 800f646:	d198      	bne.n	800f57a <_scanf_float+0x66>
 800f648:	2508      	movs	r5, #8
 800f64a:	e02f      	b.n	800f6ac <_scanf_float+0x198>
 800f64c:	2b74      	cmp	r3, #116	@ 0x74
 800f64e:	d073      	beq.n	800f738 <_scanf_float+0x224>
 800f650:	2b79      	cmp	r3, #121	@ 0x79
 800f652:	e7f6      	b.n	800f642 <_scanf_float+0x12e>
 800f654:	6821      	ldr	r1, [r4, #0]
 800f656:	05c8      	lsls	r0, r1, #23
 800f658:	d51e      	bpl.n	800f698 <_scanf_float+0x184>
 800f65a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f65e:	6021      	str	r1, [r4, #0]
 800f660:	3701      	adds	r7, #1
 800f662:	f1bb 0f00 	cmp.w	fp, #0
 800f666:	d003      	beq.n	800f670 <_scanf_float+0x15c>
 800f668:	3201      	adds	r2, #1
 800f66a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f66e:	60a2      	str	r2, [r4, #8]
 800f670:	68a3      	ldr	r3, [r4, #8]
 800f672:	3b01      	subs	r3, #1
 800f674:	60a3      	str	r3, [r4, #8]
 800f676:	6923      	ldr	r3, [r4, #16]
 800f678:	3301      	adds	r3, #1
 800f67a:	6123      	str	r3, [r4, #16]
 800f67c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f680:	3b01      	subs	r3, #1
 800f682:	2b00      	cmp	r3, #0
 800f684:	f8c9 3004 	str.w	r3, [r9, #4]
 800f688:	f340 8082 	ble.w	800f790 <_scanf_float+0x27c>
 800f68c:	f8d9 3000 	ldr.w	r3, [r9]
 800f690:	3301      	adds	r3, #1
 800f692:	f8c9 3000 	str.w	r3, [r9]
 800f696:	e762      	b.n	800f55e <_scanf_float+0x4a>
 800f698:	eb1a 0105 	adds.w	r1, sl, r5
 800f69c:	f47f af6d 	bne.w	800f57a <_scanf_float+0x66>
 800f6a0:	6822      	ldr	r2, [r4, #0]
 800f6a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f6a6:	6022      	str	r2, [r4, #0]
 800f6a8:	460d      	mov	r5, r1
 800f6aa:	468a      	mov	sl, r1
 800f6ac:	f806 3b01 	strb.w	r3, [r6], #1
 800f6b0:	e7de      	b.n	800f670 <_scanf_float+0x15c>
 800f6b2:	6822      	ldr	r2, [r4, #0]
 800f6b4:	0610      	lsls	r0, r2, #24
 800f6b6:	f57f af60 	bpl.w	800f57a <_scanf_float+0x66>
 800f6ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f6be:	6022      	str	r2, [r4, #0]
 800f6c0:	e7f4      	b.n	800f6ac <_scanf_float+0x198>
 800f6c2:	f1ba 0f00 	cmp.w	sl, #0
 800f6c6:	d10c      	bne.n	800f6e2 <_scanf_float+0x1ce>
 800f6c8:	b977      	cbnz	r7, 800f6e8 <_scanf_float+0x1d4>
 800f6ca:	6822      	ldr	r2, [r4, #0]
 800f6cc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f6d0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f6d4:	d108      	bne.n	800f6e8 <_scanf_float+0x1d4>
 800f6d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f6da:	6022      	str	r2, [r4, #0]
 800f6dc:	f04f 0a01 	mov.w	sl, #1
 800f6e0:	e7e4      	b.n	800f6ac <_scanf_float+0x198>
 800f6e2:	f1ba 0f02 	cmp.w	sl, #2
 800f6e6:	d050      	beq.n	800f78a <_scanf_float+0x276>
 800f6e8:	2d01      	cmp	r5, #1
 800f6ea:	d002      	beq.n	800f6f2 <_scanf_float+0x1de>
 800f6ec:	2d04      	cmp	r5, #4
 800f6ee:	f47f af44 	bne.w	800f57a <_scanf_float+0x66>
 800f6f2:	3501      	adds	r5, #1
 800f6f4:	b2ed      	uxtb	r5, r5
 800f6f6:	e7d9      	b.n	800f6ac <_scanf_float+0x198>
 800f6f8:	f1ba 0f01 	cmp.w	sl, #1
 800f6fc:	f47f af3d 	bne.w	800f57a <_scanf_float+0x66>
 800f700:	f04f 0a02 	mov.w	sl, #2
 800f704:	e7d2      	b.n	800f6ac <_scanf_float+0x198>
 800f706:	b975      	cbnz	r5, 800f726 <_scanf_float+0x212>
 800f708:	2f00      	cmp	r7, #0
 800f70a:	f47f af37 	bne.w	800f57c <_scanf_float+0x68>
 800f70e:	6822      	ldr	r2, [r4, #0]
 800f710:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f714:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f718:	f040 80fc 	bne.w	800f914 <_scanf_float+0x400>
 800f71c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f720:	6022      	str	r2, [r4, #0]
 800f722:	2501      	movs	r5, #1
 800f724:	e7c2      	b.n	800f6ac <_scanf_float+0x198>
 800f726:	2d03      	cmp	r5, #3
 800f728:	d0e3      	beq.n	800f6f2 <_scanf_float+0x1de>
 800f72a:	2d05      	cmp	r5, #5
 800f72c:	e7df      	b.n	800f6ee <_scanf_float+0x1da>
 800f72e:	2d02      	cmp	r5, #2
 800f730:	f47f af23 	bne.w	800f57a <_scanf_float+0x66>
 800f734:	2503      	movs	r5, #3
 800f736:	e7b9      	b.n	800f6ac <_scanf_float+0x198>
 800f738:	2d06      	cmp	r5, #6
 800f73a:	f47f af1e 	bne.w	800f57a <_scanf_float+0x66>
 800f73e:	2507      	movs	r5, #7
 800f740:	e7b4      	b.n	800f6ac <_scanf_float+0x198>
 800f742:	6822      	ldr	r2, [r4, #0]
 800f744:	0591      	lsls	r1, r2, #22
 800f746:	f57f af18 	bpl.w	800f57a <_scanf_float+0x66>
 800f74a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f74e:	6022      	str	r2, [r4, #0]
 800f750:	9702      	str	r7, [sp, #8]
 800f752:	e7ab      	b.n	800f6ac <_scanf_float+0x198>
 800f754:	6822      	ldr	r2, [r4, #0]
 800f756:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f75a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f75e:	d005      	beq.n	800f76c <_scanf_float+0x258>
 800f760:	0550      	lsls	r0, r2, #21
 800f762:	f57f af0a 	bpl.w	800f57a <_scanf_float+0x66>
 800f766:	2f00      	cmp	r7, #0
 800f768:	f000 80d4 	beq.w	800f914 <_scanf_float+0x400>
 800f76c:	0591      	lsls	r1, r2, #22
 800f76e:	bf58      	it	pl
 800f770:	9902      	ldrpl	r1, [sp, #8]
 800f772:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f776:	bf58      	it	pl
 800f778:	1a79      	subpl	r1, r7, r1
 800f77a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f77e:	bf58      	it	pl
 800f780:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f784:	6022      	str	r2, [r4, #0]
 800f786:	2700      	movs	r7, #0
 800f788:	e790      	b.n	800f6ac <_scanf_float+0x198>
 800f78a:	f04f 0a03 	mov.w	sl, #3
 800f78e:	e78d      	b.n	800f6ac <_scanf_float+0x198>
 800f790:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f794:	4649      	mov	r1, r9
 800f796:	4640      	mov	r0, r8
 800f798:	4798      	blx	r3
 800f79a:	2800      	cmp	r0, #0
 800f79c:	f43f aedf 	beq.w	800f55e <_scanf_float+0x4a>
 800f7a0:	e6eb      	b.n	800f57a <_scanf_float+0x66>
 800f7a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f7a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f7aa:	464a      	mov	r2, r9
 800f7ac:	4640      	mov	r0, r8
 800f7ae:	4798      	blx	r3
 800f7b0:	6923      	ldr	r3, [r4, #16]
 800f7b2:	3b01      	subs	r3, #1
 800f7b4:	6123      	str	r3, [r4, #16]
 800f7b6:	e6eb      	b.n	800f590 <_scanf_float+0x7c>
 800f7b8:	1e6b      	subs	r3, r5, #1
 800f7ba:	2b06      	cmp	r3, #6
 800f7bc:	d824      	bhi.n	800f808 <_scanf_float+0x2f4>
 800f7be:	2d02      	cmp	r5, #2
 800f7c0:	d836      	bhi.n	800f830 <_scanf_float+0x31c>
 800f7c2:	9b01      	ldr	r3, [sp, #4]
 800f7c4:	429e      	cmp	r6, r3
 800f7c6:	f67f aee7 	bls.w	800f598 <_scanf_float+0x84>
 800f7ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f7ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f7d2:	464a      	mov	r2, r9
 800f7d4:	4640      	mov	r0, r8
 800f7d6:	4798      	blx	r3
 800f7d8:	6923      	ldr	r3, [r4, #16]
 800f7da:	3b01      	subs	r3, #1
 800f7dc:	6123      	str	r3, [r4, #16]
 800f7de:	e7f0      	b.n	800f7c2 <_scanf_float+0x2ae>
 800f7e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f7e4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f7e8:	464a      	mov	r2, r9
 800f7ea:	4640      	mov	r0, r8
 800f7ec:	4798      	blx	r3
 800f7ee:	6923      	ldr	r3, [r4, #16]
 800f7f0:	3b01      	subs	r3, #1
 800f7f2:	6123      	str	r3, [r4, #16]
 800f7f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f7f8:	fa5f fa8a 	uxtb.w	sl, sl
 800f7fc:	f1ba 0f02 	cmp.w	sl, #2
 800f800:	d1ee      	bne.n	800f7e0 <_scanf_float+0x2cc>
 800f802:	3d03      	subs	r5, #3
 800f804:	b2ed      	uxtb	r5, r5
 800f806:	1b76      	subs	r6, r6, r5
 800f808:	6823      	ldr	r3, [r4, #0]
 800f80a:	05da      	lsls	r2, r3, #23
 800f80c:	d530      	bpl.n	800f870 <_scanf_float+0x35c>
 800f80e:	055b      	lsls	r3, r3, #21
 800f810:	d511      	bpl.n	800f836 <_scanf_float+0x322>
 800f812:	9b01      	ldr	r3, [sp, #4]
 800f814:	429e      	cmp	r6, r3
 800f816:	f67f aebf 	bls.w	800f598 <_scanf_float+0x84>
 800f81a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f81e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f822:	464a      	mov	r2, r9
 800f824:	4640      	mov	r0, r8
 800f826:	4798      	blx	r3
 800f828:	6923      	ldr	r3, [r4, #16]
 800f82a:	3b01      	subs	r3, #1
 800f82c:	6123      	str	r3, [r4, #16]
 800f82e:	e7f0      	b.n	800f812 <_scanf_float+0x2fe>
 800f830:	46aa      	mov	sl, r5
 800f832:	46b3      	mov	fp, r6
 800f834:	e7de      	b.n	800f7f4 <_scanf_float+0x2e0>
 800f836:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f83a:	6923      	ldr	r3, [r4, #16]
 800f83c:	2965      	cmp	r1, #101	@ 0x65
 800f83e:	f103 33ff 	add.w	r3, r3, #4294967295
 800f842:	f106 35ff 	add.w	r5, r6, #4294967295
 800f846:	6123      	str	r3, [r4, #16]
 800f848:	d00c      	beq.n	800f864 <_scanf_float+0x350>
 800f84a:	2945      	cmp	r1, #69	@ 0x45
 800f84c:	d00a      	beq.n	800f864 <_scanf_float+0x350>
 800f84e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f852:	464a      	mov	r2, r9
 800f854:	4640      	mov	r0, r8
 800f856:	4798      	blx	r3
 800f858:	6923      	ldr	r3, [r4, #16]
 800f85a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f85e:	3b01      	subs	r3, #1
 800f860:	1eb5      	subs	r5, r6, #2
 800f862:	6123      	str	r3, [r4, #16]
 800f864:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f868:	464a      	mov	r2, r9
 800f86a:	4640      	mov	r0, r8
 800f86c:	4798      	blx	r3
 800f86e:	462e      	mov	r6, r5
 800f870:	6822      	ldr	r2, [r4, #0]
 800f872:	f012 0210 	ands.w	r2, r2, #16
 800f876:	d001      	beq.n	800f87c <_scanf_float+0x368>
 800f878:	2000      	movs	r0, #0
 800f87a:	e68e      	b.n	800f59a <_scanf_float+0x86>
 800f87c:	7032      	strb	r2, [r6, #0]
 800f87e:	6823      	ldr	r3, [r4, #0]
 800f880:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f888:	d123      	bne.n	800f8d2 <_scanf_float+0x3be>
 800f88a:	9b02      	ldr	r3, [sp, #8]
 800f88c:	429f      	cmp	r7, r3
 800f88e:	d00a      	beq.n	800f8a6 <_scanf_float+0x392>
 800f890:	1bda      	subs	r2, r3, r7
 800f892:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f896:	429e      	cmp	r6, r3
 800f898:	bf28      	it	cs
 800f89a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f89e:	491e      	ldr	r1, [pc, #120]	@ (800f918 <_scanf_float+0x404>)
 800f8a0:	4630      	mov	r0, r6
 800f8a2:	f000 f8ff 	bl	800faa4 <siprintf>
 800f8a6:	9901      	ldr	r1, [sp, #4]
 800f8a8:	2200      	movs	r2, #0
 800f8aa:	4640      	mov	r0, r8
 800f8ac:	f002 fb96 	bl	8011fdc <_strtod_r>
 800f8b0:	9b03      	ldr	r3, [sp, #12]
 800f8b2:	6821      	ldr	r1, [r4, #0]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	f011 0f02 	tst.w	r1, #2
 800f8ba:	f103 0204 	add.w	r2, r3, #4
 800f8be:	d015      	beq.n	800f8ec <_scanf_float+0x3d8>
 800f8c0:	9903      	ldr	r1, [sp, #12]
 800f8c2:	600a      	str	r2, [r1, #0]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	ed83 0b00 	vstr	d0, [r3]
 800f8ca:	68e3      	ldr	r3, [r4, #12]
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	60e3      	str	r3, [r4, #12]
 800f8d0:	e7d2      	b.n	800f878 <_scanf_float+0x364>
 800f8d2:	9b04      	ldr	r3, [sp, #16]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d0e6      	beq.n	800f8a6 <_scanf_float+0x392>
 800f8d8:	9905      	ldr	r1, [sp, #20]
 800f8da:	230a      	movs	r3, #10
 800f8dc:	3101      	adds	r1, #1
 800f8de:	4640      	mov	r0, r8
 800f8e0:	f002 fbfc 	bl	80120dc <_strtol_r>
 800f8e4:	9b04      	ldr	r3, [sp, #16]
 800f8e6:	9e05      	ldr	r6, [sp, #20]
 800f8e8:	1ac2      	subs	r2, r0, r3
 800f8ea:	e7d2      	b.n	800f892 <_scanf_float+0x37e>
 800f8ec:	f011 0f04 	tst.w	r1, #4
 800f8f0:	9903      	ldr	r1, [sp, #12]
 800f8f2:	600a      	str	r2, [r1, #0]
 800f8f4:	d1e6      	bne.n	800f8c4 <_scanf_float+0x3b0>
 800f8f6:	eeb4 0b40 	vcmp.f64	d0, d0
 800f8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8fe:	681d      	ldr	r5, [r3, #0]
 800f900:	d705      	bvc.n	800f90e <_scanf_float+0x3fa>
 800f902:	4806      	ldr	r0, [pc, #24]	@ (800f91c <_scanf_float+0x408>)
 800f904:	f000 fa20 	bl	800fd48 <nanf>
 800f908:	ed85 0a00 	vstr	s0, [r5]
 800f90c:	e7dd      	b.n	800f8ca <_scanf_float+0x3b6>
 800f90e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800f912:	e7f9      	b.n	800f908 <_scanf_float+0x3f4>
 800f914:	2700      	movs	r7, #0
 800f916:	e635      	b.n	800f584 <_scanf_float+0x70>
 800f918:	0801349c 	.word	0x0801349c
 800f91c:	080135dd 	.word	0x080135dd

0800f920 <std>:
 800f920:	2300      	movs	r3, #0
 800f922:	b510      	push	{r4, lr}
 800f924:	4604      	mov	r4, r0
 800f926:	e9c0 3300 	strd	r3, r3, [r0]
 800f92a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f92e:	6083      	str	r3, [r0, #8]
 800f930:	8181      	strh	r1, [r0, #12]
 800f932:	6643      	str	r3, [r0, #100]	@ 0x64
 800f934:	81c2      	strh	r2, [r0, #14]
 800f936:	6183      	str	r3, [r0, #24]
 800f938:	4619      	mov	r1, r3
 800f93a:	2208      	movs	r2, #8
 800f93c:	305c      	adds	r0, #92	@ 0x5c
 800f93e:	f000 f916 	bl	800fb6e <memset>
 800f942:	4b0d      	ldr	r3, [pc, #52]	@ (800f978 <std+0x58>)
 800f944:	6263      	str	r3, [r4, #36]	@ 0x24
 800f946:	4b0d      	ldr	r3, [pc, #52]	@ (800f97c <std+0x5c>)
 800f948:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f94a:	4b0d      	ldr	r3, [pc, #52]	@ (800f980 <std+0x60>)
 800f94c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f94e:	4b0d      	ldr	r3, [pc, #52]	@ (800f984 <std+0x64>)
 800f950:	6323      	str	r3, [r4, #48]	@ 0x30
 800f952:	4b0d      	ldr	r3, [pc, #52]	@ (800f988 <std+0x68>)
 800f954:	6224      	str	r4, [r4, #32]
 800f956:	429c      	cmp	r4, r3
 800f958:	d006      	beq.n	800f968 <std+0x48>
 800f95a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f95e:	4294      	cmp	r4, r2
 800f960:	d002      	beq.n	800f968 <std+0x48>
 800f962:	33d0      	adds	r3, #208	@ 0xd0
 800f964:	429c      	cmp	r4, r3
 800f966:	d105      	bne.n	800f974 <std+0x54>
 800f968:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f96c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f970:	f000 b9d8 	b.w	800fd24 <__retarget_lock_init_recursive>
 800f974:	bd10      	pop	{r4, pc}
 800f976:	bf00      	nop
 800f978:	0800fae9 	.word	0x0800fae9
 800f97c:	0800fb0b 	.word	0x0800fb0b
 800f980:	0800fb43 	.word	0x0800fb43
 800f984:	0800fb67 	.word	0x0800fb67
 800f988:	24004f68 	.word	0x24004f68

0800f98c <stdio_exit_handler>:
 800f98c:	4a02      	ldr	r2, [pc, #8]	@ (800f998 <stdio_exit_handler+0xc>)
 800f98e:	4903      	ldr	r1, [pc, #12]	@ (800f99c <stdio_exit_handler+0x10>)
 800f990:	4803      	ldr	r0, [pc, #12]	@ (800f9a0 <stdio_exit_handler+0x14>)
 800f992:	f000 b869 	b.w	800fa68 <_fwalk_sglue>
 800f996:	bf00      	nop
 800f998:	24000014 	.word	0x24000014
 800f99c:	08012499 	.word	0x08012499
 800f9a0:	24000024 	.word	0x24000024

0800f9a4 <cleanup_stdio>:
 800f9a4:	6841      	ldr	r1, [r0, #4]
 800f9a6:	4b0c      	ldr	r3, [pc, #48]	@ (800f9d8 <cleanup_stdio+0x34>)
 800f9a8:	4299      	cmp	r1, r3
 800f9aa:	b510      	push	{r4, lr}
 800f9ac:	4604      	mov	r4, r0
 800f9ae:	d001      	beq.n	800f9b4 <cleanup_stdio+0x10>
 800f9b0:	f002 fd72 	bl	8012498 <_fflush_r>
 800f9b4:	68a1      	ldr	r1, [r4, #8]
 800f9b6:	4b09      	ldr	r3, [pc, #36]	@ (800f9dc <cleanup_stdio+0x38>)
 800f9b8:	4299      	cmp	r1, r3
 800f9ba:	d002      	beq.n	800f9c2 <cleanup_stdio+0x1e>
 800f9bc:	4620      	mov	r0, r4
 800f9be:	f002 fd6b 	bl	8012498 <_fflush_r>
 800f9c2:	68e1      	ldr	r1, [r4, #12]
 800f9c4:	4b06      	ldr	r3, [pc, #24]	@ (800f9e0 <cleanup_stdio+0x3c>)
 800f9c6:	4299      	cmp	r1, r3
 800f9c8:	d004      	beq.n	800f9d4 <cleanup_stdio+0x30>
 800f9ca:	4620      	mov	r0, r4
 800f9cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9d0:	f002 bd62 	b.w	8012498 <_fflush_r>
 800f9d4:	bd10      	pop	{r4, pc}
 800f9d6:	bf00      	nop
 800f9d8:	24004f68 	.word	0x24004f68
 800f9dc:	24004fd0 	.word	0x24004fd0
 800f9e0:	24005038 	.word	0x24005038

0800f9e4 <global_stdio_init.part.0>:
 800f9e4:	b510      	push	{r4, lr}
 800f9e6:	4b0b      	ldr	r3, [pc, #44]	@ (800fa14 <global_stdio_init.part.0+0x30>)
 800f9e8:	4c0b      	ldr	r4, [pc, #44]	@ (800fa18 <global_stdio_init.part.0+0x34>)
 800f9ea:	4a0c      	ldr	r2, [pc, #48]	@ (800fa1c <global_stdio_init.part.0+0x38>)
 800f9ec:	601a      	str	r2, [r3, #0]
 800f9ee:	4620      	mov	r0, r4
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	2104      	movs	r1, #4
 800f9f4:	f7ff ff94 	bl	800f920 <std>
 800f9f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f9fc:	2201      	movs	r2, #1
 800f9fe:	2109      	movs	r1, #9
 800fa00:	f7ff ff8e 	bl	800f920 <std>
 800fa04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fa08:	2202      	movs	r2, #2
 800fa0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa0e:	2112      	movs	r1, #18
 800fa10:	f7ff bf86 	b.w	800f920 <std>
 800fa14:	240050a0 	.word	0x240050a0
 800fa18:	24004f68 	.word	0x24004f68
 800fa1c:	0800f98d 	.word	0x0800f98d

0800fa20 <__sfp_lock_acquire>:
 800fa20:	4801      	ldr	r0, [pc, #4]	@ (800fa28 <__sfp_lock_acquire+0x8>)
 800fa22:	f000 b980 	b.w	800fd26 <__retarget_lock_acquire_recursive>
 800fa26:	bf00      	nop
 800fa28:	240050a9 	.word	0x240050a9

0800fa2c <__sfp_lock_release>:
 800fa2c:	4801      	ldr	r0, [pc, #4]	@ (800fa34 <__sfp_lock_release+0x8>)
 800fa2e:	f000 b97b 	b.w	800fd28 <__retarget_lock_release_recursive>
 800fa32:	bf00      	nop
 800fa34:	240050a9 	.word	0x240050a9

0800fa38 <__sinit>:
 800fa38:	b510      	push	{r4, lr}
 800fa3a:	4604      	mov	r4, r0
 800fa3c:	f7ff fff0 	bl	800fa20 <__sfp_lock_acquire>
 800fa40:	6a23      	ldr	r3, [r4, #32]
 800fa42:	b11b      	cbz	r3, 800fa4c <__sinit+0x14>
 800fa44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa48:	f7ff bff0 	b.w	800fa2c <__sfp_lock_release>
 800fa4c:	4b04      	ldr	r3, [pc, #16]	@ (800fa60 <__sinit+0x28>)
 800fa4e:	6223      	str	r3, [r4, #32]
 800fa50:	4b04      	ldr	r3, [pc, #16]	@ (800fa64 <__sinit+0x2c>)
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d1f5      	bne.n	800fa44 <__sinit+0xc>
 800fa58:	f7ff ffc4 	bl	800f9e4 <global_stdio_init.part.0>
 800fa5c:	e7f2      	b.n	800fa44 <__sinit+0xc>
 800fa5e:	bf00      	nop
 800fa60:	0800f9a5 	.word	0x0800f9a5
 800fa64:	240050a0 	.word	0x240050a0

0800fa68 <_fwalk_sglue>:
 800fa68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa6c:	4607      	mov	r7, r0
 800fa6e:	4688      	mov	r8, r1
 800fa70:	4614      	mov	r4, r2
 800fa72:	2600      	movs	r6, #0
 800fa74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fa78:	f1b9 0901 	subs.w	r9, r9, #1
 800fa7c:	d505      	bpl.n	800fa8a <_fwalk_sglue+0x22>
 800fa7e:	6824      	ldr	r4, [r4, #0]
 800fa80:	2c00      	cmp	r4, #0
 800fa82:	d1f7      	bne.n	800fa74 <_fwalk_sglue+0xc>
 800fa84:	4630      	mov	r0, r6
 800fa86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa8a:	89ab      	ldrh	r3, [r5, #12]
 800fa8c:	2b01      	cmp	r3, #1
 800fa8e:	d907      	bls.n	800faa0 <_fwalk_sglue+0x38>
 800fa90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fa94:	3301      	adds	r3, #1
 800fa96:	d003      	beq.n	800faa0 <_fwalk_sglue+0x38>
 800fa98:	4629      	mov	r1, r5
 800fa9a:	4638      	mov	r0, r7
 800fa9c:	47c0      	blx	r8
 800fa9e:	4306      	orrs	r6, r0
 800faa0:	3568      	adds	r5, #104	@ 0x68
 800faa2:	e7e9      	b.n	800fa78 <_fwalk_sglue+0x10>

0800faa4 <siprintf>:
 800faa4:	b40e      	push	{r1, r2, r3}
 800faa6:	b510      	push	{r4, lr}
 800faa8:	b09d      	sub	sp, #116	@ 0x74
 800faaa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800faac:	9002      	str	r0, [sp, #8]
 800faae:	9006      	str	r0, [sp, #24]
 800fab0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fab4:	480a      	ldr	r0, [pc, #40]	@ (800fae0 <siprintf+0x3c>)
 800fab6:	9107      	str	r1, [sp, #28]
 800fab8:	9104      	str	r1, [sp, #16]
 800faba:	490a      	ldr	r1, [pc, #40]	@ (800fae4 <siprintf+0x40>)
 800fabc:	f853 2b04 	ldr.w	r2, [r3], #4
 800fac0:	9105      	str	r1, [sp, #20]
 800fac2:	2400      	movs	r4, #0
 800fac4:	a902      	add	r1, sp, #8
 800fac6:	6800      	ldr	r0, [r0, #0]
 800fac8:	9301      	str	r3, [sp, #4]
 800faca:	941b      	str	r4, [sp, #108]	@ 0x6c
 800facc:	f002 fb64 	bl	8012198 <_svfiprintf_r>
 800fad0:	9b02      	ldr	r3, [sp, #8]
 800fad2:	701c      	strb	r4, [r3, #0]
 800fad4:	b01d      	add	sp, #116	@ 0x74
 800fad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fada:	b003      	add	sp, #12
 800fadc:	4770      	bx	lr
 800fade:	bf00      	nop
 800fae0:	24000020 	.word	0x24000020
 800fae4:	ffff0208 	.word	0xffff0208

0800fae8 <__sread>:
 800fae8:	b510      	push	{r4, lr}
 800faea:	460c      	mov	r4, r1
 800faec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800faf0:	f000 f8ca 	bl	800fc88 <_read_r>
 800faf4:	2800      	cmp	r0, #0
 800faf6:	bfab      	itete	ge
 800faf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fafa:	89a3      	ldrhlt	r3, [r4, #12]
 800fafc:	181b      	addge	r3, r3, r0
 800fafe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fb02:	bfac      	ite	ge
 800fb04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fb06:	81a3      	strhlt	r3, [r4, #12]
 800fb08:	bd10      	pop	{r4, pc}

0800fb0a <__swrite>:
 800fb0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb0e:	461f      	mov	r7, r3
 800fb10:	898b      	ldrh	r3, [r1, #12]
 800fb12:	05db      	lsls	r3, r3, #23
 800fb14:	4605      	mov	r5, r0
 800fb16:	460c      	mov	r4, r1
 800fb18:	4616      	mov	r6, r2
 800fb1a:	d505      	bpl.n	800fb28 <__swrite+0x1e>
 800fb1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb20:	2302      	movs	r3, #2
 800fb22:	2200      	movs	r2, #0
 800fb24:	f000 f89e 	bl	800fc64 <_lseek_r>
 800fb28:	89a3      	ldrh	r3, [r4, #12]
 800fb2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fb32:	81a3      	strh	r3, [r4, #12]
 800fb34:	4632      	mov	r2, r6
 800fb36:	463b      	mov	r3, r7
 800fb38:	4628      	mov	r0, r5
 800fb3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb3e:	f000 b8b5 	b.w	800fcac <_write_r>

0800fb42 <__sseek>:
 800fb42:	b510      	push	{r4, lr}
 800fb44:	460c      	mov	r4, r1
 800fb46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb4a:	f000 f88b 	bl	800fc64 <_lseek_r>
 800fb4e:	1c43      	adds	r3, r0, #1
 800fb50:	89a3      	ldrh	r3, [r4, #12]
 800fb52:	bf15      	itete	ne
 800fb54:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fb56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fb5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fb5e:	81a3      	strheq	r3, [r4, #12]
 800fb60:	bf18      	it	ne
 800fb62:	81a3      	strhne	r3, [r4, #12]
 800fb64:	bd10      	pop	{r4, pc}

0800fb66 <__sclose>:
 800fb66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb6a:	f000 b80d 	b.w	800fb88 <_close_r>

0800fb6e <memset>:
 800fb6e:	4402      	add	r2, r0
 800fb70:	4603      	mov	r3, r0
 800fb72:	4293      	cmp	r3, r2
 800fb74:	d100      	bne.n	800fb78 <memset+0xa>
 800fb76:	4770      	bx	lr
 800fb78:	f803 1b01 	strb.w	r1, [r3], #1
 800fb7c:	e7f9      	b.n	800fb72 <memset+0x4>
	...

0800fb80 <_localeconv_r>:
 800fb80:	4800      	ldr	r0, [pc, #0]	@ (800fb84 <_localeconv_r+0x4>)
 800fb82:	4770      	bx	lr
 800fb84:	24000160 	.word	0x24000160

0800fb88 <_close_r>:
 800fb88:	b538      	push	{r3, r4, r5, lr}
 800fb8a:	4d06      	ldr	r5, [pc, #24]	@ (800fba4 <_close_r+0x1c>)
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	4604      	mov	r4, r0
 800fb90:	4608      	mov	r0, r1
 800fb92:	602b      	str	r3, [r5, #0]
 800fb94:	f7f2 fe4c 	bl	8002830 <_close>
 800fb98:	1c43      	adds	r3, r0, #1
 800fb9a:	d102      	bne.n	800fba2 <_close_r+0x1a>
 800fb9c:	682b      	ldr	r3, [r5, #0]
 800fb9e:	b103      	cbz	r3, 800fba2 <_close_r+0x1a>
 800fba0:	6023      	str	r3, [r4, #0]
 800fba2:	bd38      	pop	{r3, r4, r5, pc}
 800fba4:	240050a4 	.word	0x240050a4

0800fba8 <_reclaim_reent>:
 800fba8:	4b2d      	ldr	r3, [pc, #180]	@ (800fc60 <_reclaim_reent+0xb8>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	4283      	cmp	r3, r0
 800fbae:	b570      	push	{r4, r5, r6, lr}
 800fbb0:	4604      	mov	r4, r0
 800fbb2:	d053      	beq.n	800fc5c <_reclaim_reent+0xb4>
 800fbb4:	69c3      	ldr	r3, [r0, #28]
 800fbb6:	b31b      	cbz	r3, 800fc00 <_reclaim_reent+0x58>
 800fbb8:	68db      	ldr	r3, [r3, #12]
 800fbba:	b163      	cbz	r3, 800fbd6 <_reclaim_reent+0x2e>
 800fbbc:	2500      	movs	r5, #0
 800fbbe:	69e3      	ldr	r3, [r4, #28]
 800fbc0:	68db      	ldr	r3, [r3, #12]
 800fbc2:	5959      	ldr	r1, [r3, r5]
 800fbc4:	b9b1      	cbnz	r1, 800fbf4 <_reclaim_reent+0x4c>
 800fbc6:	3504      	adds	r5, #4
 800fbc8:	2d80      	cmp	r5, #128	@ 0x80
 800fbca:	d1f8      	bne.n	800fbbe <_reclaim_reent+0x16>
 800fbcc:	69e3      	ldr	r3, [r4, #28]
 800fbce:	4620      	mov	r0, r4
 800fbd0:	68d9      	ldr	r1, [r3, #12]
 800fbd2:	f000 fea7 	bl	8010924 <_free_r>
 800fbd6:	69e3      	ldr	r3, [r4, #28]
 800fbd8:	6819      	ldr	r1, [r3, #0]
 800fbda:	b111      	cbz	r1, 800fbe2 <_reclaim_reent+0x3a>
 800fbdc:	4620      	mov	r0, r4
 800fbde:	f000 fea1 	bl	8010924 <_free_r>
 800fbe2:	69e3      	ldr	r3, [r4, #28]
 800fbe4:	689d      	ldr	r5, [r3, #8]
 800fbe6:	b15d      	cbz	r5, 800fc00 <_reclaim_reent+0x58>
 800fbe8:	4629      	mov	r1, r5
 800fbea:	4620      	mov	r0, r4
 800fbec:	682d      	ldr	r5, [r5, #0]
 800fbee:	f000 fe99 	bl	8010924 <_free_r>
 800fbf2:	e7f8      	b.n	800fbe6 <_reclaim_reent+0x3e>
 800fbf4:	680e      	ldr	r6, [r1, #0]
 800fbf6:	4620      	mov	r0, r4
 800fbf8:	f000 fe94 	bl	8010924 <_free_r>
 800fbfc:	4631      	mov	r1, r6
 800fbfe:	e7e1      	b.n	800fbc4 <_reclaim_reent+0x1c>
 800fc00:	6961      	ldr	r1, [r4, #20]
 800fc02:	b111      	cbz	r1, 800fc0a <_reclaim_reent+0x62>
 800fc04:	4620      	mov	r0, r4
 800fc06:	f000 fe8d 	bl	8010924 <_free_r>
 800fc0a:	69e1      	ldr	r1, [r4, #28]
 800fc0c:	b111      	cbz	r1, 800fc14 <_reclaim_reent+0x6c>
 800fc0e:	4620      	mov	r0, r4
 800fc10:	f000 fe88 	bl	8010924 <_free_r>
 800fc14:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fc16:	b111      	cbz	r1, 800fc1e <_reclaim_reent+0x76>
 800fc18:	4620      	mov	r0, r4
 800fc1a:	f000 fe83 	bl	8010924 <_free_r>
 800fc1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc20:	b111      	cbz	r1, 800fc28 <_reclaim_reent+0x80>
 800fc22:	4620      	mov	r0, r4
 800fc24:	f000 fe7e 	bl	8010924 <_free_r>
 800fc28:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800fc2a:	b111      	cbz	r1, 800fc32 <_reclaim_reent+0x8a>
 800fc2c:	4620      	mov	r0, r4
 800fc2e:	f000 fe79 	bl	8010924 <_free_r>
 800fc32:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800fc34:	b111      	cbz	r1, 800fc3c <_reclaim_reent+0x94>
 800fc36:	4620      	mov	r0, r4
 800fc38:	f000 fe74 	bl	8010924 <_free_r>
 800fc3c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800fc3e:	b111      	cbz	r1, 800fc46 <_reclaim_reent+0x9e>
 800fc40:	4620      	mov	r0, r4
 800fc42:	f000 fe6f 	bl	8010924 <_free_r>
 800fc46:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800fc48:	b111      	cbz	r1, 800fc50 <_reclaim_reent+0xa8>
 800fc4a:	4620      	mov	r0, r4
 800fc4c:	f000 fe6a 	bl	8010924 <_free_r>
 800fc50:	6a23      	ldr	r3, [r4, #32]
 800fc52:	b11b      	cbz	r3, 800fc5c <_reclaim_reent+0xb4>
 800fc54:	4620      	mov	r0, r4
 800fc56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fc5a:	4718      	bx	r3
 800fc5c:	bd70      	pop	{r4, r5, r6, pc}
 800fc5e:	bf00      	nop
 800fc60:	24000020 	.word	0x24000020

0800fc64 <_lseek_r>:
 800fc64:	b538      	push	{r3, r4, r5, lr}
 800fc66:	4d07      	ldr	r5, [pc, #28]	@ (800fc84 <_lseek_r+0x20>)
 800fc68:	4604      	mov	r4, r0
 800fc6a:	4608      	mov	r0, r1
 800fc6c:	4611      	mov	r1, r2
 800fc6e:	2200      	movs	r2, #0
 800fc70:	602a      	str	r2, [r5, #0]
 800fc72:	461a      	mov	r2, r3
 800fc74:	f7f2 fe03 	bl	800287e <_lseek>
 800fc78:	1c43      	adds	r3, r0, #1
 800fc7a:	d102      	bne.n	800fc82 <_lseek_r+0x1e>
 800fc7c:	682b      	ldr	r3, [r5, #0]
 800fc7e:	b103      	cbz	r3, 800fc82 <_lseek_r+0x1e>
 800fc80:	6023      	str	r3, [r4, #0]
 800fc82:	bd38      	pop	{r3, r4, r5, pc}
 800fc84:	240050a4 	.word	0x240050a4

0800fc88 <_read_r>:
 800fc88:	b538      	push	{r3, r4, r5, lr}
 800fc8a:	4d07      	ldr	r5, [pc, #28]	@ (800fca8 <_read_r+0x20>)
 800fc8c:	4604      	mov	r4, r0
 800fc8e:	4608      	mov	r0, r1
 800fc90:	4611      	mov	r1, r2
 800fc92:	2200      	movs	r2, #0
 800fc94:	602a      	str	r2, [r5, #0]
 800fc96:	461a      	mov	r2, r3
 800fc98:	f7f2 fd91 	bl	80027be <_read>
 800fc9c:	1c43      	adds	r3, r0, #1
 800fc9e:	d102      	bne.n	800fca6 <_read_r+0x1e>
 800fca0:	682b      	ldr	r3, [r5, #0]
 800fca2:	b103      	cbz	r3, 800fca6 <_read_r+0x1e>
 800fca4:	6023      	str	r3, [r4, #0]
 800fca6:	bd38      	pop	{r3, r4, r5, pc}
 800fca8:	240050a4 	.word	0x240050a4

0800fcac <_write_r>:
 800fcac:	b538      	push	{r3, r4, r5, lr}
 800fcae:	4d07      	ldr	r5, [pc, #28]	@ (800fccc <_write_r+0x20>)
 800fcb0:	4604      	mov	r4, r0
 800fcb2:	4608      	mov	r0, r1
 800fcb4:	4611      	mov	r1, r2
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	602a      	str	r2, [r5, #0]
 800fcba:	461a      	mov	r2, r3
 800fcbc:	f7f2 fd9c 	bl	80027f8 <_write>
 800fcc0:	1c43      	adds	r3, r0, #1
 800fcc2:	d102      	bne.n	800fcca <_write_r+0x1e>
 800fcc4:	682b      	ldr	r3, [r5, #0]
 800fcc6:	b103      	cbz	r3, 800fcca <_write_r+0x1e>
 800fcc8:	6023      	str	r3, [r4, #0]
 800fcca:	bd38      	pop	{r3, r4, r5, pc}
 800fccc:	240050a4 	.word	0x240050a4

0800fcd0 <__errno>:
 800fcd0:	4b01      	ldr	r3, [pc, #4]	@ (800fcd8 <__errno+0x8>)
 800fcd2:	6818      	ldr	r0, [r3, #0]
 800fcd4:	4770      	bx	lr
 800fcd6:	bf00      	nop
 800fcd8:	24000020 	.word	0x24000020

0800fcdc <__libc_init_array>:
 800fcdc:	b570      	push	{r4, r5, r6, lr}
 800fcde:	4d0d      	ldr	r5, [pc, #52]	@ (800fd14 <__libc_init_array+0x38>)
 800fce0:	4c0d      	ldr	r4, [pc, #52]	@ (800fd18 <__libc_init_array+0x3c>)
 800fce2:	1b64      	subs	r4, r4, r5
 800fce4:	10a4      	asrs	r4, r4, #2
 800fce6:	2600      	movs	r6, #0
 800fce8:	42a6      	cmp	r6, r4
 800fcea:	d109      	bne.n	800fd00 <__libc_init_array+0x24>
 800fcec:	4d0b      	ldr	r5, [pc, #44]	@ (800fd1c <__libc_init_array+0x40>)
 800fcee:	4c0c      	ldr	r4, [pc, #48]	@ (800fd20 <__libc_init_array+0x44>)
 800fcf0:	f003 fab4 	bl	801325c <_init>
 800fcf4:	1b64      	subs	r4, r4, r5
 800fcf6:	10a4      	asrs	r4, r4, #2
 800fcf8:	2600      	movs	r6, #0
 800fcfa:	42a6      	cmp	r6, r4
 800fcfc:	d105      	bne.n	800fd0a <__libc_init_array+0x2e>
 800fcfe:	bd70      	pop	{r4, r5, r6, pc}
 800fd00:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd04:	4798      	blx	r3
 800fd06:	3601      	adds	r6, #1
 800fd08:	e7ee      	b.n	800fce8 <__libc_init_array+0xc>
 800fd0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd0e:	4798      	blx	r3
 800fd10:	3601      	adds	r6, #1
 800fd12:	e7f2      	b.n	800fcfa <__libc_init_array+0x1e>
 800fd14:	0801389c 	.word	0x0801389c
 800fd18:	0801389c 	.word	0x0801389c
 800fd1c:	0801389c 	.word	0x0801389c
 800fd20:	080138a0 	.word	0x080138a0

0800fd24 <__retarget_lock_init_recursive>:
 800fd24:	4770      	bx	lr

0800fd26 <__retarget_lock_acquire_recursive>:
 800fd26:	4770      	bx	lr

0800fd28 <__retarget_lock_release_recursive>:
 800fd28:	4770      	bx	lr

0800fd2a <memcpy>:
 800fd2a:	440a      	add	r2, r1
 800fd2c:	4291      	cmp	r1, r2
 800fd2e:	f100 33ff 	add.w	r3, r0, #4294967295
 800fd32:	d100      	bne.n	800fd36 <memcpy+0xc>
 800fd34:	4770      	bx	lr
 800fd36:	b510      	push	{r4, lr}
 800fd38:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fd40:	4291      	cmp	r1, r2
 800fd42:	d1f9      	bne.n	800fd38 <memcpy+0xe>
 800fd44:	bd10      	pop	{r4, pc}
	...

0800fd48 <nanf>:
 800fd48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fd50 <nanf+0x8>
 800fd4c:	4770      	bx	lr
 800fd4e:	bf00      	nop
 800fd50:	7fc00000 	.word	0x7fc00000

0800fd54 <quorem>:
 800fd54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd58:	6903      	ldr	r3, [r0, #16]
 800fd5a:	690c      	ldr	r4, [r1, #16]
 800fd5c:	42a3      	cmp	r3, r4
 800fd5e:	4607      	mov	r7, r0
 800fd60:	db7e      	blt.n	800fe60 <quorem+0x10c>
 800fd62:	3c01      	subs	r4, #1
 800fd64:	f101 0814 	add.w	r8, r1, #20
 800fd68:	00a3      	lsls	r3, r4, #2
 800fd6a:	f100 0514 	add.w	r5, r0, #20
 800fd6e:	9300      	str	r3, [sp, #0]
 800fd70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fd74:	9301      	str	r3, [sp, #4]
 800fd76:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fd7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fd7e:	3301      	adds	r3, #1
 800fd80:	429a      	cmp	r2, r3
 800fd82:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fd86:	fbb2 f6f3 	udiv	r6, r2, r3
 800fd8a:	d32e      	bcc.n	800fdea <quorem+0x96>
 800fd8c:	f04f 0a00 	mov.w	sl, #0
 800fd90:	46c4      	mov	ip, r8
 800fd92:	46ae      	mov	lr, r5
 800fd94:	46d3      	mov	fp, sl
 800fd96:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fd9a:	b298      	uxth	r0, r3
 800fd9c:	fb06 a000 	mla	r0, r6, r0, sl
 800fda0:	0c02      	lsrs	r2, r0, #16
 800fda2:	0c1b      	lsrs	r3, r3, #16
 800fda4:	fb06 2303 	mla	r3, r6, r3, r2
 800fda8:	f8de 2000 	ldr.w	r2, [lr]
 800fdac:	b280      	uxth	r0, r0
 800fdae:	b292      	uxth	r2, r2
 800fdb0:	1a12      	subs	r2, r2, r0
 800fdb2:	445a      	add	r2, fp
 800fdb4:	f8de 0000 	ldr.w	r0, [lr]
 800fdb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fdbc:	b29b      	uxth	r3, r3
 800fdbe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fdc2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fdc6:	b292      	uxth	r2, r2
 800fdc8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fdcc:	45e1      	cmp	r9, ip
 800fdce:	f84e 2b04 	str.w	r2, [lr], #4
 800fdd2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fdd6:	d2de      	bcs.n	800fd96 <quorem+0x42>
 800fdd8:	9b00      	ldr	r3, [sp, #0]
 800fdda:	58eb      	ldr	r3, [r5, r3]
 800fddc:	b92b      	cbnz	r3, 800fdea <quorem+0x96>
 800fdde:	9b01      	ldr	r3, [sp, #4]
 800fde0:	3b04      	subs	r3, #4
 800fde2:	429d      	cmp	r5, r3
 800fde4:	461a      	mov	r2, r3
 800fde6:	d32f      	bcc.n	800fe48 <quorem+0xf4>
 800fde8:	613c      	str	r4, [r7, #16]
 800fdea:	4638      	mov	r0, r7
 800fdec:	f001 f956 	bl	801109c <__mcmp>
 800fdf0:	2800      	cmp	r0, #0
 800fdf2:	db25      	blt.n	800fe40 <quorem+0xec>
 800fdf4:	4629      	mov	r1, r5
 800fdf6:	2000      	movs	r0, #0
 800fdf8:	f858 2b04 	ldr.w	r2, [r8], #4
 800fdfc:	f8d1 c000 	ldr.w	ip, [r1]
 800fe00:	fa1f fe82 	uxth.w	lr, r2
 800fe04:	fa1f f38c 	uxth.w	r3, ip
 800fe08:	eba3 030e 	sub.w	r3, r3, lr
 800fe0c:	4403      	add	r3, r0
 800fe0e:	0c12      	lsrs	r2, r2, #16
 800fe10:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fe14:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fe18:	b29b      	uxth	r3, r3
 800fe1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe1e:	45c1      	cmp	r9, r8
 800fe20:	f841 3b04 	str.w	r3, [r1], #4
 800fe24:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fe28:	d2e6      	bcs.n	800fdf8 <quorem+0xa4>
 800fe2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe32:	b922      	cbnz	r2, 800fe3e <quorem+0xea>
 800fe34:	3b04      	subs	r3, #4
 800fe36:	429d      	cmp	r5, r3
 800fe38:	461a      	mov	r2, r3
 800fe3a:	d30b      	bcc.n	800fe54 <quorem+0x100>
 800fe3c:	613c      	str	r4, [r7, #16]
 800fe3e:	3601      	adds	r6, #1
 800fe40:	4630      	mov	r0, r6
 800fe42:	b003      	add	sp, #12
 800fe44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe48:	6812      	ldr	r2, [r2, #0]
 800fe4a:	3b04      	subs	r3, #4
 800fe4c:	2a00      	cmp	r2, #0
 800fe4e:	d1cb      	bne.n	800fde8 <quorem+0x94>
 800fe50:	3c01      	subs	r4, #1
 800fe52:	e7c6      	b.n	800fde2 <quorem+0x8e>
 800fe54:	6812      	ldr	r2, [r2, #0]
 800fe56:	3b04      	subs	r3, #4
 800fe58:	2a00      	cmp	r2, #0
 800fe5a:	d1ef      	bne.n	800fe3c <quorem+0xe8>
 800fe5c:	3c01      	subs	r4, #1
 800fe5e:	e7ea      	b.n	800fe36 <quorem+0xe2>
 800fe60:	2000      	movs	r0, #0
 800fe62:	e7ee      	b.n	800fe42 <quorem+0xee>
 800fe64:	0000      	movs	r0, r0
	...

0800fe68 <_dtoa_r>:
 800fe68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe6c:	ed2d 8b02 	vpush	{d8}
 800fe70:	69c7      	ldr	r7, [r0, #28]
 800fe72:	b091      	sub	sp, #68	@ 0x44
 800fe74:	ed8d 0b02 	vstr	d0, [sp, #8]
 800fe78:	ec55 4b10 	vmov	r4, r5, d0
 800fe7c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800fe7e:	9107      	str	r1, [sp, #28]
 800fe80:	4681      	mov	r9, r0
 800fe82:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe84:	930d      	str	r3, [sp, #52]	@ 0x34
 800fe86:	b97f      	cbnz	r7, 800fea8 <_dtoa_r+0x40>
 800fe88:	2010      	movs	r0, #16
 800fe8a:	f000 fd95 	bl	80109b8 <malloc>
 800fe8e:	4602      	mov	r2, r0
 800fe90:	f8c9 001c 	str.w	r0, [r9, #28]
 800fe94:	b920      	cbnz	r0, 800fea0 <_dtoa_r+0x38>
 800fe96:	4ba0      	ldr	r3, [pc, #640]	@ (8010118 <_dtoa_r+0x2b0>)
 800fe98:	21ef      	movs	r1, #239	@ 0xef
 800fe9a:	48a0      	ldr	r0, [pc, #640]	@ (801011c <_dtoa_r+0x2b4>)
 800fe9c:	f002 fb68 	bl	8012570 <__assert_func>
 800fea0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fea4:	6007      	str	r7, [r0, #0]
 800fea6:	60c7      	str	r7, [r0, #12]
 800fea8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800feac:	6819      	ldr	r1, [r3, #0]
 800feae:	b159      	cbz	r1, 800fec8 <_dtoa_r+0x60>
 800feb0:	685a      	ldr	r2, [r3, #4]
 800feb2:	604a      	str	r2, [r1, #4]
 800feb4:	2301      	movs	r3, #1
 800feb6:	4093      	lsls	r3, r2
 800feb8:	608b      	str	r3, [r1, #8]
 800feba:	4648      	mov	r0, r9
 800febc:	f000 fe72 	bl	8010ba4 <_Bfree>
 800fec0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fec4:	2200      	movs	r2, #0
 800fec6:	601a      	str	r2, [r3, #0]
 800fec8:	1e2b      	subs	r3, r5, #0
 800feca:	bfbb      	ittet	lt
 800fecc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800fed0:	9303      	strlt	r3, [sp, #12]
 800fed2:	2300      	movge	r3, #0
 800fed4:	2201      	movlt	r2, #1
 800fed6:	bfac      	ite	ge
 800fed8:	6033      	strge	r3, [r6, #0]
 800feda:	6032      	strlt	r2, [r6, #0]
 800fedc:	4b90      	ldr	r3, [pc, #576]	@ (8010120 <_dtoa_r+0x2b8>)
 800fede:	9e03      	ldr	r6, [sp, #12]
 800fee0:	43b3      	bics	r3, r6
 800fee2:	d110      	bne.n	800ff06 <_dtoa_r+0x9e>
 800fee4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fee6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800feea:	6013      	str	r3, [r2, #0]
 800feec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800fef0:	4323      	orrs	r3, r4
 800fef2:	f000 84e6 	beq.w	80108c2 <_dtoa_r+0xa5a>
 800fef6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fef8:	4f8a      	ldr	r7, [pc, #552]	@ (8010124 <_dtoa_r+0x2bc>)
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	f000 84e8 	beq.w	80108d0 <_dtoa_r+0xa68>
 800ff00:	1cfb      	adds	r3, r7, #3
 800ff02:	f000 bce3 	b.w	80108cc <_dtoa_r+0xa64>
 800ff06:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ff0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ff0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff12:	d10a      	bne.n	800ff2a <_dtoa_r+0xc2>
 800ff14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ff16:	2301      	movs	r3, #1
 800ff18:	6013      	str	r3, [r2, #0]
 800ff1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ff1c:	b113      	cbz	r3, 800ff24 <_dtoa_r+0xbc>
 800ff1e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ff20:	4b81      	ldr	r3, [pc, #516]	@ (8010128 <_dtoa_r+0x2c0>)
 800ff22:	6013      	str	r3, [r2, #0]
 800ff24:	4f81      	ldr	r7, [pc, #516]	@ (801012c <_dtoa_r+0x2c4>)
 800ff26:	f000 bcd3 	b.w	80108d0 <_dtoa_r+0xa68>
 800ff2a:	aa0e      	add	r2, sp, #56	@ 0x38
 800ff2c:	a90f      	add	r1, sp, #60	@ 0x3c
 800ff2e:	4648      	mov	r0, r9
 800ff30:	eeb0 0b48 	vmov.f64	d0, d8
 800ff34:	f001 f9d2 	bl	80112dc <__d2b>
 800ff38:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ff3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ff3e:	9001      	str	r0, [sp, #4]
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d045      	beq.n	800ffd0 <_dtoa_r+0x168>
 800ff44:	eeb0 7b48 	vmov.f64	d7, d8
 800ff48:	ee18 1a90 	vmov	r1, s17
 800ff4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ff50:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800ff54:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ff58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ff5c:	2500      	movs	r5, #0
 800ff5e:	ee07 1a90 	vmov	s15, r1
 800ff62:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800ff66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010100 <_dtoa_r+0x298>
 800ff6a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ff6e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8010108 <_dtoa_r+0x2a0>
 800ff72:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ff76:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010110 <_dtoa_r+0x2a8>
 800ff7a:	ee07 3a90 	vmov	s15, r3
 800ff7e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800ff82:	eeb0 7b46 	vmov.f64	d7, d6
 800ff86:	eea4 7b05 	vfma.f64	d7, d4, d5
 800ff8a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ff8e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ff92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff96:	ee16 8a90 	vmov	r8, s13
 800ff9a:	d508      	bpl.n	800ffae <_dtoa_r+0x146>
 800ff9c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ffa0:	eeb4 6b47 	vcmp.f64	d6, d7
 800ffa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffa8:	bf18      	it	ne
 800ffaa:	f108 38ff 	addne.w	r8, r8, #4294967295
 800ffae:	f1b8 0f16 	cmp.w	r8, #22
 800ffb2:	d82b      	bhi.n	801000c <_dtoa_r+0x1a4>
 800ffb4:	495e      	ldr	r1, [pc, #376]	@ (8010130 <_dtoa_r+0x2c8>)
 800ffb6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ffba:	ed91 7b00 	vldr	d7, [r1]
 800ffbe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ffc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffc6:	d501      	bpl.n	800ffcc <_dtoa_r+0x164>
 800ffc8:	f108 38ff 	add.w	r8, r8, #4294967295
 800ffcc:	2100      	movs	r1, #0
 800ffce:	e01e      	b.n	801000e <_dtoa_r+0x1a6>
 800ffd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ffd2:	4413      	add	r3, r2
 800ffd4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ffd8:	2920      	cmp	r1, #32
 800ffda:	bfc1      	itttt	gt
 800ffdc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ffe0:	408e      	lslgt	r6, r1
 800ffe2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ffe6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ffea:	bfd6      	itet	le
 800ffec:	f1c1 0120 	rsble	r1, r1, #32
 800fff0:	4331      	orrgt	r1, r6
 800fff2:	fa04 f101 	lslle.w	r1, r4, r1
 800fff6:	ee07 1a90 	vmov	s15, r1
 800fffa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800fffe:	3b01      	subs	r3, #1
 8010000:	ee17 1a90 	vmov	r1, s15
 8010004:	2501      	movs	r5, #1
 8010006:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801000a:	e7a8      	b.n	800ff5e <_dtoa_r+0xf6>
 801000c:	2101      	movs	r1, #1
 801000e:	1ad2      	subs	r2, r2, r3
 8010010:	1e53      	subs	r3, r2, #1
 8010012:	9306      	str	r3, [sp, #24]
 8010014:	bf45      	ittet	mi
 8010016:	f1c2 0301 	rsbmi	r3, r2, #1
 801001a:	9304      	strmi	r3, [sp, #16]
 801001c:	2300      	movpl	r3, #0
 801001e:	2300      	movmi	r3, #0
 8010020:	bf4c      	ite	mi
 8010022:	9306      	strmi	r3, [sp, #24]
 8010024:	9304      	strpl	r3, [sp, #16]
 8010026:	f1b8 0f00 	cmp.w	r8, #0
 801002a:	910c      	str	r1, [sp, #48]	@ 0x30
 801002c:	db18      	blt.n	8010060 <_dtoa_r+0x1f8>
 801002e:	9b06      	ldr	r3, [sp, #24]
 8010030:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8010034:	4443      	add	r3, r8
 8010036:	9306      	str	r3, [sp, #24]
 8010038:	2300      	movs	r3, #0
 801003a:	9a07      	ldr	r2, [sp, #28]
 801003c:	2a09      	cmp	r2, #9
 801003e:	d845      	bhi.n	80100cc <_dtoa_r+0x264>
 8010040:	2a05      	cmp	r2, #5
 8010042:	bfc4      	itt	gt
 8010044:	3a04      	subgt	r2, #4
 8010046:	9207      	strgt	r2, [sp, #28]
 8010048:	9a07      	ldr	r2, [sp, #28]
 801004a:	f1a2 0202 	sub.w	r2, r2, #2
 801004e:	bfcc      	ite	gt
 8010050:	2400      	movgt	r4, #0
 8010052:	2401      	movle	r4, #1
 8010054:	2a03      	cmp	r2, #3
 8010056:	d844      	bhi.n	80100e2 <_dtoa_r+0x27a>
 8010058:	e8df f002 	tbb	[pc, r2]
 801005c:	0b173634 	.word	0x0b173634
 8010060:	9b04      	ldr	r3, [sp, #16]
 8010062:	2200      	movs	r2, #0
 8010064:	eba3 0308 	sub.w	r3, r3, r8
 8010068:	9304      	str	r3, [sp, #16]
 801006a:	920a      	str	r2, [sp, #40]	@ 0x28
 801006c:	f1c8 0300 	rsb	r3, r8, #0
 8010070:	e7e3      	b.n	801003a <_dtoa_r+0x1d2>
 8010072:	2201      	movs	r2, #1
 8010074:	9208      	str	r2, [sp, #32]
 8010076:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010078:	eb08 0b02 	add.w	fp, r8, r2
 801007c:	f10b 0a01 	add.w	sl, fp, #1
 8010080:	4652      	mov	r2, sl
 8010082:	2a01      	cmp	r2, #1
 8010084:	bfb8      	it	lt
 8010086:	2201      	movlt	r2, #1
 8010088:	e006      	b.n	8010098 <_dtoa_r+0x230>
 801008a:	2201      	movs	r2, #1
 801008c:	9208      	str	r2, [sp, #32]
 801008e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010090:	2a00      	cmp	r2, #0
 8010092:	dd29      	ble.n	80100e8 <_dtoa_r+0x280>
 8010094:	4693      	mov	fp, r2
 8010096:	4692      	mov	sl, r2
 8010098:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801009c:	2100      	movs	r1, #0
 801009e:	2004      	movs	r0, #4
 80100a0:	f100 0614 	add.w	r6, r0, #20
 80100a4:	4296      	cmp	r6, r2
 80100a6:	d926      	bls.n	80100f6 <_dtoa_r+0x28e>
 80100a8:	6079      	str	r1, [r7, #4]
 80100aa:	4648      	mov	r0, r9
 80100ac:	9305      	str	r3, [sp, #20]
 80100ae:	f000 fd39 	bl	8010b24 <_Balloc>
 80100b2:	9b05      	ldr	r3, [sp, #20]
 80100b4:	4607      	mov	r7, r0
 80100b6:	2800      	cmp	r0, #0
 80100b8:	d13e      	bne.n	8010138 <_dtoa_r+0x2d0>
 80100ba:	4b1e      	ldr	r3, [pc, #120]	@ (8010134 <_dtoa_r+0x2cc>)
 80100bc:	4602      	mov	r2, r0
 80100be:	f240 11af 	movw	r1, #431	@ 0x1af
 80100c2:	e6ea      	b.n	800fe9a <_dtoa_r+0x32>
 80100c4:	2200      	movs	r2, #0
 80100c6:	e7e1      	b.n	801008c <_dtoa_r+0x224>
 80100c8:	2200      	movs	r2, #0
 80100ca:	e7d3      	b.n	8010074 <_dtoa_r+0x20c>
 80100cc:	2401      	movs	r4, #1
 80100ce:	2200      	movs	r2, #0
 80100d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80100d4:	f04f 3bff 	mov.w	fp, #4294967295
 80100d8:	2100      	movs	r1, #0
 80100da:	46da      	mov	sl, fp
 80100dc:	2212      	movs	r2, #18
 80100de:	9109      	str	r1, [sp, #36]	@ 0x24
 80100e0:	e7da      	b.n	8010098 <_dtoa_r+0x230>
 80100e2:	2201      	movs	r2, #1
 80100e4:	9208      	str	r2, [sp, #32]
 80100e6:	e7f5      	b.n	80100d4 <_dtoa_r+0x26c>
 80100e8:	f04f 0b01 	mov.w	fp, #1
 80100ec:	46da      	mov	sl, fp
 80100ee:	465a      	mov	r2, fp
 80100f0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80100f4:	e7d0      	b.n	8010098 <_dtoa_r+0x230>
 80100f6:	3101      	adds	r1, #1
 80100f8:	0040      	lsls	r0, r0, #1
 80100fa:	e7d1      	b.n	80100a0 <_dtoa_r+0x238>
 80100fc:	f3af 8000 	nop.w
 8010100:	636f4361 	.word	0x636f4361
 8010104:	3fd287a7 	.word	0x3fd287a7
 8010108:	8b60c8b3 	.word	0x8b60c8b3
 801010c:	3fc68a28 	.word	0x3fc68a28
 8010110:	509f79fb 	.word	0x509f79fb
 8010114:	3fd34413 	.word	0x3fd34413
 8010118:	080134ae 	.word	0x080134ae
 801011c:	080134c5 	.word	0x080134c5
 8010120:	7ff00000 	.word	0x7ff00000
 8010124:	080134aa 	.word	0x080134aa
 8010128:	08013479 	.word	0x08013479
 801012c:	08013478 	.word	0x08013478
 8010130:	08013678 	.word	0x08013678
 8010134:	0801351d 	.word	0x0801351d
 8010138:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801013c:	f1ba 0f0e 	cmp.w	sl, #14
 8010140:	6010      	str	r0, [r2, #0]
 8010142:	d86e      	bhi.n	8010222 <_dtoa_r+0x3ba>
 8010144:	2c00      	cmp	r4, #0
 8010146:	d06c      	beq.n	8010222 <_dtoa_r+0x3ba>
 8010148:	f1b8 0f00 	cmp.w	r8, #0
 801014c:	f340 80b4 	ble.w	80102b8 <_dtoa_r+0x450>
 8010150:	4ac8      	ldr	r2, [pc, #800]	@ (8010474 <_dtoa_r+0x60c>)
 8010152:	f008 010f 	and.w	r1, r8, #15
 8010156:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801015a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801015e:	ed92 7b00 	vldr	d7, [r2]
 8010162:	ea4f 1128 	mov.w	r1, r8, asr #4
 8010166:	f000 809b 	beq.w	80102a0 <_dtoa_r+0x438>
 801016a:	4ac3      	ldr	r2, [pc, #780]	@ (8010478 <_dtoa_r+0x610>)
 801016c:	ed92 6b08 	vldr	d6, [r2, #32]
 8010170:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8010174:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010178:	f001 010f 	and.w	r1, r1, #15
 801017c:	2203      	movs	r2, #3
 801017e:	48be      	ldr	r0, [pc, #760]	@ (8010478 <_dtoa_r+0x610>)
 8010180:	2900      	cmp	r1, #0
 8010182:	f040 808f 	bne.w	80102a4 <_dtoa_r+0x43c>
 8010186:	ed9d 6b02 	vldr	d6, [sp, #8]
 801018a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801018e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010192:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010194:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010198:	2900      	cmp	r1, #0
 801019a:	f000 80b3 	beq.w	8010304 <_dtoa_r+0x49c>
 801019e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80101a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80101a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101aa:	f140 80ab 	bpl.w	8010304 <_dtoa_r+0x49c>
 80101ae:	f1ba 0f00 	cmp.w	sl, #0
 80101b2:	f000 80a7 	beq.w	8010304 <_dtoa_r+0x49c>
 80101b6:	f1bb 0f00 	cmp.w	fp, #0
 80101ba:	dd30      	ble.n	801021e <_dtoa_r+0x3b6>
 80101bc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80101c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80101c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80101c8:	f108 31ff 	add.w	r1, r8, #4294967295
 80101cc:	9105      	str	r1, [sp, #20]
 80101ce:	3201      	adds	r2, #1
 80101d0:	465c      	mov	r4, fp
 80101d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80101d6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80101da:	ee07 2a90 	vmov	s15, r2
 80101de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80101e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80101e6:	ee15 2a90 	vmov	r2, s11
 80101ea:	ec51 0b15 	vmov	r0, r1, d5
 80101ee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80101f2:	2c00      	cmp	r4, #0
 80101f4:	f040 808a 	bne.w	801030c <_dtoa_r+0x4a4>
 80101f8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80101fc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8010200:	ec41 0b17 	vmov	d7, r0, r1
 8010204:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801020c:	f300 826a 	bgt.w	80106e4 <_dtoa_r+0x87c>
 8010210:	eeb1 7b47 	vneg.f64	d7, d7
 8010214:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801021c:	d423      	bmi.n	8010266 <_dtoa_r+0x3fe>
 801021e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8010222:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010224:	2a00      	cmp	r2, #0
 8010226:	f2c0 8129 	blt.w	801047c <_dtoa_r+0x614>
 801022a:	f1b8 0f0e 	cmp.w	r8, #14
 801022e:	f300 8125 	bgt.w	801047c <_dtoa_r+0x614>
 8010232:	4b90      	ldr	r3, [pc, #576]	@ (8010474 <_dtoa_r+0x60c>)
 8010234:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010238:	ed93 6b00 	vldr	d6, [r3]
 801023c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801023e:	2b00      	cmp	r3, #0
 8010240:	f280 80c8 	bge.w	80103d4 <_dtoa_r+0x56c>
 8010244:	f1ba 0f00 	cmp.w	sl, #0
 8010248:	f300 80c4 	bgt.w	80103d4 <_dtoa_r+0x56c>
 801024c:	d10b      	bne.n	8010266 <_dtoa_r+0x3fe>
 801024e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8010252:	ee26 6b07 	vmul.f64	d6, d6, d7
 8010256:	ed9d 7b02 	vldr	d7, [sp, #8]
 801025a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801025e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010262:	f2c0 823c 	blt.w	80106de <_dtoa_r+0x876>
 8010266:	2400      	movs	r4, #0
 8010268:	4625      	mov	r5, r4
 801026a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801026c:	43db      	mvns	r3, r3
 801026e:	9305      	str	r3, [sp, #20]
 8010270:	463e      	mov	r6, r7
 8010272:	f04f 0800 	mov.w	r8, #0
 8010276:	4621      	mov	r1, r4
 8010278:	4648      	mov	r0, r9
 801027a:	f000 fc93 	bl	8010ba4 <_Bfree>
 801027e:	2d00      	cmp	r5, #0
 8010280:	f000 80a2 	beq.w	80103c8 <_dtoa_r+0x560>
 8010284:	f1b8 0f00 	cmp.w	r8, #0
 8010288:	d005      	beq.n	8010296 <_dtoa_r+0x42e>
 801028a:	45a8      	cmp	r8, r5
 801028c:	d003      	beq.n	8010296 <_dtoa_r+0x42e>
 801028e:	4641      	mov	r1, r8
 8010290:	4648      	mov	r0, r9
 8010292:	f000 fc87 	bl	8010ba4 <_Bfree>
 8010296:	4629      	mov	r1, r5
 8010298:	4648      	mov	r0, r9
 801029a:	f000 fc83 	bl	8010ba4 <_Bfree>
 801029e:	e093      	b.n	80103c8 <_dtoa_r+0x560>
 80102a0:	2202      	movs	r2, #2
 80102a2:	e76c      	b.n	801017e <_dtoa_r+0x316>
 80102a4:	07cc      	lsls	r4, r1, #31
 80102a6:	d504      	bpl.n	80102b2 <_dtoa_r+0x44a>
 80102a8:	ed90 6b00 	vldr	d6, [r0]
 80102ac:	3201      	adds	r2, #1
 80102ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80102b2:	1049      	asrs	r1, r1, #1
 80102b4:	3008      	adds	r0, #8
 80102b6:	e763      	b.n	8010180 <_dtoa_r+0x318>
 80102b8:	d022      	beq.n	8010300 <_dtoa_r+0x498>
 80102ba:	f1c8 0100 	rsb	r1, r8, #0
 80102be:	4a6d      	ldr	r2, [pc, #436]	@ (8010474 <_dtoa_r+0x60c>)
 80102c0:	f001 000f 	and.w	r0, r1, #15
 80102c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80102c8:	ed92 7b00 	vldr	d7, [r2]
 80102cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80102d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80102d4:	4868      	ldr	r0, [pc, #416]	@ (8010478 <_dtoa_r+0x610>)
 80102d6:	1109      	asrs	r1, r1, #4
 80102d8:	2400      	movs	r4, #0
 80102da:	2202      	movs	r2, #2
 80102dc:	b929      	cbnz	r1, 80102ea <_dtoa_r+0x482>
 80102de:	2c00      	cmp	r4, #0
 80102e0:	f43f af57 	beq.w	8010192 <_dtoa_r+0x32a>
 80102e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80102e8:	e753      	b.n	8010192 <_dtoa_r+0x32a>
 80102ea:	07ce      	lsls	r6, r1, #31
 80102ec:	d505      	bpl.n	80102fa <_dtoa_r+0x492>
 80102ee:	ed90 6b00 	vldr	d6, [r0]
 80102f2:	3201      	adds	r2, #1
 80102f4:	2401      	movs	r4, #1
 80102f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80102fa:	1049      	asrs	r1, r1, #1
 80102fc:	3008      	adds	r0, #8
 80102fe:	e7ed      	b.n	80102dc <_dtoa_r+0x474>
 8010300:	2202      	movs	r2, #2
 8010302:	e746      	b.n	8010192 <_dtoa_r+0x32a>
 8010304:	f8cd 8014 	str.w	r8, [sp, #20]
 8010308:	4654      	mov	r4, sl
 801030a:	e762      	b.n	80101d2 <_dtoa_r+0x36a>
 801030c:	4a59      	ldr	r2, [pc, #356]	@ (8010474 <_dtoa_r+0x60c>)
 801030e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8010312:	ed12 4b02 	vldr	d4, [r2, #-8]
 8010316:	9a08      	ldr	r2, [sp, #32]
 8010318:	ec41 0b17 	vmov	d7, r0, r1
 801031c:	443c      	add	r4, r7
 801031e:	b34a      	cbz	r2, 8010374 <_dtoa_r+0x50c>
 8010320:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8010324:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8010328:	463e      	mov	r6, r7
 801032a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801032e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8010332:	ee35 7b47 	vsub.f64	d7, d5, d7
 8010336:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801033a:	ee14 2a90 	vmov	r2, s9
 801033e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010342:	3230      	adds	r2, #48	@ 0x30
 8010344:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010348:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801034c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010350:	f806 2b01 	strb.w	r2, [r6], #1
 8010354:	d438      	bmi.n	80103c8 <_dtoa_r+0x560>
 8010356:	ee32 5b46 	vsub.f64	d5, d2, d6
 801035a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801035e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010362:	d46e      	bmi.n	8010442 <_dtoa_r+0x5da>
 8010364:	42a6      	cmp	r6, r4
 8010366:	f43f af5a 	beq.w	801021e <_dtoa_r+0x3b6>
 801036a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801036e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8010372:	e7e0      	b.n	8010336 <_dtoa_r+0x4ce>
 8010374:	4621      	mov	r1, r4
 8010376:	463e      	mov	r6, r7
 8010378:	ee27 7b04 	vmul.f64	d7, d7, d4
 801037c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8010380:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010384:	ee14 2a90 	vmov	r2, s9
 8010388:	3230      	adds	r2, #48	@ 0x30
 801038a:	f806 2b01 	strb.w	r2, [r6], #1
 801038e:	42a6      	cmp	r6, r4
 8010390:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010394:	ee36 6b45 	vsub.f64	d6, d6, d5
 8010398:	d119      	bne.n	80103ce <_dtoa_r+0x566>
 801039a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801039e:	ee37 4b05 	vadd.f64	d4, d7, d5
 80103a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80103a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103aa:	dc4a      	bgt.n	8010442 <_dtoa_r+0x5da>
 80103ac:	ee35 5b47 	vsub.f64	d5, d5, d7
 80103b0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80103b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103b8:	f57f af31 	bpl.w	801021e <_dtoa_r+0x3b6>
 80103bc:	460e      	mov	r6, r1
 80103be:	3901      	subs	r1, #1
 80103c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80103c4:	2b30      	cmp	r3, #48	@ 0x30
 80103c6:	d0f9      	beq.n	80103bc <_dtoa_r+0x554>
 80103c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80103cc:	e027      	b.n	801041e <_dtoa_r+0x5b6>
 80103ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 80103d2:	e7d5      	b.n	8010380 <_dtoa_r+0x518>
 80103d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80103d8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80103dc:	463e      	mov	r6, r7
 80103de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80103e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80103e6:	ee15 3a10 	vmov	r3, s10
 80103ea:	3330      	adds	r3, #48	@ 0x30
 80103ec:	f806 3b01 	strb.w	r3, [r6], #1
 80103f0:	1bf3      	subs	r3, r6, r7
 80103f2:	459a      	cmp	sl, r3
 80103f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80103f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80103fc:	d132      	bne.n	8010464 <_dtoa_r+0x5fc>
 80103fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8010402:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040a:	dc18      	bgt.n	801043e <_dtoa_r+0x5d6>
 801040c:	eeb4 7b46 	vcmp.f64	d7, d6
 8010410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010414:	d103      	bne.n	801041e <_dtoa_r+0x5b6>
 8010416:	ee15 3a10 	vmov	r3, s10
 801041a:	07db      	lsls	r3, r3, #31
 801041c:	d40f      	bmi.n	801043e <_dtoa_r+0x5d6>
 801041e:	9901      	ldr	r1, [sp, #4]
 8010420:	4648      	mov	r0, r9
 8010422:	f000 fbbf 	bl	8010ba4 <_Bfree>
 8010426:	2300      	movs	r3, #0
 8010428:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801042a:	7033      	strb	r3, [r6, #0]
 801042c:	f108 0301 	add.w	r3, r8, #1
 8010430:	6013      	str	r3, [r2, #0]
 8010432:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010434:	2b00      	cmp	r3, #0
 8010436:	f000 824b 	beq.w	80108d0 <_dtoa_r+0xa68>
 801043a:	601e      	str	r6, [r3, #0]
 801043c:	e248      	b.n	80108d0 <_dtoa_r+0xa68>
 801043e:	f8cd 8014 	str.w	r8, [sp, #20]
 8010442:	4633      	mov	r3, r6
 8010444:	461e      	mov	r6, r3
 8010446:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801044a:	2a39      	cmp	r2, #57	@ 0x39
 801044c:	d106      	bne.n	801045c <_dtoa_r+0x5f4>
 801044e:	429f      	cmp	r7, r3
 8010450:	d1f8      	bne.n	8010444 <_dtoa_r+0x5dc>
 8010452:	9a05      	ldr	r2, [sp, #20]
 8010454:	3201      	adds	r2, #1
 8010456:	9205      	str	r2, [sp, #20]
 8010458:	2230      	movs	r2, #48	@ 0x30
 801045a:	703a      	strb	r2, [r7, #0]
 801045c:	781a      	ldrb	r2, [r3, #0]
 801045e:	3201      	adds	r2, #1
 8010460:	701a      	strb	r2, [r3, #0]
 8010462:	e7b1      	b.n	80103c8 <_dtoa_r+0x560>
 8010464:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010468:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801046c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010470:	d1b5      	bne.n	80103de <_dtoa_r+0x576>
 8010472:	e7d4      	b.n	801041e <_dtoa_r+0x5b6>
 8010474:	08013678 	.word	0x08013678
 8010478:	08013650 	.word	0x08013650
 801047c:	9908      	ldr	r1, [sp, #32]
 801047e:	2900      	cmp	r1, #0
 8010480:	f000 80e9 	beq.w	8010656 <_dtoa_r+0x7ee>
 8010484:	9907      	ldr	r1, [sp, #28]
 8010486:	2901      	cmp	r1, #1
 8010488:	f300 80cb 	bgt.w	8010622 <_dtoa_r+0x7ba>
 801048c:	2d00      	cmp	r5, #0
 801048e:	f000 80c4 	beq.w	801061a <_dtoa_r+0x7b2>
 8010492:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010496:	9e04      	ldr	r6, [sp, #16]
 8010498:	461c      	mov	r4, r3
 801049a:	9305      	str	r3, [sp, #20]
 801049c:	9b04      	ldr	r3, [sp, #16]
 801049e:	4413      	add	r3, r2
 80104a0:	9304      	str	r3, [sp, #16]
 80104a2:	9b06      	ldr	r3, [sp, #24]
 80104a4:	2101      	movs	r1, #1
 80104a6:	4413      	add	r3, r2
 80104a8:	4648      	mov	r0, r9
 80104aa:	9306      	str	r3, [sp, #24]
 80104ac:	f000 fc78 	bl	8010da0 <__i2b>
 80104b0:	9b05      	ldr	r3, [sp, #20]
 80104b2:	4605      	mov	r5, r0
 80104b4:	b166      	cbz	r6, 80104d0 <_dtoa_r+0x668>
 80104b6:	9a06      	ldr	r2, [sp, #24]
 80104b8:	2a00      	cmp	r2, #0
 80104ba:	dd09      	ble.n	80104d0 <_dtoa_r+0x668>
 80104bc:	42b2      	cmp	r2, r6
 80104be:	9904      	ldr	r1, [sp, #16]
 80104c0:	bfa8      	it	ge
 80104c2:	4632      	movge	r2, r6
 80104c4:	1a89      	subs	r1, r1, r2
 80104c6:	9104      	str	r1, [sp, #16]
 80104c8:	9906      	ldr	r1, [sp, #24]
 80104ca:	1ab6      	subs	r6, r6, r2
 80104cc:	1a8a      	subs	r2, r1, r2
 80104ce:	9206      	str	r2, [sp, #24]
 80104d0:	b30b      	cbz	r3, 8010516 <_dtoa_r+0x6ae>
 80104d2:	9a08      	ldr	r2, [sp, #32]
 80104d4:	2a00      	cmp	r2, #0
 80104d6:	f000 80c5 	beq.w	8010664 <_dtoa_r+0x7fc>
 80104da:	2c00      	cmp	r4, #0
 80104dc:	f000 80bf 	beq.w	801065e <_dtoa_r+0x7f6>
 80104e0:	4629      	mov	r1, r5
 80104e2:	4622      	mov	r2, r4
 80104e4:	4648      	mov	r0, r9
 80104e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104e8:	f000 fd12 	bl	8010f10 <__pow5mult>
 80104ec:	9a01      	ldr	r2, [sp, #4]
 80104ee:	4601      	mov	r1, r0
 80104f0:	4605      	mov	r5, r0
 80104f2:	4648      	mov	r0, r9
 80104f4:	f000 fc6a 	bl	8010dcc <__multiply>
 80104f8:	9901      	ldr	r1, [sp, #4]
 80104fa:	9005      	str	r0, [sp, #20]
 80104fc:	4648      	mov	r0, r9
 80104fe:	f000 fb51 	bl	8010ba4 <_Bfree>
 8010502:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010504:	1b1b      	subs	r3, r3, r4
 8010506:	f000 80b0 	beq.w	801066a <_dtoa_r+0x802>
 801050a:	9905      	ldr	r1, [sp, #20]
 801050c:	461a      	mov	r2, r3
 801050e:	4648      	mov	r0, r9
 8010510:	f000 fcfe 	bl	8010f10 <__pow5mult>
 8010514:	9001      	str	r0, [sp, #4]
 8010516:	2101      	movs	r1, #1
 8010518:	4648      	mov	r0, r9
 801051a:	f000 fc41 	bl	8010da0 <__i2b>
 801051e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010520:	4604      	mov	r4, r0
 8010522:	2b00      	cmp	r3, #0
 8010524:	f000 81da 	beq.w	80108dc <_dtoa_r+0xa74>
 8010528:	461a      	mov	r2, r3
 801052a:	4601      	mov	r1, r0
 801052c:	4648      	mov	r0, r9
 801052e:	f000 fcef 	bl	8010f10 <__pow5mult>
 8010532:	9b07      	ldr	r3, [sp, #28]
 8010534:	2b01      	cmp	r3, #1
 8010536:	4604      	mov	r4, r0
 8010538:	f300 80a0 	bgt.w	801067c <_dtoa_r+0x814>
 801053c:	9b02      	ldr	r3, [sp, #8]
 801053e:	2b00      	cmp	r3, #0
 8010540:	f040 8096 	bne.w	8010670 <_dtoa_r+0x808>
 8010544:	9b03      	ldr	r3, [sp, #12]
 8010546:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801054a:	2a00      	cmp	r2, #0
 801054c:	f040 8092 	bne.w	8010674 <_dtoa_r+0x80c>
 8010550:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010554:	0d12      	lsrs	r2, r2, #20
 8010556:	0512      	lsls	r2, r2, #20
 8010558:	2a00      	cmp	r2, #0
 801055a:	f000 808d 	beq.w	8010678 <_dtoa_r+0x810>
 801055e:	9b04      	ldr	r3, [sp, #16]
 8010560:	3301      	adds	r3, #1
 8010562:	9304      	str	r3, [sp, #16]
 8010564:	9b06      	ldr	r3, [sp, #24]
 8010566:	3301      	adds	r3, #1
 8010568:	9306      	str	r3, [sp, #24]
 801056a:	2301      	movs	r3, #1
 801056c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801056e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010570:	2b00      	cmp	r3, #0
 8010572:	f000 81b9 	beq.w	80108e8 <_dtoa_r+0xa80>
 8010576:	6922      	ldr	r2, [r4, #16]
 8010578:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801057c:	6910      	ldr	r0, [r2, #16]
 801057e:	f000 fbc3 	bl	8010d08 <__hi0bits>
 8010582:	f1c0 0020 	rsb	r0, r0, #32
 8010586:	9b06      	ldr	r3, [sp, #24]
 8010588:	4418      	add	r0, r3
 801058a:	f010 001f 	ands.w	r0, r0, #31
 801058e:	f000 8081 	beq.w	8010694 <_dtoa_r+0x82c>
 8010592:	f1c0 0220 	rsb	r2, r0, #32
 8010596:	2a04      	cmp	r2, #4
 8010598:	dd73      	ble.n	8010682 <_dtoa_r+0x81a>
 801059a:	9b04      	ldr	r3, [sp, #16]
 801059c:	f1c0 001c 	rsb	r0, r0, #28
 80105a0:	4403      	add	r3, r0
 80105a2:	9304      	str	r3, [sp, #16]
 80105a4:	9b06      	ldr	r3, [sp, #24]
 80105a6:	4406      	add	r6, r0
 80105a8:	4403      	add	r3, r0
 80105aa:	9306      	str	r3, [sp, #24]
 80105ac:	9b04      	ldr	r3, [sp, #16]
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	dd05      	ble.n	80105be <_dtoa_r+0x756>
 80105b2:	9901      	ldr	r1, [sp, #4]
 80105b4:	461a      	mov	r2, r3
 80105b6:	4648      	mov	r0, r9
 80105b8:	f000 fd04 	bl	8010fc4 <__lshift>
 80105bc:	9001      	str	r0, [sp, #4]
 80105be:	9b06      	ldr	r3, [sp, #24]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	dd05      	ble.n	80105d0 <_dtoa_r+0x768>
 80105c4:	4621      	mov	r1, r4
 80105c6:	461a      	mov	r2, r3
 80105c8:	4648      	mov	r0, r9
 80105ca:	f000 fcfb 	bl	8010fc4 <__lshift>
 80105ce:	4604      	mov	r4, r0
 80105d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d060      	beq.n	8010698 <_dtoa_r+0x830>
 80105d6:	9801      	ldr	r0, [sp, #4]
 80105d8:	4621      	mov	r1, r4
 80105da:	f000 fd5f 	bl	801109c <__mcmp>
 80105de:	2800      	cmp	r0, #0
 80105e0:	da5a      	bge.n	8010698 <_dtoa_r+0x830>
 80105e2:	f108 33ff 	add.w	r3, r8, #4294967295
 80105e6:	9305      	str	r3, [sp, #20]
 80105e8:	9901      	ldr	r1, [sp, #4]
 80105ea:	2300      	movs	r3, #0
 80105ec:	220a      	movs	r2, #10
 80105ee:	4648      	mov	r0, r9
 80105f0:	f000 fafa 	bl	8010be8 <__multadd>
 80105f4:	9b08      	ldr	r3, [sp, #32]
 80105f6:	9001      	str	r0, [sp, #4]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	f000 8177 	beq.w	80108ec <_dtoa_r+0xa84>
 80105fe:	4629      	mov	r1, r5
 8010600:	2300      	movs	r3, #0
 8010602:	220a      	movs	r2, #10
 8010604:	4648      	mov	r0, r9
 8010606:	f000 faef 	bl	8010be8 <__multadd>
 801060a:	f1bb 0f00 	cmp.w	fp, #0
 801060e:	4605      	mov	r5, r0
 8010610:	dc6e      	bgt.n	80106f0 <_dtoa_r+0x888>
 8010612:	9b07      	ldr	r3, [sp, #28]
 8010614:	2b02      	cmp	r3, #2
 8010616:	dc48      	bgt.n	80106aa <_dtoa_r+0x842>
 8010618:	e06a      	b.n	80106f0 <_dtoa_r+0x888>
 801061a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801061c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010620:	e739      	b.n	8010496 <_dtoa_r+0x62e>
 8010622:	f10a 34ff 	add.w	r4, sl, #4294967295
 8010626:	42a3      	cmp	r3, r4
 8010628:	db07      	blt.n	801063a <_dtoa_r+0x7d2>
 801062a:	f1ba 0f00 	cmp.w	sl, #0
 801062e:	eba3 0404 	sub.w	r4, r3, r4
 8010632:	db0b      	blt.n	801064c <_dtoa_r+0x7e4>
 8010634:	9e04      	ldr	r6, [sp, #16]
 8010636:	4652      	mov	r2, sl
 8010638:	e72f      	b.n	801049a <_dtoa_r+0x632>
 801063a:	1ae2      	subs	r2, r4, r3
 801063c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801063e:	9e04      	ldr	r6, [sp, #16]
 8010640:	4413      	add	r3, r2
 8010642:	930a      	str	r3, [sp, #40]	@ 0x28
 8010644:	4652      	mov	r2, sl
 8010646:	4623      	mov	r3, r4
 8010648:	2400      	movs	r4, #0
 801064a:	e726      	b.n	801049a <_dtoa_r+0x632>
 801064c:	9a04      	ldr	r2, [sp, #16]
 801064e:	eba2 060a 	sub.w	r6, r2, sl
 8010652:	2200      	movs	r2, #0
 8010654:	e721      	b.n	801049a <_dtoa_r+0x632>
 8010656:	9e04      	ldr	r6, [sp, #16]
 8010658:	9d08      	ldr	r5, [sp, #32]
 801065a:	461c      	mov	r4, r3
 801065c:	e72a      	b.n	80104b4 <_dtoa_r+0x64c>
 801065e:	9a01      	ldr	r2, [sp, #4]
 8010660:	9205      	str	r2, [sp, #20]
 8010662:	e752      	b.n	801050a <_dtoa_r+0x6a2>
 8010664:	9901      	ldr	r1, [sp, #4]
 8010666:	461a      	mov	r2, r3
 8010668:	e751      	b.n	801050e <_dtoa_r+0x6a6>
 801066a:	9b05      	ldr	r3, [sp, #20]
 801066c:	9301      	str	r3, [sp, #4]
 801066e:	e752      	b.n	8010516 <_dtoa_r+0x6ae>
 8010670:	2300      	movs	r3, #0
 8010672:	e77b      	b.n	801056c <_dtoa_r+0x704>
 8010674:	9b02      	ldr	r3, [sp, #8]
 8010676:	e779      	b.n	801056c <_dtoa_r+0x704>
 8010678:	920b      	str	r2, [sp, #44]	@ 0x2c
 801067a:	e778      	b.n	801056e <_dtoa_r+0x706>
 801067c:	2300      	movs	r3, #0
 801067e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010680:	e779      	b.n	8010576 <_dtoa_r+0x70e>
 8010682:	d093      	beq.n	80105ac <_dtoa_r+0x744>
 8010684:	9b04      	ldr	r3, [sp, #16]
 8010686:	321c      	adds	r2, #28
 8010688:	4413      	add	r3, r2
 801068a:	9304      	str	r3, [sp, #16]
 801068c:	9b06      	ldr	r3, [sp, #24]
 801068e:	4416      	add	r6, r2
 8010690:	4413      	add	r3, r2
 8010692:	e78a      	b.n	80105aa <_dtoa_r+0x742>
 8010694:	4602      	mov	r2, r0
 8010696:	e7f5      	b.n	8010684 <_dtoa_r+0x81c>
 8010698:	f1ba 0f00 	cmp.w	sl, #0
 801069c:	f8cd 8014 	str.w	r8, [sp, #20]
 80106a0:	46d3      	mov	fp, sl
 80106a2:	dc21      	bgt.n	80106e8 <_dtoa_r+0x880>
 80106a4:	9b07      	ldr	r3, [sp, #28]
 80106a6:	2b02      	cmp	r3, #2
 80106a8:	dd1e      	ble.n	80106e8 <_dtoa_r+0x880>
 80106aa:	f1bb 0f00 	cmp.w	fp, #0
 80106ae:	f47f addc 	bne.w	801026a <_dtoa_r+0x402>
 80106b2:	4621      	mov	r1, r4
 80106b4:	465b      	mov	r3, fp
 80106b6:	2205      	movs	r2, #5
 80106b8:	4648      	mov	r0, r9
 80106ba:	f000 fa95 	bl	8010be8 <__multadd>
 80106be:	4601      	mov	r1, r0
 80106c0:	4604      	mov	r4, r0
 80106c2:	9801      	ldr	r0, [sp, #4]
 80106c4:	f000 fcea 	bl	801109c <__mcmp>
 80106c8:	2800      	cmp	r0, #0
 80106ca:	f77f adce 	ble.w	801026a <_dtoa_r+0x402>
 80106ce:	463e      	mov	r6, r7
 80106d0:	2331      	movs	r3, #49	@ 0x31
 80106d2:	f806 3b01 	strb.w	r3, [r6], #1
 80106d6:	9b05      	ldr	r3, [sp, #20]
 80106d8:	3301      	adds	r3, #1
 80106da:	9305      	str	r3, [sp, #20]
 80106dc:	e5c9      	b.n	8010272 <_dtoa_r+0x40a>
 80106de:	f8cd 8014 	str.w	r8, [sp, #20]
 80106e2:	4654      	mov	r4, sl
 80106e4:	4625      	mov	r5, r4
 80106e6:	e7f2      	b.n	80106ce <_dtoa_r+0x866>
 80106e8:	9b08      	ldr	r3, [sp, #32]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	f000 8102 	beq.w	80108f4 <_dtoa_r+0xa8c>
 80106f0:	2e00      	cmp	r6, #0
 80106f2:	dd05      	ble.n	8010700 <_dtoa_r+0x898>
 80106f4:	4629      	mov	r1, r5
 80106f6:	4632      	mov	r2, r6
 80106f8:	4648      	mov	r0, r9
 80106fa:	f000 fc63 	bl	8010fc4 <__lshift>
 80106fe:	4605      	mov	r5, r0
 8010700:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010702:	2b00      	cmp	r3, #0
 8010704:	d058      	beq.n	80107b8 <_dtoa_r+0x950>
 8010706:	6869      	ldr	r1, [r5, #4]
 8010708:	4648      	mov	r0, r9
 801070a:	f000 fa0b 	bl	8010b24 <_Balloc>
 801070e:	4606      	mov	r6, r0
 8010710:	b928      	cbnz	r0, 801071e <_dtoa_r+0x8b6>
 8010712:	4b82      	ldr	r3, [pc, #520]	@ (801091c <_dtoa_r+0xab4>)
 8010714:	4602      	mov	r2, r0
 8010716:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801071a:	f7ff bbbe 	b.w	800fe9a <_dtoa_r+0x32>
 801071e:	692a      	ldr	r2, [r5, #16]
 8010720:	3202      	adds	r2, #2
 8010722:	0092      	lsls	r2, r2, #2
 8010724:	f105 010c 	add.w	r1, r5, #12
 8010728:	300c      	adds	r0, #12
 801072a:	f7ff fafe 	bl	800fd2a <memcpy>
 801072e:	2201      	movs	r2, #1
 8010730:	4631      	mov	r1, r6
 8010732:	4648      	mov	r0, r9
 8010734:	f000 fc46 	bl	8010fc4 <__lshift>
 8010738:	1c7b      	adds	r3, r7, #1
 801073a:	9304      	str	r3, [sp, #16]
 801073c:	eb07 030b 	add.w	r3, r7, fp
 8010740:	9309      	str	r3, [sp, #36]	@ 0x24
 8010742:	9b02      	ldr	r3, [sp, #8]
 8010744:	f003 0301 	and.w	r3, r3, #1
 8010748:	46a8      	mov	r8, r5
 801074a:	9308      	str	r3, [sp, #32]
 801074c:	4605      	mov	r5, r0
 801074e:	9b04      	ldr	r3, [sp, #16]
 8010750:	9801      	ldr	r0, [sp, #4]
 8010752:	4621      	mov	r1, r4
 8010754:	f103 3bff 	add.w	fp, r3, #4294967295
 8010758:	f7ff fafc 	bl	800fd54 <quorem>
 801075c:	4641      	mov	r1, r8
 801075e:	9002      	str	r0, [sp, #8]
 8010760:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010764:	9801      	ldr	r0, [sp, #4]
 8010766:	f000 fc99 	bl	801109c <__mcmp>
 801076a:	462a      	mov	r2, r5
 801076c:	9006      	str	r0, [sp, #24]
 801076e:	4621      	mov	r1, r4
 8010770:	4648      	mov	r0, r9
 8010772:	f000 fcaf 	bl	80110d4 <__mdiff>
 8010776:	68c2      	ldr	r2, [r0, #12]
 8010778:	4606      	mov	r6, r0
 801077a:	b9fa      	cbnz	r2, 80107bc <_dtoa_r+0x954>
 801077c:	4601      	mov	r1, r0
 801077e:	9801      	ldr	r0, [sp, #4]
 8010780:	f000 fc8c 	bl	801109c <__mcmp>
 8010784:	4602      	mov	r2, r0
 8010786:	4631      	mov	r1, r6
 8010788:	4648      	mov	r0, r9
 801078a:	920a      	str	r2, [sp, #40]	@ 0x28
 801078c:	f000 fa0a 	bl	8010ba4 <_Bfree>
 8010790:	9b07      	ldr	r3, [sp, #28]
 8010792:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010794:	9e04      	ldr	r6, [sp, #16]
 8010796:	ea42 0103 	orr.w	r1, r2, r3
 801079a:	9b08      	ldr	r3, [sp, #32]
 801079c:	4319      	orrs	r1, r3
 801079e:	d10f      	bne.n	80107c0 <_dtoa_r+0x958>
 80107a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80107a4:	d028      	beq.n	80107f8 <_dtoa_r+0x990>
 80107a6:	9b06      	ldr	r3, [sp, #24]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	dd02      	ble.n	80107b2 <_dtoa_r+0x94a>
 80107ac:	9b02      	ldr	r3, [sp, #8]
 80107ae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80107b2:	f88b a000 	strb.w	sl, [fp]
 80107b6:	e55e      	b.n	8010276 <_dtoa_r+0x40e>
 80107b8:	4628      	mov	r0, r5
 80107ba:	e7bd      	b.n	8010738 <_dtoa_r+0x8d0>
 80107bc:	2201      	movs	r2, #1
 80107be:	e7e2      	b.n	8010786 <_dtoa_r+0x91e>
 80107c0:	9b06      	ldr	r3, [sp, #24]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	db04      	blt.n	80107d0 <_dtoa_r+0x968>
 80107c6:	9907      	ldr	r1, [sp, #28]
 80107c8:	430b      	orrs	r3, r1
 80107ca:	9908      	ldr	r1, [sp, #32]
 80107cc:	430b      	orrs	r3, r1
 80107ce:	d120      	bne.n	8010812 <_dtoa_r+0x9aa>
 80107d0:	2a00      	cmp	r2, #0
 80107d2:	ddee      	ble.n	80107b2 <_dtoa_r+0x94a>
 80107d4:	9901      	ldr	r1, [sp, #4]
 80107d6:	2201      	movs	r2, #1
 80107d8:	4648      	mov	r0, r9
 80107da:	f000 fbf3 	bl	8010fc4 <__lshift>
 80107de:	4621      	mov	r1, r4
 80107e0:	9001      	str	r0, [sp, #4]
 80107e2:	f000 fc5b 	bl	801109c <__mcmp>
 80107e6:	2800      	cmp	r0, #0
 80107e8:	dc03      	bgt.n	80107f2 <_dtoa_r+0x98a>
 80107ea:	d1e2      	bne.n	80107b2 <_dtoa_r+0x94a>
 80107ec:	f01a 0f01 	tst.w	sl, #1
 80107f0:	d0df      	beq.n	80107b2 <_dtoa_r+0x94a>
 80107f2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80107f6:	d1d9      	bne.n	80107ac <_dtoa_r+0x944>
 80107f8:	2339      	movs	r3, #57	@ 0x39
 80107fa:	f88b 3000 	strb.w	r3, [fp]
 80107fe:	4633      	mov	r3, r6
 8010800:	461e      	mov	r6, r3
 8010802:	3b01      	subs	r3, #1
 8010804:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010808:	2a39      	cmp	r2, #57	@ 0x39
 801080a:	d052      	beq.n	80108b2 <_dtoa_r+0xa4a>
 801080c:	3201      	adds	r2, #1
 801080e:	701a      	strb	r2, [r3, #0]
 8010810:	e531      	b.n	8010276 <_dtoa_r+0x40e>
 8010812:	2a00      	cmp	r2, #0
 8010814:	dd07      	ble.n	8010826 <_dtoa_r+0x9be>
 8010816:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801081a:	d0ed      	beq.n	80107f8 <_dtoa_r+0x990>
 801081c:	f10a 0301 	add.w	r3, sl, #1
 8010820:	f88b 3000 	strb.w	r3, [fp]
 8010824:	e527      	b.n	8010276 <_dtoa_r+0x40e>
 8010826:	9b04      	ldr	r3, [sp, #16]
 8010828:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801082a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801082e:	4293      	cmp	r3, r2
 8010830:	d029      	beq.n	8010886 <_dtoa_r+0xa1e>
 8010832:	9901      	ldr	r1, [sp, #4]
 8010834:	2300      	movs	r3, #0
 8010836:	220a      	movs	r2, #10
 8010838:	4648      	mov	r0, r9
 801083a:	f000 f9d5 	bl	8010be8 <__multadd>
 801083e:	45a8      	cmp	r8, r5
 8010840:	9001      	str	r0, [sp, #4]
 8010842:	f04f 0300 	mov.w	r3, #0
 8010846:	f04f 020a 	mov.w	r2, #10
 801084a:	4641      	mov	r1, r8
 801084c:	4648      	mov	r0, r9
 801084e:	d107      	bne.n	8010860 <_dtoa_r+0x9f8>
 8010850:	f000 f9ca 	bl	8010be8 <__multadd>
 8010854:	4680      	mov	r8, r0
 8010856:	4605      	mov	r5, r0
 8010858:	9b04      	ldr	r3, [sp, #16]
 801085a:	3301      	adds	r3, #1
 801085c:	9304      	str	r3, [sp, #16]
 801085e:	e776      	b.n	801074e <_dtoa_r+0x8e6>
 8010860:	f000 f9c2 	bl	8010be8 <__multadd>
 8010864:	4629      	mov	r1, r5
 8010866:	4680      	mov	r8, r0
 8010868:	2300      	movs	r3, #0
 801086a:	220a      	movs	r2, #10
 801086c:	4648      	mov	r0, r9
 801086e:	f000 f9bb 	bl	8010be8 <__multadd>
 8010872:	4605      	mov	r5, r0
 8010874:	e7f0      	b.n	8010858 <_dtoa_r+0x9f0>
 8010876:	f1bb 0f00 	cmp.w	fp, #0
 801087a:	bfcc      	ite	gt
 801087c:	465e      	movgt	r6, fp
 801087e:	2601      	movle	r6, #1
 8010880:	443e      	add	r6, r7
 8010882:	f04f 0800 	mov.w	r8, #0
 8010886:	9901      	ldr	r1, [sp, #4]
 8010888:	2201      	movs	r2, #1
 801088a:	4648      	mov	r0, r9
 801088c:	f000 fb9a 	bl	8010fc4 <__lshift>
 8010890:	4621      	mov	r1, r4
 8010892:	9001      	str	r0, [sp, #4]
 8010894:	f000 fc02 	bl	801109c <__mcmp>
 8010898:	2800      	cmp	r0, #0
 801089a:	dcb0      	bgt.n	80107fe <_dtoa_r+0x996>
 801089c:	d102      	bne.n	80108a4 <_dtoa_r+0xa3c>
 801089e:	f01a 0f01 	tst.w	sl, #1
 80108a2:	d1ac      	bne.n	80107fe <_dtoa_r+0x996>
 80108a4:	4633      	mov	r3, r6
 80108a6:	461e      	mov	r6, r3
 80108a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80108ac:	2a30      	cmp	r2, #48	@ 0x30
 80108ae:	d0fa      	beq.n	80108a6 <_dtoa_r+0xa3e>
 80108b0:	e4e1      	b.n	8010276 <_dtoa_r+0x40e>
 80108b2:	429f      	cmp	r7, r3
 80108b4:	d1a4      	bne.n	8010800 <_dtoa_r+0x998>
 80108b6:	9b05      	ldr	r3, [sp, #20]
 80108b8:	3301      	adds	r3, #1
 80108ba:	9305      	str	r3, [sp, #20]
 80108bc:	2331      	movs	r3, #49	@ 0x31
 80108be:	703b      	strb	r3, [r7, #0]
 80108c0:	e4d9      	b.n	8010276 <_dtoa_r+0x40e>
 80108c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80108c4:	4f16      	ldr	r7, [pc, #88]	@ (8010920 <_dtoa_r+0xab8>)
 80108c6:	b11b      	cbz	r3, 80108d0 <_dtoa_r+0xa68>
 80108c8:	f107 0308 	add.w	r3, r7, #8
 80108cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80108ce:	6013      	str	r3, [r2, #0]
 80108d0:	4638      	mov	r0, r7
 80108d2:	b011      	add	sp, #68	@ 0x44
 80108d4:	ecbd 8b02 	vpop	{d8}
 80108d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108dc:	9b07      	ldr	r3, [sp, #28]
 80108de:	2b01      	cmp	r3, #1
 80108e0:	f77f ae2c 	ble.w	801053c <_dtoa_r+0x6d4>
 80108e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80108e8:	2001      	movs	r0, #1
 80108ea:	e64c      	b.n	8010586 <_dtoa_r+0x71e>
 80108ec:	f1bb 0f00 	cmp.w	fp, #0
 80108f0:	f77f aed8 	ble.w	80106a4 <_dtoa_r+0x83c>
 80108f4:	463e      	mov	r6, r7
 80108f6:	9801      	ldr	r0, [sp, #4]
 80108f8:	4621      	mov	r1, r4
 80108fa:	f7ff fa2b 	bl	800fd54 <quorem>
 80108fe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010902:	f806 ab01 	strb.w	sl, [r6], #1
 8010906:	1bf2      	subs	r2, r6, r7
 8010908:	4593      	cmp	fp, r2
 801090a:	ddb4      	ble.n	8010876 <_dtoa_r+0xa0e>
 801090c:	9901      	ldr	r1, [sp, #4]
 801090e:	2300      	movs	r3, #0
 8010910:	220a      	movs	r2, #10
 8010912:	4648      	mov	r0, r9
 8010914:	f000 f968 	bl	8010be8 <__multadd>
 8010918:	9001      	str	r0, [sp, #4]
 801091a:	e7ec      	b.n	80108f6 <_dtoa_r+0xa8e>
 801091c:	0801351d 	.word	0x0801351d
 8010920:	080134a1 	.word	0x080134a1

08010924 <_free_r>:
 8010924:	b538      	push	{r3, r4, r5, lr}
 8010926:	4605      	mov	r5, r0
 8010928:	2900      	cmp	r1, #0
 801092a:	d041      	beq.n	80109b0 <_free_r+0x8c>
 801092c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010930:	1f0c      	subs	r4, r1, #4
 8010932:	2b00      	cmp	r3, #0
 8010934:	bfb8      	it	lt
 8010936:	18e4      	addlt	r4, r4, r3
 8010938:	f000 f8e8 	bl	8010b0c <__malloc_lock>
 801093c:	4a1d      	ldr	r2, [pc, #116]	@ (80109b4 <_free_r+0x90>)
 801093e:	6813      	ldr	r3, [r2, #0]
 8010940:	b933      	cbnz	r3, 8010950 <_free_r+0x2c>
 8010942:	6063      	str	r3, [r4, #4]
 8010944:	6014      	str	r4, [r2, #0]
 8010946:	4628      	mov	r0, r5
 8010948:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801094c:	f000 b8e4 	b.w	8010b18 <__malloc_unlock>
 8010950:	42a3      	cmp	r3, r4
 8010952:	d908      	bls.n	8010966 <_free_r+0x42>
 8010954:	6820      	ldr	r0, [r4, #0]
 8010956:	1821      	adds	r1, r4, r0
 8010958:	428b      	cmp	r3, r1
 801095a:	bf01      	itttt	eq
 801095c:	6819      	ldreq	r1, [r3, #0]
 801095e:	685b      	ldreq	r3, [r3, #4]
 8010960:	1809      	addeq	r1, r1, r0
 8010962:	6021      	streq	r1, [r4, #0]
 8010964:	e7ed      	b.n	8010942 <_free_r+0x1e>
 8010966:	461a      	mov	r2, r3
 8010968:	685b      	ldr	r3, [r3, #4]
 801096a:	b10b      	cbz	r3, 8010970 <_free_r+0x4c>
 801096c:	42a3      	cmp	r3, r4
 801096e:	d9fa      	bls.n	8010966 <_free_r+0x42>
 8010970:	6811      	ldr	r1, [r2, #0]
 8010972:	1850      	adds	r0, r2, r1
 8010974:	42a0      	cmp	r0, r4
 8010976:	d10b      	bne.n	8010990 <_free_r+0x6c>
 8010978:	6820      	ldr	r0, [r4, #0]
 801097a:	4401      	add	r1, r0
 801097c:	1850      	adds	r0, r2, r1
 801097e:	4283      	cmp	r3, r0
 8010980:	6011      	str	r1, [r2, #0]
 8010982:	d1e0      	bne.n	8010946 <_free_r+0x22>
 8010984:	6818      	ldr	r0, [r3, #0]
 8010986:	685b      	ldr	r3, [r3, #4]
 8010988:	6053      	str	r3, [r2, #4]
 801098a:	4408      	add	r0, r1
 801098c:	6010      	str	r0, [r2, #0]
 801098e:	e7da      	b.n	8010946 <_free_r+0x22>
 8010990:	d902      	bls.n	8010998 <_free_r+0x74>
 8010992:	230c      	movs	r3, #12
 8010994:	602b      	str	r3, [r5, #0]
 8010996:	e7d6      	b.n	8010946 <_free_r+0x22>
 8010998:	6820      	ldr	r0, [r4, #0]
 801099a:	1821      	adds	r1, r4, r0
 801099c:	428b      	cmp	r3, r1
 801099e:	bf04      	itt	eq
 80109a0:	6819      	ldreq	r1, [r3, #0]
 80109a2:	685b      	ldreq	r3, [r3, #4]
 80109a4:	6063      	str	r3, [r4, #4]
 80109a6:	bf04      	itt	eq
 80109a8:	1809      	addeq	r1, r1, r0
 80109aa:	6021      	streq	r1, [r4, #0]
 80109ac:	6054      	str	r4, [r2, #4]
 80109ae:	e7ca      	b.n	8010946 <_free_r+0x22>
 80109b0:	bd38      	pop	{r3, r4, r5, pc}
 80109b2:	bf00      	nop
 80109b4:	240050b0 	.word	0x240050b0

080109b8 <malloc>:
 80109b8:	4b02      	ldr	r3, [pc, #8]	@ (80109c4 <malloc+0xc>)
 80109ba:	4601      	mov	r1, r0
 80109bc:	6818      	ldr	r0, [r3, #0]
 80109be:	f000 b825 	b.w	8010a0c <_malloc_r>
 80109c2:	bf00      	nop
 80109c4:	24000020 	.word	0x24000020

080109c8 <sbrk_aligned>:
 80109c8:	b570      	push	{r4, r5, r6, lr}
 80109ca:	4e0f      	ldr	r6, [pc, #60]	@ (8010a08 <sbrk_aligned+0x40>)
 80109cc:	460c      	mov	r4, r1
 80109ce:	6831      	ldr	r1, [r6, #0]
 80109d0:	4605      	mov	r5, r0
 80109d2:	b911      	cbnz	r1, 80109da <sbrk_aligned+0x12>
 80109d4:	f001 fdb4 	bl	8012540 <_sbrk_r>
 80109d8:	6030      	str	r0, [r6, #0]
 80109da:	4621      	mov	r1, r4
 80109dc:	4628      	mov	r0, r5
 80109de:	f001 fdaf 	bl	8012540 <_sbrk_r>
 80109e2:	1c43      	adds	r3, r0, #1
 80109e4:	d103      	bne.n	80109ee <sbrk_aligned+0x26>
 80109e6:	f04f 34ff 	mov.w	r4, #4294967295
 80109ea:	4620      	mov	r0, r4
 80109ec:	bd70      	pop	{r4, r5, r6, pc}
 80109ee:	1cc4      	adds	r4, r0, #3
 80109f0:	f024 0403 	bic.w	r4, r4, #3
 80109f4:	42a0      	cmp	r0, r4
 80109f6:	d0f8      	beq.n	80109ea <sbrk_aligned+0x22>
 80109f8:	1a21      	subs	r1, r4, r0
 80109fa:	4628      	mov	r0, r5
 80109fc:	f001 fda0 	bl	8012540 <_sbrk_r>
 8010a00:	3001      	adds	r0, #1
 8010a02:	d1f2      	bne.n	80109ea <sbrk_aligned+0x22>
 8010a04:	e7ef      	b.n	80109e6 <sbrk_aligned+0x1e>
 8010a06:	bf00      	nop
 8010a08:	240050ac 	.word	0x240050ac

08010a0c <_malloc_r>:
 8010a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a10:	1ccd      	adds	r5, r1, #3
 8010a12:	f025 0503 	bic.w	r5, r5, #3
 8010a16:	3508      	adds	r5, #8
 8010a18:	2d0c      	cmp	r5, #12
 8010a1a:	bf38      	it	cc
 8010a1c:	250c      	movcc	r5, #12
 8010a1e:	2d00      	cmp	r5, #0
 8010a20:	4606      	mov	r6, r0
 8010a22:	db01      	blt.n	8010a28 <_malloc_r+0x1c>
 8010a24:	42a9      	cmp	r1, r5
 8010a26:	d904      	bls.n	8010a32 <_malloc_r+0x26>
 8010a28:	230c      	movs	r3, #12
 8010a2a:	6033      	str	r3, [r6, #0]
 8010a2c:	2000      	movs	r0, #0
 8010a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010b08 <_malloc_r+0xfc>
 8010a36:	f000 f869 	bl	8010b0c <__malloc_lock>
 8010a3a:	f8d8 3000 	ldr.w	r3, [r8]
 8010a3e:	461c      	mov	r4, r3
 8010a40:	bb44      	cbnz	r4, 8010a94 <_malloc_r+0x88>
 8010a42:	4629      	mov	r1, r5
 8010a44:	4630      	mov	r0, r6
 8010a46:	f7ff ffbf 	bl	80109c8 <sbrk_aligned>
 8010a4a:	1c43      	adds	r3, r0, #1
 8010a4c:	4604      	mov	r4, r0
 8010a4e:	d158      	bne.n	8010b02 <_malloc_r+0xf6>
 8010a50:	f8d8 4000 	ldr.w	r4, [r8]
 8010a54:	4627      	mov	r7, r4
 8010a56:	2f00      	cmp	r7, #0
 8010a58:	d143      	bne.n	8010ae2 <_malloc_r+0xd6>
 8010a5a:	2c00      	cmp	r4, #0
 8010a5c:	d04b      	beq.n	8010af6 <_malloc_r+0xea>
 8010a5e:	6823      	ldr	r3, [r4, #0]
 8010a60:	4639      	mov	r1, r7
 8010a62:	4630      	mov	r0, r6
 8010a64:	eb04 0903 	add.w	r9, r4, r3
 8010a68:	f001 fd6a 	bl	8012540 <_sbrk_r>
 8010a6c:	4581      	cmp	r9, r0
 8010a6e:	d142      	bne.n	8010af6 <_malloc_r+0xea>
 8010a70:	6821      	ldr	r1, [r4, #0]
 8010a72:	1a6d      	subs	r5, r5, r1
 8010a74:	4629      	mov	r1, r5
 8010a76:	4630      	mov	r0, r6
 8010a78:	f7ff ffa6 	bl	80109c8 <sbrk_aligned>
 8010a7c:	3001      	adds	r0, #1
 8010a7e:	d03a      	beq.n	8010af6 <_malloc_r+0xea>
 8010a80:	6823      	ldr	r3, [r4, #0]
 8010a82:	442b      	add	r3, r5
 8010a84:	6023      	str	r3, [r4, #0]
 8010a86:	f8d8 3000 	ldr.w	r3, [r8]
 8010a8a:	685a      	ldr	r2, [r3, #4]
 8010a8c:	bb62      	cbnz	r2, 8010ae8 <_malloc_r+0xdc>
 8010a8e:	f8c8 7000 	str.w	r7, [r8]
 8010a92:	e00f      	b.n	8010ab4 <_malloc_r+0xa8>
 8010a94:	6822      	ldr	r2, [r4, #0]
 8010a96:	1b52      	subs	r2, r2, r5
 8010a98:	d420      	bmi.n	8010adc <_malloc_r+0xd0>
 8010a9a:	2a0b      	cmp	r2, #11
 8010a9c:	d917      	bls.n	8010ace <_malloc_r+0xc2>
 8010a9e:	1961      	adds	r1, r4, r5
 8010aa0:	42a3      	cmp	r3, r4
 8010aa2:	6025      	str	r5, [r4, #0]
 8010aa4:	bf18      	it	ne
 8010aa6:	6059      	strne	r1, [r3, #4]
 8010aa8:	6863      	ldr	r3, [r4, #4]
 8010aaa:	bf08      	it	eq
 8010aac:	f8c8 1000 	streq.w	r1, [r8]
 8010ab0:	5162      	str	r2, [r4, r5]
 8010ab2:	604b      	str	r3, [r1, #4]
 8010ab4:	4630      	mov	r0, r6
 8010ab6:	f000 f82f 	bl	8010b18 <__malloc_unlock>
 8010aba:	f104 000b 	add.w	r0, r4, #11
 8010abe:	1d23      	adds	r3, r4, #4
 8010ac0:	f020 0007 	bic.w	r0, r0, #7
 8010ac4:	1ac2      	subs	r2, r0, r3
 8010ac6:	bf1c      	itt	ne
 8010ac8:	1a1b      	subne	r3, r3, r0
 8010aca:	50a3      	strne	r3, [r4, r2]
 8010acc:	e7af      	b.n	8010a2e <_malloc_r+0x22>
 8010ace:	6862      	ldr	r2, [r4, #4]
 8010ad0:	42a3      	cmp	r3, r4
 8010ad2:	bf0c      	ite	eq
 8010ad4:	f8c8 2000 	streq.w	r2, [r8]
 8010ad8:	605a      	strne	r2, [r3, #4]
 8010ada:	e7eb      	b.n	8010ab4 <_malloc_r+0xa8>
 8010adc:	4623      	mov	r3, r4
 8010ade:	6864      	ldr	r4, [r4, #4]
 8010ae0:	e7ae      	b.n	8010a40 <_malloc_r+0x34>
 8010ae2:	463c      	mov	r4, r7
 8010ae4:	687f      	ldr	r7, [r7, #4]
 8010ae6:	e7b6      	b.n	8010a56 <_malloc_r+0x4a>
 8010ae8:	461a      	mov	r2, r3
 8010aea:	685b      	ldr	r3, [r3, #4]
 8010aec:	42a3      	cmp	r3, r4
 8010aee:	d1fb      	bne.n	8010ae8 <_malloc_r+0xdc>
 8010af0:	2300      	movs	r3, #0
 8010af2:	6053      	str	r3, [r2, #4]
 8010af4:	e7de      	b.n	8010ab4 <_malloc_r+0xa8>
 8010af6:	230c      	movs	r3, #12
 8010af8:	6033      	str	r3, [r6, #0]
 8010afa:	4630      	mov	r0, r6
 8010afc:	f000 f80c 	bl	8010b18 <__malloc_unlock>
 8010b00:	e794      	b.n	8010a2c <_malloc_r+0x20>
 8010b02:	6005      	str	r5, [r0, #0]
 8010b04:	e7d6      	b.n	8010ab4 <_malloc_r+0xa8>
 8010b06:	bf00      	nop
 8010b08:	240050b0 	.word	0x240050b0

08010b0c <__malloc_lock>:
 8010b0c:	4801      	ldr	r0, [pc, #4]	@ (8010b14 <__malloc_lock+0x8>)
 8010b0e:	f7ff b90a 	b.w	800fd26 <__retarget_lock_acquire_recursive>
 8010b12:	bf00      	nop
 8010b14:	240050a8 	.word	0x240050a8

08010b18 <__malloc_unlock>:
 8010b18:	4801      	ldr	r0, [pc, #4]	@ (8010b20 <__malloc_unlock+0x8>)
 8010b1a:	f7ff b905 	b.w	800fd28 <__retarget_lock_release_recursive>
 8010b1e:	bf00      	nop
 8010b20:	240050a8 	.word	0x240050a8

08010b24 <_Balloc>:
 8010b24:	b570      	push	{r4, r5, r6, lr}
 8010b26:	69c6      	ldr	r6, [r0, #28]
 8010b28:	4604      	mov	r4, r0
 8010b2a:	460d      	mov	r5, r1
 8010b2c:	b976      	cbnz	r6, 8010b4c <_Balloc+0x28>
 8010b2e:	2010      	movs	r0, #16
 8010b30:	f7ff ff42 	bl	80109b8 <malloc>
 8010b34:	4602      	mov	r2, r0
 8010b36:	61e0      	str	r0, [r4, #28]
 8010b38:	b920      	cbnz	r0, 8010b44 <_Balloc+0x20>
 8010b3a:	4b18      	ldr	r3, [pc, #96]	@ (8010b9c <_Balloc+0x78>)
 8010b3c:	4818      	ldr	r0, [pc, #96]	@ (8010ba0 <_Balloc+0x7c>)
 8010b3e:	216b      	movs	r1, #107	@ 0x6b
 8010b40:	f001 fd16 	bl	8012570 <__assert_func>
 8010b44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b48:	6006      	str	r6, [r0, #0]
 8010b4a:	60c6      	str	r6, [r0, #12]
 8010b4c:	69e6      	ldr	r6, [r4, #28]
 8010b4e:	68f3      	ldr	r3, [r6, #12]
 8010b50:	b183      	cbz	r3, 8010b74 <_Balloc+0x50>
 8010b52:	69e3      	ldr	r3, [r4, #28]
 8010b54:	68db      	ldr	r3, [r3, #12]
 8010b56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010b5a:	b9b8      	cbnz	r0, 8010b8c <_Balloc+0x68>
 8010b5c:	2101      	movs	r1, #1
 8010b5e:	fa01 f605 	lsl.w	r6, r1, r5
 8010b62:	1d72      	adds	r2, r6, #5
 8010b64:	0092      	lsls	r2, r2, #2
 8010b66:	4620      	mov	r0, r4
 8010b68:	f001 fd20 	bl	80125ac <_calloc_r>
 8010b6c:	b160      	cbz	r0, 8010b88 <_Balloc+0x64>
 8010b6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010b72:	e00e      	b.n	8010b92 <_Balloc+0x6e>
 8010b74:	2221      	movs	r2, #33	@ 0x21
 8010b76:	2104      	movs	r1, #4
 8010b78:	4620      	mov	r0, r4
 8010b7a:	f001 fd17 	bl	80125ac <_calloc_r>
 8010b7e:	69e3      	ldr	r3, [r4, #28]
 8010b80:	60f0      	str	r0, [r6, #12]
 8010b82:	68db      	ldr	r3, [r3, #12]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d1e4      	bne.n	8010b52 <_Balloc+0x2e>
 8010b88:	2000      	movs	r0, #0
 8010b8a:	bd70      	pop	{r4, r5, r6, pc}
 8010b8c:	6802      	ldr	r2, [r0, #0]
 8010b8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010b92:	2300      	movs	r3, #0
 8010b94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010b98:	e7f7      	b.n	8010b8a <_Balloc+0x66>
 8010b9a:	bf00      	nop
 8010b9c:	080134ae 	.word	0x080134ae
 8010ba0:	0801352e 	.word	0x0801352e

08010ba4 <_Bfree>:
 8010ba4:	b570      	push	{r4, r5, r6, lr}
 8010ba6:	69c6      	ldr	r6, [r0, #28]
 8010ba8:	4605      	mov	r5, r0
 8010baa:	460c      	mov	r4, r1
 8010bac:	b976      	cbnz	r6, 8010bcc <_Bfree+0x28>
 8010bae:	2010      	movs	r0, #16
 8010bb0:	f7ff ff02 	bl	80109b8 <malloc>
 8010bb4:	4602      	mov	r2, r0
 8010bb6:	61e8      	str	r0, [r5, #28]
 8010bb8:	b920      	cbnz	r0, 8010bc4 <_Bfree+0x20>
 8010bba:	4b09      	ldr	r3, [pc, #36]	@ (8010be0 <_Bfree+0x3c>)
 8010bbc:	4809      	ldr	r0, [pc, #36]	@ (8010be4 <_Bfree+0x40>)
 8010bbe:	218f      	movs	r1, #143	@ 0x8f
 8010bc0:	f001 fcd6 	bl	8012570 <__assert_func>
 8010bc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010bc8:	6006      	str	r6, [r0, #0]
 8010bca:	60c6      	str	r6, [r0, #12]
 8010bcc:	b13c      	cbz	r4, 8010bde <_Bfree+0x3a>
 8010bce:	69eb      	ldr	r3, [r5, #28]
 8010bd0:	6862      	ldr	r2, [r4, #4]
 8010bd2:	68db      	ldr	r3, [r3, #12]
 8010bd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010bd8:	6021      	str	r1, [r4, #0]
 8010bda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010bde:	bd70      	pop	{r4, r5, r6, pc}
 8010be0:	080134ae 	.word	0x080134ae
 8010be4:	0801352e 	.word	0x0801352e

08010be8 <__multadd>:
 8010be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bec:	690d      	ldr	r5, [r1, #16]
 8010bee:	4607      	mov	r7, r0
 8010bf0:	460c      	mov	r4, r1
 8010bf2:	461e      	mov	r6, r3
 8010bf4:	f101 0c14 	add.w	ip, r1, #20
 8010bf8:	2000      	movs	r0, #0
 8010bfa:	f8dc 3000 	ldr.w	r3, [ip]
 8010bfe:	b299      	uxth	r1, r3
 8010c00:	fb02 6101 	mla	r1, r2, r1, r6
 8010c04:	0c1e      	lsrs	r6, r3, #16
 8010c06:	0c0b      	lsrs	r3, r1, #16
 8010c08:	fb02 3306 	mla	r3, r2, r6, r3
 8010c0c:	b289      	uxth	r1, r1
 8010c0e:	3001      	adds	r0, #1
 8010c10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010c14:	4285      	cmp	r5, r0
 8010c16:	f84c 1b04 	str.w	r1, [ip], #4
 8010c1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010c1e:	dcec      	bgt.n	8010bfa <__multadd+0x12>
 8010c20:	b30e      	cbz	r6, 8010c66 <__multadd+0x7e>
 8010c22:	68a3      	ldr	r3, [r4, #8]
 8010c24:	42ab      	cmp	r3, r5
 8010c26:	dc19      	bgt.n	8010c5c <__multadd+0x74>
 8010c28:	6861      	ldr	r1, [r4, #4]
 8010c2a:	4638      	mov	r0, r7
 8010c2c:	3101      	adds	r1, #1
 8010c2e:	f7ff ff79 	bl	8010b24 <_Balloc>
 8010c32:	4680      	mov	r8, r0
 8010c34:	b928      	cbnz	r0, 8010c42 <__multadd+0x5a>
 8010c36:	4602      	mov	r2, r0
 8010c38:	4b0c      	ldr	r3, [pc, #48]	@ (8010c6c <__multadd+0x84>)
 8010c3a:	480d      	ldr	r0, [pc, #52]	@ (8010c70 <__multadd+0x88>)
 8010c3c:	21ba      	movs	r1, #186	@ 0xba
 8010c3e:	f001 fc97 	bl	8012570 <__assert_func>
 8010c42:	6922      	ldr	r2, [r4, #16]
 8010c44:	3202      	adds	r2, #2
 8010c46:	f104 010c 	add.w	r1, r4, #12
 8010c4a:	0092      	lsls	r2, r2, #2
 8010c4c:	300c      	adds	r0, #12
 8010c4e:	f7ff f86c 	bl	800fd2a <memcpy>
 8010c52:	4621      	mov	r1, r4
 8010c54:	4638      	mov	r0, r7
 8010c56:	f7ff ffa5 	bl	8010ba4 <_Bfree>
 8010c5a:	4644      	mov	r4, r8
 8010c5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010c60:	3501      	adds	r5, #1
 8010c62:	615e      	str	r6, [r3, #20]
 8010c64:	6125      	str	r5, [r4, #16]
 8010c66:	4620      	mov	r0, r4
 8010c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c6c:	0801351d 	.word	0x0801351d
 8010c70:	0801352e 	.word	0x0801352e

08010c74 <__s2b>:
 8010c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c78:	460c      	mov	r4, r1
 8010c7a:	4615      	mov	r5, r2
 8010c7c:	461f      	mov	r7, r3
 8010c7e:	2209      	movs	r2, #9
 8010c80:	3308      	adds	r3, #8
 8010c82:	4606      	mov	r6, r0
 8010c84:	fb93 f3f2 	sdiv	r3, r3, r2
 8010c88:	2100      	movs	r1, #0
 8010c8a:	2201      	movs	r2, #1
 8010c8c:	429a      	cmp	r2, r3
 8010c8e:	db09      	blt.n	8010ca4 <__s2b+0x30>
 8010c90:	4630      	mov	r0, r6
 8010c92:	f7ff ff47 	bl	8010b24 <_Balloc>
 8010c96:	b940      	cbnz	r0, 8010caa <__s2b+0x36>
 8010c98:	4602      	mov	r2, r0
 8010c9a:	4b19      	ldr	r3, [pc, #100]	@ (8010d00 <__s2b+0x8c>)
 8010c9c:	4819      	ldr	r0, [pc, #100]	@ (8010d04 <__s2b+0x90>)
 8010c9e:	21d3      	movs	r1, #211	@ 0xd3
 8010ca0:	f001 fc66 	bl	8012570 <__assert_func>
 8010ca4:	0052      	lsls	r2, r2, #1
 8010ca6:	3101      	adds	r1, #1
 8010ca8:	e7f0      	b.n	8010c8c <__s2b+0x18>
 8010caa:	9b08      	ldr	r3, [sp, #32]
 8010cac:	6143      	str	r3, [r0, #20]
 8010cae:	2d09      	cmp	r5, #9
 8010cb0:	f04f 0301 	mov.w	r3, #1
 8010cb4:	6103      	str	r3, [r0, #16]
 8010cb6:	dd16      	ble.n	8010ce6 <__s2b+0x72>
 8010cb8:	f104 0909 	add.w	r9, r4, #9
 8010cbc:	46c8      	mov	r8, r9
 8010cbe:	442c      	add	r4, r5
 8010cc0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010cc4:	4601      	mov	r1, r0
 8010cc6:	3b30      	subs	r3, #48	@ 0x30
 8010cc8:	220a      	movs	r2, #10
 8010cca:	4630      	mov	r0, r6
 8010ccc:	f7ff ff8c 	bl	8010be8 <__multadd>
 8010cd0:	45a0      	cmp	r8, r4
 8010cd2:	d1f5      	bne.n	8010cc0 <__s2b+0x4c>
 8010cd4:	f1a5 0408 	sub.w	r4, r5, #8
 8010cd8:	444c      	add	r4, r9
 8010cda:	1b2d      	subs	r5, r5, r4
 8010cdc:	1963      	adds	r3, r4, r5
 8010cde:	42bb      	cmp	r3, r7
 8010ce0:	db04      	blt.n	8010cec <__s2b+0x78>
 8010ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010ce6:	340a      	adds	r4, #10
 8010ce8:	2509      	movs	r5, #9
 8010cea:	e7f6      	b.n	8010cda <__s2b+0x66>
 8010cec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010cf0:	4601      	mov	r1, r0
 8010cf2:	3b30      	subs	r3, #48	@ 0x30
 8010cf4:	220a      	movs	r2, #10
 8010cf6:	4630      	mov	r0, r6
 8010cf8:	f7ff ff76 	bl	8010be8 <__multadd>
 8010cfc:	e7ee      	b.n	8010cdc <__s2b+0x68>
 8010cfe:	bf00      	nop
 8010d00:	0801351d 	.word	0x0801351d
 8010d04:	0801352e 	.word	0x0801352e

08010d08 <__hi0bits>:
 8010d08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	bf36      	itet	cc
 8010d10:	0403      	lslcc	r3, r0, #16
 8010d12:	2000      	movcs	r0, #0
 8010d14:	2010      	movcc	r0, #16
 8010d16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010d1a:	bf3c      	itt	cc
 8010d1c:	021b      	lslcc	r3, r3, #8
 8010d1e:	3008      	addcc	r0, #8
 8010d20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d24:	bf3c      	itt	cc
 8010d26:	011b      	lslcc	r3, r3, #4
 8010d28:	3004      	addcc	r0, #4
 8010d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010d2e:	bf3c      	itt	cc
 8010d30:	009b      	lslcc	r3, r3, #2
 8010d32:	3002      	addcc	r0, #2
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	db05      	blt.n	8010d44 <__hi0bits+0x3c>
 8010d38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010d3c:	f100 0001 	add.w	r0, r0, #1
 8010d40:	bf08      	it	eq
 8010d42:	2020      	moveq	r0, #32
 8010d44:	4770      	bx	lr

08010d46 <__lo0bits>:
 8010d46:	6803      	ldr	r3, [r0, #0]
 8010d48:	4602      	mov	r2, r0
 8010d4a:	f013 0007 	ands.w	r0, r3, #7
 8010d4e:	d00b      	beq.n	8010d68 <__lo0bits+0x22>
 8010d50:	07d9      	lsls	r1, r3, #31
 8010d52:	d421      	bmi.n	8010d98 <__lo0bits+0x52>
 8010d54:	0798      	lsls	r0, r3, #30
 8010d56:	bf49      	itett	mi
 8010d58:	085b      	lsrmi	r3, r3, #1
 8010d5a:	089b      	lsrpl	r3, r3, #2
 8010d5c:	2001      	movmi	r0, #1
 8010d5e:	6013      	strmi	r3, [r2, #0]
 8010d60:	bf5c      	itt	pl
 8010d62:	6013      	strpl	r3, [r2, #0]
 8010d64:	2002      	movpl	r0, #2
 8010d66:	4770      	bx	lr
 8010d68:	b299      	uxth	r1, r3
 8010d6a:	b909      	cbnz	r1, 8010d70 <__lo0bits+0x2a>
 8010d6c:	0c1b      	lsrs	r3, r3, #16
 8010d6e:	2010      	movs	r0, #16
 8010d70:	b2d9      	uxtb	r1, r3
 8010d72:	b909      	cbnz	r1, 8010d78 <__lo0bits+0x32>
 8010d74:	3008      	adds	r0, #8
 8010d76:	0a1b      	lsrs	r3, r3, #8
 8010d78:	0719      	lsls	r1, r3, #28
 8010d7a:	bf04      	itt	eq
 8010d7c:	091b      	lsreq	r3, r3, #4
 8010d7e:	3004      	addeq	r0, #4
 8010d80:	0799      	lsls	r1, r3, #30
 8010d82:	bf04      	itt	eq
 8010d84:	089b      	lsreq	r3, r3, #2
 8010d86:	3002      	addeq	r0, #2
 8010d88:	07d9      	lsls	r1, r3, #31
 8010d8a:	d403      	bmi.n	8010d94 <__lo0bits+0x4e>
 8010d8c:	085b      	lsrs	r3, r3, #1
 8010d8e:	f100 0001 	add.w	r0, r0, #1
 8010d92:	d003      	beq.n	8010d9c <__lo0bits+0x56>
 8010d94:	6013      	str	r3, [r2, #0]
 8010d96:	4770      	bx	lr
 8010d98:	2000      	movs	r0, #0
 8010d9a:	4770      	bx	lr
 8010d9c:	2020      	movs	r0, #32
 8010d9e:	4770      	bx	lr

08010da0 <__i2b>:
 8010da0:	b510      	push	{r4, lr}
 8010da2:	460c      	mov	r4, r1
 8010da4:	2101      	movs	r1, #1
 8010da6:	f7ff febd 	bl	8010b24 <_Balloc>
 8010daa:	4602      	mov	r2, r0
 8010dac:	b928      	cbnz	r0, 8010dba <__i2b+0x1a>
 8010dae:	4b05      	ldr	r3, [pc, #20]	@ (8010dc4 <__i2b+0x24>)
 8010db0:	4805      	ldr	r0, [pc, #20]	@ (8010dc8 <__i2b+0x28>)
 8010db2:	f240 1145 	movw	r1, #325	@ 0x145
 8010db6:	f001 fbdb 	bl	8012570 <__assert_func>
 8010dba:	2301      	movs	r3, #1
 8010dbc:	6144      	str	r4, [r0, #20]
 8010dbe:	6103      	str	r3, [r0, #16]
 8010dc0:	bd10      	pop	{r4, pc}
 8010dc2:	bf00      	nop
 8010dc4:	0801351d 	.word	0x0801351d
 8010dc8:	0801352e 	.word	0x0801352e

08010dcc <__multiply>:
 8010dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dd0:	4617      	mov	r7, r2
 8010dd2:	690a      	ldr	r2, [r1, #16]
 8010dd4:	693b      	ldr	r3, [r7, #16]
 8010dd6:	429a      	cmp	r2, r3
 8010dd8:	bfa8      	it	ge
 8010dda:	463b      	movge	r3, r7
 8010ddc:	4689      	mov	r9, r1
 8010dde:	bfa4      	itt	ge
 8010de0:	460f      	movge	r7, r1
 8010de2:	4699      	movge	r9, r3
 8010de4:	693d      	ldr	r5, [r7, #16]
 8010de6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010dea:	68bb      	ldr	r3, [r7, #8]
 8010dec:	6879      	ldr	r1, [r7, #4]
 8010dee:	eb05 060a 	add.w	r6, r5, sl
 8010df2:	42b3      	cmp	r3, r6
 8010df4:	b085      	sub	sp, #20
 8010df6:	bfb8      	it	lt
 8010df8:	3101      	addlt	r1, #1
 8010dfa:	f7ff fe93 	bl	8010b24 <_Balloc>
 8010dfe:	b930      	cbnz	r0, 8010e0e <__multiply+0x42>
 8010e00:	4602      	mov	r2, r0
 8010e02:	4b41      	ldr	r3, [pc, #260]	@ (8010f08 <__multiply+0x13c>)
 8010e04:	4841      	ldr	r0, [pc, #260]	@ (8010f0c <__multiply+0x140>)
 8010e06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010e0a:	f001 fbb1 	bl	8012570 <__assert_func>
 8010e0e:	f100 0414 	add.w	r4, r0, #20
 8010e12:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010e16:	4623      	mov	r3, r4
 8010e18:	2200      	movs	r2, #0
 8010e1a:	4573      	cmp	r3, lr
 8010e1c:	d320      	bcc.n	8010e60 <__multiply+0x94>
 8010e1e:	f107 0814 	add.w	r8, r7, #20
 8010e22:	f109 0114 	add.w	r1, r9, #20
 8010e26:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010e2a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010e2e:	9302      	str	r3, [sp, #8]
 8010e30:	1beb      	subs	r3, r5, r7
 8010e32:	3b15      	subs	r3, #21
 8010e34:	f023 0303 	bic.w	r3, r3, #3
 8010e38:	3304      	adds	r3, #4
 8010e3a:	3715      	adds	r7, #21
 8010e3c:	42bd      	cmp	r5, r7
 8010e3e:	bf38      	it	cc
 8010e40:	2304      	movcc	r3, #4
 8010e42:	9301      	str	r3, [sp, #4]
 8010e44:	9b02      	ldr	r3, [sp, #8]
 8010e46:	9103      	str	r1, [sp, #12]
 8010e48:	428b      	cmp	r3, r1
 8010e4a:	d80c      	bhi.n	8010e66 <__multiply+0x9a>
 8010e4c:	2e00      	cmp	r6, #0
 8010e4e:	dd03      	ble.n	8010e58 <__multiply+0x8c>
 8010e50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d055      	beq.n	8010f04 <__multiply+0x138>
 8010e58:	6106      	str	r6, [r0, #16]
 8010e5a:	b005      	add	sp, #20
 8010e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e60:	f843 2b04 	str.w	r2, [r3], #4
 8010e64:	e7d9      	b.n	8010e1a <__multiply+0x4e>
 8010e66:	f8b1 a000 	ldrh.w	sl, [r1]
 8010e6a:	f1ba 0f00 	cmp.w	sl, #0
 8010e6e:	d01f      	beq.n	8010eb0 <__multiply+0xe4>
 8010e70:	46c4      	mov	ip, r8
 8010e72:	46a1      	mov	r9, r4
 8010e74:	2700      	movs	r7, #0
 8010e76:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010e7a:	f8d9 3000 	ldr.w	r3, [r9]
 8010e7e:	fa1f fb82 	uxth.w	fp, r2
 8010e82:	b29b      	uxth	r3, r3
 8010e84:	fb0a 330b 	mla	r3, sl, fp, r3
 8010e88:	443b      	add	r3, r7
 8010e8a:	f8d9 7000 	ldr.w	r7, [r9]
 8010e8e:	0c12      	lsrs	r2, r2, #16
 8010e90:	0c3f      	lsrs	r7, r7, #16
 8010e92:	fb0a 7202 	mla	r2, sl, r2, r7
 8010e96:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010e9a:	b29b      	uxth	r3, r3
 8010e9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010ea0:	4565      	cmp	r5, ip
 8010ea2:	f849 3b04 	str.w	r3, [r9], #4
 8010ea6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010eaa:	d8e4      	bhi.n	8010e76 <__multiply+0xaa>
 8010eac:	9b01      	ldr	r3, [sp, #4]
 8010eae:	50e7      	str	r7, [r4, r3]
 8010eb0:	9b03      	ldr	r3, [sp, #12]
 8010eb2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010eb6:	3104      	adds	r1, #4
 8010eb8:	f1b9 0f00 	cmp.w	r9, #0
 8010ebc:	d020      	beq.n	8010f00 <__multiply+0x134>
 8010ebe:	6823      	ldr	r3, [r4, #0]
 8010ec0:	4647      	mov	r7, r8
 8010ec2:	46a4      	mov	ip, r4
 8010ec4:	f04f 0a00 	mov.w	sl, #0
 8010ec8:	f8b7 b000 	ldrh.w	fp, [r7]
 8010ecc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010ed0:	fb09 220b 	mla	r2, r9, fp, r2
 8010ed4:	4452      	add	r2, sl
 8010ed6:	b29b      	uxth	r3, r3
 8010ed8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010edc:	f84c 3b04 	str.w	r3, [ip], #4
 8010ee0:	f857 3b04 	ldr.w	r3, [r7], #4
 8010ee4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010ee8:	f8bc 3000 	ldrh.w	r3, [ip]
 8010eec:	fb09 330a 	mla	r3, r9, sl, r3
 8010ef0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010ef4:	42bd      	cmp	r5, r7
 8010ef6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010efa:	d8e5      	bhi.n	8010ec8 <__multiply+0xfc>
 8010efc:	9a01      	ldr	r2, [sp, #4]
 8010efe:	50a3      	str	r3, [r4, r2]
 8010f00:	3404      	adds	r4, #4
 8010f02:	e79f      	b.n	8010e44 <__multiply+0x78>
 8010f04:	3e01      	subs	r6, #1
 8010f06:	e7a1      	b.n	8010e4c <__multiply+0x80>
 8010f08:	0801351d 	.word	0x0801351d
 8010f0c:	0801352e 	.word	0x0801352e

08010f10 <__pow5mult>:
 8010f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f14:	4615      	mov	r5, r2
 8010f16:	f012 0203 	ands.w	r2, r2, #3
 8010f1a:	4607      	mov	r7, r0
 8010f1c:	460e      	mov	r6, r1
 8010f1e:	d007      	beq.n	8010f30 <__pow5mult+0x20>
 8010f20:	4c25      	ldr	r4, [pc, #148]	@ (8010fb8 <__pow5mult+0xa8>)
 8010f22:	3a01      	subs	r2, #1
 8010f24:	2300      	movs	r3, #0
 8010f26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010f2a:	f7ff fe5d 	bl	8010be8 <__multadd>
 8010f2e:	4606      	mov	r6, r0
 8010f30:	10ad      	asrs	r5, r5, #2
 8010f32:	d03d      	beq.n	8010fb0 <__pow5mult+0xa0>
 8010f34:	69fc      	ldr	r4, [r7, #28]
 8010f36:	b97c      	cbnz	r4, 8010f58 <__pow5mult+0x48>
 8010f38:	2010      	movs	r0, #16
 8010f3a:	f7ff fd3d 	bl	80109b8 <malloc>
 8010f3e:	4602      	mov	r2, r0
 8010f40:	61f8      	str	r0, [r7, #28]
 8010f42:	b928      	cbnz	r0, 8010f50 <__pow5mult+0x40>
 8010f44:	4b1d      	ldr	r3, [pc, #116]	@ (8010fbc <__pow5mult+0xac>)
 8010f46:	481e      	ldr	r0, [pc, #120]	@ (8010fc0 <__pow5mult+0xb0>)
 8010f48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010f4c:	f001 fb10 	bl	8012570 <__assert_func>
 8010f50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010f54:	6004      	str	r4, [r0, #0]
 8010f56:	60c4      	str	r4, [r0, #12]
 8010f58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010f5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010f60:	b94c      	cbnz	r4, 8010f76 <__pow5mult+0x66>
 8010f62:	f240 2171 	movw	r1, #625	@ 0x271
 8010f66:	4638      	mov	r0, r7
 8010f68:	f7ff ff1a 	bl	8010da0 <__i2b>
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010f72:	4604      	mov	r4, r0
 8010f74:	6003      	str	r3, [r0, #0]
 8010f76:	f04f 0900 	mov.w	r9, #0
 8010f7a:	07eb      	lsls	r3, r5, #31
 8010f7c:	d50a      	bpl.n	8010f94 <__pow5mult+0x84>
 8010f7e:	4631      	mov	r1, r6
 8010f80:	4622      	mov	r2, r4
 8010f82:	4638      	mov	r0, r7
 8010f84:	f7ff ff22 	bl	8010dcc <__multiply>
 8010f88:	4631      	mov	r1, r6
 8010f8a:	4680      	mov	r8, r0
 8010f8c:	4638      	mov	r0, r7
 8010f8e:	f7ff fe09 	bl	8010ba4 <_Bfree>
 8010f92:	4646      	mov	r6, r8
 8010f94:	106d      	asrs	r5, r5, #1
 8010f96:	d00b      	beq.n	8010fb0 <__pow5mult+0xa0>
 8010f98:	6820      	ldr	r0, [r4, #0]
 8010f9a:	b938      	cbnz	r0, 8010fac <__pow5mult+0x9c>
 8010f9c:	4622      	mov	r2, r4
 8010f9e:	4621      	mov	r1, r4
 8010fa0:	4638      	mov	r0, r7
 8010fa2:	f7ff ff13 	bl	8010dcc <__multiply>
 8010fa6:	6020      	str	r0, [r4, #0]
 8010fa8:	f8c0 9000 	str.w	r9, [r0]
 8010fac:	4604      	mov	r4, r0
 8010fae:	e7e4      	b.n	8010f7a <__pow5mult+0x6a>
 8010fb0:	4630      	mov	r0, r6
 8010fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fb6:	bf00      	nop
 8010fb8:	08013640 	.word	0x08013640
 8010fbc:	080134ae 	.word	0x080134ae
 8010fc0:	0801352e 	.word	0x0801352e

08010fc4 <__lshift>:
 8010fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fc8:	460c      	mov	r4, r1
 8010fca:	6849      	ldr	r1, [r1, #4]
 8010fcc:	6923      	ldr	r3, [r4, #16]
 8010fce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010fd2:	68a3      	ldr	r3, [r4, #8]
 8010fd4:	4607      	mov	r7, r0
 8010fd6:	4691      	mov	r9, r2
 8010fd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010fdc:	f108 0601 	add.w	r6, r8, #1
 8010fe0:	42b3      	cmp	r3, r6
 8010fe2:	db0b      	blt.n	8010ffc <__lshift+0x38>
 8010fe4:	4638      	mov	r0, r7
 8010fe6:	f7ff fd9d 	bl	8010b24 <_Balloc>
 8010fea:	4605      	mov	r5, r0
 8010fec:	b948      	cbnz	r0, 8011002 <__lshift+0x3e>
 8010fee:	4602      	mov	r2, r0
 8010ff0:	4b28      	ldr	r3, [pc, #160]	@ (8011094 <__lshift+0xd0>)
 8010ff2:	4829      	ldr	r0, [pc, #164]	@ (8011098 <__lshift+0xd4>)
 8010ff4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010ff8:	f001 faba 	bl	8012570 <__assert_func>
 8010ffc:	3101      	adds	r1, #1
 8010ffe:	005b      	lsls	r3, r3, #1
 8011000:	e7ee      	b.n	8010fe0 <__lshift+0x1c>
 8011002:	2300      	movs	r3, #0
 8011004:	f100 0114 	add.w	r1, r0, #20
 8011008:	f100 0210 	add.w	r2, r0, #16
 801100c:	4618      	mov	r0, r3
 801100e:	4553      	cmp	r3, sl
 8011010:	db33      	blt.n	801107a <__lshift+0xb6>
 8011012:	6920      	ldr	r0, [r4, #16]
 8011014:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011018:	f104 0314 	add.w	r3, r4, #20
 801101c:	f019 091f 	ands.w	r9, r9, #31
 8011020:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011024:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011028:	d02b      	beq.n	8011082 <__lshift+0xbe>
 801102a:	f1c9 0e20 	rsb	lr, r9, #32
 801102e:	468a      	mov	sl, r1
 8011030:	2200      	movs	r2, #0
 8011032:	6818      	ldr	r0, [r3, #0]
 8011034:	fa00 f009 	lsl.w	r0, r0, r9
 8011038:	4310      	orrs	r0, r2
 801103a:	f84a 0b04 	str.w	r0, [sl], #4
 801103e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011042:	459c      	cmp	ip, r3
 8011044:	fa22 f20e 	lsr.w	r2, r2, lr
 8011048:	d8f3      	bhi.n	8011032 <__lshift+0x6e>
 801104a:	ebac 0304 	sub.w	r3, ip, r4
 801104e:	3b15      	subs	r3, #21
 8011050:	f023 0303 	bic.w	r3, r3, #3
 8011054:	3304      	adds	r3, #4
 8011056:	f104 0015 	add.w	r0, r4, #21
 801105a:	4560      	cmp	r0, ip
 801105c:	bf88      	it	hi
 801105e:	2304      	movhi	r3, #4
 8011060:	50ca      	str	r2, [r1, r3]
 8011062:	b10a      	cbz	r2, 8011068 <__lshift+0xa4>
 8011064:	f108 0602 	add.w	r6, r8, #2
 8011068:	3e01      	subs	r6, #1
 801106a:	4638      	mov	r0, r7
 801106c:	612e      	str	r6, [r5, #16]
 801106e:	4621      	mov	r1, r4
 8011070:	f7ff fd98 	bl	8010ba4 <_Bfree>
 8011074:	4628      	mov	r0, r5
 8011076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801107a:	f842 0f04 	str.w	r0, [r2, #4]!
 801107e:	3301      	adds	r3, #1
 8011080:	e7c5      	b.n	801100e <__lshift+0x4a>
 8011082:	3904      	subs	r1, #4
 8011084:	f853 2b04 	ldr.w	r2, [r3], #4
 8011088:	f841 2f04 	str.w	r2, [r1, #4]!
 801108c:	459c      	cmp	ip, r3
 801108e:	d8f9      	bhi.n	8011084 <__lshift+0xc0>
 8011090:	e7ea      	b.n	8011068 <__lshift+0xa4>
 8011092:	bf00      	nop
 8011094:	0801351d 	.word	0x0801351d
 8011098:	0801352e 	.word	0x0801352e

0801109c <__mcmp>:
 801109c:	690a      	ldr	r2, [r1, #16]
 801109e:	4603      	mov	r3, r0
 80110a0:	6900      	ldr	r0, [r0, #16]
 80110a2:	1a80      	subs	r0, r0, r2
 80110a4:	b530      	push	{r4, r5, lr}
 80110a6:	d10e      	bne.n	80110c6 <__mcmp+0x2a>
 80110a8:	3314      	adds	r3, #20
 80110aa:	3114      	adds	r1, #20
 80110ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80110b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80110b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80110b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80110bc:	4295      	cmp	r5, r2
 80110be:	d003      	beq.n	80110c8 <__mcmp+0x2c>
 80110c0:	d205      	bcs.n	80110ce <__mcmp+0x32>
 80110c2:	f04f 30ff 	mov.w	r0, #4294967295
 80110c6:	bd30      	pop	{r4, r5, pc}
 80110c8:	42a3      	cmp	r3, r4
 80110ca:	d3f3      	bcc.n	80110b4 <__mcmp+0x18>
 80110cc:	e7fb      	b.n	80110c6 <__mcmp+0x2a>
 80110ce:	2001      	movs	r0, #1
 80110d0:	e7f9      	b.n	80110c6 <__mcmp+0x2a>
	...

080110d4 <__mdiff>:
 80110d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110d8:	4689      	mov	r9, r1
 80110da:	4606      	mov	r6, r0
 80110dc:	4611      	mov	r1, r2
 80110de:	4648      	mov	r0, r9
 80110e0:	4614      	mov	r4, r2
 80110e2:	f7ff ffdb 	bl	801109c <__mcmp>
 80110e6:	1e05      	subs	r5, r0, #0
 80110e8:	d112      	bne.n	8011110 <__mdiff+0x3c>
 80110ea:	4629      	mov	r1, r5
 80110ec:	4630      	mov	r0, r6
 80110ee:	f7ff fd19 	bl	8010b24 <_Balloc>
 80110f2:	4602      	mov	r2, r0
 80110f4:	b928      	cbnz	r0, 8011102 <__mdiff+0x2e>
 80110f6:	4b3f      	ldr	r3, [pc, #252]	@ (80111f4 <__mdiff+0x120>)
 80110f8:	f240 2137 	movw	r1, #567	@ 0x237
 80110fc:	483e      	ldr	r0, [pc, #248]	@ (80111f8 <__mdiff+0x124>)
 80110fe:	f001 fa37 	bl	8012570 <__assert_func>
 8011102:	2301      	movs	r3, #1
 8011104:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011108:	4610      	mov	r0, r2
 801110a:	b003      	add	sp, #12
 801110c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011110:	bfbc      	itt	lt
 8011112:	464b      	movlt	r3, r9
 8011114:	46a1      	movlt	r9, r4
 8011116:	4630      	mov	r0, r6
 8011118:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801111c:	bfba      	itte	lt
 801111e:	461c      	movlt	r4, r3
 8011120:	2501      	movlt	r5, #1
 8011122:	2500      	movge	r5, #0
 8011124:	f7ff fcfe 	bl	8010b24 <_Balloc>
 8011128:	4602      	mov	r2, r0
 801112a:	b918      	cbnz	r0, 8011134 <__mdiff+0x60>
 801112c:	4b31      	ldr	r3, [pc, #196]	@ (80111f4 <__mdiff+0x120>)
 801112e:	f240 2145 	movw	r1, #581	@ 0x245
 8011132:	e7e3      	b.n	80110fc <__mdiff+0x28>
 8011134:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011138:	6926      	ldr	r6, [r4, #16]
 801113a:	60c5      	str	r5, [r0, #12]
 801113c:	f109 0310 	add.w	r3, r9, #16
 8011140:	f109 0514 	add.w	r5, r9, #20
 8011144:	f104 0e14 	add.w	lr, r4, #20
 8011148:	f100 0b14 	add.w	fp, r0, #20
 801114c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011150:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011154:	9301      	str	r3, [sp, #4]
 8011156:	46d9      	mov	r9, fp
 8011158:	f04f 0c00 	mov.w	ip, #0
 801115c:	9b01      	ldr	r3, [sp, #4]
 801115e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011162:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011166:	9301      	str	r3, [sp, #4]
 8011168:	fa1f f38a 	uxth.w	r3, sl
 801116c:	4619      	mov	r1, r3
 801116e:	b283      	uxth	r3, r0
 8011170:	1acb      	subs	r3, r1, r3
 8011172:	0c00      	lsrs	r0, r0, #16
 8011174:	4463      	add	r3, ip
 8011176:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801117a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801117e:	b29b      	uxth	r3, r3
 8011180:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011184:	4576      	cmp	r6, lr
 8011186:	f849 3b04 	str.w	r3, [r9], #4
 801118a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801118e:	d8e5      	bhi.n	801115c <__mdiff+0x88>
 8011190:	1b33      	subs	r3, r6, r4
 8011192:	3b15      	subs	r3, #21
 8011194:	f023 0303 	bic.w	r3, r3, #3
 8011198:	3415      	adds	r4, #21
 801119a:	3304      	adds	r3, #4
 801119c:	42a6      	cmp	r6, r4
 801119e:	bf38      	it	cc
 80111a0:	2304      	movcc	r3, #4
 80111a2:	441d      	add	r5, r3
 80111a4:	445b      	add	r3, fp
 80111a6:	461e      	mov	r6, r3
 80111a8:	462c      	mov	r4, r5
 80111aa:	4544      	cmp	r4, r8
 80111ac:	d30e      	bcc.n	80111cc <__mdiff+0xf8>
 80111ae:	f108 0103 	add.w	r1, r8, #3
 80111b2:	1b49      	subs	r1, r1, r5
 80111b4:	f021 0103 	bic.w	r1, r1, #3
 80111b8:	3d03      	subs	r5, #3
 80111ba:	45a8      	cmp	r8, r5
 80111bc:	bf38      	it	cc
 80111be:	2100      	movcc	r1, #0
 80111c0:	440b      	add	r3, r1
 80111c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80111c6:	b191      	cbz	r1, 80111ee <__mdiff+0x11a>
 80111c8:	6117      	str	r7, [r2, #16]
 80111ca:	e79d      	b.n	8011108 <__mdiff+0x34>
 80111cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80111d0:	46e6      	mov	lr, ip
 80111d2:	0c08      	lsrs	r0, r1, #16
 80111d4:	fa1c fc81 	uxtah	ip, ip, r1
 80111d8:	4471      	add	r1, lr
 80111da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80111de:	b289      	uxth	r1, r1
 80111e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80111e4:	f846 1b04 	str.w	r1, [r6], #4
 80111e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80111ec:	e7dd      	b.n	80111aa <__mdiff+0xd6>
 80111ee:	3f01      	subs	r7, #1
 80111f0:	e7e7      	b.n	80111c2 <__mdiff+0xee>
 80111f2:	bf00      	nop
 80111f4:	0801351d 	.word	0x0801351d
 80111f8:	0801352e 	.word	0x0801352e

080111fc <__ulp>:
 80111fc:	b082      	sub	sp, #8
 80111fe:	ed8d 0b00 	vstr	d0, [sp]
 8011202:	9a01      	ldr	r2, [sp, #4]
 8011204:	4b0f      	ldr	r3, [pc, #60]	@ (8011244 <__ulp+0x48>)
 8011206:	4013      	ands	r3, r2
 8011208:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801120c:	2b00      	cmp	r3, #0
 801120e:	dc08      	bgt.n	8011222 <__ulp+0x26>
 8011210:	425b      	negs	r3, r3
 8011212:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011216:	ea4f 5223 	mov.w	r2, r3, asr #20
 801121a:	da04      	bge.n	8011226 <__ulp+0x2a>
 801121c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011220:	4113      	asrs	r3, r2
 8011222:	2200      	movs	r2, #0
 8011224:	e008      	b.n	8011238 <__ulp+0x3c>
 8011226:	f1a2 0314 	sub.w	r3, r2, #20
 801122a:	2b1e      	cmp	r3, #30
 801122c:	bfda      	itte	le
 801122e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011232:	40da      	lsrle	r2, r3
 8011234:	2201      	movgt	r2, #1
 8011236:	2300      	movs	r3, #0
 8011238:	4619      	mov	r1, r3
 801123a:	4610      	mov	r0, r2
 801123c:	ec41 0b10 	vmov	d0, r0, r1
 8011240:	b002      	add	sp, #8
 8011242:	4770      	bx	lr
 8011244:	7ff00000 	.word	0x7ff00000

08011248 <__b2d>:
 8011248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801124c:	6906      	ldr	r6, [r0, #16]
 801124e:	f100 0814 	add.w	r8, r0, #20
 8011252:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011256:	1f37      	subs	r7, r6, #4
 8011258:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801125c:	4610      	mov	r0, r2
 801125e:	f7ff fd53 	bl	8010d08 <__hi0bits>
 8011262:	f1c0 0320 	rsb	r3, r0, #32
 8011266:	280a      	cmp	r0, #10
 8011268:	600b      	str	r3, [r1, #0]
 801126a:	491b      	ldr	r1, [pc, #108]	@ (80112d8 <__b2d+0x90>)
 801126c:	dc15      	bgt.n	801129a <__b2d+0x52>
 801126e:	f1c0 0c0b 	rsb	ip, r0, #11
 8011272:	fa22 f30c 	lsr.w	r3, r2, ip
 8011276:	45b8      	cmp	r8, r7
 8011278:	ea43 0501 	orr.w	r5, r3, r1
 801127c:	bf34      	ite	cc
 801127e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011282:	2300      	movcs	r3, #0
 8011284:	3015      	adds	r0, #21
 8011286:	fa02 f000 	lsl.w	r0, r2, r0
 801128a:	fa23 f30c 	lsr.w	r3, r3, ip
 801128e:	4303      	orrs	r3, r0
 8011290:	461c      	mov	r4, r3
 8011292:	ec45 4b10 	vmov	d0, r4, r5
 8011296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801129a:	45b8      	cmp	r8, r7
 801129c:	bf3a      	itte	cc
 801129e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80112a2:	f1a6 0708 	subcc.w	r7, r6, #8
 80112a6:	2300      	movcs	r3, #0
 80112a8:	380b      	subs	r0, #11
 80112aa:	d012      	beq.n	80112d2 <__b2d+0x8a>
 80112ac:	f1c0 0120 	rsb	r1, r0, #32
 80112b0:	fa23 f401 	lsr.w	r4, r3, r1
 80112b4:	4082      	lsls	r2, r0
 80112b6:	4322      	orrs	r2, r4
 80112b8:	4547      	cmp	r7, r8
 80112ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80112be:	bf8c      	ite	hi
 80112c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80112c4:	2200      	movls	r2, #0
 80112c6:	4083      	lsls	r3, r0
 80112c8:	40ca      	lsrs	r2, r1
 80112ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80112ce:	4313      	orrs	r3, r2
 80112d0:	e7de      	b.n	8011290 <__b2d+0x48>
 80112d2:	ea42 0501 	orr.w	r5, r2, r1
 80112d6:	e7db      	b.n	8011290 <__b2d+0x48>
 80112d8:	3ff00000 	.word	0x3ff00000

080112dc <__d2b>:
 80112dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80112e0:	460f      	mov	r7, r1
 80112e2:	2101      	movs	r1, #1
 80112e4:	ec59 8b10 	vmov	r8, r9, d0
 80112e8:	4616      	mov	r6, r2
 80112ea:	f7ff fc1b 	bl	8010b24 <_Balloc>
 80112ee:	4604      	mov	r4, r0
 80112f0:	b930      	cbnz	r0, 8011300 <__d2b+0x24>
 80112f2:	4602      	mov	r2, r0
 80112f4:	4b23      	ldr	r3, [pc, #140]	@ (8011384 <__d2b+0xa8>)
 80112f6:	4824      	ldr	r0, [pc, #144]	@ (8011388 <__d2b+0xac>)
 80112f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80112fc:	f001 f938 	bl	8012570 <__assert_func>
 8011300:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011304:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011308:	b10d      	cbz	r5, 801130e <__d2b+0x32>
 801130a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801130e:	9301      	str	r3, [sp, #4]
 8011310:	f1b8 0300 	subs.w	r3, r8, #0
 8011314:	d023      	beq.n	801135e <__d2b+0x82>
 8011316:	4668      	mov	r0, sp
 8011318:	9300      	str	r3, [sp, #0]
 801131a:	f7ff fd14 	bl	8010d46 <__lo0bits>
 801131e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011322:	b1d0      	cbz	r0, 801135a <__d2b+0x7e>
 8011324:	f1c0 0320 	rsb	r3, r0, #32
 8011328:	fa02 f303 	lsl.w	r3, r2, r3
 801132c:	430b      	orrs	r3, r1
 801132e:	40c2      	lsrs	r2, r0
 8011330:	6163      	str	r3, [r4, #20]
 8011332:	9201      	str	r2, [sp, #4]
 8011334:	9b01      	ldr	r3, [sp, #4]
 8011336:	61a3      	str	r3, [r4, #24]
 8011338:	2b00      	cmp	r3, #0
 801133a:	bf0c      	ite	eq
 801133c:	2201      	moveq	r2, #1
 801133e:	2202      	movne	r2, #2
 8011340:	6122      	str	r2, [r4, #16]
 8011342:	b1a5      	cbz	r5, 801136e <__d2b+0x92>
 8011344:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011348:	4405      	add	r5, r0
 801134a:	603d      	str	r5, [r7, #0]
 801134c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011350:	6030      	str	r0, [r6, #0]
 8011352:	4620      	mov	r0, r4
 8011354:	b003      	add	sp, #12
 8011356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801135a:	6161      	str	r1, [r4, #20]
 801135c:	e7ea      	b.n	8011334 <__d2b+0x58>
 801135e:	a801      	add	r0, sp, #4
 8011360:	f7ff fcf1 	bl	8010d46 <__lo0bits>
 8011364:	9b01      	ldr	r3, [sp, #4]
 8011366:	6163      	str	r3, [r4, #20]
 8011368:	3020      	adds	r0, #32
 801136a:	2201      	movs	r2, #1
 801136c:	e7e8      	b.n	8011340 <__d2b+0x64>
 801136e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011372:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011376:	6038      	str	r0, [r7, #0]
 8011378:	6918      	ldr	r0, [r3, #16]
 801137a:	f7ff fcc5 	bl	8010d08 <__hi0bits>
 801137e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011382:	e7e5      	b.n	8011350 <__d2b+0x74>
 8011384:	0801351d 	.word	0x0801351d
 8011388:	0801352e 	.word	0x0801352e

0801138c <__ratio>:
 801138c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011390:	4688      	mov	r8, r1
 8011392:	4669      	mov	r1, sp
 8011394:	4681      	mov	r9, r0
 8011396:	f7ff ff57 	bl	8011248 <__b2d>
 801139a:	a901      	add	r1, sp, #4
 801139c:	4640      	mov	r0, r8
 801139e:	ec55 4b10 	vmov	r4, r5, d0
 80113a2:	f7ff ff51 	bl	8011248 <__b2d>
 80113a6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80113aa:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80113ae:	1ad2      	subs	r2, r2, r3
 80113b0:	e9dd 3100 	ldrd	r3, r1, [sp]
 80113b4:	1a5b      	subs	r3, r3, r1
 80113b6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80113ba:	ec57 6b10 	vmov	r6, r7, d0
 80113be:	2b00      	cmp	r3, #0
 80113c0:	bfd6      	itet	le
 80113c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80113c6:	462a      	movgt	r2, r5
 80113c8:	463a      	movle	r2, r7
 80113ca:	46ab      	mov	fp, r5
 80113cc:	46a2      	mov	sl, r4
 80113ce:	bfce      	itee	gt
 80113d0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80113d4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80113d8:	ee00 3a90 	vmovle	s1, r3
 80113dc:	ec4b ab17 	vmov	d7, sl, fp
 80113e0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80113e4:	b003      	add	sp, #12
 80113e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080113ea <__copybits>:
 80113ea:	3901      	subs	r1, #1
 80113ec:	b570      	push	{r4, r5, r6, lr}
 80113ee:	1149      	asrs	r1, r1, #5
 80113f0:	6914      	ldr	r4, [r2, #16]
 80113f2:	3101      	adds	r1, #1
 80113f4:	f102 0314 	add.w	r3, r2, #20
 80113f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80113fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011400:	1f05      	subs	r5, r0, #4
 8011402:	42a3      	cmp	r3, r4
 8011404:	d30c      	bcc.n	8011420 <__copybits+0x36>
 8011406:	1aa3      	subs	r3, r4, r2
 8011408:	3b11      	subs	r3, #17
 801140a:	f023 0303 	bic.w	r3, r3, #3
 801140e:	3211      	adds	r2, #17
 8011410:	42a2      	cmp	r2, r4
 8011412:	bf88      	it	hi
 8011414:	2300      	movhi	r3, #0
 8011416:	4418      	add	r0, r3
 8011418:	2300      	movs	r3, #0
 801141a:	4288      	cmp	r0, r1
 801141c:	d305      	bcc.n	801142a <__copybits+0x40>
 801141e:	bd70      	pop	{r4, r5, r6, pc}
 8011420:	f853 6b04 	ldr.w	r6, [r3], #4
 8011424:	f845 6f04 	str.w	r6, [r5, #4]!
 8011428:	e7eb      	b.n	8011402 <__copybits+0x18>
 801142a:	f840 3b04 	str.w	r3, [r0], #4
 801142e:	e7f4      	b.n	801141a <__copybits+0x30>

08011430 <__any_on>:
 8011430:	f100 0214 	add.w	r2, r0, #20
 8011434:	6900      	ldr	r0, [r0, #16]
 8011436:	114b      	asrs	r3, r1, #5
 8011438:	4298      	cmp	r0, r3
 801143a:	b510      	push	{r4, lr}
 801143c:	db11      	blt.n	8011462 <__any_on+0x32>
 801143e:	dd0a      	ble.n	8011456 <__any_on+0x26>
 8011440:	f011 011f 	ands.w	r1, r1, #31
 8011444:	d007      	beq.n	8011456 <__any_on+0x26>
 8011446:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801144a:	fa24 f001 	lsr.w	r0, r4, r1
 801144e:	fa00 f101 	lsl.w	r1, r0, r1
 8011452:	428c      	cmp	r4, r1
 8011454:	d10b      	bne.n	801146e <__any_on+0x3e>
 8011456:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801145a:	4293      	cmp	r3, r2
 801145c:	d803      	bhi.n	8011466 <__any_on+0x36>
 801145e:	2000      	movs	r0, #0
 8011460:	bd10      	pop	{r4, pc}
 8011462:	4603      	mov	r3, r0
 8011464:	e7f7      	b.n	8011456 <__any_on+0x26>
 8011466:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801146a:	2900      	cmp	r1, #0
 801146c:	d0f5      	beq.n	801145a <__any_on+0x2a>
 801146e:	2001      	movs	r0, #1
 8011470:	e7f6      	b.n	8011460 <__any_on+0x30>

08011472 <sulp>:
 8011472:	b570      	push	{r4, r5, r6, lr}
 8011474:	4604      	mov	r4, r0
 8011476:	460d      	mov	r5, r1
 8011478:	4616      	mov	r6, r2
 801147a:	ec45 4b10 	vmov	d0, r4, r5
 801147e:	f7ff febd 	bl	80111fc <__ulp>
 8011482:	b17e      	cbz	r6, 80114a4 <sulp+0x32>
 8011484:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011488:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801148c:	2b00      	cmp	r3, #0
 801148e:	dd09      	ble.n	80114a4 <sulp+0x32>
 8011490:	051b      	lsls	r3, r3, #20
 8011492:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8011496:	2000      	movs	r0, #0
 8011498:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801149c:	ec41 0b17 	vmov	d7, r0, r1
 80114a0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80114a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080114a8 <_strtod_l>:
 80114a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ac:	ed2d 8b0a 	vpush	{d8-d12}
 80114b0:	b097      	sub	sp, #92	@ 0x5c
 80114b2:	4688      	mov	r8, r1
 80114b4:	920e      	str	r2, [sp, #56]	@ 0x38
 80114b6:	2200      	movs	r2, #0
 80114b8:	9212      	str	r2, [sp, #72]	@ 0x48
 80114ba:	9005      	str	r0, [sp, #20]
 80114bc:	f04f 0a00 	mov.w	sl, #0
 80114c0:	f04f 0b00 	mov.w	fp, #0
 80114c4:	460a      	mov	r2, r1
 80114c6:	9211      	str	r2, [sp, #68]	@ 0x44
 80114c8:	7811      	ldrb	r1, [r2, #0]
 80114ca:	292b      	cmp	r1, #43	@ 0x2b
 80114cc:	d04c      	beq.n	8011568 <_strtod_l+0xc0>
 80114ce:	d839      	bhi.n	8011544 <_strtod_l+0x9c>
 80114d0:	290d      	cmp	r1, #13
 80114d2:	d833      	bhi.n	801153c <_strtod_l+0x94>
 80114d4:	2908      	cmp	r1, #8
 80114d6:	d833      	bhi.n	8011540 <_strtod_l+0x98>
 80114d8:	2900      	cmp	r1, #0
 80114da:	d03c      	beq.n	8011556 <_strtod_l+0xae>
 80114dc:	2200      	movs	r2, #0
 80114de:	9208      	str	r2, [sp, #32]
 80114e0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80114e2:	782a      	ldrb	r2, [r5, #0]
 80114e4:	2a30      	cmp	r2, #48	@ 0x30
 80114e6:	f040 80b7 	bne.w	8011658 <_strtod_l+0x1b0>
 80114ea:	786a      	ldrb	r2, [r5, #1]
 80114ec:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80114f0:	2a58      	cmp	r2, #88	@ 0x58
 80114f2:	d170      	bne.n	80115d6 <_strtod_l+0x12e>
 80114f4:	9302      	str	r3, [sp, #8]
 80114f6:	9b08      	ldr	r3, [sp, #32]
 80114f8:	9301      	str	r3, [sp, #4]
 80114fa:	ab12      	add	r3, sp, #72	@ 0x48
 80114fc:	9300      	str	r3, [sp, #0]
 80114fe:	4a90      	ldr	r2, [pc, #576]	@ (8011740 <_strtod_l+0x298>)
 8011500:	9805      	ldr	r0, [sp, #20]
 8011502:	ab13      	add	r3, sp, #76	@ 0x4c
 8011504:	a911      	add	r1, sp, #68	@ 0x44
 8011506:	f001 f8cd 	bl	80126a4 <__gethex>
 801150a:	f010 060f 	ands.w	r6, r0, #15
 801150e:	4604      	mov	r4, r0
 8011510:	d005      	beq.n	801151e <_strtod_l+0x76>
 8011512:	2e06      	cmp	r6, #6
 8011514:	d12a      	bne.n	801156c <_strtod_l+0xc4>
 8011516:	3501      	adds	r5, #1
 8011518:	2300      	movs	r3, #0
 801151a:	9511      	str	r5, [sp, #68]	@ 0x44
 801151c:	9308      	str	r3, [sp, #32]
 801151e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011520:	2b00      	cmp	r3, #0
 8011522:	f040 8537 	bne.w	8011f94 <_strtod_l+0xaec>
 8011526:	9b08      	ldr	r3, [sp, #32]
 8011528:	ec4b ab10 	vmov	d0, sl, fp
 801152c:	b1cb      	cbz	r3, 8011562 <_strtod_l+0xba>
 801152e:	eeb1 0b40 	vneg.f64	d0, d0
 8011532:	b017      	add	sp, #92	@ 0x5c
 8011534:	ecbd 8b0a 	vpop	{d8-d12}
 8011538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801153c:	2920      	cmp	r1, #32
 801153e:	d1cd      	bne.n	80114dc <_strtod_l+0x34>
 8011540:	3201      	adds	r2, #1
 8011542:	e7c0      	b.n	80114c6 <_strtod_l+0x1e>
 8011544:	292d      	cmp	r1, #45	@ 0x2d
 8011546:	d1c9      	bne.n	80114dc <_strtod_l+0x34>
 8011548:	2101      	movs	r1, #1
 801154a:	9108      	str	r1, [sp, #32]
 801154c:	1c51      	adds	r1, r2, #1
 801154e:	9111      	str	r1, [sp, #68]	@ 0x44
 8011550:	7852      	ldrb	r2, [r2, #1]
 8011552:	2a00      	cmp	r2, #0
 8011554:	d1c4      	bne.n	80114e0 <_strtod_l+0x38>
 8011556:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011558:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801155c:	2b00      	cmp	r3, #0
 801155e:	f040 8517 	bne.w	8011f90 <_strtod_l+0xae8>
 8011562:	ec4b ab10 	vmov	d0, sl, fp
 8011566:	e7e4      	b.n	8011532 <_strtod_l+0x8a>
 8011568:	2100      	movs	r1, #0
 801156a:	e7ee      	b.n	801154a <_strtod_l+0xa2>
 801156c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801156e:	b13a      	cbz	r2, 8011580 <_strtod_l+0xd8>
 8011570:	2135      	movs	r1, #53	@ 0x35
 8011572:	a814      	add	r0, sp, #80	@ 0x50
 8011574:	f7ff ff39 	bl	80113ea <__copybits>
 8011578:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801157a:	9805      	ldr	r0, [sp, #20]
 801157c:	f7ff fb12 	bl	8010ba4 <_Bfree>
 8011580:	1e73      	subs	r3, r6, #1
 8011582:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011584:	2b04      	cmp	r3, #4
 8011586:	d806      	bhi.n	8011596 <_strtod_l+0xee>
 8011588:	e8df f003 	tbb	[pc, r3]
 801158c:	201d0314 	.word	0x201d0314
 8011590:	14          	.byte	0x14
 8011591:	00          	.byte	0x00
 8011592:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8011596:	05e3      	lsls	r3, r4, #23
 8011598:	bf48      	it	mi
 801159a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801159e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80115a2:	0d1b      	lsrs	r3, r3, #20
 80115a4:	051b      	lsls	r3, r3, #20
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d1b9      	bne.n	801151e <_strtod_l+0x76>
 80115aa:	f7fe fb91 	bl	800fcd0 <__errno>
 80115ae:	2322      	movs	r3, #34	@ 0x22
 80115b0:	6003      	str	r3, [r0, #0]
 80115b2:	e7b4      	b.n	801151e <_strtod_l+0x76>
 80115b4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80115b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80115bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80115c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80115c4:	e7e7      	b.n	8011596 <_strtod_l+0xee>
 80115c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011748 <_strtod_l+0x2a0>
 80115ca:	e7e4      	b.n	8011596 <_strtod_l+0xee>
 80115cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80115d0:	f04f 3aff 	mov.w	sl, #4294967295
 80115d4:	e7df      	b.n	8011596 <_strtod_l+0xee>
 80115d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80115d8:	1c5a      	adds	r2, r3, #1
 80115da:	9211      	str	r2, [sp, #68]	@ 0x44
 80115dc:	785b      	ldrb	r3, [r3, #1]
 80115de:	2b30      	cmp	r3, #48	@ 0x30
 80115e0:	d0f9      	beq.n	80115d6 <_strtod_l+0x12e>
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d09b      	beq.n	801151e <_strtod_l+0x76>
 80115e6:	2301      	movs	r3, #1
 80115e8:	9307      	str	r3, [sp, #28]
 80115ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80115ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80115ee:	2300      	movs	r3, #0
 80115f0:	9306      	str	r3, [sp, #24]
 80115f2:	4699      	mov	r9, r3
 80115f4:	461d      	mov	r5, r3
 80115f6:	220a      	movs	r2, #10
 80115f8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80115fa:	7804      	ldrb	r4, [r0, #0]
 80115fc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8011600:	b2d9      	uxtb	r1, r3
 8011602:	2909      	cmp	r1, #9
 8011604:	d92a      	bls.n	801165c <_strtod_l+0x1b4>
 8011606:	494f      	ldr	r1, [pc, #316]	@ (8011744 <_strtod_l+0x29c>)
 8011608:	2201      	movs	r2, #1
 801160a:	f000 ff87 	bl	801251c <strncmp>
 801160e:	b398      	cbz	r0, 8011678 <_strtod_l+0x1d0>
 8011610:	2000      	movs	r0, #0
 8011612:	4622      	mov	r2, r4
 8011614:	462b      	mov	r3, r5
 8011616:	4607      	mov	r7, r0
 8011618:	4601      	mov	r1, r0
 801161a:	2a65      	cmp	r2, #101	@ 0x65
 801161c:	d001      	beq.n	8011622 <_strtod_l+0x17a>
 801161e:	2a45      	cmp	r2, #69	@ 0x45
 8011620:	d118      	bne.n	8011654 <_strtod_l+0x1ac>
 8011622:	b91b      	cbnz	r3, 801162c <_strtod_l+0x184>
 8011624:	9b07      	ldr	r3, [sp, #28]
 8011626:	4303      	orrs	r3, r0
 8011628:	d095      	beq.n	8011556 <_strtod_l+0xae>
 801162a:	2300      	movs	r3, #0
 801162c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8011630:	f108 0201 	add.w	r2, r8, #1
 8011634:	9211      	str	r2, [sp, #68]	@ 0x44
 8011636:	f898 2001 	ldrb.w	r2, [r8, #1]
 801163a:	2a2b      	cmp	r2, #43	@ 0x2b
 801163c:	d074      	beq.n	8011728 <_strtod_l+0x280>
 801163e:	2a2d      	cmp	r2, #45	@ 0x2d
 8011640:	d07a      	beq.n	8011738 <_strtod_l+0x290>
 8011642:	f04f 0e00 	mov.w	lr, #0
 8011646:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801164a:	2c09      	cmp	r4, #9
 801164c:	f240 8082 	bls.w	8011754 <_strtod_l+0x2ac>
 8011650:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8011654:	2400      	movs	r4, #0
 8011656:	e09d      	b.n	8011794 <_strtod_l+0x2ec>
 8011658:	2300      	movs	r3, #0
 801165a:	e7c5      	b.n	80115e8 <_strtod_l+0x140>
 801165c:	2d08      	cmp	r5, #8
 801165e:	bfc8      	it	gt
 8011660:	9906      	ldrgt	r1, [sp, #24]
 8011662:	f100 0001 	add.w	r0, r0, #1
 8011666:	bfca      	itet	gt
 8011668:	fb02 3301 	mlagt	r3, r2, r1, r3
 801166c:	fb02 3909 	mlale	r9, r2, r9, r3
 8011670:	9306      	strgt	r3, [sp, #24]
 8011672:	3501      	adds	r5, #1
 8011674:	9011      	str	r0, [sp, #68]	@ 0x44
 8011676:	e7bf      	b.n	80115f8 <_strtod_l+0x150>
 8011678:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801167a:	1c5a      	adds	r2, r3, #1
 801167c:	9211      	str	r2, [sp, #68]	@ 0x44
 801167e:	785a      	ldrb	r2, [r3, #1]
 8011680:	b3bd      	cbz	r5, 80116f2 <_strtod_l+0x24a>
 8011682:	4607      	mov	r7, r0
 8011684:	462b      	mov	r3, r5
 8011686:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801168a:	2909      	cmp	r1, #9
 801168c:	d912      	bls.n	80116b4 <_strtod_l+0x20c>
 801168e:	2101      	movs	r1, #1
 8011690:	e7c3      	b.n	801161a <_strtod_l+0x172>
 8011692:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011694:	1c5a      	adds	r2, r3, #1
 8011696:	9211      	str	r2, [sp, #68]	@ 0x44
 8011698:	785a      	ldrb	r2, [r3, #1]
 801169a:	3001      	adds	r0, #1
 801169c:	2a30      	cmp	r2, #48	@ 0x30
 801169e:	d0f8      	beq.n	8011692 <_strtod_l+0x1ea>
 80116a0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80116a4:	2b08      	cmp	r3, #8
 80116a6:	f200 847a 	bhi.w	8011f9e <_strtod_l+0xaf6>
 80116aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80116ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80116ae:	4607      	mov	r7, r0
 80116b0:	2000      	movs	r0, #0
 80116b2:	4603      	mov	r3, r0
 80116b4:	3a30      	subs	r2, #48	@ 0x30
 80116b6:	f100 0101 	add.w	r1, r0, #1
 80116ba:	d014      	beq.n	80116e6 <_strtod_l+0x23e>
 80116bc:	440f      	add	r7, r1
 80116be:	469c      	mov	ip, r3
 80116c0:	f04f 0e0a 	mov.w	lr, #10
 80116c4:	f10c 0401 	add.w	r4, ip, #1
 80116c8:	1ae6      	subs	r6, r4, r3
 80116ca:	42b1      	cmp	r1, r6
 80116cc:	dc13      	bgt.n	80116f6 <_strtod_l+0x24e>
 80116ce:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80116d2:	1819      	adds	r1, r3, r0
 80116d4:	2908      	cmp	r1, #8
 80116d6:	f103 0301 	add.w	r3, r3, #1
 80116da:	4403      	add	r3, r0
 80116dc:	dc19      	bgt.n	8011712 <_strtod_l+0x26a>
 80116de:	210a      	movs	r1, #10
 80116e0:	fb01 2909 	mla	r9, r1, r9, r2
 80116e4:	2100      	movs	r1, #0
 80116e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80116e8:	1c50      	adds	r0, r2, #1
 80116ea:	9011      	str	r0, [sp, #68]	@ 0x44
 80116ec:	7852      	ldrb	r2, [r2, #1]
 80116ee:	4608      	mov	r0, r1
 80116f0:	e7c9      	b.n	8011686 <_strtod_l+0x1de>
 80116f2:	4628      	mov	r0, r5
 80116f4:	e7d2      	b.n	801169c <_strtod_l+0x1f4>
 80116f6:	f1bc 0f08 	cmp.w	ip, #8
 80116fa:	dc03      	bgt.n	8011704 <_strtod_l+0x25c>
 80116fc:	fb0e f909 	mul.w	r9, lr, r9
 8011700:	46a4      	mov	ip, r4
 8011702:	e7df      	b.n	80116c4 <_strtod_l+0x21c>
 8011704:	2c10      	cmp	r4, #16
 8011706:	bfde      	ittt	le
 8011708:	9e06      	ldrle	r6, [sp, #24]
 801170a:	fb0e f606 	mulle.w	r6, lr, r6
 801170e:	9606      	strle	r6, [sp, #24]
 8011710:	e7f6      	b.n	8011700 <_strtod_l+0x258>
 8011712:	290f      	cmp	r1, #15
 8011714:	bfdf      	itttt	le
 8011716:	9806      	ldrle	r0, [sp, #24]
 8011718:	210a      	movle	r1, #10
 801171a:	fb01 2200 	mlale	r2, r1, r0, r2
 801171e:	9206      	strle	r2, [sp, #24]
 8011720:	e7e0      	b.n	80116e4 <_strtod_l+0x23c>
 8011722:	2700      	movs	r7, #0
 8011724:	2101      	movs	r1, #1
 8011726:	e77d      	b.n	8011624 <_strtod_l+0x17c>
 8011728:	f04f 0e00 	mov.w	lr, #0
 801172c:	f108 0202 	add.w	r2, r8, #2
 8011730:	9211      	str	r2, [sp, #68]	@ 0x44
 8011732:	f898 2002 	ldrb.w	r2, [r8, #2]
 8011736:	e786      	b.n	8011646 <_strtod_l+0x19e>
 8011738:	f04f 0e01 	mov.w	lr, #1
 801173c:	e7f6      	b.n	801172c <_strtod_l+0x284>
 801173e:	bf00      	nop
 8011740:	08013754 	.word	0x08013754
 8011744:	08013587 	.word	0x08013587
 8011748:	7ff00000 	.word	0x7ff00000
 801174c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801174e:	1c54      	adds	r4, r2, #1
 8011750:	9411      	str	r4, [sp, #68]	@ 0x44
 8011752:	7852      	ldrb	r2, [r2, #1]
 8011754:	2a30      	cmp	r2, #48	@ 0x30
 8011756:	d0f9      	beq.n	801174c <_strtod_l+0x2a4>
 8011758:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801175c:	2c08      	cmp	r4, #8
 801175e:	f63f af79 	bhi.w	8011654 <_strtod_l+0x1ac>
 8011762:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8011766:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011768:	9209      	str	r2, [sp, #36]	@ 0x24
 801176a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801176c:	1c54      	adds	r4, r2, #1
 801176e:	9411      	str	r4, [sp, #68]	@ 0x44
 8011770:	7852      	ldrb	r2, [r2, #1]
 8011772:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8011776:	2e09      	cmp	r6, #9
 8011778:	d937      	bls.n	80117ea <_strtod_l+0x342>
 801177a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801177c:	1ba4      	subs	r4, r4, r6
 801177e:	2c08      	cmp	r4, #8
 8011780:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8011784:	dc02      	bgt.n	801178c <_strtod_l+0x2e4>
 8011786:	4564      	cmp	r4, ip
 8011788:	bfa8      	it	ge
 801178a:	4664      	movge	r4, ip
 801178c:	f1be 0f00 	cmp.w	lr, #0
 8011790:	d000      	beq.n	8011794 <_strtod_l+0x2ec>
 8011792:	4264      	negs	r4, r4
 8011794:	2b00      	cmp	r3, #0
 8011796:	d14d      	bne.n	8011834 <_strtod_l+0x38c>
 8011798:	9b07      	ldr	r3, [sp, #28]
 801179a:	4318      	orrs	r0, r3
 801179c:	f47f aebf 	bne.w	801151e <_strtod_l+0x76>
 80117a0:	2900      	cmp	r1, #0
 80117a2:	f47f aed8 	bne.w	8011556 <_strtod_l+0xae>
 80117a6:	2a69      	cmp	r2, #105	@ 0x69
 80117a8:	d027      	beq.n	80117fa <_strtod_l+0x352>
 80117aa:	dc24      	bgt.n	80117f6 <_strtod_l+0x34e>
 80117ac:	2a49      	cmp	r2, #73	@ 0x49
 80117ae:	d024      	beq.n	80117fa <_strtod_l+0x352>
 80117b0:	2a4e      	cmp	r2, #78	@ 0x4e
 80117b2:	f47f aed0 	bne.w	8011556 <_strtod_l+0xae>
 80117b6:	4997      	ldr	r1, [pc, #604]	@ (8011a14 <_strtod_l+0x56c>)
 80117b8:	a811      	add	r0, sp, #68	@ 0x44
 80117ba:	f001 f995 	bl	8012ae8 <__match>
 80117be:	2800      	cmp	r0, #0
 80117c0:	f43f aec9 	beq.w	8011556 <_strtod_l+0xae>
 80117c4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80117c6:	781b      	ldrb	r3, [r3, #0]
 80117c8:	2b28      	cmp	r3, #40	@ 0x28
 80117ca:	d12d      	bne.n	8011828 <_strtod_l+0x380>
 80117cc:	4992      	ldr	r1, [pc, #584]	@ (8011a18 <_strtod_l+0x570>)
 80117ce:	aa14      	add	r2, sp, #80	@ 0x50
 80117d0:	a811      	add	r0, sp, #68	@ 0x44
 80117d2:	f001 f99d 	bl	8012b10 <__hexnan>
 80117d6:	2805      	cmp	r0, #5
 80117d8:	d126      	bne.n	8011828 <_strtod_l+0x380>
 80117da:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80117dc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80117e0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80117e4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80117e8:	e699      	b.n	801151e <_strtod_l+0x76>
 80117ea:	240a      	movs	r4, #10
 80117ec:	fb04 2c0c 	mla	ip, r4, ip, r2
 80117f0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80117f4:	e7b9      	b.n	801176a <_strtod_l+0x2c2>
 80117f6:	2a6e      	cmp	r2, #110	@ 0x6e
 80117f8:	e7db      	b.n	80117b2 <_strtod_l+0x30a>
 80117fa:	4988      	ldr	r1, [pc, #544]	@ (8011a1c <_strtod_l+0x574>)
 80117fc:	a811      	add	r0, sp, #68	@ 0x44
 80117fe:	f001 f973 	bl	8012ae8 <__match>
 8011802:	2800      	cmp	r0, #0
 8011804:	f43f aea7 	beq.w	8011556 <_strtod_l+0xae>
 8011808:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801180a:	4985      	ldr	r1, [pc, #532]	@ (8011a20 <_strtod_l+0x578>)
 801180c:	3b01      	subs	r3, #1
 801180e:	a811      	add	r0, sp, #68	@ 0x44
 8011810:	9311      	str	r3, [sp, #68]	@ 0x44
 8011812:	f001 f969 	bl	8012ae8 <__match>
 8011816:	b910      	cbnz	r0, 801181e <_strtod_l+0x376>
 8011818:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801181a:	3301      	adds	r3, #1
 801181c:	9311      	str	r3, [sp, #68]	@ 0x44
 801181e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8011a34 <_strtod_l+0x58c>
 8011822:	f04f 0a00 	mov.w	sl, #0
 8011826:	e67a      	b.n	801151e <_strtod_l+0x76>
 8011828:	487e      	ldr	r0, [pc, #504]	@ (8011a24 <_strtod_l+0x57c>)
 801182a:	f000 fe99 	bl	8012560 <nan>
 801182e:	ec5b ab10 	vmov	sl, fp, d0
 8011832:	e674      	b.n	801151e <_strtod_l+0x76>
 8011834:	ee07 9a90 	vmov	s15, r9
 8011838:	1be2      	subs	r2, r4, r7
 801183a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801183e:	2d00      	cmp	r5, #0
 8011840:	bf08      	it	eq
 8011842:	461d      	moveq	r5, r3
 8011844:	2b10      	cmp	r3, #16
 8011846:	9209      	str	r2, [sp, #36]	@ 0x24
 8011848:	461a      	mov	r2, r3
 801184a:	bfa8      	it	ge
 801184c:	2210      	movge	r2, #16
 801184e:	2b09      	cmp	r3, #9
 8011850:	ec5b ab17 	vmov	sl, fp, d7
 8011854:	dc15      	bgt.n	8011882 <_strtod_l+0x3da>
 8011856:	1be1      	subs	r1, r4, r7
 8011858:	2900      	cmp	r1, #0
 801185a:	f43f ae60 	beq.w	801151e <_strtod_l+0x76>
 801185e:	eba4 0107 	sub.w	r1, r4, r7
 8011862:	dd72      	ble.n	801194a <_strtod_l+0x4a2>
 8011864:	2916      	cmp	r1, #22
 8011866:	dc59      	bgt.n	801191c <_strtod_l+0x474>
 8011868:	4b6f      	ldr	r3, [pc, #444]	@ (8011a28 <_strtod_l+0x580>)
 801186a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801186c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011870:	ed93 7b00 	vldr	d7, [r3]
 8011874:	ec4b ab16 	vmov	d6, sl, fp
 8011878:	ee27 7b06 	vmul.f64	d7, d7, d6
 801187c:	ec5b ab17 	vmov	sl, fp, d7
 8011880:	e64d      	b.n	801151e <_strtod_l+0x76>
 8011882:	4969      	ldr	r1, [pc, #420]	@ (8011a28 <_strtod_l+0x580>)
 8011884:	eddd 6a06 	vldr	s13, [sp, #24]
 8011888:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801188c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8011890:	2b0f      	cmp	r3, #15
 8011892:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8011896:	eea7 6b05 	vfma.f64	d6, d7, d5
 801189a:	ec5b ab16 	vmov	sl, fp, d6
 801189e:	ddda      	ble.n	8011856 <_strtod_l+0x3ae>
 80118a0:	1a9a      	subs	r2, r3, r2
 80118a2:	1be1      	subs	r1, r4, r7
 80118a4:	440a      	add	r2, r1
 80118a6:	2a00      	cmp	r2, #0
 80118a8:	f340 8094 	ble.w	80119d4 <_strtod_l+0x52c>
 80118ac:	f012 000f 	ands.w	r0, r2, #15
 80118b0:	d00a      	beq.n	80118c8 <_strtod_l+0x420>
 80118b2:	495d      	ldr	r1, [pc, #372]	@ (8011a28 <_strtod_l+0x580>)
 80118b4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80118b8:	ed91 7b00 	vldr	d7, [r1]
 80118bc:	ec4b ab16 	vmov	d6, sl, fp
 80118c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80118c4:	ec5b ab17 	vmov	sl, fp, d7
 80118c8:	f032 020f 	bics.w	r2, r2, #15
 80118cc:	d073      	beq.n	80119b6 <_strtod_l+0x50e>
 80118ce:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80118d2:	dd47      	ble.n	8011964 <_strtod_l+0x4bc>
 80118d4:	2400      	movs	r4, #0
 80118d6:	4625      	mov	r5, r4
 80118d8:	9407      	str	r4, [sp, #28]
 80118da:	4626      	mov	r6, r4
 80118dc:	9a05      	ldr	r2, [sp, #20]
 80118de:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8011a34 <_strtod_l+0x58c>
 80118e2:	2322      	movs	r3, #34	@ 0x22
 80118e4:	6013      	str	r3, [r2, #0]
 80118e6:	f04f 0a00 	mov.w	sl, #0
 80118ea:	9b07      	ldr	r3, [sp, #28]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	f43f ae16 	beq.w	801151e <_strtod_l+0x76>
 80118f2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80118f4:	9805      	ldr	r0, [sp, #20]
 80118f6:	f7ff f955 	bl	8010ba4 <_Bfree>
 80118fa:	9805      	ldr	r0, [sp, #20]
 80118fc:	4631      	mov	r1, r6
 80118fe:	f7ff f951 	bl	8010ba4 <_Bfree>
 8011902:	9805      	ldr	r0, [sp, #20]
 8011904:	4629      	mov	r1, r5
 8011906:	f7ff f94d 	bl	8010ba4 <_Bfree>
 801190a:	9907      	ldr	r1, [sp, #28]
 801190c:	9805      	ldr	r0, [sp, #20]
 801190e:	f7ff f949 	bl	8010ba4 <_Bfree>
 8011912:	9805      	ldr	r0, [sp, #20]
 8011914:	4621      	mov	r1, r4
 8011916:	f7ff f945 	bl	8010ba4 <_Bfree>
 801191a:	e600      	b.n	801151e <_strtod_l+0x76>
 801191c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8011920:	1be0      	subs	r0, r4, r7
 8011922:	4281      	cmp	r1, r0
 8011924:	dbbc      	blt.n	80118a0 <_strtod_l+0x3f8>
 8011926:	4a40      	ldr	r2, [pc, #256]	@ (8011a28 <_strtod_l+0x580>)
 8011928:	f1c3 030f 	rsb	r3, r3, #15
 801192c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8011930:	ed91 7b00 	vldr	d7, [r1]
 8011934:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011936:	ec4b ab16 	vmov	d6, sl, fp
 801193a:	1acb      	subs	r3, r1, r3
 801193c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8011940:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011944:	ed92 6b00 	vldr	d6, [r2]
 8011948:	e796      	b.n	8011878 <_strtod_l+0x3d0>
 801194a:	3116      	adds	r1, #22
 801194c:	dba8      	blt.n	80118a0 <_strtod_l+0x3f8>
 801194e:	4b36      	ldr	r3, [pc, #216]	@ (8011a28 <_strtod_l+0x580>)
 8011950:	1b3c      	subs	r4, r7, r4
 8011952:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8011956:	ed94 7b00 	vldr	d7, [r4]
 801195a:	ec4b ab16 	vmov	d6, sl, fp
 801195e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8011962:	e78b      	b.n	801187c <_strtod_l+0x3d4>
 8011964:	2000      	movs	r0, #0
 8011966:	ec4b ab17 	vmov	d7, sl, fp
 801196a:	4e30      	ldr	r6, [pc, #192]	@ (8011a2c <_strtod_l+0x584>)
 801196c:	1112      	asrs	r2, r2, #4
 801196e:	4601      	mov	r1, r0
 8011970:	2a01      	cmp	r2, #1
 8011972:	dc23      	bgt.n	80119bc <_strtod_l+0x514>
 8011974:	b108      	cbz	r0, 801197a <_strtod_l+0x4d2>
 8011976:	ec5b ab17 	vmov	sl, fp, d7
 801197a:	4a2c      	ldr	r2, [pc, #176]	@ (8011a2c <_strtod_l+0x584>)
 801197c:	482c      	ldr	r0, [pc, #176]	@ (8011a30 <_strtod_l+0x588>)
 801197e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8011982:	ed92 7b00 	vldr	d7, [r2]
 8011986:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801198a:	ec4b ab16 	vmov	d6, sl, fp
 801198e:	4a29      	ldr	r2, [pc, #164]	@ (8011a34 <_strtod_l+0x58c>)
 8011990:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011994:	ee17 1a90 	vmov	r1, s15
 8011998:	400a      	ands	r2, r1
 801199a:	4282      	cmp	r2, r0
 801199c:	ec5b ab17 	vmov	sl, fp, d7
 80119a0:	d898      	bhi.n	80118d4 <_strtod_l+0x42c>
 80119a2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 80119a6:	4282      	cmp	r2, r0
 80119a8:	bf86      	itte	hi
 80119aa:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8011a38 <_strtod_l+0x590>
 80119ae:	f04f 3aff 	movhi.w	sl, #4294967295
 80119b2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80119b6:	2200      	movs	r2, #0
 80119b8:	9206      	str	r2, [sp, #24]
 80119ba:	e076      	b.n	8011aaa <_strtod_l+0x602>
 80119bc:	f012 0f01 	tst.w	r2, #1
 80119c0:	d004      	beq.n	80119cc <_strtod_l+0x524>
 80119c2:	ed96 6b00 	vldr	d6, [r6]
 80119c6:	2001      	movs	r0, #1
 80119c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80119cc:	3101      	adds	r1, #1
 80119ce:	1052      	asrs	r2, r2, #1
 80119d0:	3608      	adds	r6, #8
 80119d2:	e7cd      	b.n	8011970 <_strtod_l+0x4c8>
 80119d4:	d0ef      	beq.n	80119b6 <_strtod_l+0x50e>
 80119d6:	4252      	negs	r2, r2
 80119d8:	f012 000f 	ands.w	r0, r2, #15
 80119dc:	d00a      	beq.n	80119f4 <_strtod_l+0x54c>
 80119de:	4912      	ldr	r1, [pc, #72]	@ (8011a28 <_strtod_l+0x580>)
 80119e0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80119e4:	ed91 7b00 	vldr	d7, [r1]
 80119e8:	ec4b ab16 	vmov	d6, sl, fp
 80119ec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80119f0:	ec5b ab17 	vmov	sl, fp, d7
 80119f4:	1112      	asrs	r2, r2, #4
 80119f6:	d0de      	beq.n	80119b6 <_strtod_l+0x50e>
 80119f8:	2a1f      	cmp	r2, #31
 80119fa:	dd1f      	ble.n	8011a3c <_strtod_l+0x594>
 80119fc:	2400      	movs	r4, #0
 80119fe:	4625      	mov	r5, r4
 8011a00:	9407      	str	r4, [sp, #28]
 8011a02:	4626      	mov	r6, r4
 8011a04:	9a05      	ldr	r2, [sp, #20]
 8011a06:	2322      	movs	r3, #34	@ 0x22
 8011a08:	f04f 0a00 	mov.w	sl, #0
 8011a0c:	f04f 0b00 	mov.w	fp, #0
 8011a10:	6013      	str	r3, [r2, #0]
 8011a12:	e76a      	b.n	80118ea <_strtod_l+0x442>
 8011a14:	08013475 	.word	0x08013475
 8011a18:	08013740 	.word	0x08013740
 8011a1c:	0801346d 	.word	0x0801346d
 8011a20:	080134a4 	.word	0x080134a4
 8011a24:	080135dd 	.word	0x080135dd
 8011a28:	08013678 	.word	0x08013678
 8011a2c:	08013650 	.word	0x08013650
 8011a30:	7ca00000 	.word	0x7ca00000
 8011a34:	7ff00000 	.word	0x7ff00000
 8011a38:	7fefffff 	.word	0x7fefffff
 8011a3c:	f012 0110 	ands.w	r1, r2, #16
 8011a40:	bf18      	it	ne
 8011a42:	216a      	movne	r1, #106	@ 0x6a
 8011a44:	9106      	str	r1, [sp, #24]
 8011a46:	ec4b ab17 	vmov	d7, sl, fp
 8011a4a:	49af      	ldr	r1, [pc, #700]	@ (8011d08 <_strtod_l+0x860>)
 8011a4c:	2000      	movs	r0, #0
 8011a4e:	07d6      	lsls	r6, r2, #31
 8011a50:	d504      	bpl.n	8011a5c <_strtod_l+0x5b4>
 8011a52:	ed91 6b00 	vldr	d6, [r1]
 8011a56:	2001      	movs	r0, #1
 8011a58:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011a5c:	1052      	asrs	r2, r2, #1
 8011a5e:	f101 0108 	add.w	r1, r1, #8
 8011a62:	d1f4      	bne.n	8011a4e <_strtod_l+0x5a6>
 8011a64:	b108      	cbz	r0, 8011a6a <_strtod_l+0x5c2>
 8011a66:	ec5b ab17 	vmov	sl, fp, d7
 8011a6a:	9a06      	ldr	r2, [sp, #24]
 8011a6c:	b1b2      	cbz	r2, 8011a9c <_strtod_l+0x5f4>
 8011a6e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8011a72:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8011a76:	2a00      	cmp	r2, #0
 8011a78:	4658      	mov	r0, fp
 8011a7a:	dd0f      	ble.n	8011a9c <_strtod_l+0x5f4>
 8011a7c:	2a1f      	cmp	r2, #31
 8011a7e:	dd55      	ble.n	8011b2c <_strtod_l+0x684>
 8011a80:	2a34      	cmp	r2, #52	@ 0x34
 8011a82:	bfde      	ittt	le
 8011a84:	f04f 32ff 	movle.w	r2, #4294967295
 8011a88:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8011a8c:	408a      	lslle	r2, r1
 8011a8e:	f04f 0a00 	mov.w	sl, #0
 8011a92:	bfcc      	ite	gt
 8011a94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011a98:	ea02 0b00 	andle.w	fp, r2, r0
 8011a9c:	ec4b ab17 	vmov	d7, sl, fp
 8011aa0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aa8:	d0a8      	beq.n	80119fc <_strtod_l+0x554>
 8011aaa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011aac:	9805      	ldr	r0, [sp, #20]
 8011aae:	f8cd 9000 	str.w	r9, [sp]
 8011ab2:	462a      	mov	r2, r5
 8011ab4:	f7ff f8de 	bl	8010c74 <__s2b>
 8011ab8:	9007      	str	r0, [sp, #28]
 8011aba:	2800      	cmp	r0, #0
 8011abc:	f43f af0a 	beq.w	80118d4 <_strtod_l+0x42c>
 8011ac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ac2:	1b3f      	subs	r7, r7, r4
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	bfb4      	ite	lt
 8011ac8:	463b      	movlt	r3, r7
 8011aca:	2300      	movge	r3, #0
 8011acc:	930a      	str	r3, [sp, #40]	@ 0x28
 8011ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ad0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8011cf8 <_strtod_l+0x850>
 8011ad4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011ad8:	2400      	movs	r4, #0
 8011ada:	930d      	str	r3, [sp, #52]	@ 0x34
 8011adc:	4625      	mov	r5, r4
 8011ade:	9b07      	ldr	r3, [sp, #28]
 8011ae0:	9805      	ldr	r0, [sp, #20]
 8011ae2:	6859      	ldr	r1, [r3, #4]
 8011ae4:	f7ff f81e 	bl	8010b24 <_Balloc>
 8011ae8:	4606      	mov	r6, r0
 8011aea:	2800      	cmp	r0, #0
 8011aec:	f43f aef6 	beq.w	80118dc <_strtod_l+0x434>
 8011af0:	9b07      	ldr	r3, [sp, #28]
 8011af2:	691a      	ldr	r2, [r3, #16]
 8011af4:	ec4b ab19 	vmov	d9, sl, fp
 8011af8:	3202      	adds	r2, #2
 8011afa:	f103 010c 	add.w	r1, r3, #12
 8011afe:	0092      	lsls	r2, r2, #2
 8011b00:	300c      	adds	r0, #12
 8011b02:	f7fe f912 	bl	800fd2a <memcpy>
 8011b06:	eeb0 0b49 	vmov.f64	d0, d9
 8011b0a:	9805      	ldr	r0, [sp, #20]
 8011b0c:	aa14      	add	r2, sp, #80	@ 0x50
 8011b0e:	a913      	add	r1, sp, #76	@ 0x4c
 8011b10:	f7ff fbe4 	bl	80112dc <__d2b>
 8011b14:	9012      	str	r0, [sp, #72]	@ 0x48
 8011b16:	2800      	cmp	r0, #0
 8011b18:	f43f aee0 	beq.w	80118dc <_strtod_l+0x434>
 8011b1c:	9805      	ldr	r0, [sp, #20]
 8011b1e:	2101      	movs	r1, #1
 8011b20:	f7ff f93e 	bl	8010da0 <__i2b>
 8011b24:	4605      	mov	r5, r0
 8011b26:	b940      	cbnz	r0, 8011b3a <_strtod_l+0x692>
 8011b28:	2500      	movs	r5, #0
 8011b2a:	e6d7      	b.n	80118dc <_strtod_l+0x434>
 8011b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8011b30:	fa01 f202 	lsl.w	r2, r1, r2
 8011b34:	ea02 0a0a 	and.w	sl, r2, sl
 8011b38:	e7b0      	b.n	8011a9c <_strtod_l+0x5f4>
 8011b3a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8011b3c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8011b3e:	2f00      	cmp	r7, #0
 8011b40:	bfab      	itete	ge
 8011b42:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8011b44:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8011b46:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8011b4a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8011b4e:	bfac      	ite	ge
 8011b50:	eb07 0903 	addge.w	r9, r7, r3
 8011b54:	eba3 0807 	sublt.w	r8, r3, r7
 8011b58:	9b06      	ldr	r3, [sp, #24]
 8011b5a:	1aff      	subs	r7, r7, r3
 8011b5c:	4417      	add	r7, r2
 8011b5e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8011b62:	4a6a      	ldr	r2, [pc, #424]	@ (8011d0c <_strtod_l+0x864>)
 8011b64:	3f01      	subs	r7, #1
 8011b66:	4297      	cmp	r7, r2
 8011b68:	da51      	bge.n	8011c0e <_strtod_l+0x766>
 8011b6a:	1bd1      	subs	r1, r2, r7
 8011b6c:	291f      	cmp	r1, #31
 8011b6e:	eba3 0301 	sub.w	r3, r3, r1
 8011b72:	f04f 0201 	mov.w	r2, #1
 8011b76:	dc3e      	bgt.n	8011bf6 <_strtod_l+0x74e>
 8011b78:	408a      	lsls	r2, r1
 8011b7a:	920c      	str	r2, [sp, #48]	@ 0x30
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011b80:	eb09 0703 	add.w	r7, r9, r3
 8011b84:	4498      	add	r8, r3
 8011b86:	9b06      	ldr	r3, [sp, #24]
 8011b88:	45b9      	cmp	r9, r7
 8011b8a:	4498      	add	r8, r3
 8011b8c:	464b      	mov	r3, r9
 8011b8e:	bfa8      	it	ge
 8011b90:	463b      	movge	r3, r7
 8011b92:	4543      	cmp	r3, r8
 8011b94:	bfa8      	it	ge
 8011b96:	4643      	movge	r3, r8
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	bfc2      	ittt	gt
 8011b9c:	1aff      	subgt	r7, r7, r3
 8011b9e:	eba8 0803 	subgt.w	r8, r8, r3
 8011ba2:	eba9 0903 	subgt.w	r9, r9, r3
 8011ba6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	dd16      	ble.n	8011bda <_strtod_l+0x732>
 8011bac:	4629      	mov	r1, r5
 8011bae:	9805      	ldr	r0, [sp, #20]
 8011bb0:	461a      	mov	r2, r3
 8011bb2:	f7ff f9ad 	bl	8010f10 <__pow5mult>
 8011bb6:	4605      	mov	r5, r0
 8011bb8:	2800      	cmp	r0, #0
 8011bba:	d0b5      	beq.n	8011b28 <_strtod_l+0x680>
 8011bbc:	4601      	mov	r1, r0
 8011bbe:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011bc0:	9805      	ldr	r0, [sp, #20]
 8011bc2:	f7ff f903 	bl	8010dcc <__multiply>
 8011bc6:	900f      	str	r0, [sp, #60]	@ 0x3c
 8011bc8:	2800      	cmp	r0, #0
 8011bca:	f43f ae87 	beq.w	80118dc <_strtod_l+0x434>
 8011bce:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011bd0:	9805      	ldr	r0, [sp, #20]
 8011bd2:	f7fe ffe7 	bl	8010ba4 <_Bfree>
 8011bd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011bd8:	9312      	str	r3, [sp, #72]	@ 0x48
 8011bda:	2f00      	cmp	r7, #0
 8011bdc:	dc1b      	bgt.n	8011c16 <_strtod_l+0x76e>
 8011bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	dd21      	ble.n	8011c28 <_strtod_l+0x780>
 8011be4:	4631      	mov	r1, r6
 8011be6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011be8:	9805      	ldr	r0, [sp, #20]
 8011bea:	f7ff f991 	bl	8010f10 <__pow5mult>
 8011bee:	4606      	mov	r6, r0
 8011bf0:	b9d0      	cbnz	r0, 8011c28 <_strtod_l+0x780>
 8011bf2:	2600      	movs	r6, #0
 8011bf4:	e672      	b.n	80118dc <_strtod_l+0x434>
 8011bf6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8011bfa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8011bfe:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8011c02:	37e2      	adds	r7, #226	@ 0xe2
 8011c04:	fa02 f107 	lsl.w	r1, r2, r7
 8011c08:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011c0a:	920c      	str	r2, [sp, #48]	@ 0x30
 8011c0c:	e7b8      	b.n	8011b80 <_strtod_l+0x6d8>
 8011c0e:	2200      	movs	r2, #0
 8011c10:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011c12:	2201      	movs	r2, #1
 8011c14:	e7f9      	b.n	8011c0a <_strtod_l+0x762>
 8011c16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011c18:	9805      	ldr	r0, [sp, #20]
 8011c1a:	463a      	mov	r2, r7
 8011c1c:	f7ff f9d2 	bl	8010fc4 <__lshift>
 8011c20:	9012      	str	r0, [sp, #72]	@ 0x48
 8011c22:	2800      	cmp	r0, #0
 8011c24:	d1db      	bne.n	8011bde <_strtod_l+0x736>
 8011c26:	e659      	b.n	80118dc <_strtod_l+0x434>
 8011c28:	f1b8 0f00 	cmp.w	r8, #0
 8011c2c:	dd07      	ble.n	8011c3e <_strtod_l+0x796>
 8011c2e:	4631      	mov	r1, r6
 8011c30:	9805      	ldr	r0, [sp, #20]
 8011c32:	4642      	mov	r2, r8
 8011c34:	f7ff f9c6 	bl	8010fc4 <__lshift>
 8011c38:	4606      	mov	r6, r0
 8011c3a:	2800      	cmp	r0, #0
 8011c3c:	d0d9      	beq.n	8011bf2 <_strtod_l+0x74a>
 8011c3e:	f1b9 0f00 	cmp.w	r9, #0
 8011c42:	dd08      	ble.n	8011c56 <_strtod_l+0x7ae>
 8011c44:	4629      	mov	r1, r5
 8011c46:	9805      	ldr	r0, [sp, #20]
 8011c48:	464a      	mov	r2, r9
 8011c4a:	f7ff f9bb 	bl	8010fc4 <__lshift>
 8011c4e:	4605      	mov	r5, r0
 8011c50:	2800      	cmp	r0, #0
 8011c52:	f43f ae43 	beq.w	80118dc <_strtod_l+0x434>
 8011c56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011c58:	9805      	ldr	r0, [sp, #20]
 8011c5a:	4632      	mov	r2, r6
 8011c5c:	f7ff fa3a 	bl	80110d4 <__mdiff>
 8011c60:	4604      	mov	r4, r0
 8011c62:	2800      	cmp	r0, #0
 8011c64:	f43f ae3a 	beq.w	80118dc <_strtod_l+0x434>
 8011c68:	2300      	movs	r3, #0
 8011c6a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8011c6e:	60c3      	str	r3, [r0, #12]
 8011c70:	4629      	mov	r1, r5
 8011c72:	f7ff fa13 	bl	801109c <__mcmp>
 8011c76:	2800      	cmp	r0, #0
 8011c78:	da4c      	bge.n	8011d14 <_strtod_l+0x86c>
 8011c7a:	ea58 080a 	orrs.w	r8, r8, sl
 8011c7e:	d172      	bne.n	8011d66 <_strtod_l+0x8be>
 8011c80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d16e      	bne.n	8011d66 <_strtod_l+0x8be>
 8011c88:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011c8c:	0d1b      	lsrs	r3, r3, #20
 8011c8e:	051b      	lsls	r3, r3, #20
 8011c90:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011c94:	d967      	bls.n	8011d66 <_strtod_l+0x8be>
 8011c96:	6963      	ldr	r3, [r4, #20]
 8011c98:	b913      	cbnz	r3, 8011ca0 <_strtod_l+0x7f8>
 8011c9a:	6923      	ldr	r3, [r4, #16]
 8011c9c:	2b01      	cmp	r3, #1
 8011c9e:	dd62      	ble.n	8011d66 <_strtod_l+0x8be>
 8011ca0:	4621      	mov	r1, r4
 8011ca2:	2201      	movs	r2, #1
 8011ca4:	9805      	ldr	r0, [sp, #20]
 8011ca6:	f7ff f98d 	bl	8010fc4 <__lshift>
 8011caa:	4629      	mov	r1, r5
 8011cac:	4604      	mov	r4, r0
 8011cae:	f7ff f9f5 	bl	801109c <__mcmp>
 8011cb2:	2800      	cmp	r0, #0
 8011cb4:	dd57      	ble.n	8011d66 <_strtod_l+0x8be>
 8011cb6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011cba:	9a06      	ldr	r2, [sp, #24]
 8011cbc:	0d1b      	lsrs	r3, r3, #20
 8011cbe:	051b      	lsls	r3, r3, #20
 8011cc0:	2a00      	cmp	r2, #0
 8011cc2:	d06e      	beq.n	8011da2 <_strtod_l+0x8fa>
 8011cc4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011cc8:	d86b      	bhi.n	8011da2 <_strtod_l+0x8fa>
 8011cca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011cce:	f67f ae99 	bls.w	8011a04 <_strtod_l+0x55c>
 8011cd2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8011d00 <_strtod_l+0x858>
 8011cd6:	ec4b ab16 	vmov	d6, sl, fp
 8011cda:	4b0d      	ldr	r3, [pc, #52]	@ (8011d10 <_strtod_l+0x868>)
 8011cdc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8011ce0:	ee17 2a90 	vmov	r2, s15
 8011ce4:	4013      	ands	r3, r2
 8011ce6:	ec5b ab17 	vmov	sl, fp, d7
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	f47f ae01 	bne.w	80118f2 <_strtod_l+0x44a>
 8011cf0:	9a05      	ldr	r2, [sp, #20]
 8011cf2:	2322      	movs	r3, #34	@ 0x22
 8011cf4:	6013      	str	r3, [r2, #0]
 8011cf6:	e5fc      	b.n	80118f2 <_strtod_l+0x44a>
 8011cf8:	ffc00000 	.word	0xffc00000
 8011cfc:	41dfffff 	.word	0x41dfffff
 8011d00:	00000000 	.word	0x00000000
 8011d04:	39500000 	.word	0x39500000
 8011d08:	08013768 	.word	0x08013768
 8011d0c:	fffffc02 	.word	0xfffffc02
 8011d10:	7ff00000 	.word	0x7ff00000
 8011d14:	46d9      	mov	r9, fp
 8011d16:	d15d      	bne.n	8011dd4 <_strtod_l+0x92c>
 8011d18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011d1c:	f1b8 0f00 	cmp.w	r8, #0
 8011d20:	d02a      	beq.n	8011d78 <_strtod_l+0x8d0>
 8011d22:	4aa9      	ldr	r2, [pc, #676]	@ (8011fc8 <_strtod_l+0xb20>)
 8011d24:	4293      	cmp	r3, r2
 8011d26:	d12a      	bne.n	8011d7e <_strtod_l+0x8d6>
 8011d28:	9b06      	ldr	r3, [sp, #24]
 8011d2a:	4652      	mov	r2, sl
 8011d2c:	b1fb      	cbz	r3, 8011d6e <_strtod_l+0x8c6>
 8011d2e:	4ba7      	ldr	r3, [pc, #668]	@ (8011fcc <_strtod_l+0xb24>)
 8011d30:	ea0b 0303 	and.w	r3, fp, r3
 8011d34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011d38:	f04f 31ff 	mov.w	r1, #4294967295
 8011d3c:	d81a      	bhi.n	8011d74 <_strtod_l+0x8cc>
 8011d3e:	0d1b      	lsrs	r3, r3, #20
 8011d40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011d44:	fa01 f303 	lsl.w	r3, r1, r3
 8011d48:	429a      	cmp	r2, r3
 8011d4a:	d118      	bne.n	8011d7e <_strtod_l+0x8d6>
 8011d4c:	4ba0      	ldr	r3, [pc, #640]	@ (8011fd0 <_strtod_l+0xb28>)
 8011d4e:	4599      	cmp	r9, r3
 8011d50:	d102      	bne.n	8011d58 <_strtod_l+0x8b0>
 8011d52:	3201      	adds	r2, #1
 8011d54:	f43f adc2 	beq.w	80118dc <_strtod_l+0x434>
 8011d58:	4b9c      	ldr	r3, [pc, #624]	@ (8011fcc <_strtod_l+0xb24>)
 8011d5a:	ea09 0303 	and.w	r3, r9, r3
 8011d5e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8011d62:	f04f 0a00 	mov.w	sl, #0
 8011d66:	9b06      	ldr	r3, [sp, #24]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d1b2      	bne.n	8011cd2 <_strtod_l+0x82a>
 8011d6c:	e5c1      	b.n	80118f2 <_strtod_l+0x44a>
 8011d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8011d72:	e7e9      	b.n	8011d48 <_strtod_l+0x8a0>
 8011d74:	460b      	mov	r3, r1
 8011d76:	e7e7      	b.n	8011d48 <_strtod_l+0x8a0>
 8011d78:	ea53 030a 	orrs.w	r3, r3, sl
 8011d7c:	d09b      	beq.n	8011cb6 <_strtod_l+0x80e>
 8011d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011d80:	b1c3      	cbz	r3, 8011db4 <_strtod_l+0x90c>
 8011d82:	ea13 0f09 	tst.w	r3, r9
 8011d86:	d0ee      	beq.n	8011d66 <_strtod_l+0x8be>
 8011d88:	9a06      	ldr	r2, [sp, #24]
 8011d8a:	4650      	mov	r0, sl
 8011d8c:	4659      	mov	r1, fp
 8011d8e:	f1b8 0f00 	cmp.w	r8, #0
 8011d92:	d013      	beq.n	8011dbc <_strtod_l+0x914>
 8011d94:	f7ff fb6d 	bl	8011472 <sulp>
 8011d98:	ee39 7b00 	vadd.f64	d7, d9, d0
 8011d9c:	ec5b ab17 	vmov	sl, fp, d7
 8011da0:	e7e1      	b.n	8011d66 <_strtod_l+0x8be>
 8011da2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011da6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011daa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011dae:	f04f 3aff 	mov.w	sl, #4294967295
 8011db2:	e7d8      	b.n	8011d66 <_strtod_l+0x8be>
 8011db4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011db6:	ea13 0f0a 	tst.w	r3, sl
 8011dba:	e7e4      	b.n	8011d86 <_strtod_l+0x8de>
 8011dbc:	f7ff fb59 	bl	8011472 <sulp>
 8011dc0:	ee39 0b40 	vsub.f64	d0, d9, d0
 8011dc4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8011dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dcc:	ec5b ab10 	vmov	sl, fp, d0
 8011dd0:	d1c9      	bne.n	8011d66 <_strtod_l+0x8be>
 8011dd2:	e617      	b.n	8011a04 <_strtod_l+0x55c>
 8011dd4:	4629      	mov	r1, r5
 8011dd6:	4620      	mov	r0, r4
 8011dd8:	f7ff fad8 	bl	801138c <__ratio>
 8011ddc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8011de0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8011de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011de8:	d85d      	bhi.n	8011ea6 <_strtod_l+0x9fe>
 8011dea:	f1b8 0f00 	cmp.w	r8, #0
 8011dee:	d164      	bne.n	8011eba <_strtod_l+0xa12>
 8011df0:	f1ba 0f00 	cmp.w	sl, #0
 8011df4:	d14b      	bne.n	8011e8e <_strtod_l+0x9e6>
 8011df6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011dfa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d160      	bne.n	8011ec4 <_strtod_l+0xa1c>
 8011e02:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8011e06:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8011e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e0e:	d401      	bmi.n	8011e14 <_strtod_l+0x96c>
 8011e10:	ee20 8b08 	vmul.f64	d8, d0, d8
 8011e14:	eeb1 ab48 	vneg.f64	d10, d8
 8011e18:	486c      	ldr	r0, [pc, #432]	@ (8011fcc <_strtod_l+0xb24>)
 8011e1a:	496e      	ldr	r1, [pc, #440]	@ (8011fd4 <_strtod_l+0xb2c>)
 8011e1c:	ea09 0700 	and.w	r7, r9, r0
 8011e20:	428f      	cmp	r7, r1
 8011e22:	ec53 2b1a 	vmov	r2, r3, d10
 8011e26:	d17d      	bne.n	8011f24 <_strtod_l+0xa7c>
 8011e28:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8011e2c:	ec4b ab1c 	vmov	d12, sl, fp
 8011e30:	eeb0 0b4c 	vmov.f64	d0, d12
 8011e34:	f7ff f9e2 	bl	80111fc <__ulp>
 8011e38:	4864      	ldr	r0, [pc, #400]	@ (8011fcc <_strtod_l+0xb24>)
 8011e3a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8011e3e:	ee1c 3a90 	vmov	r3, s25
 8011e42:	4a65      	ldr	r2, [pc, #404]	@ (8011fd8 <_strtod_l+0xb30>)
 8011e44:	ea03 0100 	and.w	r1, r3, r0
 8011e48:	4291      	cmp	r1, r2
 8011e4a:	ec5b ab1c 	vmov	sl, fp, d12
 8011e4e:	d93c      	bls.n	8011eca <_strtod_l+0xa22>
 8011e50:	ee19 2a90 	vmov	r2, s19
 8011e54:	4b5e      	ldr	r3, [pc, #376]	@ (8011fd0 <_strtod_l+0xb28>)
 8011e56:	429a      	cmp	r2, r3
 8011e58:	d104      	bne.n	8011e64 <_strtod_l+0x9bc>
 8011e5a:	ee19 3a10 	vmov	r3, s18
 8011e5e:	3301      	adds	r3, #1
 8011e60:	f43f ad3c 	beq.w	80118dc <_strtod_l+0x434>
 8011e64:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8011fd0 <_strtod_l+0xb28>
 8011e68:	f04f 3aff 	mov.w	sl, #4294967295
 8011e6c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011e6e:	9805      	ldr	r0, [sp, #20]
 8011e70:	f7fe fe98 	bl	8010ba4 <_Bfree>
 8011e74:	9805      	ldr	r0, [sp, #20]
 8011e76:	4631      	mov	r1, r6
 8011e78:	f7fe fe94 	bl	8010ba4 <_Bfree>
 8011e7c:	9805      	ldr	r0, [sp, #20]
 8011e7e:	4629      	mov	r1, r5
 8011e80:	f7fe fe90 	bl	8010ba4 <_Bfree>
 8011e84:	9805      	ldr	r0, [sp, #20]
 8011e86:	4621      	mov	r1, r4
 8011e88:	f7fe fe8c 	bl	8010ba4 <_Bfree>
 8011e8c:	e627      	b.n	8011ade <_strtod_l+0x636>
 8011e8e:	f1ba 0f01 	cmp.w	sl, #1
 8011e92:	d103      	bne.n	8011e9c <_strtod_l+0x9f4>
 8011e94:	f1bb 0f00 	cmp.w	fp, #0
 8011e98:	f43f adb4 	beq.w	8011a04 <_strtod_l+0x55c>
 8011e9c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8011ea0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8011ea4:	e7b8      	b.n	8011e18 <_strtod_l+0x970>
 8011ea6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8011eaa:	ee20 8b08 	vmul.f64	d8, d0, d8
 8011eae:	f1b8 0f00 	cmp.w	r8, #0
 8011eb2:	d0af      	beq.n	8011e14 <_strtod_l+0x96c>
 8011eb4:	eeb0 ab48 	vmov.f64	d10, d8
 8011eb8:	e7ae      	b.n	8011e18 <_strtod_l+0x970>
 8011eba:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8011ebe:	eeb0 8b4a 	vmov.f64	d8, d10
 8011ec2:	e7a9      	b.n	8011e18 <_strtod_l+0x970>
 8011ec4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8011ec8:	e7a6      	b.n	8011e18 <_strtod_l+0x970>
 8011eca:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8011ece:	9b06      	ldr	r3, [sp, #24]
 8011ed0:	46d9      	mov	r9, fp
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d1ca      	bne.n	8011e6c <_strtod_l+0x9c4>
 8011ed6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011eda:	0d1b      	lsrs	r3, r3, #20
 8011edc:	051b      	lsls	r3, r3, #20
 8011ede:	429f      	cmp	r7, r3
 8011ee0:	d1c4      	bne.n	8011e6c <_strtod_l+0x9c4>
 8011ee2:	ec51 0b18 	vmov	r0, r1, d8
 8011ee6:	f7ee fc27 	bl	8000738 <__aeabi_d2lz>
 8011eea:	f7ee fbdf 	bl	80006ac <__aeabi_l2d>
 8011eee:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8011ef2:	ec41 0b17 	vmov	d7, r0, r1
 8011ef6:	ea49 090a 	orr.w	r9, r9, sl
 8011efa:	ea59 0908 	orrs.w	r9, r9, r8
 8011efe:	ee38 8b47 	vsub.f64	d8, d8, d7
 8011f02:	d03c      	beq.n	8011f7e <_strtod_l+0xad6>
 8011f04:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8011fb0 <_strtod_l+0xb08>
 8011f08:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f10:	f53f acef 	bmi.w	80118f2 <_strtod_l+0x44a>
 8011f14:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8011fb8 <_strtod_l+0xb10>
 8011f18:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f20:	dda4      	ble.n	8011e6c <_strtod_l+0x9c4>
 8011f22:	e4e6      	b.n	80118f2 <_strtod_l+0x44a>
 8011f24:	9906      	ldr	r1, [sp, #24]
 8011f26:	b1e1      	cbz	r1, 8011f62 <_strtod_l+0xaba>
 8011f28:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8011f2c:	d819      	bhi.n	8011f62 <_strtod_l+0xaba>
 8011f2e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8011f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f36:	d811      	bhi.n	8011f5c <_strtod_l+0xab4>
 8011f38:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8011f3c:	ee18 3a10 	vmov	r3, s16
 8011f40:	2b01      	cmp	r3, #1
 8011f42:	bf38      	it	cc
 8011f44:	2301      	movcc	r3, #1
 8011f46:	ee08 3a10 	vmov	s16, r3
 8011f4a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8011f4e:	f1b8 0f00 	cmp.w	r8, #0
 8011f52:	d111      	bne.n	8011f78 <_strtod_l+0xad0>
 8011f54:	eeb1 7b48 	vneg.f64	d7, d8
 8011f58:	ec53 2b17 	vmov	r2, r3, d7
 8011f5c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8011f60:	1bcb      	subs	r3, r1, r7
 8011f62:	eeb0 0b49 	vmov.f64	d0, d9
 8011f66:	ec43 2b1a 	vmov	d10, r2, r3
 8011f6a:	f7ff f947 	bl	80111fc <__ulp>
 8011f6e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8011f72:	ec5b ab19 	vmov	sl, fp, d9
 8011f76:	e7aa      	b.n	8011ece <_strtod_l+0xa26>
 8011f78:	eeb0 7b48 	vmov.f64	d7, d8
 8011f7c:	e7ec      	b.n	8011f58 <_strtod_l+0xab0>
 8011f7e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8011fc0 <_strtod_l+0xb18>
 8011f82:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f8a:	f57f af6f 	bpl.w	8011e6c <_strtod_l+0x9c4>
 8011f8e:	e4b0      	b.n	80118f2 <_strtod_l+0x44a>
 8011f90:	2300      	movs	r3, #0
 8011f92:	9308      	str	r3, [sp, #32]
 8011f94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011f96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011f98:	6013      	str	r3, [r2, #0]
 8011f9a:	f7ff bac4 	b.w	8011526 <_strtod_l+0x7e>
 8011f9e:	2a65      	cmp	r2, #101	@ 0x65
 8011fa0:	f43f abbf 	beq.w	8011722 <_strtod_l+0x27a>
 8011fa4:	2a45      	cmp	r2, #69	@ 0x45
 8011fa6:	f43f abbc 	beq.w	8011722 <_strtod_l+0x27a>
 8011faa:	2101      	movs	r1, #1
 8011fac:	f7ff bbf4 	b.w	8011798 <_strtod_l+0x2f0>
 8011fb0:	94a03595 	.word	0x94a03595
 8011fb4:	3fdfffff 	.word	0x3fdfffff
 8011fb8:	35afe535 	.word	0x35afe535
 8011fbc:	3fe00000 	.word	0x3fe00000
 8011fc0:	94a03595 	.word	0x94a03595
 8011fc4:	3fcfffff 	.word	0x3fcfffff
 8011fc8:	000fffff 	.word	0x000fffff
 8011fcc:	7ff00000 	.word	0x7ff00000
 8011fd0:	7fefffff 	.word	0x7fefffff
 8011fd4:	7fe00000 	.word	0x7fe00000
 8011fd8:	7c9fffff 	.word	0x7c9fffff

08011fdc <_strtod_r>:
 8011fdc:	4b01      	ldr	r3, [pc, #4]	@ (8011fe4 <_strtod_r+0x8>)
 8011fde:	f7ff ba63 	b.w	80114a8 <_strtod_l>
 8011fe2:	bf00      	nop
 8011fe4:	24000070 	.word	0x24000070

08011fe8 <_strtol_l.isra.0>:
 8011fe8:	2b24      	cmp	r3, #36	@ 0x24
 8011fea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011fee:	4686      	mov	lr, r0
 8011ff0:	4690      	mov	r8, r2
 8011ff2:	d801      	bhi.n	8011ff8 <_strtol_l.isra.0+0x10>
 8011ff4:	2b01      	cmp	r3, #1
 8011ff6:	d106      	bne.n	8012006 <_strtol_l.isra.0+0x1e>
 8011ff8:	f7fd fe6a 	bl	800fcd0 <__errno>
 8011ffc:	2316      	movs	r3, #22
 8011ffe:	6003      	str	r3, [r0, #0]
 8012000:	2000      	movs	r0, #0
 8012002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012006:	4834      	ldr	r0, [pc, #208]	@ (80120d8 <_strtol_l.isra.0+0xf0>)
 8012008:	460d      	mov	r5, r1
 801200a:	462a      	mov	r2, r5
 801200c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012010:	5d06      	ldrb	r6, [r0, r4]
 8012012:	f016 0608 	ands.w	r6, r6, #8
 8012016:	d1f8      	bne.n	801200a <_strtol_l.isra.0+0x22>
 8012018:	2c2d      	cmp	r4, #45	@ 0x2d
 801201a:	d110      	bne.n	801203e <_strtol_l.isra.0+0x56>
 801201c:	782c      	ldrb	r4, [r5, #0]
 801201e:	2601      	movs	r6, #1
 8012020:	1c95      	adds	r5, r2, #2
 8012022:	f033 0210 	bics.w	r2, r3, #16
 8012026:	d115      	bne.n	8012054 <_strtol_l.isra.0+0x6c>
 8012028:	2c30      	cmp	r4, #48	@ 0x30
 801202a:	d10d      	bne.n	8012048 <_strtol_l.isra.0+0x60>
 801202c:	782a      	ldrb	r2, [r5, #0]
 801202e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012032:	2a58      	cmp	r2, #88	@ 0x58
 8012034:	d108      	bne.n	8012048 <_strtol_l.isra.0+0x60>
 8012036:	786c      	ldrb	r4, [r5, #1]
 8012038:	3502      	adds	r5, #2
 801203a:	2310      	movs	r3, #16
 801203c:	e00a      	b.n	8012054 <_strtol_l.isra.0+0x6c>
 801203e:	2c2b      	cmp	r4, #43	@ 0x2b
 8012040:	bf04      	itt	eq
 8012042:	782c      	ldrbeq	r4, [r5, #0]
 8012044:	1c95      	addeq	r5, r2, #2
 8012046:	e7ec      	b.n	8012022 <_strtol_l.isra.0+0x3a>
 8012048:	2b00      	cmp	r3, #0
 801204a:	d1f6      	bne.n	801203a <_strtol_l.isra.0+0x52>
 801204c:	2c30      	cmp	r4, #48	@ 0x30
 801204e:	bf14      	ite	ne
 8012050:	230a      	movne	r3, #10
 8012052:	2308      	moveq	r3, #8
 8012054:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8012058:	f10c 3cff 	add.w	ip, ip, #4294967295
 801205c:	2200      	movs	r2, #0
 801205e:	fbbc f9f3 	udiv	r9, ip, r3
 8012062:	4610      	mov	r0, r2
 8012064:	fb03 ca19 	mls	sl, r3, r9, ip
 8012068:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801206c:	2f09      	cmp	r7, #9
 801206e:	d80f      	bhi.n	8012090 <_strtol_l.isra.0+0xa8>
 8012070:	463c      	mov	r4, r7
 8012072:	42a3      	cmp	r3, r4
 8012074:	dd1b      	ble.n	80120ae <_strtol_l.isra.0+0xc6>
 8012076:	1c57      	adds	r7, r2, #1
 8012078:	d007      	beq.n	801208a <_strtol_l.isra.0+0xa2>
 801207a:	4581      	cmp	r9, r0
 801207c:	d314      	bcc.n	80120a8 <_strtol_l.isra.0+0xc0>
 801207e:	d101      	bne.n	8012084 <_strtol_l.isra.0+0x9c>
 8012080:	45a2      	cmp	sl, r4
 8012082:	db11      	blt.n	80120a8 <_strtol_l.isra.0+0xc0>
 8012084:	fb00 4003 	mla	r0, r0, r3, r4
 8012088:	2201      	movs	r2, #1
 801208a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801208e:	e7eb      	b.n	8012068 <_strtol_l.isra.0+0x80>
 8012090:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012094:	2f19      	cmp	r7, #25
 8012096:	d801      	bhi.n	801209c <_strtol_l.isra.0+0xb4>
 8012098:	3c37      	subs	r4, #55	@ 0x37
 801209a:	e7ea      	b.n	8012072 <_strtol_l.isra.0+0x8a>
 801209c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80120a0:	2f19      	cmp	r7, #25
 80120a2:	d804      	bhi.n	80120ae <_strtol_l.isra.0+0xc6>
 80120a4:	3c57      	subs	r4, #87	@ 0x57
 80120a6:	e7e4      	b.n	8012072 <_strtol_l.isra.0+0x8a>
 80120a8:	f04f 32ff 	mov.w	r2, #4294967295
 80120ac:	e7ed      	b.n	801208a <_strtol_l.isra.0+0xa2>
 80120ae:	1c53      	adds	r3, r2, #1
 80120b0:	d108      	bne.n	80120c4 <_strtol_l.isra.0+0xdc>
 80120b2:	2322      	movs	r3, #34	@ 0x22
 80120b4:	f8ce 3000 	str.w	r3, [lr]
 80120b8:	4660      	mov	r0, ip
 80120ba:	f1b8 0f00 	cmp.w	r8, #0
 80120be:	d0a0      	beq.n	8012002 <_strtol_l.isra.0+0x1a>
 80120c0:	1e69      	subs	r1, r5, #1
 80120c2:	e006      	b.n	80120d2 <_strtol_l.isra.0+0xea>
 80120c4:	b106      	cbz	r6, 80120c8 <_strtol_l.isra.0+0xe0>
 80120c6:	4240      	negs	r0, r0
 80120c8:	f1b8 0f00 	cmp.w	r8, #0
 80120cc:	d099      	beq.n	8012002 <_strtol_l.isra.0+0x1a>
 80120ce:	2a00      	cmp	r2, #0
 80120d0:	d1f6      	bne.n	80120c0 <_strtol_l.isra.0+0xd8>
 80120d2:	f8c8 1000 	str.w	r1, [r8]
 80120d6:	e794      	b.n	8012002 <_strtol_l.isra.0+0x1a>
 80120d8:	08013791 	.word	0x08013791

080120dc <_strtol_r>:
 80120dc:	f7ff bf84 	b.w	8011fe8 <_strtol_l.isra.0>

080120e0 <__ssputs_r>:
 80120e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120e4:	688e      	ldr	r6, [r1, #8]
 80120e6:	461f      	mov	r7, r3
 80120e8:	42be      	cmp	r6, r7
 80120ea:	680b      	ldr	r3, [r1, #0]
 80120ec:	4682      	mov	sl, r0
 80120ee:	460c      	mov	r4, r1
 80120f0:	4690      	mov	r8, r2
 80120f2:	d82d      	bhi.n	8012150 <__ssputs_r+0x70>
 80120f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80120f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80120fc:	d026      	beq.n	801214c <__ssputs_r+0x6c>
 80120fe:	6965      	ldr	r5, [r4, #20]
 8012100:	6909      	ldr	r1, [r1, #16]
 8012102:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012106:	eba3 0901 	sub.w	r9, r3, r1
 801210a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801210e:	1c7b      	adds	r3, r7, #1
 8012110:	444b      	add	r3, r9
 8012112:	106d      	asrs	r5, r5, #1
 8012114:	429d      	cmp	r5, r3
 8012116:	bf38      	it	cc
 8012118:	461d      	movcc	r5, r3
 801211a:	0553      	lsls	r3, r2, #21
 801211c:	d527      	bpl.n	801216e <__ssputs_r+0x8e>
 801211e:	4629      	mov	r1, r5
 8012120:	f7fe fc74 	bl	8010a0c <_malloc_r>
 8012124:	4606      	mov	r6, r0
 8012126:	b360      	cbz	r0, 8012182 <__ssputs_r+0xa2>
 8012128:	6921      	ldr	r1, [r4, #16]
 801212a:	464a      	mov	r2, r9
 801212c:	f7fd fdfd 	bl	800fd2a <memcpy>
 8012130:	89a3      	ldrh	r3, [r4, #12]
 8012132:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801213a:	81a3      	strh	r3, [r4, #12]
 801213c:	6126      	str	r6, [r4, #16]
 801213e:	6165      	str	r5, [r4, #20]
 8012140:	444e      	add	r6, r9
 8012142:	eba5 0509 	sub.w	r5, r5, r9
 8012146:	6026      	str	r6, [r4, #0]
 8012148:	60a5      	str	r5, [r4, #8]
 801214a:	463e      	mov	r6, r7
 801214c:	42be      	cmp	r6, r7
 801214e:	d900      	bls.n	8012152 <__ssputs_r+0x72>
 8012150:	463e      	mov	r6, r7
 8012152:	6820      	ldr	r0, [r4, #0]
 8012154:	4632      	mov	r2, r6
 8012156:	4641      	mov	r1, r8
 8012158:	f000 f9c6 	bl	80124e8 <memmove>
 801215c:	68a3      	ldr	r3, [r4, #8]
 801215e:	1b9b      	subs	r3, r3, r6
 8012160:	60a3      	str	r3, [r4, #8]
 8012162:	6823      	ldr	r3, [r4, #0]
 8012164:	4433      	add	r3, r6
 8012166:	6023      	str	r3, [r4, #0]
 8012168:	2000      	movs	r0, #0
 801216a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801216e:	462a      	mov	r2, r5
 8012170:	f000 fd7b 	bl	8012c6a <_realloc_r>
 8012174:	4606      	mov	r6, r0
 8012176:	2800      	cmp	r0, #0
 8012178:	d1e0      	bne.n	801213c <__ssputs_r+0x5c>
 801217a:	6921      	ldr	r1, [r4, #16]
 801217c:	4650      	mov	r0, sl
 801217e:	f7fe fbd1 	bl	8010924 <_free_r>
 8012182:	230c      	movs	r3, #12
 8012184:	f8ca 3000 	str.w	r3, [sl]
 8012188:	89a3      	ldrh	r3, [r4, #12]
 801218a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801218e:	81a3      	strh	r3, [r4, #12]
 8012190:	f04f 30ff 	mov.w	r0, #4294967295
 8012194:	e7e9      	b.n	801216a <__ssputs_r+0x8a>
	...

08012198 <_svfiprintf_r>:
 8012198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801219c:	4698      	mov	r8, r3
 801219e:	898b      	ldrh	r3, [r1, #12]
 80121a0:	061b      	lsls	r3, r3, #24
 80121a2:	b09d      	sub	sp, #116	@ 0x74
 80121a4:	4607      	mov	r7, r0
 80121a6:	460d      	mov	r5, r1
 80121a8:	4614      	mov	r4, r2
 80121aa:	d510      	bpl.n	80121ce <_svfiprintf_r+0x36>
 80121ac:	690b      	ldr	r3, [r1, #16]
 80121ae:	b973      	cbnz	r3, 80121ce <_svfiprintf_r+0x36>
 80121b0:	2140      	movs	r1, #64	@ 0x40
 80121b2:	f7fe fc2b 	bl	8010a0c <_malloc_r>
 80121b6:	6028      	str	r0, [r5, #0]
 80121b8:	6128      	str	r0, [r5, #16]
 80121ba:	b930      	cbnz	r0, 80121ca <_svfiprintf_r+0x32>
 80121bc:	230c      	movs	r3, #12
 80121be:	603b      	str	r3, [r7, #0]
 80121c0:	f04f 30ff 	mov.w	r0, #4294967295
 80121c4:	b01d      	add	sp, #116	@ 0x74
 80121c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121ca:	2340      	movs	r3, #64	@ 0x40
 80121cc:	616b      	str	r3, [r5, #20]
 80121ce:	2300      	movs	r3, #0
 80121d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80121d2:	2320      	movs	r3, #32
 80121d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80121d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80121dc:	2330      	movs	r3, #48	@ 0x30
 80121de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801237c <_svfiprintf_r+0x1e4>
 80121e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80121e6:	f04f 0901 	mov.w	r9, #1
 80121ea:	4623      	mov	r3, r4
 80121ec:	469a      	mov	sl, r3
 80121ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121f2:	b10a      	cbz	r2, 80121f8 <_svfiprintf_r+0x60>
 80121f4:	2a25      	cmp	r2, #37	@ 0x25
 80121f6:	d1f9      	bne.n	80121ec <_svfiprintf_r+0x54>
 80121f8:	ebba 0b04 	subs.w	fp, sl, r4
 80121fc:	d00b      	beq.n	8012216 <_svfiprintf_r+0x7e>
 80121fe:	465b      	mov	r3, fp
 8012200:	4622      	mov	r2, r4
 8012202:	4629      	mov	r1, r5
 8012204:	4638      	mov	r0, r7
 8012206:	f7ff ff6b 	bl	80120e0 <__ssputs_r>
 801220a:	3001      	adds	r0, #1
 801220c:	f000 80a7 	beq.w	801235e <_svfiprintf_r+0x1c6>
 8012210:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012212:	445a      	add	r2, fp
 8012214:	9209      	str	r2, [sp, #36]	@ 0x24
 8012216:	f89a 3000 	ldrb.w	r3, [sl]
 801221a:	2b00      	cmp	r3, #0
 801221c:	f000 809f 	beq.w	801235e <_svfiprintf_r+0x1c6>
 8012220:	2300      	movs	r3, #0
 8012222:	f04f 32ff 	mov.w	r2, #4294967295
 8012226:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801222a:	f10a 0a01 	add.w	sl, sl, #1
 801222e:	9304      	str	r3, [sp, #16]
 8012230:	9307      	str	r3, [sp, #28]
 8012232:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012236:	931a      	str	r3, [sp, #104]	@ 0x68
 8012238:	4654      	mov	r4, sl
 801223a:	2205      	movs	r2, #5
 801223c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012240:	484e      	ldr	r0, [pc, #312]	@ (801237c <_svfiprintf_r+0x1e4>)
 8012242:	f7ee f84d 	bl	80002e0 <memchr>
 8012246:	9a04      	ldr	r2, [sp, #16]
 8012248:	b9d8      	cbnz	r0, 8012282 <_svfiprintf_r+0xea>
 801224a:	06d0      	lsls	r0, r2, #27
 801224c:	bf44      	itt	mi
 801224e:	2320      	movmi	r3, #32
 8012250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012254:	0711      	lsls	r1, r2, #28
 8012256:	bf44      	itt	mi
 8012258:	232b      	movmi	r3, #43	@ 0x2b
 801225a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801225e:	f89a 3000 	ldrb.w	r3, [sl]
 8012262:	2b2a      	cmp	r3, #42	@ 0x2a
 8012264:	d015      	beq.n	8012292 <_svfiprintf_r+0xfa>
 8012266:	9a07      	ldr	r2, [sp, #28]
 8012268:	4654      	mov	r4, sl
 801226a:	2000      	movs	r0, #0
 801226c:	f04f 0c0a 	mov.w	ip, #10
 8012270:	4621      	mov	r1, r4
 8012272:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012276:	3b30      	subs	r3, #48	@ 0x30
 8012278:	2b09      	cmp	r3, #9
 801227a:	d94b      	bls.n	8012314 <_svfiprintf_r+0x17c>
 801227c:	b1b0      	cbz	r0, 80122ac <_svfiprintf_r+0x114>
 801227e:	9207      	str	r2, [sp, #28]
 8012280:	e014      	b.n	80122ac <_svfiprintf_r+0x114>
 8012282:	eba0 0308 	sub.w	r3, r0, r8
 8012286:	fa09 f303 	lsl.w	r3, r9, r3
 801228a:	4313      	orrs	r3, r2
 801228c:	9304      	str	r3, [sp, #16]
 801228e:	46a2      	mov	sl, r4
 8012290:	e7d2      	b.n	8012238 <_svfiprintf_r+0xa0>
 8012292:	9b03      	ldr	r3, [sp, #12]
 8012294:	1d19      	adds	r1, r3, #4
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	9103      	str	r1, [sp, #12]
 801229a:	2b00      	cmp	r3, #0
 801229c:	bfbb      	ittet	lt
 801229e:	425b      	neglt	r3, r3
 80122a0:	f042 0202 	orrlt.w	r2, r2, #2
 80122a4:	9307      	strge	r3, [sp, #28]
 80122a6:	9307      	strlt	r3, [sp, #28]
 80122a8:	bfb8      	it	lt
 80122aa:	9204      	strlt	r2, [sp, #16]
 80122ac:	7823      	ldrb	r3, [r4, #0]
 80122ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80122b0:	d10a      	bne.n	80122c8 <_svfiprintf_r+0x130>
 80122b2:	7863      	ldrb	r3, [r4, #1]
 80122b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80122b6:	d132      	bne.n	801231e <_svfiprintf_r+0x186>
 80122b8:	9b03      	ldr	r3, [sp, #12]
 80122ba:	1d1a      	adds	r2, r3, #4
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	9203      	str	r2, [sp, #12]
 80122c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80122c4:	3402      	adds	r4, #2
 80122c6:	9305      	str	r3, [sp, #20]
 80122c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801238c <_svfiprintf_r+0x1f4>
 80122cc:	7821      	ldrb	r1, [r4, #0]
 80122ce:	2203      	movs	r2, #3
 80122d0:	4650      	mov	r0, sl
 80122d2:	f7ee f805 	bl	80002e0 <memchr>
 80122d6:	b138      	cbz	r0, 80122e8 <_svfiprintf_r+0x150>
 80122d8:	9b04      	ldr	r3, [sp, #16]
 80122da:	eba0 000a 	sub.w	r0, r0, sl
 80122de:	2240      	movs	r2, #64	@ 0x40
 80122e0:	4082      	lsls	r2, r0
 80122e2:	4313      	orrs	r3, r2
 80122e4:	3401      	adds	r4, #1
 80122e6:	9304      	str	r3, [sp, #16]
 80122e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122ec:	4824      	ldr	r0, [pc, #144]	@ (8012380 <_svfiprintf_r+0x1e8>)
 80122ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80122f2:	2206      	movs	r2, #6
 80122f4:	f7ed fff4 	bl	80002e0 <memchr>
 80122f8:	2800      	cmp	r0, #0
 80122fa:	d036      	beq.n	801236a <_svfiprintf_r+0x1d2>
 80122fc:	4b21      	ldr	r3, [pc, #132]	@ (8012384 <_svfiprintf_r+0x1ec>)
 80122fe:	bb1b      	cbnz	r3, 8012348 <_svfiprintf_r+0x1b0>
 8012300:	9b03      	ldr	r3, [sp, #12]
 8012302:	3307      	adds	r3, #7
 8012304:	f023 0307 	bic.w	r3, r3, #7
 8012308:	3308      	adds	r3, #8
 801230a:	9303      	str	r3, [sp, #12]
 801230c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801230e:	4433      	add	r3, r6
 8012310:	9309      	str	r3, [sp, #36]	@ 0x24
 8012312:	e76a      	b.n	80121ea <_svfiprintf_r+0x52>
 8012314:	fb0c 3202 	mla	r2, ip, r2, r3
 8012318:	460c      	mov	r4, r1
 801231a:	2001      	movs	r0, #1
 801231c:	e7a8      	b.n	8012270 <_svfiprintf_r+0xd8>
 801231e:	2300      	movs	r3, #0
 8012320:	3401      	adds	r4, #1
 8012322:	9305      	str	r3, [sp, #20]
 8012324:	4619      	mov	r1, r3
 8012326:	f04f 0c0a 	mov.w	ip, #10
 801232a:	4620      	mov	r0, r4
 801232c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012330:	3a30      	subs	r2, #48	@ 0x30
 8012332:	2a09      	cmp	r2, #9
 8012334:	d903      	bls.n	801233e <_svfiprintf_r+0x1a6>
 8012336:	2b00      	cmp	r3, #0
 8012338:	d0c6      	beq.n	80122c8 <_svfiprintf_r+0x130>
 801233a:	9105      	str	r1, [sp, #20]
 801233c:	e7c4      	b.n	80122c8 <_svfiprintf_r+0x130>
 801233e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012342:	4604      	mov	r4, r0
 8012344:	2301      	movs	r3, #1
 8012346:	e7f0      	b.n	801232a <_svfiprintf_r+0x192>
 8012348:	ab03      	add	r3, sp, #12
 801234a:	9300      	str	r3, [sp, #0]
 801234c:	462a      	mov	r2, r5
 801234e:	4b0e      	ldr	r3, [pc, #56]	@ (8012388 <_svfiprintf_r+0x1f0>)
 8012350:	a904      	add	r1, sp, #16
 8012352:	4638      	mov	r0, r7
 8012354:	f7fc fd38 	bl	800edc8 <_printf_float>
 8012358:	1c42      	adds	r2, r0, #1
 801235a:	4606      	mov	r6, r0
 801235c:	d1d6      	bne.n	801230c <_svfiprintf_r+0x174>
 801235e:	89ab      	ldrh	r3, [r5, #12]
 8012360:	065b      	lsls	r3, r3, #25
 8012362:	f53f af2d 	bmi.w	80121c0 <_svfiprintf_r+0x28>
 8012366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012368:	e72c      	b.n	80121c4 <_svfiprintf_r+0x2c>
 801236a:	ab03      	add	r3, sp, #12
 801236c:	9300      	str	r3, [sp, #0]
 801236e:	462a      	mov	r2, r5
 8012370:	4b05      	ldr	r3, [pc, #20]	@ (8012388 <_svfiprintf_r+0x1f0>)
 8012372:	a904      	add	r1, sp, #16
 8012374:	4638      	mov	r0, r7
 8012376:	f7fc ffaf 	bl	800f2d8 <_printf_i>
 801237a:	e7ed      	b.n	8012358 <_svfiprintf_r+0x1c0>
 801237c:	08013589 	.word	0x08013589
 8012380:	08013593 	.word	0x08013593
 8012384:	0800edc9 	.word	0x0800edc9
 8012388:	080120e1 	.word	0x080120e1
 801238c:	0801358f 	.word	0x0801358f

08012390 <__sflush_r>:
 8012390:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012398:	0716      	lsls	r6, r2, #28
 801239a:	4605      	mov	r5, r0
 801239c:	460c      	mov	r4, r1
 801239e:	d454      	bmi.n	801244a <__sflush_r+0xba>
 80123a0:	684b      	ldr	r3, [r1, #4]
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	dc02      	bgt.n	80123ac <__sflush_r+0x1c>
 80123a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	dd48      	ble.n	801243e <__sflush_r+0xae>
 80123ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80123ae:	2e00      	cmp	r6, #0
 80123b0:	d045      	beq.n	801243e <__sflush_r+0xae>
 80123b2:	2300      	movs	r3, #0
 80123b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80123b8:	682f      	ldr	r7, [r5, #0]
 80123ba:	6a21      	ldr	r1, [r4, #32]
 80123bc:	602b      	str	r3, [r5, #0]
 80123be:	d030      	beq.n	8012422 <__sflush_r+0x92>
 80123c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80123c2:	89a3      	ldrh	r3, [r4, #12]
 80123c4:	0759      	lsls	r1, r3, #29
 80123c6:	d505      	bpl.n	80123d4 <__sflush_r+0x44>
 80123c8:	6863      	ldr	r3, [r4, #4]
 80123ca:	1ad2      	subs	r2, r2, r3
 80123cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80123ce:	b10b      	cbz	r3, 80123d4 <__sflush_r+0x44>
 80123d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80123d2:	1ad2      	subs	r2, r2, r3
 80123d4:	2300      	movs	r3, #0
 80123d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80123d8:	6a21      	ldr	r1, [r4, #32]
 80123da:	4628      	mov	r0, r5
 80123dc:	47b0      	blx	r6
 80123de:	1c43      	adds	r3, r0, #1
 80123e0:	89a3      	ldrh	r3, [r4, #12]
 80123e2:	d106      	bne.n	80123f2 <__sflush_r+0x62>
 80123e4:	6829      	ldr	r1, [r5, #0]
 80123e6:	291d      	cmp	r1, #29
 80123e8:	d82b      	bhi.n	8012442 <__sflush_r+0xb2>
 80123ea:	4a2a      	ldr	r2, [pc, #168]	@ (8012494 <__sflush_r+0x104>)
 80123ec:	40ca      	lsrs	r2, r1
 80123ee:	07d6      	lsls	r6, r2, #31
 80123f0:	d527      	bpl.n	8012442 <__sflush_r+0xb2>
 80123f2:	2200      	movs	r2, #0
 80123f4:	6062      	str	r2, [r4, #4]
 80123f6:	04d9      	lsls	r1, r3, #19
 80123f8:	6922      	ldr	r2, [r4, #16]
 80123fa:	6022      	str	r2, [r4, #0]
 80123fc:	d504      	bpl.n	8012408 <__sflush_r+0x78>
 80123fe:	1c42      	adds	r2, r0, #1
 8012400:	d101      	bne.n	8012406 <__sflush_r+0x76>
 8012402:	682b      	ldr	r3, [r5, #0]
 8012404:	b903      	cbnz	r3, 8012408 <__sflush_r+0x78>
 8012406:	6560      	str	r0, [r4, #84]	@ 0x54
 8012408:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801240a:	602f      	str	r7, [r5, #0]
 801240c:	b1b9      	cbz	r1, 801243e <__sflush_r+0xae>
 801240e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012412:	4299      	cmp	r1, r3
 8012414:	d002      	beq.n	801241c <__sflush_r+0x8c>
 8012416:	4628      	mov	r0, r5
 8012418:	f7fe fa84 	bl	8010924 <_free_r>
 801241c:	2300      	movs	r3, #0
 801241e:	6363      	str	r3, [r4, #52]	@ 0x34
 8012420:	e00d      	b.n	801243e <__sflush_r+0xae>
 8012422:	2301      	movs	r3, #1
 8012424:	4628      	mov	r0, r5
 8012426:	47b0      	blx	r6
 8012428:	4602      	mov	r2, r0
 801242a:	1c50      	adds	r0, r2, #1
 801242c:	d1c9      	bne.n	80123c2 <__sflush_r+0x32>
 801242e:	682b      	ldr	r3, [r5, #0]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d0c6      	beq.n	80123c2 <__sflush_r+0x32>
 8012434:	2b1d      	cmp	r3, #29
 8012436:	d001      	beq.n	801243c <__sflush_r+0xac>
 8012438:	2b16      	cmp	r3, #22
 801243a:	d11e      	bne.n	801247a <__sflush_r+0xea>
 801243c:	602f      	str	r7, [r5, #0]
 801243e:	2000      	movs	r0, #0
 8012440:	e022      	b.n	8012488 <__sflush_r+0xf8>
 8012442:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012446:	b21b      	sxth	r3, r3
 8012448:	e01b      	b.n	8012482 <__sflush_r+0xf2>
 801244a:	690f      	ldr	r7, [r1, #16]
 801244c:	2f00      	cmp	r7, #0
 801244e:	d0f6      	beq.n	801243e <__sflush_r+0xae>
 8012450:	0793      	lsls	r3, r2, #30
 8012452:	680e      	ldr	r6, [r1, #0]
 8012454:	bf08      	it	eq
 8012456:	694b      	ldreq	r3, [r1, #20]
 8012458:	600f      	str	r7, [r1, #0]
 801245a:	bf18      	it	ne
 801245c:	2300      	movne	r3, #0
 801245e:	eba6 0807 	sub.w	r8, r6, r7
 8012462:	608b      	str	r3, [r1, #8]
 8012464:	f1b8 0f00 	cmp.w	r8, #0
 8012468:	dde9      	ble.n	801243e <__sflush_r+0xae>
 801246a:	6a21      	ldr	r1, [r4, #32]
 801246c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801246e:	4643      	mov	r3, r8
 8012470:	463a      	mov	r2, r7
 8012472:	4628      	mov	r0, r5
 8012474:	47b0      	blx	r6
 8012476:	2800      	cmp	r0, #0
 8012478:	dc08      	bgt.n	801248c <__sflush_r+0xfc>
 801247a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801247e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012482:	81a3      	strh	r3, [r4, #12]
 8012484:	f04f 30ff 	mov.w	r0, #4294967295
 8012488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801248c:	4407      	add	r7, r0
 801248e:	eba8 0800 	sub.w	r8, r8, r0
 8012492:	e7e7      	b.n	8012464 <__sflush_r+0xd4>
 8012494:	20400001 	.word	0x20400001

08012498 <_fflush_r>:
 8012498:	b538      	push	{r3, r4, r5, lr}
 801249a:	690b      	ldr	r3, [r1, #16]
 801249c:	4605      	mov	r5, r0
 801249e:	460c      	mov	r4, r1
 80124a0:	b913      	cbnz	r3, 80124a8 <_fflush_r+0x10>
 80124a2:	2500      	movs	r5, #0
 80124a4:	4628      	mov	r0, r5
 80124a6:	bd38      	pop	{r3, r4, r5, pc}
 80124a8:	b118      	cbz	r0, 80124b2 <_fflush_r+0x1a>
 80124aa:	6a03      	ldr	r3, [r0, #32]
 80124ac:	b90b      	cbnz	r3, 80124b2 <_fflush_r+0x1a>
 80124ae:	f7fd fac3 	bl	800fa38 <__sinit>
 80124b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d0f3      	beq.n	80124a2 <_fflush_r+0xa>
 80124ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80124bc:	07d0      	lsls	r0, r2, #31
 80124be:	d404      	bmi.n	80124ca <_fflush_r+0x32>
 80124c0:	0599      	lsls	r1, r3, #22
 80124c2:	d402      	bmi.n	80124ca <_fflush_r+0x32>
 80124c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80124c6:	f7fd fc2e 	bl	800fd26 <__retarget_lock_acquire_recursive>
 80124ca:	4628      	mov	r0, r5
 80124cc:	4621      	mov	r1, r4
 80124ce:	f7ff ff5f 	bl	8012390 <__sflush_r>
 80124d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80124d4:	07da      	lsls	r2, r3, #31
 80124d6:	4605      	mov	r5, r0
 80124d8:	d4e4      	bmi.n	80124a4 <_fflush_r+0xc>
 80124da:	89a3      	ldrh	r3, [r4, #12]
 80124dc:	059b      	lsls	r3, r3, #22
 80124de:	d4e1      	bmi.n	80124a4 <_fflush_r+0xc>
 80124e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80124e2:	f7fd fc21 	bl	800fd28 <__retarget_lock_release_recursive>
 80124e6:	e7dd      	b.n	80124a4 <_fflush_r+0xc>

080124e8 <memmove>:
 80124e8:	4288      	cmp	r0, r1
 80124ea:	b510      	push	{r4, lr}
 80124ec:	eb01 0402 	add.w	r4, r1, r2
 80124f0:	d902      	bls.n	80124f8 <memmove+0x10>
 80124f2:	4284      	cmp	r4, r0
 80124f4:	4623      	mov	r3, r4
 80124f6:	d807      	bhi.n	8012508 <memmove+0x20>
 80124f8:	1e43      	subs	r3, r0, #1
 80124fa:	42a1      	cmp	r1, r4
 80124fc:	d008      	beq.n	8012510 <memmove+0x28>
 80124fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012502:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012506:	e7f8      	b.n	80124fa <memmove+0x12>
 8012508:	4402      	add	r2, r0
 801250a:	4601      	mov	r1, r0
 801250c:	428a      	cmp	r2, r1
 801250e:	d100      	bne.n	8012512 <memmove+0x2a>
 8012510:	bd10      	pop	{r4, pc}
 8012512:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012516:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801251a:	e7f7      	b.n	801250c <memmove+0x24>

0801251c <strncmp>:
 801251c:	b510      	push	{r4, lr}
 801251e:	b16a      	cbz	r2, 801253c <strncmp+0x20>
 8012520:	3901      	subs	r1, #1
 8012522:	1884      	adds	r4, r0, r2
 8012524:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012528:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801252c:	429a      	cmp	r2, r3
 801252e:	d103      	bne.n	8012538 <strncmp+0x1c>
 8012530:	42a0      	cmp	r0, r4
 8012532:	d001      	beq.n	8012538 <strncmp+0x1c>
 8012534:	2a00      	cmp	r2, #0
 8012536:	d1f5      	bne.n	8012524 <strncmp+0x8>
 8012538:	1ad0      	subs	r0, r2, r3
 801253a:	bd10      	pop	{r4, pc}
 801253c:	4610      	mov	r0, r2
 801253e:	e7fc      	b.n	801253a <strncmp+0x1e>

08012540 <_sbrk_r>:
 8012540:	b538      	push	{r3, r4, r5, lr}
 8012542:	4d06      	ldr	r5, [pc, #24]	@ (801255c <_sbrk_r+0x1c>)
 8012544:	2300      	movs	r3, #0
 8012546:	4604      	mov	r4, r0
 8012548:	4608      	mov	r0, r1
 801254a:	602b      	str	r3, [r5, #0]
 801254c:	f7f0 f9a4 	bl	8002898 <_sbrk>
 8012550:	1c43      	adds	r3, r0, #1
 8012552:	d102      	bne.n	801255a <_sbrk_r+0x1a>
 8012554:	682b      	ldr	r3, [r5, #0]
 8012556:	b103      	cbz	r3, 801255a <_sbrk_r+0x1a>
 8012558:	6023      	str	r3, [r4, #0]
 801255a:	bd38      	pop	{r3, r4, r5, pc}
 801255c:	240050a4 	.word	0x240050a4

08012560 <nan>:
 8012560:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012568 <nan+0x8>
 8012564:	4770      	bx	lr
 8012566:	bf00      	nop
 8012568:	00000000 	.word	0x00000000
 801256c:	7ff80000 	.word	0x7ff80000

08012570 <__assert_func>:
 8012570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012572:	4614      	mov	r4, r2
 8012574:	461a      	mov	r2, r3
 8012576:	4b09      	ldr	r3, [pc, #36]	@ (801259c <__assert_func+0x2c>)
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	4605      	mov	r5, r0
 801257c:	68d8      	ldr	r0, [r3, #12]
 801257e:	b14c      	cbz	r4, 8012594 <__assert_func+0x24>
 8012580:	4b07      	ldr	r3, [pc, #28]	@ (80125a0 <__assert_func+0x30>)
 8012582:	9100      	str	r1, [sp, #0]
 8012584:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012588:	4906      	ldr	r1, [pc, #24]	@ (80125a4 <__assert_func+0x34>)
 801258a:	462b      	mov	r3, r5
 801258c:	f000 fba8 	bl	8012ce0 <fiprintf>
 8012590:	f000 fbb8 	bl	8012d04 <abort>
 8012594:	4b04      	ldr	r3, [pc, #16]	@ (80125a8 <__assert_func+0x38>)
 8012596:	461c      	mov	r4, r3
 8012598:	e7f3      	b.n	8012582 <__assert_func+0x12>
 801259a:	bf00      	nop
 801259c:	24000020 	.word	0x24000020
 80125a0:	080135a2 	.word	0x080135a2
 80125a4:	080135af 	.word	0x080135af
 80125a8:	080135dd 	.word	0x080135dd

080125ac <_calloc_r>:
 80125ac:	b570      	push	{r4, r5, r6, lr}
 80125ae:	fba1 5402 	umull	r5, r4, r1, r2
 80125b2:	b934      	cbnz	r4, 80125c2 <_calloc_r+0x16>
 80125b4:	4629      	mov	r1, r5
 80125b6:	f7fe fa29 	bl	8010a0c <_malloc_r>
 80125ba:	4606      	mov	r6, r0
 80125bc:	b928      	cbnz	r0, 80125ca <_calloc_r+0x1e>
 80125be:	4630      	mov	r0, r6
 80125c0:	bd70      	pop	{r4, r5, r6, pc}
 80125c2:	220c      	movs	r2, #12
 80125c4:	6002      	str	r2, [r0, #0]
 80125c6:	2600      	movs	r6, #0
 80125c8:	e7f9      	b.n	80125be <_calloc_r+0x12>
 80125ca:	462a      	mov	r2, r5
 80125cc:	4621      	mov	r1, r4
 80125ce:	f7fd face 	bl	800fb6e <memset>
 80125d2:	e7f4      	b.n	80125be <_calloc_r+0x12>

080125d4 <rshift>:
 80125d4:	6903      	ldr	r3, [r0, #16]
 80125d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80125da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80125de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80125e2:	f100 0414 	add.w	r4, r0, #20
 80125e6:	dd45      	ble.n	8012674 <rshift+0xa0>
 80125e8:	f011 011f 	ands.w	r1, r1, #31
 80125ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80125f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80125f4:	d10c      	bne.n	8012610 <rshift+0x3c>
 80125f6:	f100 0710 	add.w	r7, r0, #16
 80125fa:	4629      	mov	r1, r5
 80125fc:	42b1      	cmp	r1, r6
 80125fe:	d334      	bcc.n	801266a <rshift+0x96>
 8012600:	1a9b      	subs	r3, r3, r2
 8012602:	009b      	lsls	r3, r3, #2
 8012604:	1eea      	subs	r2, r5, #3
 8012606:	4296      	cmp	r6, r2
 8012608:	bf38      	it	cc
 801260a:	2300      	movcc	r3, #0
 801260c:	4423      	add	r3, r4
 801260e:	e015      	b.n	801263c <rshift+0x68>
 8012610:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012614:	f1c1 0820 	rsb	r8, r1, #32
 8012618:	40cf      	lsrs	r7, r1
 801261a:	f105 0e04 	add.w	lr, r5, #4
 801261e:	46a1      	mov	r9, r4
 8012620:	4576      	cmp	r6, lr
 8012622:	46f4      	mov	ip, lr
 8012624:	d815      	bhi.n	8012652 <rshift+0x7e>
 8012626:	1a9a      	subs	r2, r3, r2
 8012628:	0092      	lsls	r2, r2, #2
 801262a:	3a04      	subs	r2, #4
 801262c:	3501      	adds	r5, #1
 801262e:	42ae      	cmp	r6, r5
 8012630:	bf38      	it	cc
 8012632:	2200      	movcc	r2, #0
 8012634:	18a3      	adds	r3, r4, r2
 8012636:	50a7      	str	r7, [r4, r2]
 8012638:	b107      	cbz	r7, 801263c <rshift+0x68>
 801263a:	3304      	adds	r3, #4
 801263c:	1b1a      	subs	r2, r3, r4
 801263e:	42a3      	cmp	r3, r4
 8012640:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012644:	bf08      	it	eq
 8012646:	2300      	moveq	r3, #0
 8012648:	6102      	str	r2, [r0, #16]
 801264a:	bf08      	it	eq
 801264c:	6143      	streq	r3, [r0, #20]
 801264e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012652:	f8dc c000 	ldr.w	ip, [ip]
 8012656:	fa0c fc08 	lsl.w	ip, ip, r8
 801265a:	ea4c 0707 	orr.w	r7, ip, r7
 801265e:	f849 7b04 	str.w	r7, [r9], #4
 8012662:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012666:	40cf      	lsrs	r7, r1
 8012668:	e7da      	b.n	8012620 <rshift+0x4c>
 801266a:	f851 cb04 	ldr.w	ip, [r1], #4
 801266e:	f847 cf04 	str.w	ip, [r7, #4]!
 8012672:	e7c3      	b.n	80125fc <rshift+0x28>
 8012674:	4623      	mov	r3, r4
 8012676:	e7e1      	b.n	801263c <rshift+0x68>

08012678 <__hexdig_fun>:
 8012678:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801267c:	2b09      	cmp	r3, #9
 801267e:	d802      	bhi.n	8012686 <__hexdig_fun+0xe>
 8012680:	3820      	subs	r0, #32
 8012682:	b2c0      	uxtb	r0, r0
 8012684:	4770      	bx	lr
 8012686:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801268a:	2b05      	cmp	r3, #5
 801268c:	d801      	bhi.n	8012692 <__hexdig_fun+0x1a>
 801268e:	3847      	subs	r0, #71	@ 0x47
 8012690:	e7f7      	b.n	8012682 <__hexdig_fun+0xa>
 8012692:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8012696:	2b05      	cmp	r3, #5
 8012698:	d801      	bhi.n	801269e <__hexdig_fun+0x26>
 801269a:	3827      	subs	r0, #39	@ 0x27
 801269c:	e7f1      	b.n	8012682 <__hexdig_fun+0xa>
 801269e:	2000      	movs	r0, #0
 80126a0:	4770      	bx	lr
	...

080126a4 <__gethex>:
 80126a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126a8:	b085      	sub	sp, #20
 80126aa:	468a      	mov	sl, r1
 80126ac:	9302      	str	r3, [sp, #8]
 80126ae:	680b      	ldr	r3, [r1, #0]
 80126b0:	9001      	str	r0, [sp, #4]
 80126b2:	4690      	mov	r8, r2
 80126b4:	1c9c      	adds	r4, r3, #2
 80126b6:	46a1      	mov	r9, r4
 80126b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80126bc:	2830      	cmp	r0, #48	@ 0x30
 80126be:	d0fa      	beq.n	80126b6 <__gethex+0x12>
 80126c0:	eba9 0303 	sub.w	r3, r9, r3
 80126c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80126c8:	f7ff ffd6 	bl	8012678 <__hexdig_fun>
 80126cc:	4605      	mov	r5, r0
 80126ce:	2800      	cmp	r0, #0
 80126d0:	d168      	bne.n	80127a4 <__gethex+0x100>
 80126d2:	49a0      	ldr	r1, [pc, #640]	@ (8012954 <__gethex+0x2b0>)
 80126d4:	2201      	movs	r2, #1
 80126d6:	4648      	mov	r0, r9
 80126d8:	f7ff ff20 	bl	801251c <strncmp>
 80126dc:	4607      	mov	r7, r0
 80126de:	2800      	cmp	r0, #0
 80126e0:	d167      	bne.n	80127b2 <__gethex+0x10e>
 80126e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80126e6:	4626      	mov	r6, r4
 80126e8:	f7ff ffc6 	bl	8012678 <__hexdig_fun>
 80126ec:	2800      	cmp	r0, #0
 80126ee:	d062      	beq.n	80127b6 <__gethex+0x112>
 80126f0:	4623      	mov	r3, r4
 80126f2:	7818      	ldrb	r0, [r3, #0]
 80126f4:	2830      	cmp	r0, #48	@ 0x30
 80126f6:	4699      	mov	r9, r3
 80126f8:	f103 0301 	add.w	r3, r3, #1
 80126fc:	d0f9      	beq.n	80126f2 <__gethex+0x4e>
 80126fe:	f7ff ffbb 	bl	8012678 <__hexdig_fun>
 8012702:	fab0 f580 	clz	r5, r0
 8012706:	096d      	lsrs	r5, r5, #5
 8012708:	f04f 0b01 	mov.w	fp, #1
 801270c:	464a      	mov	r2, r9
 801270e:	4616      	mov	r6, r2
 8012710:	3201      	adds	r2, #1
 8012712:	7830      	ldrb	r0, [r6, #0]
 8012714:	f7ff ffb0 	bl	8012678 <__hexdig_fun>
 8012718:	2800      	cmp	r0, #0
 801271a:	d1f8      	bne.n	801270e <__gethex+0x6a>
 801271c:	498d      	ldr	r1, [pc, #564]	@ (8012954 <__gethex+0x2b0>)
 801271e:	2201      	movs	r2, #1
 8012720:	4630      	mov	r0, r6
 8012722:	f7ff fefb 	bl	801251c <strncmp>
 8012726:	2800      	cmp	r0, #0
 8012728:	d13f      	bne.n	80127aa <__gethex+0x106>
 801272a:	b944      	cbnz	r4, 801273e <__gethex+0x9a>
 801272c:	1c74      	adds	r4, r6, #1
 801272e:	4622      	mov	r2, r4
 8012730:	4616      	mov	r6, r2
 8012732:	3201      	adds	r2, #1
 8012734:	7830      	ldrb	r0, [r6, #0]
 8012736:	f7ff ff9f 	bl	8012678 <__hexdig_fun>
 801273a:	2800      	cmp	r0, #0
 801273c:	d1f8      	bne.n	8012730 <__gethex+0x8c>
 801273e:	1ba4      	subs	r4, r4, r6
 8012740:	00a7      	lsls	r7, r4, #2
 8012742:	7833      	ldrb	r3, [r6, #0]
 8012744:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012748:	2b50      	cmp	r3, #80	@ 0x50
 801274a:	d13e      	bne.n	80127ca <__gethex+0x126>
 801274c:	7873      	ldrb	r3, [r6, #1]
 801274e:	2b2b      	cmp	r3, #43	@ 0x2b
 8012750:	d033      	beq.n	80127ba <__gethex+0x116>
 8012752:	2b2d      	cmp	r3, #45	@ 0x2d
 8012754:	d034      	beq.n	80127c0 <__gethex+0x11c>
 8012756:	1c71      	adds	r1, r6, #1
 8012758:	2400      	movs	r4, #0
 801275a:	7808      	ldrb	r0, [r1, #0]
 801275c:	f7ff ff8c 	bl	8012678 <__hexdig_fun>
 8012760:	1e43      	subs	r3, r0, #1
 8012762:	b2db      	uxtb	r3, r3
 8012764:	2b18      	cmp	r3, #24
 8012766:	d830      	bhi.n	80127ca <__gethex+0x126>
 8012768:	f1a0 0210 	sub.w	r2, r0, #16
 801276c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012770:	f7ff ff82 	bl	8012678 <__hexdig_fun>
 8012774:	f100 3cff 	add.w	ip, r0, #4294967295
 8012778:	fa5f fc8c 	uxtb.w	ip, ip
 801277c:	f1bc 0f18 	cmp.w	ip, #24
 8012780:	f04f 030a 	mov.w	r3, #10
 8012784:	d91e      	bls.n	80127c4 <__gethex+0x120>
 8012786:	b104      	cbz	r4, 801278a <__gethex+0xe6>
 8012788:	4252      	negs	r2, r2
 801278a:	4417      	add	r7, r2
 801278c:	f8ca 1000 	str.w	r1, [sl]
 8012790:	b1ed      	cbz	r5, 80127ce <__gethex+0x12a>
 8012792:	f1bb 0f00 	cmp.w	fp, #0
 8012796:	bf0c      	ite	eq
 8012798:	2506      	moveq	r5, #6
 801279a:	2500      	movne	r5, #0
 801279c:	4628      	mov	r0, r5
 801279e:	b005      	add	sp, #20
 80127a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127a4:	2500      	movs	r5, #0
 80127a6:	462c      	mov	r4, r5
 80127a8:	e7b0      	b.n	801270c <__gethex+0x68>
 80127aa:	2c00      	cmp	r4, #0
 80127ac:	d1c7      	bne.n	801273e <__gethex+0x9a>
 80127ae:	4627      	mov	r7, r4
 80127b0:	e7c7      	b.n	8012742 <__gethex+0x9e>
 80127b2:	464e      	mov	r6, r9
 80127b4:	462f      	mov	r7, r5
 80127b6:	2501      	movs	r5, #1
 80127b8:	e7c3      	b.n	8012742 <__gethex+0x9e>
 80127ba:	2400      	movs	r4, #0
 80127bc:	1cb1      	adds	r1, r6, #2
 80127be:	e7cc      	b.n	801275a <__gethex+0xb6>
 80127c0:	2401      	movs	r4, #1
 80127c2:	e7fb      	b.n	80127bc <__gethex+0x118>
 80127c4:	fb03 0002 	mla	r0, r3, r2, r0
 80127c8:	e7ce      	b.n	8012768 <__gethex+0xc4>
 80127ca:	4631      	mov	r1, r6
 80127cc:	e7de      	b.n	801278c <__gethex+0xe8>
 80127ce:	eba6 0309 	sub.w	r3, r6, r9
 80127d2:	3b01      	subs	r3, #1
 80127d4:	4629      	mov	r1, r5
 80127d6:	2b07      	cmp	r3, #7
 80127d8:	dc0a      	bgt.n	80127f0 <__gethex+0x14c>
 80127da:	9801      	ldr	r0, [sp, #4]
 80127dc:	f7fe f9a2 	bl	8010b24 <_Balloc>
 80127e0:	4604      	mov	r4, r0
 80127e2:	b940      	cbnz	r0, 80127f6 <__gethex+0x152>
 80127e4:	4b5c      	ldr	r3, [pc, #368]	@ (8012958 <__gethex+0x2b4>)
 80127e6:	4602      	mov	r2, r0
 80127e8:	21e4      	movs	r1, #228	@ 0xe4
 80127ea:	485c      	ldr	r0, [pc, #368]	@ (801295c <__gethex+0x2b8>)
 80127ec:	f7ff fec0 	bl	8012570 <__assert_func>
 80127f0:	3101      	adds	r1, #1
 80127f2:	105b      	asrs	r3, r3, #1
 80127f4:	e7ef      	b.n	80127d6 <__gethex+0x132>
 80127f6:	f100 0a14 	add.w	sl, r0, #20
 80127fa:	2300      	movs	r3, #0
 80127fc:	4655      	mov	r5, sl
 80127fe:	469b      	mov	fp, r3
 8012800:	45b1      	cmp	r9, r6
 8012802:	d337      	bcc.n	8012874 <__gethex+0x1d0>
 8012804:	f845 bb04 	str.w	fp, [r5], #4
 8012808:	eba5 050a 	sub.w	r5, r5, sl
 801280c:	10ad      	asrs	r5, r5, #2
 801280e:	6125      	str	r5, [r4, #16]
 8012810:	4658      	mov	r0, fp
 8012812:	f7fe fa79 	bl	8010d08 <__hi0bits>
 8012816:	016d      	lsls	r5, r5, #5
 8012818:	f8d8 6000 	ldr.w	r6, [r8]
 801281c:	1a2d      	subs	r5, r5, r0
 801281e:	42b5      	cmp	r5, r6
 8012820:	dd54      	ble.n	80128cc <__gethex+0x228>
 8012822:	1bad      	subs	r5, r5, r6
 8012824:	4629      	mov	r1, r5
 8012826:	4620      	mov	r0, r4
 8012828:	f7fe fe02 	bl	8011430 <__any_on>
 801282c:	4681      	mov	r9, r0
 801282e:	b178      	cbz	r0, 8012850 <__gethex+0x1ac>
 8012830:	1e6b      	subs	r3, r5, #1
 8012832:	1159      	asrs	r1, r3, #5
 8012834:	f003 021f 	and.w	r2, r3, #31
 8012838:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801283c:	f04f 0901 	mov.w	r9, #1
 8012840:	fa09 f202 	lsl.w	r2, r9, r2
 8012844:	420a      	tst	r2, r1
 8012846:	d003      	beq.n	8012850 <__gethex+0x1ac>
 8012848:	454b      	cmp	r3, r9
 801284a:	dc36      	bgt.n	80128ba <__gethex+0x216>
 801284c:	f04f 0902 	mov.w	r9, #2
 8012850:	4629      	mov	r1, r5
 8012852:	4620      	mov	r0, r4
 8012854:	f7ff febe 	bl	80125d4 <rshift>
 8012858:	442f      	add	r7, r5
 801285a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801285e:	42bb      	cmp	r3, r7
 8012860:	da42      	bge.n	80128e8 <__gethex+0x244>
 8012862:	9801      	ldr	r0, [sp, #4]
 8012864:	4621      	mov	r1, r4
 8012866:	f7fe f99d 	bl	8010ba4 <_Bfree>
 801286a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801286c:	2300      	movs	r3, #0
 801286e:	6013      	str	r3, [r2, #0]
 8012870:	25a3      	movs	r5, #163	@ 0xa3
 8012872:	e793      	b.n	801279c <__gethex+0xf8>
 8012874:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8012878:	2a2e      	cmp	r2, #46	@ 0x2e
 801287a:	d012      	beq.n	80128a2 <__gethex+0x1fe>
 801287c:	2b20      	cmp	r3, #32
 801287e:	d104      	bne.n	801288a <__gethex+0x1e6>
 8012880:	f845 bb04 	str.w	fp, [r5], #4
 8012884:	f04f 0b00 	mov.w	fp, #0
 8012888:	465b      	mov	r3, fp
 801288a:	7830      	ldrb	r0, [r6, #0]
 801288c:	9303      	str	r3, [sp, #12]
 801288e:	f7ff fef3 	bl	8012678 <__hexdig_fun>
 8012892:	9b03      	ldr	r3, [sp, #12]
 8012894:	f000 000f 	and.w	r0, r0, #15
 8012898:	4098      	lsls	r0, r3
 801289a:	ea4b 0b00 	orr.w	fp, fp, r0
 801289e:	3304      	adds	r3, #4
 80128a0:	e7ae      	b.n	8012800 <__gethex+0x15c>
 80128a2:	45b1      	cmp	r9, r6
 80128a4:	d8ea      	bhi.n	801287c <__gethex+0x1d8>
 80128a6:	492b      	ldr	r1, [pc, #172]	@ (8012954 <__gethex+0x2b0>)
 80128a8:	9303      	str	r3, [sp, #12]
 80128aa:	2201      	movs	r2, #1
 80128ac:	4630      	mov	r0, r6
 80128ae:	f7ff fe35 	bl	801251c <strncmp>
 80128b2:	9b03      	ldr	r3, [sp, #12]
 80128b4:	2800      	cmp	r0, #0
 80128b6:	d1e1      	bne.n	801287c <__gethex+0x1d8>
 80128b8:	e7a2      	b.n	8012800 <__gethex+0x15c>
 80128ba:	1ea9      	subs	r1, r5, #2
 80128bc:	4620      	mov	r0, r4
 80128be:	f7fe fdb7 	bl	8011430 <__any_on>
 80128c2:	2800      	cmp	r0, #0
 80128c4:	d0c2      	beq.n	801284c <__gethex+0x1a8>
 80128c6:	f04f 0903 	mov.w	r9, #3
 80128ca:	e7c1      	b.n	8012850 <__gethex+0x1ac>
 80128cc:	da09      	bge.n	80128e2 <__gethex+0x23e>
 80128ce:	1b75      	subs	r5, r6, r5
 80128d0:	4621      	mov	r1, r4
 80128d2:	9801      	ldr	r0, [sp, #4]
 80128d4:	462a      	mov	r2, r5
 80128d6:	f7fe fb75 	bl	8010fc4 <__lshift>
 80128da:	1b7f      	subs	r7, r7, r5
 80128dc:	4604      	mov	r4, r0
 80128de:	f100 0a14 	add.w	sl, r0, #20
 80128e2:	f04f 0900 	mov.w	r9, #0
 80128e6:	e7b8      	b.n	801285a <__gethex+0x1b6>
 80128e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80128ec:	42bd      	cmp	r5, r7
 80128ee:	dd6f      	ble.n	80129d0 <__gethex+0x32c>
 80128f0:	1bed      	subs	r5, r5, r7
 80128f2:	42ae      	cmp	r6, r5
 80128f4:	dc34      	bgt.n	8012960 <__gethex+0x2bc>
 80128f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80128fa:	2b02      	cmp	r3, #2
 80128fc:	d022      	beq.n	8012944 <__gethex+0x2a0>
 80128fe:	2b03      	cmp	r3, #3
 8012900:	d024      	beq.n	801294c <__gethex+0x2a8>
 8012902:	2b01      	cmp	r3, #1
 8012904:	d115      	bne.n	8012932 <__gethex+0x28e>
 8012906:	42ae      	cmp	r6, r5
 8012908:	d113      	bne.n	8012932 <__gethex+0x28e>
 801290a:	2e01      	cmp	r6, #1
 801290c:	d10b      	bne.n	8012926 <__gethex+0x282>
 801290e:	9a02      	ldr	r2, [sp, #8]
 8012910:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012914:	6013      	str	r3, [r2, #0]
 8012916:	2301      	movs	r3, #1
 8012918:	6123      	str	r3, [r4, #16]
 801291a:	f8ca 3000 	str.w	r3, [sl]
 801291e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012920:	2562      	movs	r5, #98	@ 0x62
 8012922:	601c      	str	r4, [r3, #0]
 8012924:	e73a      	b.n	801279c <__gethex+0xf8>
 8012926:	1e71      	subs	r1, r6, #1
 8012928:	4620      	mov	r0, r4
 801292a:	f7fe fd81 	bl	8011430 <__any_on>
 801292e:	2800      	cmp	r0, #0
 8012930:	d1ed      	bne.n	801290e <__gethex+0x26a>
 8012932:	9801      	ldr	r0, [sp, #4]
 8012934:	4621      	mov	r1, r4
 8012936:	f7fe f935 	bl	8010ba4 <_Bfree>
 801293a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801293c:	2300      	movs	r3, #0
 801293e:	6013      	str	r3, [r2, #0]
 8012940:	2550      	movs	r5, #80	@ 0x50
 8012942:	e72b      	b.n	801279c <__gethex+0xf8>
 8012944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012946:	2b00      	cmp	r3, #0
 8012948:	d1f3      	bne.n	8012932 <__gethex+0x28e>
 801294a:	e7e0      	b.n	801290e <__gethex+0x26a>
 801294c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801294e:	2b00      	cmp	r3, #0
 8012950:	d1dd      	bne.n	801290e <__gethex+0x26a>
 8012952:	e7ee      	b.n	8012932 <__gethex+0x28e>
 8012954:	08013587 	.word	0x08013587
 8012958:	0801351d 	.word	0x0801351d
 801295c:	080135de 	.word	0x080135de
 8012960:	1e6f      	subs	r7, r5, #1
 8012962:	f1b9 0f00 	cmp.w	r9, #0
 8012966:	d130      	bne.n	80129ca <__gethex+0x326>
 8012968:	b127      	cbz	r7, 8012974 <__gethex+0x2d0>
 801296a:	4639      	mov	r1, r7
 801296c:	4620      	mov	r0, r4
 801296e:	f7fe fd5f 	bl	8011430 <__any_on>
 8012972:	4681      	mov	r9, r0
 8012974:	117a      	asrs	r2, r7, #5
 8012976:	2301      	movs	r3, #1
 8012978:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801297c:	f007 071f 	and.w	r7, r7, #31
 8012980:	40bb      	lsls	r3, r7
 8012982:	4213      	tst	r3, r2
 8012984:	4629      	mov	r1, r5
 8012986:	4620      	mov	r0, r4
 8012988:	bf18      	it	ne
 801298a:	f049 0902 	orrne.w	r9, r9, #2
 801298e:	f7ff fe21 	bl	80125d4 <rshift>
 8012992:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8012996:	1b76      	subs	r6, r6, r5
 8012998:	2502      	movs	r5, #2
 801299a:	f1b9 0f00 	cmp.w	r9, #0
 801299e:	d047      	beq.n	8012a30 <__gethex+0x38c>
 80129a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80129a4:	2b02      	cmp	r3, #2
 80129a6:	d015      	beq.n	80129d4 <__gethex+0x330>
 80129a8:	2b03      	cmp	r3, #3
 80129aa:	d017      	beq.n	80129dc <__gethex+0x338>
 80129ac:	2b01      	cmp	r3, #1
 80129ae:	d109      	bne.n	80129c4 <__gethex+0x320>
 80129b0:	f019 0f02 	tst.w	r9, #2
 80129b4:	d006      	beq.n	80129c4 <__gethex+0x320>
 80129b6:	f8da 3000 	ldr.w	r3, [sl]
 80129ba:	ea49 0903 	orr.w	r9, r9, r3
 80129be:	f019 0f01 	tst.w	r9, #1
 80129c2:	d10e      	bne.n	80129e2 <__gethex+0x33e>
 80129c4:	f045 0510 	orr.w	r5, r5, #16
 80129c8:	e032      	b.n	8012a30 <__gethex+0x38c>
 80129ca:	f04f 0901 	mov.w	r9, #1
 80129ce:	e7d1      	b.n	8012974 <__gethex+0x2d0>
 80129d0:	2501      	movs	r5, #1
 80129d2:	e7e2      	b.n	801299a <__gethex+0x2f6>
 80129d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80129d6:	f1c3 0301 	rsb	r3, r3, #1
 80129da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80129dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d0f0      	beq.n	80129c4 <__gethex+0x320>
 80129e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80129e6:	f104 0314 	add.w	r3, r4, #20
 80129ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80129ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80129f2:	f04f 0c00 	mov.w	ip, #0
 80129f6:	4618      	mov	r0, r3
 80129f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80129fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012a00:	d01b      	beq.n	8012a3a <__gethex+0x396>
 8012a02:	3201      	adds	r2, #1
 8012a04:	6002      	str	r2, [r0, #0]
 8012a06:	2d02      	cmp	r5, #2
 8012a08:	f104 0314 	add.w	r3, r4, #20
 8012a0c:	d13c      	bne.n	8012a88 <__gethex+0x3e4>
 8012a0e:	f8d8 2000 	ldr.w	r2, [r8]
 8012a12:	3a01      	subs	r2, #1
 8012a14:	42b2      	cmp	r2, r6
 8012a16:	d109      	bne.n	8012a2c <__gethex+0x388>
 8012a18:	1171      	asrs	r1, r6, #5
 8012a1a:	2201      	movs	r2, #1
 8012a1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012a20:	f006 061f 	and.w	r6, r6, #31
 8012a24:	fa02 f606 	lsl.w	r6, r2, r6
 8012a28:	421e      	tst	r6, r3
 8012a2a:	d13a      	bne.n	8012aa2 <__gethex+0x3fe>
 8012a2c:	f045 0520 	orr.w	r5, r5, #32
 8012a30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012a32:	601c      	str	r4, [r3, #0]
 8012a34:	9b02      	ldr	r3, [sp, #8]
 8012a36:	601f      	str	r7, [r3, #0]
 8012a38:	e6b0      	b.n	801279c <__gethex+0xf8>
 8012a3a:	4299      	cmp	r1, r3
 8012a3c:	f843 cc04 	str.w	ip, [r3, #-4]
 8012a40:	d8d9      	bhi.n	80129f6 <__gethex+0x352>
 8012a42:	68a3      	ldr	r3, [r4, #8]
 8012a44:	459b      	cmp	fp, r3
 8012a46:	db17      	blt.n	8012a78 <__gethex+0x3d4>
 8012a48:	6861      	ldr	r1, [r4, #4]
 8012a4a:	9801      	ldr	r0, [sp, #4]
 8012a4c:	3101      	adds	r1, #1
 8012a4e:	f7fe f869 	bl	8010b24 <_Balloc>
 8012a52:	4681      	mov	r9, r0
 8012a54:	b918      	cbnz	r0, 8012a5e <__gethex+0x3ba>
 8012a56:	4b1a      	ldr	r3, [pc, #104]	@ (8012ac0 <__gethex+0x41c>)
 8012a58:	4602      	mov	r2, r0
 8012a5a:	2184      	movs	r1, #132	@ 0x84
 8012a5c:	e6c5      	b.n	80127ea <__gethex+0x146>
 8012a5e:	6922      	ldr	r2, [r4, #16]
 8012a60:	3202      	adds	r2, #2
 8012a62:	f104 010c 	add.w	r1, r4, #12
 8012a66:	0092      	lsls	r2, r2, #2
 8012a68:	300c      	adds	r0, #12
 8012a6a:	f7fd f95e 	bl	800fd2a <memcpy>
 8012a6e:	4621      	mov	r1, r4
 8012a70:	9801      	ldr	r0, [sp, #4]
 8012a72:	f7fe f897 	bl	8010ba4 <_Bfree>
 8012a76:	464c      	mov	r4, r9
 8012a78:	6923      	ldr	r3, [r4, #16]
 8012a7a:	1c5a      	adds	r2, r3, #1
 8012a7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012a80:	6122      	str	r2, [r4, #16]
 8012a82:	2201      	movs	r2, #1
 8012a84:	615a      	str	r2, [r3, #20]
 8012a86:	e7be      	b.n	8012a06 <__gethex+0x362>
 8012a88:	6922      	ldr	r2, [r4, #16]
 8012a8a:	455a      	cmp	r2, fp
 8012a8c:	dd0b      	ble.n	8012aa6 <__gethex+0x402>
 8012a8e:	2101      	movs	r1, #1
 8012a90:	4620      	mov	r0, r4
 8012a92:	f7ff fd9f 	bl	80125d4 <rshift>
 8012a96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012a9a:	3701      	adds	r7, #1
 8012a9c:	42bb      	cmp	r3, r7
 8012a9e:	f6ff aee0 	blt.w	8012862 <__gethex+0x1be>
 8012aa2:	2501      	movs	r5, #1
 8012aa4:	e7c2      	b.n	8012a2c <__gethex+0x388>
 8012aa6:	f016 061f 	ands.w	r6, r6, #31
 8012aaa:	d0fa      	beq.n	8012aa2 <__gethex+0x3fe>
 8012aac:	4453      	add	r3, sl
 8012aae:	f1c6 0620 	rsb	r6, r6, #32
 8012ab2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8012ab6:	f7fe f927 	bl	8010d08 <__hi0bits>
 8012aba:	42b0      	cmp	r0, r6
 8012abc:	dbe7      	blt.n	8012a8e <__gethex+0x3ea>
 8012abe:	e7f0      	b.n	8012aa2 <__gethex+0x3fe>
 8012ac0:	0801351d 	.word	0x0801351d

08012ac4 <L_shift>:
 8012ac4:	f1c2 0208 	rsb	r2, r2, #8
 8012ac8:	0092      	lsls	r2, r2, #2
 8012aca:	b570      	push	{r4, r5, r6, lr}
 8012acc:	f1c2 0620 	rsb	r6, r2, #32
 8012ad0:	6843      	ldr	r3, [r0, #4]
 8012ad2:	6804      	ldr	r4, [r0, #0]
 8012ad4:	fa03 f506 	lsl.w	r5, r3, r6
 8012ad8:	432c      	orrs	r4, r5
 8012ada:	40d3      	lsrs	r3, r2
 8012adc:	6004      	str	r4, [r0, #0]
 8012ade:	f840 3f04 	str.w	r3, [r0, #4]!
 8012ae2:	4288      	cmp	r0, r1
 8012ae4:	d3f4      	bcc.n	8012ad0 <L_shift+0xc>
 8012ae6:	bd70      	pop	{r4, r5, r6, pc}

08012ae8 <__match>:
 8012ae8:	b530      	push	{r4, r5, lr}
 8012aea:	6803      	ldr	r3, [r0, #0]
 8012aec:	3301      	adds	r3, #1
 8012aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012af2:	b914      	cbnz	r4, 8012afa <__match+0x12>
 8012af4:	6003      	str	r3, [r0, #0]
 8012af6:	2001      	movs	r0, #1
 8012af8:	bd30      	pop	{r4, r5, pc}
 8012afa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012afe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8012b02:	2d19      	cmp	r5, #25
 8012b04:	bf98      	it	ls
 8012b06:	3220      	addls	r2, #32
 8012b08:	42a2      	cmp	r2, r4
 8012b0a:	d0f0      	beq.n	8012aee <__match+0x6>
 8012b0c:	2000      	movs	r0, #0
 8012b0e:	e7f3      	b.n	8012af8 <__match+0x10>

08012b10 <__hexnan>:
 8012b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b14:	680b      	ldr	r3, [r1, #0]
 8012b16:	6801      	ldr	r1, [r0, #0]
 8012b18:	115e      	asrs	r6, r3, #5
 8012b1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012b1e:	f013 031f 	ands.w	r3, r3, #31
 8012b22:	b087      	sub	sp, #28
 8012b24:	bf18      	it	ne
 8012b26:	3604      	addne	r6, #4
 8012b28:	2500      	movs	r5, #0
 8012b2a:	1f37      	subs	r7, r6, #4
 8012b2c:	4682      	mov	sl, r0
 8012b2e:	4690      	mov	r8, r2
 8012b30:	9301      	str	r3, [sp, #4]
 8012b32:	f846 5c04 	str.w	r5, [r6, #-4]
 8012b36:	46b9      	mov	r9, r7
 8012b38:	463c      	mov	r4, r7
 8012b3a:	9502      	str	r5, [sp, #8]
 8012b3c:	46ab      	mov	fp, r5
 8012b3e:	784a      	ldrb	r2, [r1, #1]
 8012b40:	1c4b      	adds	r3, r1, #1
 8012b42:	9303      	str	r3, [sp, #12]
 8012b44:	b342      	cbz	r2, 8012b98 <__hexnan+0x88>
 8012b46:	4610      	mov	r0, r2
 8012b48:	9105      	str	r1, [sp, #20]
 8012b4a:	9204      	str	r2, [sp, #16]
 8012b4c:	f7ff fd94 	bl	8012678 <__hexdig_fun>
 8012b50:	2800      	cmp	r0, #0
 8012b52:	d151      	bne.n	8012bf8 <__hexnan+0xe8>
 8012b54:	9a04      	ldr	r2, [sp, #16]
 8012b56:	9905      	ldr	r1, [sp, #20]
 8012b58:	2a20      	cmp	r2, #32
 8012b5a:	d818      	bhi.n	8012b8e <__hexnan+0x7e>
 8012b5c:	9b02      	ldr	r3, [sp, #8]
 8012b5e:	459b      	cmp	fp, r3
 8012b60:	dd13      	ble.n	8012b8a <__hexnan+0x7a>
 8012b62:	454c      	cmp	r4, r9
 8012b64:	d206      	bcs.n	8012b74 <__hexnan+0x64>
 8012b66:	2d07      	cmp	r5, #7
 8012b68:	dc04      	bgt.n	8012b74 <__hexnan+0x64>
 8012b6a:	462a      	mov	r2, r5
 8012b6c:	4649      	mov	r1, r9
 8012b6e:	4620      	mov	r0, r4
 8012b70:	f7ff ffa8 	bl	8012ac4 <L_shift>
 8012b74:	4544      	cmp	r4, r8
 8012b76:	d952      	bls.n	8012c1e <__hexnan+0x10e>
 8012b78:	2300      	movs	r3, #0
 8012b7a:	f1a4 0904 	sub.w	r9, r4, #4
 8012b7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8012b82:	f8cd b008 	str.w	fp, [sp, #8]
 8012b86:	464c      	mov	r4, r9
 8012b88:	461d      	mov	r5, r3
 8012b8a:	9903      	ldr	r1, [sp, #12]
 8012b8c:	e7d7      	b.n	8012b3e <__hexnan+0x2e>
 8012b8e:	2a29      	cmp	r2, #41	@ 0x29
 8012b90:	d157      	bne.n	8012c42 <__hexnan+0x132>
 8012b92:	3102      	adds	r1, #2
 8012b94:	f8ca 1000 	str.w	r1, [sl]
 8012b98:	f1bb 0f00 	cmp.w	fp, #0
 8012b9c:	d051      	beq.n	8012c42 <__hexnan+0x132>
 8012b9e:	454c      	cmp	r4, r9
 8012ba0:	d206      	bcs.n	8012bb0 <__hexnan+0xa0>
 8012ba2:	2d07      	cmp	r5, #7
 8012ba4:	dc04      	bgt.n	8012bb0 <__hexnan+0xa0>
 8012ba6:	462a      	mov	r2, r5
 8012ba8:	4649      	mov	r1, r9
 8012baa:	4620      	mov	r0, r4
 8012bac:	f7ff ff8a 	bl	8012ac4 <L_shift>
 8012bb0:	4544      	cmp	r4, r8
 8012bb2:	d936      	bls.n	8012c22 <__hexnan+0x112>
 8012bb4:	f1a8 0204 	sub.w	r2, r8, #4
 8012bb8:	4623      	mov	r3, r4
 8012bba:	f853 1b04 	ldr.w	r1, [r3], #4
 8012bbe:	f842 1f04 	str.w	r1, [r2, #4]!
 8012bc2:	429f      	cmp	r7, r3
 8012bc4:	d2f9      	bcs.n	8012bba <__hexnan+0xaa>
 8012bc6:	1b3b      	subs	r3, r7, r4
 8012bc8:	f023 0303 	bic.w	r3, r3, #3
 8012bcc:	3304      	adds	r3, #4
 8012bce:	3401      	adds	r4, #1
 8012bd0:	3e03      	subs	r6, #3
 8012bd2:	42b4      	cmp	r4, r6
 8012bd4:	bf88      	it	hi
 8012bd6:	2304      	movhi	r3, #4
 8012bd8:	4443      	add	r3, r8
 8012bda:	2200      	movs	r2, #0
 8012bdc:	f843 2b04 	str.w	r2, [r3], #4
 8012be0:	429f      	cmp	r7, r3
 8012be2:	d2fb      	bcs.n	8012bdc <__hexnan+0xcc>
 8012be4:	683b      	ldr	r3, [r7, #0]
 8012be6:	b91b      	cbnz	r3, 8012bf0 <__hexnan+0xe0>
 8012be8:	4547      	cmp	r7, r8
 8012bea:	d128      	bne.n	8012c3e <__hexnan+0x12e>
 8012bec:	2301      	movs	r3, #1
 8012bee:	603b      	str	r3, [r7, #0]
 8012bf0:	2005      	movs	r0, #5
 8012bf2:	b007      	add	sp, #28
 8012bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bf8:	3501      	adds	r5, #1
 8012bfa:	2d08      	cmp	r5, #8
 8012bfc:	f10b 0b01 	add.w	fp, fp, #1
 8012c00:	dd06      	ble.n	8012c10 <__hexnan+0x100>
 8012c02:	4544      	cmp	r4, r8
 8012c04:	d9c1      	bls.n	8012b8a <__hexnan+0x7a>
 8012c06:	2300      	movs	r3, #0
 8012c08:	f844 3c04 	str.w	r3, [r4, #-4]
 8012c0c:	2501      	movs	r5, #1
 8012c0e:	3c04      	subs	r4, #4
 8012c10:	6822      	ldr	r2, [r4, #0]
 8012c12:	f000 000f 	and.w	r0, r0, #15
 8012c16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012c1a:	6020      	str	r0, [r4, #0]
 8012c1c:	e7b5      	b.n	8012b8a <__hexnan+0x7a>
 8012c1e:	2508      	movs	r5, #8
 8012c20:	e7b3      	b.n	8012b8a <__hexnan+0x7a>
 8012c22:	9b01      	ldr	r3, [sp, #4]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d0dd      	beq.n	8012be4 <__hexnan+0xd4>
 8012c28:	f1c3 0320 	rsb	r3, r3, #32
 8012c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c30:	40da      	lsrs	r2, r3
 8012c32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8012c36:	4013      	ands	r3, r2
 8012c38:	f846 3c04 	str.w	r3, [r6, #-4]
 8012c3c:	e7d2      	b.n	8012be4 <__hexnan+0xd4>
 8012c3e:	3f04      	subs	r7, #4
 8012c40:	e7d0      	b.n	8012be4 <__hexnan+0xd4>
 8012c42:	2004      	movs	r0, #4
 8012c44:	e7d5      	b.n	8012bf2 <__hexnan+0xe2>

08012c46 <__ascii_mbtowc>:
 8012c46:	b082      	sub	sp, #8
 8012c48:	b901      	cbnz	r1, 8012c4c <__ascii_mbtowc+0x6>
 8012c4a:	a901      	add	r1, sp, #4
 8012c4c:	b142      	cbz	r2, 8012c60 <__ascii_mbtowc+0x1a>
 8012c4e:	b14b      	cbz	r3, 8012c64 <__ascii_mbtowc+0x1e>
 8012c50:	7813      	ldrb	r3, [r2, #0]
 8012c52:	600b      	str	r3, [r1, #0]
 8012c54:	7812      	ldrb	r2, [r2, #0]
 8012c56:	1e10      	subs	r0, r2, #0
 8012c58:	bf18      	it	ne
 8012c5a:	2001      	movne	r0, #1
 8012c5c:	b002      	add	sp, #8
 8012c5e:	4770      	bx	lr
 8012c60:	4610      	mov	r0, r2
 8012c62:	e7fb      	b.n	8012c5c <__ascii_mbtowc+0x16>
 8012c64:	f06f 0001 	mvn.w	r0, #1
 8012c68:	e7f8      	b.n	8012c5c <__ascii_mbtowc+0x16>

08012c6a <_realloc_r>:
 8012c6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c6e:	4607      	mov	r7, r0
 8012c70:	4614      	mov	r4, r2
 8012c72:	460d      	mov	r5, r1
 8012c74:	b921      	cbnz	r1, 8012c80 <_realloc_r+0x16>
 8012c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c7a:	4611      	mov	r1, r2
 8012c7c:	f7fd bec6 	b.w	8010a0c <_malloc_r>
 8012c80:	b92a      	cbnz	r2, 8012c8e <_realloc_r+0x24>
 8012c82:	f7fd fe4f 	bl	8010924 <_free_r>
 8012c86:	4625      	mov	r5, r4
 8012c88:	4628      	mov	r0, r5
 8012c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c8e:	f000 f840 	bl	8012d12 <_malloc_usable_size_r>
 8012c92:	4284      	cmp	r4, r0
 8012c94:	4606      	mov	r6, r0
 8012c96:	d802      	bhi.n	8012c9e <_realloc_r+0x34>
 8012c98:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012c9c:	d8f4      	bhi.n	8012c88 <_realloc_r+0x1e>
 8012c9e:	4621      	mov	r1, r4
 8012ca0:	4638      	mov	r0, r7
 8012ca2:	f7fd feb3 	bl	8010a0c <_malloc_r>
 8012ca6:	4680      	mov	r8, r0
 8012ca8:	b908      	cbnz	r0, 8012cae <_realloc_r+0x44>
 8012caa:	4645      	mov	r5, r8
 8012cac:	e7ec      	b.n	8012c88 <_realloc_r+0x1e>
 8012cae:	42b4      	cmp	r4, r6
 8012cb0:	4622      	mov	r2, r4
 8012cb2:	4629      	mov	r1, r5
 8012cb4:	bf28      	it	cs
 8012cb6:	4632      	movcs	r2, r6
 8012cb8:	f7fd f837 	bl	800fd2a <memcpy>
 8012cbc:	4629      	mov	r1, r5
 8012cbe:	4638      	mov	r0, r7
 8012cc0:	f7fd fe30 	bl	8010924 <_free_r>
 8012cc4:	e7f1      	b.n	8012caa <_realloc_r+0x40>

08012cc6 <__ascii_wctomb>:
 8012cc6:	4603      	mov	r3, r0
 8012cc8:	4608      	mov	r0, r1
 8012cca:	b141      	cbz	r1, 8012cde <__ascii_wctomb+0x18>
 8012ccc:	2aff      	cmp	r2, #255	@ 0xff
 8012cce:	d904      	bls.n	8012cda <__ascii_wctomb+0x14>
 8012cd0:	228a      	movs	r2, #138	@ 0x8a
 8012cd2:	601a      	str	r2, [r3, #0]
 8012cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8012cd8:	4770      	bx	lr
 8012cda:	700a      	strb	r2, [r1, #0]
 8012cdc:	2001      	movs	r0, #1
 8012cde:	4770      	bx	lr

08012ce0 <fiprintf>:
 8012ce0:	b40e      	push	{r1, r2, r3}
 8012ce2:	b503      	push	{r0, r1, lr}
 8012ce4:	4601      	mov	r1, r0
 8012ce6:	ab03      	add	r3, sp, #12
 8012ce8:	4805      	ldr	r0, [pc, #20]	@ (8012d00 <fiprintf+0x20>)
 8012cea:	f853 2b04 	ldr.w	r2, [r3], #4
 8012cee:	6800      	ldr	r0, [r0, #0]
 8012cf0:	9301      	str	r3, [sp, #4]
 8012cf2:	f000 f83f 	bl	8012d74 <_vfiprintf_r>
 8012cf6:	b002      	add	sp, #8
 8012cf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012cfc:	b003      	add	sp, #12
 8012cfe:	4770      	bx	lr
 8012d00:	24000020 	.word	0x24000020

08012d04 <abort>:
 8012d04:	b508      	push	{r3, lr}
 8012d06:	2006      	movs	r0, #6
 8012d08:	f000 fa08 	bl	801311c <raise>
 8012d0c:	2001      	movs	r0, #1
 8012d0e:	f7ef fd4b 	bl	80027a8 <_exit>

08012d12 <_malloc_usable_size_r>:
 8012d12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d16:	1f18      	subs	r0, r3, #4
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	bfbc      	itt	lt
 8012d1c:	580b      	ldrlt	r3, [r1, r0]
 8012d1e:	18c0      	addlt	r0, r0, r3
 8012d20:	4770      	bx	lr

08012d22 <__sfputc_r>:
 8012d22:	6893      	ldr	r3, [r2, #8]
 8012d24:	3b01      	subs	r3, #1
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	b410      	push	{r4}
 8012d2a:	6093      	str	r3, [r2, #8]
 8012d2c:	da08      	bge.n	8012d40 <__sfputc_r+0x1e>
 8012d2e:	6994      	ldr	r4, [r2, #24]
 8012d30:	42a3      	cmp	r3, r4
 8012d32:	db01      	blt.n	8012d38 <__sfputc_r+0x16>
 8012d34:	290a      	cmp	r1, #10
 8012d36:	d103      	bne.n	8012d40 <__sfputc_r+0x1e>
 8012d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012d3c:	f000 b932 	b.w	8012fa4 <__swbuf_r>
 8012d40:	6813      	ldr	r3, [r2, #0]
 8012d42:	1c58      	adds	r0, r3, #1
 8012d44:	6010      	str	r0, [r2, #0]
 8012d46:	7019      	strb	r1, [r3, #0]
 8012d48:	4608      	mov	r0, r1
 8012d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012d4e:	4770      	bx	lr

08012d50 <__sfputs_r>:
 8012d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d52:	4606      	mov	r6, r0
 8012d54:	460f      	mov	r7, r1
 8012d56:	4614      	mov	r4, r2
 8012d58:	18d5      	adds	r5, r2, r3
 8012d5a:	42ac      	cmp	r4, r5
 8012d5c:	d101      	bne.n	8012d62 <__sfputs_r+0x12>
 8012d5e:	2000      	movs	r0, #0
 8012d60:	e007      	b.n	8012d72 <__sfputs_r+0x22>
 8012d62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d66:	463a      	mov	r2, r7
 8012d68:	4630      	mov	r0, r6
 8012d6a:	f7ff ffda 	bl	8012d22 <__sfputc_r>
 8012d6e:	1c43      	adds	r3, r0, #1
 8012d70:	d1f3      	bne.n	8012d5a <__sfputs_r+0xa>
 8012d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012d74 <_vfiprintf_r>:
 8012d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d78:	460d      	mov	r5, r1
 8012d7a:	b09d      	sub	sp, #116	@ 0x74
 8012d7c:	4614      	mov	r4, r2
 8012d7e:	4698      	mov	r8, r3
 8012d80:	4606      	mov	r6, r0
 8012d82:	b118      	cbz	r0, 8012d8c <_vfiprintf_r+0x18>
 8012d84:	6a03      	ldr	r3, [r0, #32]
 8012d86:	b90b      	cbnz	r3, 8012d8c <_vfiprintf_r+0x18>
 8012d88:	f7fc fe56 	bl	800fa38 <__sinit>
 8012d8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012d8e:	07d9      	lsls	r1, r3, #31
 8012d90:	d405      	bmi.n	8012d9e <_vfiprintf_r+0x2a>
 8012d92:	89ab      	ldrh	r3, [r5, #12]
 8012d94:	059a      	lsls	r2, r3, #22
 8012d96:	d402      	bmi.n	8012d9e <_vfiprintf_r+0x2a>
 8012d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012d9a:	f7fc ffc4 	bl	800fd26 <__retarget_lock_acquire_recursive>
 8012d9e:	89ab      	ldrh	r3, [r5, #12]
 8012da0:	071b      	lsls	r3, r3, #28
 8012da2:	d501      	bpl.n	8012da8 <_vfiprintf_r+0x34>
 8012da4:	692b      	ldr	r3, [r5, #16]
 8012da6:	b99b      	cbnz	r3, 8012dd0 <_vfiprintf_r+0x5c>
 8012da8:	4629      	mov	r1, r5
 8012daa:	4630      	mov	r0, r6
 8012dac:	f000 f938 	bl	8013020 <__swsetup_r>
 8012db0:	b170      	cbz	r0, 8012dd0 <_vfiprintf_r+0x5c>
 8012db2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012db4:	07dc      	lsls	r4, r3, #31
 8012db6:	d504      	bpl.n	8012dc2 <_vfiprintf_r+0x4e>
 8012db8:	f04f 30ff 	mov.w	r0, #4294967295
 8012dbc:	b01d      	add	sp, #116	@ 0x74
 8012dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dc2:	89ab      	ldrh	r3, [r5, #12]
 8012dc4:	0598      	lsls	r0, r3, #22
 8012dc6:	d4f7      	bmi.n	8012db8 <_vfiprintf_r+0x44>
 8012dc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012dca:	f7fc ffad 	bl	800fd28 <__retarget_lock_release_recursive>
 8012dce:	e7f3      	b.n	8012db8 <_vfiprintf_r+0x44>
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012dd4:	2320      	movs	r3, #32
 8012dd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012dda:	f8cd 800c 	str.w	r8, [sp, #12]
 8012dde:	2330      	movs	r3, #48	@ 0x30
 8012de0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012f90 <_vfiprintf_r+0x21c>
 8012de4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012de8:	f04f 0901 	mov.w	r9, #1
 8012dec:	4623      	mov	r3, r4
 8012dee:	469a      	mov	sl, r3
 8012df0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012df4:	b10a      	cbz	r2, 8012dfa <_vfiprintf_r+0x86>
 8012df6:	2a25      	cmp	r2, #37	@ 0x25
 8012df8:	d1f9      	bne.n	8012dee <_vfiprintf_r+0x7a>
 8012dfa:	ebba 0b04 	subs.w	fp, sl, r4
 8012dfe:	d00b      	beq.n	8012e18 <_vfiprintf_r+0xa4>
 8012e00:	465b      	mov	r3, fp
 8012e02:	4622      	mov	r2, r4
 8012e04:	4629      	mov	r1, r5
 8012e06:	4630      	mov	r0, r6
 8012e08:	f7ff ffa2 	bl	8012d50 <__sfputs_r>
 8012e0c:	3001      	adds	r0, #1
 8012e0e:	f000 80a7 	beq.w	8012f60 <_vfiprintf_r+0x1ec>
 8012e12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e14:	445a      	add	r2, fp
 8012e16:	9209      	str	r2, [sp, #36]	@ 0x24
 8012e18:	f89a 3000 	ldrb.w	r3, [sl]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	f000 809f 	beq.w	8012f60 <_vfiprintf_r+0x1ec>
 8012e22:	2300      	movs	r3, #0
 8012e24:	f04f 32ff 	mov.w	r2, #4294967295
 8012e28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012e2c:	f10a 0a01 	add.w	sl, sl, #1
 8012e30:	9304      	str	r3, [sp, #16]
 8012e32:	9307      	str	r3, [sp, #28]
 8012e34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012e38:	931a      	str	r3, [sp, #104]	@ 0x68
 8012e3a:	4654      	mov	r4, sl
 8012e3c:	2205      	movs	r2, #5
 8012e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e42:	4853      	ldr	r0, [pc, #332]	@ (8012f90 <_vfiprintf_r+0x21c>)
 8012e44:	f7ed fa4c 	bl	80002e0 <memchr>
 8012e48:	9a04      	ldr	r2, [sp, #16]
 8012e4a:	b9d8      	cbnz	r0, 8012e84 <_vfiprintf_r+0x110>
 8012e4c:	06d1      	lsls	r1, r2, #27
 8012e4e:	bf44      	itt	mi
 8012e50:	2320      	movmi	r3, #32
 8012e52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e56:	0713      	lsls	r3, r2, #28
 8012e58:	bf44      	itt	mi
 8012e5a:	232b      	movmi	r3, #43	@ 0x2b
 8012e5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e60:	f89a 3000 	ldrb.w	r3, [sl]
 8012e64:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e66:	d015      	beq.n	8012e94 <_vfiprintf_r+0x120>
 8012e68:	9a07      	ldr	r2, [sp, #28]
 8012e6a:	4654      	mov	r4, sl
 8012e6c:	2000      	movs	r0, #0
 8012e6e:	f04f 0c0a 	mov.w	ip, #10
 8012e72:	4621      	mov	r1, r4
 8012e74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e78:	3b30      	subs	r3, #48	@ 0x30
 8012e7a:	2b09      	cmp	r3, #9
 8012e7c:	d94b      	bls.n	8012f16 <_vfiprintf_r+0x1a2>
 8012e7e:	b1b0      	cbz	r0, 8012eae <_vfiprintf_r+0x13a>
 8012e80:	9207      	str	r2, [sp, #28]
 8012e82:	e014      	b.n	8012eae <_vfiprintf_r+0x13a>
 8012e84:	eba0 0308 	sub.w	r3, r0, r8
 8012e88:	fa09 f303 	lsl.w	r3, r9, r3
 8012e8c:	4313      	orrs	r3, r2
 8012e8e:	9304      	str	r3, [sp, #16]
 8012e90:	46a2      	mov	sl, r4
 8012e92:	e7d2      	b.n	8012e3a <_vfiprintf_r+0xc6>
 8012e94:	9b03      	ldr	r3, [sp, #12]
 8012e96:	1d19      	adds	r1, r3, #4
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	9103      	str	r1, [sp, #12]
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	bfbb      	ittet	lt
 8012ea0:	425b      	neglt	r3, r3
 8012ea2:	f042 0202 	orrlt.w	r2, r2, #2
 8012ea6:	9307      	strge	r3, [sp, #28]
 8012ea8:	9307      	strlt	r3, [sp, #28]
 8012eaa:	bfb8      	it	lt
 8012eac:	9204      	strlt	r2, [sp, #16]
 8012eae:	7823      	ldrb	r3, [r4, #0]
 8012eb0:	2b2e      	cmp	r3, #46	@ 0x2e
 8012eb2:	d10a      	bne.n	8012eca <_vfiprintf_r+0x156>
 8012eb4:	7863      	ldrb	r3, [r4, #1]
 8012eb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8012eb8:	d132      	bne.n	8012f20 <_vfiprintf_r+0x1ac>
 8012eba:	9b03      	ldr	r3, [sp, #12]
 8012ebc:	1d1a      	adds	r2, r3, #4
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	9203      	str	r2, [sp, #12]
 8012ec2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012ec6:	3402      	adds	r4, #2
 8012ec8:	9305      	str	r3, [sp, #20]
 8012eca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012fa0 <_vfiprintf_r+0x22c>
 8012ece:	7821      	ldrb	r1, [r4, #0]
 8012ed0:	2203      	movs	r2, #3
 8012ed2:	4650      	mov	r0, sl
 8012ed4:	f7ed fa04 	bl	80002e0 <memchr>
 8012ed8:	b138      	cbz	r0, 8012eea <_vfiprintf_r+0x176>
 8012eda:	9b04      	ldr	r3, [sp, #16]
 8012edc:	eba0 000a 	sub.w	r0, r0, sl
 8012ee0:	2240      	movs	r2, #64	@ 0x40
 8012ee2:	4082      	lsls	r2, r0
 8012ee4:	4313      	orrs	r3, r2
 8012ee6:	3401      	adds	r4, #1
 8012ee8:	9304      	str	r3, [sp, #16]
 8012eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012eee:	4829      	ldr	r0, [pc, #164]	@ (8012f94 <_vfiprintf_r+0x220>)
 8012ef0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012ef4:	2206      	movs	r2, #6
 8012ef6:	f7ed f9f3 	bl	80002e0 <memchr>
 8012efa:	2800      	cmp	r0, #0
 8012efc:	d03f      	beq.n	8012f7e <_vfiprintf_r+0x20a>
 8012efe:	4b26      	ldr	r3, [pc, #152]	@ (8012f98 <_vfiprintf_r+0x224>)
 8012f00:	bb1b      	cbnz	r3, 8012f4a <_vfiprintf_r+0x1d6>
 8012f02:	9b03      	ldr	r3, [sp, #12]
 8012f04:	3307      	adds	r3, #7
 8012f06:	f023 0307 	bic.w	r3, r3, #7
 8012f0a:	3308      	adds	r3, #8
 8012f0c:	9303      	str	r3, [sp, #12]
 8012f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f10:	443b      	add	r3, r7
 8012f12:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f14:	e76a      	b.n	8012dec <_vfiprintf_r+0x78>
 8012f16:	fb0c 3202 	mla	r2, ip, r2, r3
 8012f1a:	460c      	mov	r4, r1
 8012f1c:	2001      	movs	r0, #1
 8012f1e:	e7a8      	b.n	8012e72 <_vfiprintf_r+0xfe>
 8012f20:	2300      	movs	r3, #0
 8012f22:	3401      	adds	r4, #1
 8012f24:	9305      	str	r3, [sp, #20]
 8012f26:	4619      	mov	r1, r3
 8012f28:	f04f 0c0a 	mov.w	ip, #10
 8012f2c:	4620      	mov	r0, r4
 8012f2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012f32:	3a30      	subs	r2, #48	@ 0x30
 8012f34:	2a09      	cmp	r2, #9
 8012f36:	d903      	bls.n	8012f40 <_vfiprintf_r+0x1cc>
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d0c6      	beq.n	8012eca <_vfiprintf_r+0x156>
 8012f3c:	9105      	str	r1, [sp, #20]
 8012f3e:	e7c4      	b.n	8012eca <_vfiprintf_r+0x156>
 8012f40:	fb0c 2101 	mla	r1, ip, r1, r2
 8012f44:	4604      	mov	r4, r0
 8012f46:	2301      	movs	r3, #1
 8012f48:	e7f0      	b.n	8012f2c <_vfiprintf_r+0x1b8>
 8012f4a:	ab03      	add	r3, sp, #12
 8012f4c:	9300      	str	r3, [sp, #0]
 8012f4e:	462a      	mov	r2, r5
 8012f50:	4b12      	ldr	r3, [pc, #72]	@ (8012f9c <_vfiprintf_r+0x228>)
 8012f52:	a904      	add	r1, sp, #16
 8012f54:	4630      	mov	r0, r6
 8012f56:	f7fb ff37 	bl	800edc8 <_printf_float>
 8012f5a:	4607      	mov	r7, r0
 8012f5c:	1c78      	adds	r0, r7, #1
 8012f5e:	d1d6      	bne.n	8012f0e <_vfiprintf_r+0x19a>
 8012f60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012f62:	07d9      	lsls	r1, r3, #31
 8012f64:	d405      	bmi.n	8012f72 <_vfiprintf_r+0x1fe>
 8012f66:	89ab      	ldrh	r3, [r5, #12]
 8012f68:	059a      	lsls	r2, r3, #22
 8012f6a:	d402      	bmi.n	8012f72 <_vfiprintf_r+0x1fe>
 8012f6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012f6e:	f7fc fedb 	bl	800fd28 <__retarget_lock_release_recursive>
 8012f72:	89ab      	ldrh	r3, [r5, #12]
 8012f74:	065b      	lsls	r3, r3, #25
 8012f76:	f53f af1f 	bmi.w	8012db8 <_vfiprintf_r+0x44>
 8012f7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012f7c:	e71e      	b.n	8012dbc <_vfiprintf_r+0x48>
 8012f7e:	ab03      	add	r3, sp, #12
 8012f80:	9300      	str	r3, [sp, #0]
 8012f82:	462a      	mov	r2, r5
 8012f84:	4b05      	ldr	r3, [pc, #20]	@ (8012f9c <_vfiprintf_r+0x228>)
 8012f86:	a904      	add	r1, sp, #16
 8012f88:	4630      	mov	r0, r6
 8012f8a:	f7fc f9a5 	bl	800f2d8 <_printf_i>
 8012f8e:	e7e4      	b.n	8012f5a <_vfiprintf_r+0x1e6>
 8012f90:	08013589 	.word	0x08013589
 8012f94:	08013593 	.word	0x08013593
 8012f98:	0800edc9 	.word	0x0800edc9
 8012f9c:	08012d51 	.word	0x08012d51
 8012fa0:	0801358f 	.word	0x0801358f

08012fa4 <__swbuf_r>:
 8012fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fa6:	460e      	mov	r6, r1
 8012fa8:	4614      	mov	r4, r2
 8012faa:	4605      	mov	r5, r0
 8012fac:	b118      	cbz	r0, 8012fb6 <__swbuf_r+0x12>
 8012fae:	6a03      	ldr	r3, [r0, #32]
 8012fb0:	b90b      	cbnz	r3, 8012fb6 <__swbuf_r+0x12>
 8012fb2:	f7fc fd41 	bl	800fa38 <__sinit>
 8012fb6:	69a3      	ldr	r3, [r4, #24]
 8012fb8:	60a3      	str	r3, [r4, #8]
 8012fba:	89a3      	ldrh	r3, [r4, #12]
 8012fbc:	071a      	lsls	r2, r3, #28
 8012fbe:	d501      	bpl.n	8012fc4 <__swbuf_r+0x20>
 8012fc0:	6923      	ldr	r3, [r4, #16]
 8012fc2:	b943      	cbnz	r3, 8012fd6 <__swbuf_r+0x32>
 8012fc4:	4621      	mov	r1, r4
 8012fc6:	4628      	mov	r0, r5
 8012fc8:	f000 f82a 	bl	8013020 <__swsetup_r>
 8012fcc:	b118      	cbz	r0, 8012fd6 <__swbuf_r+0x32>
 8012fce:	f04f 37ff 	mov.w	r7, #4294967295
 8012fd2:	4638      	mov	r0, r7
 8012fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012fd6:	6823      	ldr	r3, [r4, #0]
 8012fd8:	6922      	ldr	r2, [r4, #16]
 8012fda:	1a98      	subs	r0, r3, r2
 8012fdc:	6963      	ldr	r3, [r4, #20]
 8012fde:	b2f6      	uxtb	r6, r6
 8012fe0:	4283      	cmp	r3, r0
 8012fe2:	4637      	mov	r7, r6
 8012fe4:	dc05      	bgt.n	8012ff2 <__swbuf_r+0x4e>
 8012fe6:	4621      	mov	r1, r4
 8012fe8:	4628      	mov	r0, r5
 8012fea:	f7ff fa55 	bl	8012498 <_fflush_r>
 8012fee:	2800      	cmp	r0, #0
 8012ff0:	d1ed      	bne.n	8012fce <__swbuf_r+0x2a>
 8012ff2:	68a3      	ldr	r3, [r4, #8]
 8012ff4:	3b01      	subs	r3, #1
 8012ff6:	60a3      	str	r3, [r4, #8]
 8012ff8:	6823      	ldr	r3, [r4, #0]
 8012ffa:	1c5a      	adds	r2, r3, #1
 8012ffc:	6022      	str	r2, [r4, #0]
 8012ffe:	701e      	strb	r6, [r3, #0]
 8013000:	6962      	ldr	r2, [r4, #20]
 8013002:	1c43      	adds	r3, r0, #1
 8013004:	429a      	cmp	r2, r3
 8013006:	d004      	beq.n	8013012 <__swbuf_r+0x6e>
 8013008:	89a3      	ldrh	r3, [r4, #12]
 801300a:	07db      	lsls	r3, r3, #31
 801300c:	d5e1      	bpl.n	8012fd2 <__swbuf_r+0x2e>
 801300e:	2e0a      	cmp	r6, #10
 8013010:	d1df      	bne.n	8012fd2 <__swbuf_r+0x2e>
 8013012:	4621      	mov	r1, r4
 8013014:	4628      	mov	r0, r5
 8013016:	f7ff fa3f 	bl	8012498 <_fflush_r>
 801301a:	2800      	cmp	r0, #0
 801301c:	d0d9      	beq.n	8012fd2 <__swbuf_r+0x2e>
 801301e:	e7d6      	b.n	8012fce <__swbuf_r+0x2a>

08013020 <__swsetup_r>:
 8013020:	b538      	push	{r3, r4, r5, lr}
 8013022:	4b29      	ldr	r3, [pc, #164]	@ (80130c8 <__swsetup_r+0xa8>)
 8013024:	4605      	mov	r5, r0
 8013026:	6818      	ldr	r0, [r3, #0]
 8013028:	460c      	mov	r4, r1
 801302a:	b118      	cbz	r0, 8013034 <__swsetup_r+0x14>
 801302c:	6a03      	ldr	r3, [r0, #32]
 801302e:	b90b      	cbnz	r3, 8013034 <__swsetup_r+0x14>
 8013030:	f7fc fd02 	bl	800fa38 <__sinit>
 8013034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013038:	0719      	lsls	r1, r3, #28
 801303a:	d422      	bmi.n	8013082 <__swsetup_r+0x62>
 801303c:	06da      	lsls	r2, r3, #27
 801303e:	d407      	bmi.n	8013050 <__swsetup_r+0x30>
 8013040:	2209      	movs	r2, #9
 8013042:	602a      	str	r2, [r5, #0]
 8013044:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013048:	81a3      	strh	r3, [r4, #12]
 801304a:	f04f 30ff 	mov.w	r0, #4294967295
 801304e:	e033      	b.n	80130b8 <__swsetup_r+0x98>
 8013050:	0758      	lsls	r0, r3, #29
 8013052:	d512      	bpl.n	801307a <__swsetup_r+0x5a>
 8013054:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013056:	b141      	cbz	r1, 801306a <__swsetup_r+0x4a>
 8013058:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801305c:	4299      	cmp	r1, r3
 801305e:	d002      	beq.n	8013066 <__swsetup_r+0x46>
 8013060:	4628      	mov	r0, r5
 8013062:	f7fd fc5f 	bl	8010924 <_free_r>
 8013066:	2300      	movs	r3, #0
 8013068:	6363      	str	r3, [r4, #52]	@ 0x34
 801306a:	89a3      	ldrh	r3, [r4, #12]
 801306c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013070:	81a3      	strh	r3, [r4, #12]
 8013072:	2300      	movs	r3, #0
 8013074:	6063      	str	r3, [r4, #4]
 8013076:	6923      	ldr	r3, [r4, #16]
 8013078:	6023      	str	r3, [r4, #0]
 801307a:	89a3      	ldrh	r3, [r4, #12]
 801307c:	f043 0308 	orr.w	r3, r3, #8
 8013080:	81a3      	strh	r3, [r4, #12]
 8013082:	6923      	ldr	r3, [r4, #16]
 8013084:	b94b      	cbnz	r3, 801309a <__swsetup_r+0x7a>
 8013086:	89a3      	ldrh	r3, [r4, #12]
 8013088:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801308c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013090:	d003      	beq.n	801309a <__swsetup_r+0x7a>
 8013092:	4621      	mov	r1, r4
 8013094:	4628      	mov	r0, r5
 8013096:	f000 f883 	bl	80131a0 <__smakebuf_r>
 801309a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801309e:	f013 0201 	ands.w	r2, r3, #1
 80130a2:	d00a      	beq.n	80130ba <__swsetup_r+0x9a>
 80130a4:	2200      	movs	r2, #0
 80130a6:	60a2      	str	r2, [r4, #8]
 80130a8:	6962      	ldr	r2, [r4, #20]
 80130aa:	4252      	negs	r2, r2
 80130ac:	61a2      	str	r2, [r4, #24]
 80130ae:	6922      	ldr	r2, [r4, #16]
 80130b0:	b942      	cbnz	r2, 80130c4 <__swsetup_r+0xa4>
 80130b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80130b6:	d1c5      	bne.n	8013044 <__swsetup_r+0x24>
 80130b8:	bd38      	pop	{r3, r4, r5, pc}
 80130ba:	0799      	lsls	r1, r3, #30
 80130bc:	bf58      	it	pl
 80130be:	6962      	ldrpl	r2, [r4, #20]
 80130c0:	60a2      	str	r2, [r4, #8]
 80130c2:	e7f4      	b.n	80130ae <__swsetup_r+0x8e>
 80130c4:	2000      	movs	r0, #0
 80130c6:	e7f7      	b.n	80130b8 <__swsetup_r+0x98>
 80130c8:	24000020 	.word	0x24000020

080130cc <_raise_r>:
 80130cc:	291f      	cmp	r1, #31
 80130ce:	b538      	push	{r3, r4, r5, lr}
 80130d0:	4605      	mov	r5, r0
 80130d2:	460c      	mov	r4, r1
 80130d4:	d904      	bls.n	80130e0 <_raise_r+0x14>
 80130d6:	2316      	movs	r3, #22
 80130d8:	6003      	str	r3, [r0, #0]
 80130da:	f04f 30ff 	mov.w	r0, #4294967295
 80130de:	bd38      	pop	{r3, r4, r5, pc}
 80130e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80130e2:	b112      	cbz	r2, 80130ea <_raise_r+0x1e>
 80130e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80130e8:	b94b      	cbnz	r3, 80130fe <_raise_r+0x32>
 80130ea:	4628      	mov	r0, r5
 80130ec:	f000 f830 	bl	8013150 <_getpid_r>
 80130f0:	4622      	mov	r2, r4
 80130f2:	4601      	mov	r1, r0
 80130f4:	4628      	mov	r0, r5
 80130f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80130fa:	f000 b817 	b.w	801312c <_kill_r>
 80130fe:	2b01      	cmp	r3, #1
 8013100:	d00a      	beq.n	8013118 <_raise_r+0x4c>
 8013102:	1c59      	adds	r1, r3, #1
 8013104:	d103      	bne.n	801310e <_raise_r+0x42>
 8013106:	2316      	movs	r3, #22
 8013108:	6003      	str	r3, [r0, #0]
 801310a:	2001      	movs	r0, #1
 801310c:	e7e7      	b.n	80130de <_raise_r+0x12>
 801310e:	2100      	movs	r1, #0
 8013110:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013114:	4620      	mov	r0, r4
 8013116:	4798      	blx	r3
 8013118:	2000      	movs	r0, #0
 801311a:	e7e0      	b.n	80130de <_raise_r+0x12>

0801311c <raise>:
 801311c:	4b02      	ldr	r3, [pc, #8]	@ (8013128 <raise+0xc>)
 801311e:	4601      	mov	r1, r0
 8013120:	6818      	ldr	r0, [r3, #0]
 8013122:	f7ff bfd3 	b.w	80130cc <_raise_r>
 8013126:	bf00      	nop
 8013128:	24000020 	.word	0x24000020

0801312c <_kill_r>:
 801312c:	b538      	push	{r3, r4, r5, lr}
 801312e:	4d07      	ldr	r5, [pc, #28]	@ (801314c <_kill_r+0x20>)
 8013130:	2300      	movs	r3, #0
 8013132:	4604      	mov	r4, r0
 8013134:	4608      	mov	r0, r1
 8013136:	4611      	mov	r1, r2
 8013138:	602b      	str	r3, [r5, #0]
 801313a:	f7ef fb25 	bl	8002788 <_kill>
 801313e:	1c43      	adds	r3, r0, #1
 8013140:	d102      	bne.n	8013148 <_kill_r+0x1c>
 8013142:	682b      	ldr	r3, [r5, #0]
 8013144:	b103      	cbz	r3, 8013148 <_kill_r+0x1c>
 8013146:	6023      	str	r3, [r4, #0]
 8013148:	bd38      	pop	{r3, r4, r5, pc}
 801314a:	bf00      	nop
 801314c:	240050a4 	.word	0x240050a4

08013150 <_getpid_r>:
 8013150:	f7ef bb12 	b.w	8002778 <_getpid>

08013154 <__swhatbuf_r>:
 8013154:	b570      	push	{r4, r5, r6, lr}
 8013156:	460c      	mov	r4, r1
 8013158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801315c:	2900      	cmp	r1, #0
 801315e:	b096      	sub	sp, #88	@ 0x58
 8013160:	4615      	mov	r5, r2
 8013162:	461e      	mov	r6, r3
 8013164:	da0d      	bge.n	8013182 <__swhatbuf_r+0x2e>
 8013166:	89a3      	ldrh	r3, [r4, #12]
 8013168:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801316c:	f04f 0100 	mov.w	r1, #0
 8013170:	bf14      	ite	ne
 8013172:	2340      	movne	r3, #64	@ 0x40
 8013174:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013178:	2000      	movs	r0, #0
 801317a:	6031      	str	r1, [r6, #0]
 801317c:	602b      	str	r3, [r5, #0]
 801317e:	b016      	add	sp, #88	@ 0x58
 8013180:	bd70      	pop	{r4, r5, r6, pc}
 8013182:	466a      	mov	r2, sp
 8013184:	f000 f848 	bl	8013218 <_fstat_r>
 8013188:	2800      	cmp	r0, #0
 801318a:	dbec      	blt.n	8013166 <__swhatbuf_r+0x12>
 801318c:	9901      	ldr	r1, [sp, #4]
 801318e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013192:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013196:	4259      	negs	r1, r3
 8013198:	4159      	adcs	r1, r3
 801319a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801319e:	e7eb      	b.n	8013178 <__swhatbuf_r+0x24>

080131a0 <__smakebuf_r>:
 80131a0:	898b      	ldrh	r3, [r1, #12]
 80131a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80131a4:	079d      	lsls	r5, r3, #30
 80131a6:	4606      	mov	r6, r0
 80131a8:	460c      	mov	r4, r1
 80131aa:	d507      	bpl.n	80131bc <__smakebuf_r+0x1c>
 80131ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80131b0:	6023      	str	r3, [r4, #0]
 80131b2:	6123      	str	r3, [r4, #16]
 80131b4:	2301      	movs	r3, #1
 80131b6:	6163      	str	r3, [r4, #20]
 80131b8:	b003      	add	sp, #12
 80131ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80131bc:	ab01      	add	r3, sp, #4
 80131be:	466a      	mov	r2, sp
 80131c0:	f7ff ffc8 	bl	8013154 <__swhatbuf_r>
 80131c4:	9f00      	ldr	r7, [sp, #0]
 80131c6:	4605      	mov	r5, r0
 80131c8:	4639      	mov	r1, r7
 80131ca:	4630      	mov	r0, r6
 80131cc:	f7fd fc1e 	bl	8010a0c <_malloc_r>
 80131d0:	b948      	cbnz	r0, 80131e6 <__smakebuf_r+0x46>
 80131d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80131d6:	059a      	lsls	r2, r3, #22
 80131d8:	d4ee      	bmi.n	80131b8 <__smakebuf_r+0x18>
 80131da:	f023 0303 	bic.w	r3, r3, #3
 80131de:	f043 0302 	orr.w	r3, r3, #2
 80131e2:	81a3      	strh	r3, [r4, #12]
 80131e4:	e7e2      	b.n	80131ac <__smakebuf_r+0xc>
 80131e6:	89a3      	ldrh	r3, [r4, #12]
 80131e8:	6020      	str	r0, [r4, #0]
 80131ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80131ee:	81a3      	strh	r3, [r4, #12]
 80131f0:	9b01      	ldr	r3, [sp, #4]
 80131f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80131f6:	b15b      	cbz	r3, 8013210 <__smakebuf_r+0x70>
 80131f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80131fc:	4630      	mov	r0, r6
 80131fe:	f000 f81d 	bl	801323c <_isatty_r>
 8013202:	b128      	cbz	r0, 8013210 <__smakebuf_r+0x70>
 8013204:	89a3      	ldrh	r3, [r4, #12]
 8013206:	f023 0303 	bic.w	r3, r3, #3
 801320a:	f043 0301 	orr.w	r3, r3, #1
 801320e:	81a3      	strh	r3, [r4, #12]
 8013210:	89a3      	ldrh	r3, [r4, #12]
 8013212:	431d      	orrs	r5, r3
 8013214:	81a5      	strh	r5, [r4, #12]
 8013216:	e7cf      	b.n	80131b8 <__smakebuf_r+0x18>

08013218 <_fstat_r>:
 8013218:	b538      	push	{r3, r4, r5, lr}
 801321a:	4d07      	ldr	r5, [pc, #28]	@ (8013238 <_fstat_r+0x20>)
 801321c:	2300      	movs	r3, #0
 801321e:	4604      	mov	r4, r0
 8013220:	4608      	mov	r0, r1
 8013222:	4611      	mov	r1, r2
 8013224:	602b      	str	r3, [r5, #0]
 8013226:	f7ef fb0f 	bl	8002848 <_fstat>
 801322a:	1c43      	adds	r3, r0, #1
 801322c:	d102      	bne.n	8013234 <_fstat_r+0x1c>
 801322e:	682b      	ldr	r3, [r5, #0]
 8013230:	b103      	cbz	r3, 8013234 <_fstat_r+0x1c>
 8013232:	6023      	str	r3, [r4, #0]
 8013234:	bd38      	pop	{r3, r4, r5, pc}
 8013236:	bf00      	nop
 8013238:	240050a4 	.word	0x240050a4

0801323c <_isatty_r>:
 801323c:	b538      	push	{r3, r4, r5, lr}
 801323e:	4d06      	ldr	r5, [pc, #24]	@ (8013258 <_isatty_r+0x1c>)
 8013240:	2300      	movs	r3, #0
 8013242:	4604      	mov	r4, r0
 8013244:	4608      	mov	r0, r1
 8013246:	602b      	str	r3, [r5, #0]
 8013248:	f7ef fb0e 	bl	8002868 <_isatty>
 801324c:	1c43      	adds	r3, r0, #1
 801324e:	d102      	bne.n	8013256 <_isatty_r+0x1a>
 8013250:	682b      	ldr	r3, [r5, #0]
 8013252:	b103      	cbz	r3, 8013256 <_isatty_r+0x1a>
 8013254:	6023      	str	r3, [r4, #0]
 8013256:	bd38      	pop	{r3, r4, r5, pc}
 8013258:	240050a4 	.word	0x240050a4

0801325c <_init>:
 801325c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801325e:	bf00      	nop
 8013260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013262:	bc08      	pop	{r3}
 8013264:	469e      	mov	lr, r3
 8013266:	4770      	bx	lr

08013268 <_fini>:
 8013268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801326a:	bf00      	nop
 801326c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801326e:	bc08      	pop	{r3}
 8013270:	469e      	mov	lr, r3
 8013272:	4770      	bx	lr
