00:23:19
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:23:24 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:23:25 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:23:25 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:23:27 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:23:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:23:27 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:23:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:23:29 2024

###########################################################]
Pre-mapping Report

# Sun Sep 29 00:23:31 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     111.5 MHz     8.968         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:23:32 2024

###########################################################]
Map & Optimize Report

# Sun Sep 29 00:23:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.69ns		 494 /       179
   2		0h:00m:03s		    -4.69ns		 488 /       179
   3		0h:00m:03s		    -2.76ns		 488 /       179
   4		0h:00m:03s		    -1.86ns		 487 /       179
   5		0h:00m:03s		    -1.72ns		 487 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[3] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[7] (in view: work.anda_plis(bdf_type)) with 13 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[8] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[9] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 12 Registers via timing driven replication
Added 12 LUTs via timing driven replication

   6		0h:00m:04s		    -1.72ns		 529 /       191
   7		0h:00m:04s		    -1.36ns		 532 /       191
   8		0h:00m:05s		    -1.36ns		 535 /       191


   9		0h:00m:05s		    -0.71ns		 538 /       191
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_5[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_56 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_164_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.state_ns_i_i_54 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_141_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_5[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_56 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_164_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.state_ns_i_i_54 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_141_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_400_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_42.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 160MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 160MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 193 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   193        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 130MB peak: 160MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 160MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 16.12ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:23:40 2024
#


Top view:               anda_plis
Requested Frequency:    62.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.845

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      62.0 MHz      52.7 MHz      16.119        18.963        -2.845     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  16.119      -2.845  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -2.845
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -2.795
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.781
b2v_inst.indice_FIFO_7_rep1      anda_plis|clk     SB_DFFER     Q       indice_FIFO_7_rep1      0.540       -2.774
b2v_inst.indice_FIFO_fast[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[3]     0.540       -2.732
b2v_inst.indice_FIFO_fast[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[4]     0.540       -2.711
b2v_inst.indice_FIFO_fast[5]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[5]     0.540       -2.648
b2v_inst.indice_FIFO_fast[6]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[6]     0.540       -1.144
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       -1.095
b2v_inst.indice_FIFO_fast[7]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[7]     0.540       -1.095
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     16.014       -2.845
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     16.014       -2.704
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               16.014       -2.564
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               16.014       -2.424
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     16.014       -2.284
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               16.014       -2.144
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      16.014       -1.438
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      16.014       -1.298
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 16.014       -0.371
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_141_i_0                  16.119       -0.266
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.119
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.014

    - Propagation time:                      18.858
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.845

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO[6] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[6]                        SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[6]                                 Net          -        -       1.599     -           11        
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      O        Out     0.449     2.588       -         
un69_fifo_dir_o_ac0_11_0                       Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      I2       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      O        Out     0.379     4.338       -         
indice_FIFO_RNIR3O81_0[9]                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      I1       In      -         5.708       -         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      O        Out     0.400     6.108       -         
un1_indice_FIFO_1lto11_3_2                     Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      I3       In      -         7.479       -         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      O        Out     0.287     7.767       -         
FIFO_dir_o_0_sqmuxa_5_0_N_3L3_sx               Net          -        -       1.371     -           1         
b2v_inst.state_RNI43616[7]                     SB_LUT4      I0       In      -         9.138       -         
b2v_inst.state_RNI43616[7]                     SB_LUT4      O        Out     0.449     9.586       -         
state_RNI43616[7]                              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      I1       In      -         10.958      -         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      O        Out     0.400     11.357      -         
un15_1[4]                                      Net          -        -       1.371     -           15        
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.728      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     13.128      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.033      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.262      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CI       In      -         14.276      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.126     14.402      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CI       In      -         14.416      -         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CO       Out     0.126     14.542      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CI       In      -         14.556      -         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CO       Out     0.126     14.682      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CI       In      -         14.696      -         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CO       Out     0.126     14.823      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         14.837      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     14.963      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.349      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.664      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         17.035      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     17.351      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         18.858      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.963 is 4.899(25.8%) logic and 14.064(74.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.119
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.014

    - Propagation time:                      18.837
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.823

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO[6] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[6]                        SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[6]                                 Net          -        -       1.599     -           11        
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      O        Out     0.449     2.588       -         
un69_fifo_dir_o_ac0_11_0                       Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_RNIR3O81[9]               SB_LUT4      I2       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIR3O81[9]               SB_LUT4      O        Out     0.379     4.338       -         
indice_FIFO_RNIR3O81[9]                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      I2       In      -         5.708       -         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      O        Out     0.379     6.087       -         
un1_indice_FIFO_1lto11_3_2                     Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      I3       In      -         7.458       -         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      O        Out     0.287     7.746       -         
FIFO_dir_o_0_sqmuxa_5_0_N_3L3_sx               Net          -        -       1.371     -           1         
b2v_inst.state_RNI43616[7]                     SB_LUT4      I0       In      -         9.117       -         
b2v_inst.state_RNI43616[7]                     SB_LUT4      O        Out     0.449     9.566       -         
state_RNI43616[7]                              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      I1       In      -         10.937      -         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      O        Out     0.400     11.336      -         
un15_1[4]                                      Net          -        -       1.371     -           15        
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.707      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     13.107      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.012      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.241      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CI       In      -         14.255      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.126     14.381      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CI       In      -         14.395      -         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CO       Out     0.126     14.521      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CI       In      -         14.535      -         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CO       Out     0.126     14.661      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CI       In      -         14.675      -         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CO       Out     0.126     14.802      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         14.816      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     14.942      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.328      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.643      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         17.014      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     17.330      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         18.837      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.942 is 4.878(25.8%) logic and 14.064(74.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.119
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.014

    - Propagation time:                      18.809
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.795

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO[8] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[8]                        SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[8]                                 Net          -        -       1.599     -           11        
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      O        Out     0.400     2.539       -         
un69_fifo_dir_o_ac0_11_0                       Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      I2       In      -         3.910       -         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      O        Out     0.379     4.288       -         
indice_FIFO_RNIR3O81_0[9]                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      I1       In      -         5.659       -         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      O        Out     0.400     6.059       -         
un1_indice_FIFO_1lto11_3_2                     Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      I3       In      -         7.430       -         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      O        Out     0.287     7.718       -         
FIFO_dir_o_0_sqmuxa_5_0_N_3L3_sx               Net          -        -       1.371     -           1         
b2v_inst.state_RNI43616[7]                     SB_LUT4      I0       In      -         9.089       -         
b2v_inst.state_RNI43616[7]                     SB_LUT4      O        Out     0.449     9.537       -         
state_RNI43616[7]                              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      I1       In      -         10.908      -         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      O        Out     0.400     11.308      -         
un15_1[4]                                      Net          -        -       1.371     -           15        
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.679      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     13.079      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         13.984      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.213      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CI       In      -         14.227      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.126     14.353      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CI       In      -         14.367      -         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CO       Out     0.126     14.493      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CI       In      -         14.507      -         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CO       Out     0.126     14.633      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CI       In      -         14.647      -         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CO       Out     0.126     14.774      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         14.788      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     14.914      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.300      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.615      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         16.986      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     17.302      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         18.809      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.914 is 4.850(25.6%) logic and 14.064(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.119
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.014

    - Propagation time:                      18.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.781

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                            Net          -        -       1.599     -           7         
b2v_inst.indice_FIFO_fast_RNII5DD[5]           SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNII5DD[5]           SB_LUT4      O        Out     0.449     2.588       -         
un69_fifo_dir_o_c4                             Net          -        -       1.371     -           8         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      I3       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      O        Out     0.316     4.274       -         
indice_FIFO_RNIR3O81_0[9]                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      I1       In      -         5.645       -         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      O        Out     0.400     6.045       -         
un1_indice_FIFO_1lto11_3_2                     Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      I3       In      -         7.416       -         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      O        Out     0.287     7.704       -         
FIFO_dir_o_0_sqmuxa_5_0_N_3L3_sx               Net          -        -       1.371     -           1         
b2v_inst.state_RNI43616[7]                     SB_LUT4      I0       In      -         9.075       -         
b2v_inst.state_RNI43616[7]                     SB_LUT4      O        Out     0.449     9.523       -         
state_RNI43616[7]                              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      I1       In      -         10.894      -         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      O        Out     0.400     11.294      -         
un15_1[4]                                      Net          -        -       1.371     -           15        
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.665      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     13.065      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         13.970      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.199      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CI       In      -         14.213      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.126     14.339      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CI       In      -         14.353      -         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CO       Out     0.126     14.479      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CI       In      -         14.493      -         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CO       Out     0.126     14.619      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CI       In      -         14.633      -         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CO       Out     0.126     14.759      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         14.774      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     14.900      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.286      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.601      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         16.972      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     17.288      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         18.795      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.900 is 4.836(25.6%) logic and 14.064(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.119
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.014

    - Propagation time:                      18.788
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.774

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_7_rep1 / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_7_rep1                    SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_7_rep1                             Net          -        -       1.599     -           8         
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      I2       In      -         2.139       -         
b2v_inst.indice_FIFO_7_rep1_RNIN3EC            SB_LUT4      O        Out     0.379     2.518       -         
un69_fifo_dir_o_ac0_11_0                       Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      I2       In      -         3.889       -         
b2v_inst.indice_FIFO_RNIR3O81_0[9]             SB_LUT4      O        Out     0.379     4.267       -         
indice_FIFO_RNIR3O81_0[9]                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      I1       In      -         5.638       -         
b2v_inst.indice_FIFO_RNIOTTU2[9]               SB_LUT4      O        Out     0.400     6.038       -         
un1_indice_FIFO_1lto11_3_2                     Net          -        -       1.371     -           6         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      I3       In      -         7.409       -         
b2v_inst.indice_FIFO_RNIQJJ04_0[6]             SB_LUT4      O        Out     0.287     7.697       -         
FIFO_dir_o_0_sqmuxa_5_0_N_3L3_sx               Net          -        -       1.371     -           1         
b2v_inst.state_RNI43616[7]                     SB_LUT4      I0       In      -         9.068       -         
b2v_inst.state_RNI43616[7]                     SB_LUT4      O        Out     0.449     9.516       -         
state_RNI43616[7]                              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      I1       In      -         10.887      -         
b2v_inst.flag_ignorar_1_RNISMNLA               SB_LUT4      O        Out     0.400     11.287      -         
un15_1[4]                                      Net          -        -       1.371     -           15        
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.658      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     13.058      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         13.963      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.192      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CI       In      -         14.206      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.126     14.332      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CI       In      -         14.346      -         
b2v_inst.un1_indice_FIFO_2_cry_2_0_c           SB_CARRY     CO       Out     0.126     14.472      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CI       In      -         14.486      -         
b2v_inst.un1_indice_FIFO_2_cry_3_0_c           SB_CARRY     CO       Out     0.126     14.612      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CI       In      -         14.626      -         
b2v_inst.un1_indice_FIFO_2_cry_4_0_c           SB_CARRY     CO       Out     0.126     14.753      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CI       In      -         14.767      -         
b2v_inst.un1_indice_FIFO_2_cry_5_0_c           SB_CARRY     CO       Out     0.126     14.893      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.279      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.594      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         16.965      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     17.281      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         18.788      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.893 is 4.829(25.6%) logic and 14.064(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 160MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        114 uses
SB_DFF          25 uses
SB_DFFE         11 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         40 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         530 uses

I/O Register bits:                  0
Register bits not including I/Os:   191 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 193

@S |Mapping Summary:
Total  LUTs: 530 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 530 = 530 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 29MB peak: 160MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime
# Sun Sep 29 00:23:40 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 20 seconds
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:24:21 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:24:21 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:24:22 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:24:23 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:24:23 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:24:23 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:24:23 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:24:24 2024

###########################################################]
Pre-mapping Report

# Sun Sep 29 00:24:25 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     111.5 MHz     8.968         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:24:26 2024

###########################################################]
Map & Optimize Report

# Sun Sep 29 00:24:26 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.85ns		 502 /       179
   2		0h:00m:03s		    -3.85ns		 495 /       179
   3		0h:00m:03s		    -3.35ns		 493 /       179
   4		0h:00m:03s		    -3.35ns		 493 /       179
   5		0h:00m:03s		    -2.95ns		 495 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[3] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[11] (in view: work.anda_plis(bdf_type)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   6		0h:00m:04s		    -2.95ns		 531 /       189
   7		0h:00m:04s		    -2.95ns		 533 /       189
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   8		0h:00m:04s		    -2.95ns		 534 /       190
   9		0h:00m:04s		    -2.79ns		 534 /       190
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_1_0[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m27_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m27_i_a4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_42 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m16_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_o3_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_153_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_1_0[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m27_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m27_i_a4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_42 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m16_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_o3_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_153_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_400_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":310:2:310:5|Unbuffered I/O b2v_inst.estado_i_a4_i[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":310:2:310:5|Unbuffered I/O b2v_inst.estado_i_a4_i[3] which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_46.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 167MB peak: 168MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 167MB peak: 168MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 192 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   192        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 138MB peak: 168MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 168MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 168MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 168MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 17.46ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:24:32 2024
#


Top view:               anda_plis
Requested Frequency:    57.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.080

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      57.3 MHz      48.7 MHz      17.456        20.536        -3.080     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  17.456      -3.080  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un39_fifo_dir_o         0.540       -3.080
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.940
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.800
b2v_inst.indice_FIFO_5_rep1      anda_plis|clk     SB_DFFER     Q       indice_FIFO_5_rep1      0.540       -2.725
b2v_inst.indice_FIFO_fast[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[4]     0.540       -2.676
b2v_inst.indice_FIFO_fast[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[3]     0.540       -2.660
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -1.018
b2v_inst.indice_FIFO_6_rep1      anda_plis|clk     SB_DFFER     Q       indice_FIFO_6_rep1      0.540       -1.018
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -0.926
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -0.905
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               17.350       -3.080
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               17.350       -2.847
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     17.350       -1.843
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     17.350       -1.702
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               17.350       -1.499
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     17.350       -1.282
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      17.350       -0.373
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      17.350       -0.233
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 17.350       0.695 
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_127_i_0                  17.456       0.744 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.456
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.350

    - Propagation time:                      20.431
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.080

    Number of logic level(s):                17
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un39_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      O        Out     0.316     2.894       -         
un39_fifo_dir_o_cry_4_c_RNI468L                Net          -        -       1.371     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      O        Out     0.449     4.714       -         
un39_fifo_dir_o_cry_1_c_RNIHH0S1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_8_c_RNISU2E3      SB_LUT4      I0       In      -         7.834       -         
b2v_inst.un39_fifo_dir_o_cry_8_c_RNISU2E3      SB_LUT4      O        Out     0.386     8.220       -         
un39_fifo_dir_o_cry_8_c_RNISU2E3               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIBTK25     SB_LUT4      I1       In      -         9.591       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIBTK25     SB_LUT4      O        Out     0.400     9.991       -         
FIFO_dir_o_0_sqmuxa_4                          Net          -        -       1.371     -           9         
b2v_inst.indice_FIFO_RNIRALUE[1]               SB_LUT4      I2       In      -         11.362      -         
b2v_inst.indice_FIFO_RNIRALUE[1]               SB_LUT4      O        Out     0.379     11.741      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI5GD8O[1]               SB_LUT4      I1       In      -         13.111      -         
b2v_inst.indice_FIFO_RNI5GD8O[1]               SB_LUT4      O        Out     0.400     13.511      -         
indice_FIFO_RNI5GD8O[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     I0       In      -         14.416      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.258     14.674      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.688      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.814      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      I3       In      -         15.200      -         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      O        Out     0.316     15.515      -         
FIFO_dir_o_RNO_3[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      I2       In      -         16.887      -         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      O        Out     0.351     17.237      -         
FIFO_dir_o_RNO_1[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      I3       In      -         18.608      -         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      O        Out     0.316     18.924      -         
FIFO_dir_o_1                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[3]                         SB_DFF       D        In      -         20.431      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.536 is 5.480(26.7%) logic and 15.056(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      17.456
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.350

    - Propagation time:                      20.410
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.059

    Number of logic level(s):                17
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un39_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      O        Out     0.316     2.894       -         
un39_fifo_dir_o_cry_4_c_RNI468L                Net          -        -       1.371     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      O        Out     0.449     4.714       -         
un39_fifo_dir_o_cry_1_c_RNIHH0S1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNI6T504     SB_LUT4      I2       In      -         7.834       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNI6T504     SB_LUT4      O        Out     0.379     8.213       -         
un15_iv_i_1[4]                                 Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIA5O99     SB_LUT4      I3       In      -         9.584       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIA5O99     SB_LUT4      O        Out     0.316     9.900       -         
un39_fifo_dir_o_cry_10_c_RNIA5O99              Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIRALUE[1]               SB_LUT4      I0       In      -         11.271      -         
b2v_inst.indice_FIFO_RNIRALUE[1]               SB_LUT4      O        Out     0.449     11.720      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI5GD8O[1]               SB_LUT4      I1       In      -         13.091      -         
b2v_inst.indice_FIFO_RNI5GD8O[1]               SB_LUT4      O        Out     0.400     13.490      -         
indice_FIFO_RNI5GD8O[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     I0       In      -         14.395      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.258     14.653      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.667      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.793      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      I3       In      -         15.179      -         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      O        Out     0.316     15.495      -         
FIFO_dir_o_RNO_3[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      I2       In      -         16.866      -         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      O        Out     0.351     17.216      -         
FIFO_dir_o_RNO_1[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      I3       In      -         18.587      -         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      O        Out     0.316     18.903      -         
FIFO_dir_o_1                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[3]                         SB_DFF       D        In      -         20.410      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.515 is 5.459(26.6%) logic and 15.056(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      17.456
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.350

    - Propagation time:                      20.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.940

    Number of logic level(s):                16
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           5         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      O        Out     0.316     2.754       -         
un39_fifo_dir_o_cry_4_c_RNI468L                Net          -        -       1.371     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      I0       In      -         4.125       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      O        Out     0.449     4.574       -         
un39_fifo_dir_o_cry_1_c_RNIHH0S1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      I2       In      -         5.944       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      O        Out     0.379     6.323       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_8_c_RNISU2E3      SB_LUT4      I0       In      -         7.694       -         
b2v_inst.un39_fifo_dir_o_cry_8_c_RNISU2E3      SB_LUT4      O        Out     0.386     8.080       -         
un39_fifo_dir_o_cry_8_c_RNISU2E3               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIBTK25     SB_LUT4      I1       In      -         9.451       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIBTK25     SB_LUT4      O        Out     0.400     9.851       -         
FIFO_dir_o_0_sqmuxa_4                          Net          -        -       1.371     -           9         
b2v_inst.indice_FIFO_RNIRALUE[1]               SB_LUT4      I2       In      -         11.222      -         
b2v_inst.indice_FIFO_RNIRALUE[1]               SB_LUT4      O        Out     0.379     11.600      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI5GD8O[1]               SB_LUT4      I1       In      -         12.971      -         
b2v_inst.indice_FIFO_RNI5GD8O[1]               SB_LUT4      O        Out     0.400     13.371      -         
indice_FIFO_RNI5GD8O[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     I0       In      -         14.276      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.258     14.534      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.547      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.674      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      I3       In      -         15.060      -         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      O        Out     0.316     15.375      -         
FIFO_dir_o_RNO_3[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      I2       In      -         16.746      -         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      O        Out     0.351     17.097      -         
FIFO_dir_o_RNO_1[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      I3       In      -         18.468      -         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      O        Out     0.316     18.784      -         
FIFO_dir_o_1                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[3]                         SB_DFF       D        In      -         20.291      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.396 is 5.354(26.2%) logic and 15.042(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      17.456
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.350

    - Propagation time:                      20.291
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.940

    Number of logic level(s):                16
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un39_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      O        Out     0.316     2.894       -         
un39_fifo_dir_o_cry_4_c_RNI468L                Net          -        -       1.371     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      O        Out     0.449     4.714       -         
un39_fifo_dir_o_cry_1_c_RNIHH0S1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_8_c_RNISU2E3      SB_LUT4      I0       In      -         7.834       -         
b2v_inst.un39_fifo_dir_o_cry_8_c_RNISU2E3      SB_LUT4      O        Out     0.386     8.220       -         
un39_fifo_dir_o_cry_8_c_RNISU2E3               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIBTK25     SB_LUT4      I1       In      -         9.591       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIBTK25     SB_LUT4      O        Out     0.400     9.991       -         
FIFO_dir_o_0_sqmuxa_4                          Net          -        -       1.371     -           9         
b2v_inst.indice_FIFO_RNI7B63F[2]               SB_LUT4      I2       In      -         11.362      -         
b2v_inst.indice_FIFO_RNI7B63F[2]               SB_LUT4      O        Out     0.379     11.741      -         
un1_indice_FIFO_2_axb_2                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHGUCO[2]               SB_LUT4      I1       In      -         13.111      -         
b2v_inst.indice_FIFO_RNIHGUCO[2]               SB_LUT4      O        Out     0.400     13.511      -         
indice_FIFO_RNIHGUCO[2]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     I0       In      -         14.416      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.258     14.674      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      I3       In      -         15.060      -         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      O        Out     0.316     15.375      -         
FIFO_dir_o_RNO_3[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      I2       In      -         16.746      -         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      O        Out     0.351     17.097      -         
FIFO_dir_o_RNO_1[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      I3       In      -         18.468      -         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      O        Out     0.316     18.784      -         
FIFO_dir_o_1                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[3]                         SB_DFF       D        In      -         20.291      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.396 is 5.354(26.2%) logic and 15.042(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.456
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.350

    - Propagation time:                      20.270
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.919

    Number of logic level(s):                16
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un39_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un39_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un39_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un39_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un39_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un39_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un39_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un39_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un39_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un39_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un39_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un39_fifo_dir_o_cry_4_c_RNI468L       SB_LUT4      O        Out     0.316     2.894       -         
un39_fifo_dir_o_cry_4_c_RNI468L                Net          -        -       1.371     -           2         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un39_fifo_dir_o_cry_1_c_RNIHH0S1      SB_LUT4      O        Out     0.449     4.714       -         
un39_fifo_dir_o_cry_1_c_RNIHH0S1               Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un39_fifo_dir_o_cry_5_c_RNINUJB2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           4         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNI6T504     SB_LUT4      I2       In      -         7.834       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNI6T504     SB_LUT4      O        Out     0.379     8.213       -         
un15_iv_i_1[4]                                 Net          -        -       1.371     -           1         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIA5O99     SB_LUT4      I3       In      -         9.584       -         
b2v_inst.un39_fifo_dir_o_cry_10_c_RNIA5O99     SB_LUT4      O        Out     0.316     9.900       -         
un39_fifo_dir_o_cry_10_c_RNIA5O99              Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNI7B63F[2]               SB_LUT4      I0       In      -         11.271      -         
b2v_inst.indice_FIFO_RNI7B63F[2]               SB_LUT4      O        Out     0.449     11.720      -         
un1_indice_FIFO_2_axb_2                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIHGUCO[2]               SB_LUT4      I1       In      -         13.091      -         
b2v_inst.indice_FIFO_RNIHGUCO[2]               SB_LUT4      O        Out     0.400     13.490      -         
indice_FIFO_RNIHGUCO[2]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     I0       In      -         14.395      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.258     14.653      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      I3       In      -         15.039      -         
b2v_inst.FIFO_dir_o_RNO_3[3]                   SB_LUT4      O        Out     0.316     15.354      -         
FIFO_dir_o_RNO_3[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      I2       In      -         16.725      -         
b2v_inst.FIFO_dir_o_RNO_1[3]                   SB_LUT4      O        Out     0.351     17.076      -         
FIFO_dir_o_RNO_1[3]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      I3       In      -         18.447      -         
b2v_inst.FIFO_dir_o_RNO[3]                     SB_LUT4      O        Out     0.316     18.762      -         
FIFO_dir_o_1                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[3]                         SB_DFF       D        In      -         20.270      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.375 is 5.333(26.2%) logic and 15.042(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 168MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 168MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        114 uses
SB_DFF          25 uses
SB_DFFE         11 uses
SB_DFFER        79 uses
SB_DFFES        2 uses
SB_DFFESR       10 uses
SB_DFFR         42 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         533 uses

I/O Register bits:                  0
Register bits not including I/Os:   190 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 192

@S |Mapping Summary:
Total  LUTs: 533 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 533 = 533 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 29MB peak: 168MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sun Sep 29 00:24:32 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	533
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	557
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	162
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	300
        CARRY Only       	:	19
        LUT with CARRY   	:	67
    LogicCells                  :	576/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 49.6 (sec)

Final Design Statistics
    Number of LUTs      	:	557
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	576/3520
    PLBs                        :	100/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 75.04 MHz | Target: 57.27 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 55.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2099
used logic cells: 576
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2099
used logic cells: 576
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 699 
I1212: Iteration  1 :    92 unrouted : 3 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:30:40 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:30:41 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:30:41 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:30:42 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:30:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:30:43 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:30:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:30:44 2024

###########################################################]
Pre-mapping Report

# Sun Sep 29 00:30:44 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.9 MHz     8.858         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:30:45 2024

###########################################################]
Map & Optimize Report

# Sun Sep 29 00:30:46 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.01ns		 496 /       179
   2		0h:00m:03s		    -4.01ns		 490 /       179
   3		0h:00m:03s		    -3.09ns		 489 /       179
   4		0h:00m:03s		    -3.09ns		 489 /       179
   5		0h:00m:03s		    -3.09ns		 490 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:03s		    -3.09ns		 507 /       181
   7		0h:00m:03s		    -2.61ns		 508 /       181
   8		0h:00m:03s		    -2.61ns		 509 /       181
   9		0h:00m:04s		    -2.61ns		 509 /       181
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[3] (in view: work.anda_plis(bdf_type)) with 13 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 5 LUTs via timing driven replication


  10		0h:00m:04s		    -2.61ns		 515 /       186
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_m3_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_69_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_6L9_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_54 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m74_m8_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m89_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_56 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m17_e_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_60_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_m3_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_69_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_6L9_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_54 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m74_m8_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m89_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_56 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m17_e_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_60_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":310:2:310:5|Unbuffered I/O b2v_inst.estado_i_a4_i[3] which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.un1_state_17_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 159MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 188 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   188        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 131MB peak: 159MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 160MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.95ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:30:51 2024
#


Top view:               anda_plis
Requested Frequency:    77.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.285

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      77.2 MHz      65.6 MHz      12.948        15.233        -2.285     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.948      -2.285  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.285
b2v_inst.indice_FIFO_3_rep1      anda_plis|clk     SB_DFFER     Q       indice_FIFO_3_rep1      0.540       -2.236
b2v_inst.indice_FIFO_fast[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[4]     0.540       -2.215
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.201
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.152
b2v_inst.indice_FIFO[0]          anda_plis|clk     SB_DFFER     Q       un12lto0                0.540       -2.106
b2v_inst.indice_FIFO_fast[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[3]     0.540       -2.047
b2v_inst.indice_FIFO_fast[5]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[5]     0.540       -1.977
b2v_inst.indice_FIFO_fast[6]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[6]     0.540       -1.914
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -1.891
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               12.842       -2.285
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               12.842       -2.117
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     12.842       -2.047
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               12.842       -2.035
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     12.842       -1.954
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_60_i_0                   12.948       -1.881
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     E       N_60_i_0                   12.948       -1.881
b2v_inst.contador_pixel[6]     anda_plis|clk     SB_DFFR       D       contador_pixel_7[6]        12.842       -0.657
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      12.842       -0.578
b2v_inst.contador_pixel[5]     anda_plis|clk     SB_DFFR       D       contador_pixel_7[5]        12.842       -0.516
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.948
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.842

    - Propagation time:                      15.127
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.285

    Number of logic level(s):                11
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                           Net          -        -       1.599     -           6         
b2v_inst.indice_FIFO_fast_RNILEM6[1]          SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNILEM6[1]          SB_LUT4      O        Out     0.400     2.539       -         
indice_FIFO_fast_RNILEM6[1]                   Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      I0       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      O        Out     0.449     4.359       -         
indice_FIFO_fast_RNILESG1[1]                  Net          -        -       1.371     -           4         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      I2       In      -         5.729       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      O        Out     0.379     6.108       -         
N_95_i_1                                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      I0       In      -         7.479       -         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      O        Out     0.449     7.928       -         
N_95_i                                        Net          -        -       0.905     -           3         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     I1       In      -         8.833       -         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     CO       Out     0.229     9.062       -         
un1_indice_FIFO_3_cry_0                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CI       In      -         9.076       -         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CO       Out     0.126     9.202       -         
un1_indice_FIFO_3_cry_1                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CI       In      -         9.216       -         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CO       Out     0.126     9.342       -         
un1_indice_FIFO_3_cry_2                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CI       In      -         9.356       -         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CO       Out     0.126     9.482       -         
un1_indice_FIFO_3_cry_3                       Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      I3       In      -         9.868       -         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      O        Out     0.316     10.184      -         
FIFO_dir_o_RNO_3[4]                           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      I3       In      -         11.555      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      O        Out     0.316     11.871      -         
FIFO_dir_o_e_1[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      I1       In      -         13.242      -         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      O        Out     0.379     13.620      -         
FIFO_dir_o_2                                  Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                        SB_DFF       D        In      -         15.127      -         
============================================================================================================
Total path delay (propagation time + setup) of 15.233 is 3.939(25.9%) logic and 11.294(74.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.948
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.842

    - Propagation time:                      15.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.236

    Number of logic level(s):                11
    Starting point:                          b2v_inst.indice_FIFO_3_rep1 / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_3_rep1                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_3_rep1                            Net          -        -       1.599     -           7         
b2v_inst.un97_fifo_dir_o_cry_1_c_RNI38HF      SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un97_fifo_dir_o_cry_1_c_RNI38HF      SB_LUT4      O        Out     0.400     2.539       -         
un97_fifo_dir_o_cry_1_c_RNI38HF               Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      I1       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      O        Out     0.400     4.309       -         
indice_FIFO_fast_RNILESG1[1]                  Net          -        -       1.371     -           4         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      I2       In      -         5.680       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      O        Out     0.379     6.059       -         
N_95_i_1                                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      I0       In      -         7.430       -         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      O        Out     0.449     7.879       -         
N_95_i                                        Net          -        -       0.905     -           3         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     I1       In      -         8.784       -         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     CO       Out     0.229     9.013       -         
un1_indice_FIFO_3_cry_0                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CI       In      -         9.027       -         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CO       Out     0.126     9.153       -         
un1_indice_FIFO_3_cry_1                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CI       In      -         9.167       -         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CO       Out     0.126     9.293       -         
un1_indice_FIFO_3_cry_2                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CI       In      -         9.307       -         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CO       Out     0.126     9.433       -         
un1_indice_FIFO_3_cry_3                       Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      I3       In      -         9.819       -         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      O        Out     0.316     10.135      -         
FIFO_dir_o_RNO_3[4]                           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      I3       In      -         11.506      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      O        Out     0.316     11.822      -         
FIFO_dir_o_e_1[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      I1       In      -         13.193      -         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      O        Out     0.379     13.571      -         
FIFO_dir_o_2                                  Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                        SB_DFF       D        In      -         15.078      -         
============================================================================================================
Total path delay (propagation time + setup) of 15.184 is 3.889(25.6%) logic and 11.294(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.948
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.842

    - Propagation time:                      15.069
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.227

    Number of logic level(s):                14
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                           Net          -        -       0.834     -           6         
b2v_inst.un97_fifo_dir_o_cry_1_c              SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un97_fifo_dir_o_cry_1_c              SB_CARRY     CO       Out     0.258     1.632       -         
un97_fifo_dir_o_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un97_fifo_dir_o_cry_2_c              SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un97_fifo_dir_o_cry_2_c              SB_CARRY     CO       Out     0.126     1.772       -         
un97_fifo_dir_o_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un97_fifo_dir_o_cry_3_c              SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un97_fifo_dir_o_cry_3_c              SB_CARRY     CO       Out     0.126     1.912       -         
un97_fifo_dir_o_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.un97_fifo_dir_o_cry_3_c_RNI9MME      SB_LUT4      I3       In      -         2.298       -         
b2v_inst.un97_fifo_dir_o_cry_3_c_RNI9MME      SB_LUT4      O        Out     0.316     2.614       -         
un97_fifo_dir_o_cry_3_c_RNI9MME               Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      I3       In      -         3.985       -         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      O        Out     0.316     4.300       -         
indice_FIFO_fast_RNILESG1[1]                  Net          -        -       1.371     -           4         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      I2       In      -         5.671       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      O        Out     0.379     6.050       -         
N_95_i_1                                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      I0       In      -         7.421       -         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      O        Out     0.449     7.870       -         
N_95_i                                        Net          -        -       0.905     -           3         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     I1       In      -         8.775       -         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     CO       Out     0.229     9.004       -         
un1_indice_FIFO_3_cry_0                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CI       In      -         9.018       -         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CO       Out     0.126     9.144       -         
un1_indice_FIFO_3_cry_1                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CI       In      -         9.158       -         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CO       Out     0.126     9.284       -         
un1_indice_FIFO_3_cry_2                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CI       In      -         9.298       -         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CO       Out     0.126     9.424       -         
un1_indice_FIFO_3_cry_3                       Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      I3       In      -         9.810       -         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      O        Out     0.316     10.126      -         
FIFO_dir_o_RNO_3[4]                           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      I3       In      -         11.497      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      O        Out     0.316     11.812      -         
FIFO_dir_o_e_1[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      I1       In      -         13.183      -         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      O        Out     0.379     13.562      -         
FIFO_dir_o_2                                  Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                        SB_DFF       D        In      -         15.069      -         
============================================================================================================
Total path delay (propagation time + setup) of 15.174 is 4.231(27.9%) logic and 10.943(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.948
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.842

    - Propagation time:                      15.057
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.215

    Number of logic level(s):                11
    Starting point:                          b2v_inst.indice_FIFO_fast[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[4]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[4]                           Net          -        -       1.599     -           4         
b2v_inst.un97_fifo_dir_o_cry_2_c_RNIK1UB      SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un97_fifo_dir_o_cry_2_c_RNIK1UB      SB_LUT4      O        Out     0.400     2.539       -         
un97_fifo_dir_o_cry_2_c_RNIK1UB               Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      I2       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      O        Out     0.379     4.288       -         
indice_FIFO_fast_RNILESG1[1]                  Net          -        -       1.371     -           4         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      I2       In      -         5.659       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      O        Out     0.379     6.038       -         
N_95_i_1                                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      I0       In      -         7.409       -         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      O        Out     0.449     7.858       -         
N_95_i                                        Net          -        -       0.905     -           3         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     I1       In      -         8.763       -         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     CO       Out     0.229     8.992       -         
un1_indice_FIFO_3_cry_0                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CI       In      -         9.006       -         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CO       Out     0.126     9.132       -         
un1_indice_FIFO_3_cry_1                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CI       In      -         9.146       -         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CO       Out     0.126     9.272       -         
un1_indice_FIFO_3_cry_2                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CI       In      -         9.286       -         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CO       Out     0.126     9.412       -         
un1_indice_FIFO_3_cry_3                       Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      I3       In      -         9.798       -         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      O        Out     0.316     10.114      -         
FIFO_dir_o_RNO_3[4]                           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      I3       In      -         11.485      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      O        Out     0.316     11.801      -         
FIFO_dir_o_e_1[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      I1       In      -         13.172      -         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      O        Out     0.379     13.550      -         
FIFO_dir_o_2                                  Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                        SB_DFF       D        In      -         15.057      -         
============================================================================================================
Total path delay (propagation time + setup) of 15.163 is 3.868(25.5%) logic and 11.294(74.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.948
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.842

    - Propagation time:                      15.043
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.201

    Number of logic level(s):                11
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                           Net          -        -       1.599     -           4         
b2v_inst.indice_FIFO_fast_RNILEM6[1]          SB_LUT4      I3       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNILEM6[1]          SB_LUT4      O        Out     0.316     2.455       -         
indice_FIFO_fast_RNILEM6[1]                   Net          -        -       1.371     -           3         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      I0       In      -         3.826       -         
b2v_inst.indice_FIFO_fast_RNILESG1[1]         SB_LUT4      O        Out     0.449     4.274       -         
indice_FIFO_fast_RNILESG1[1]                  Net          -        -       1.371     -           4         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      I2       In      -         5.645       -         
b2v_inst.un97_fifo_dir_o_cry_8_c_RNIQ57H2     SB_LUT4      O        Out     0.379     6.024       -         
N_95_i_1                                      Net          -        -       1.371     -           1         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      I0       In      -         7.395       -         
b2v_inst.un97_fifo_dir_o_cry_9_c_RNI71HP4     SB_LUT4      O        Out     0.449     7.844       -         
N_95_i                                        Net          -        -       0.905     -           3         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     I1       In      -         8.749       -         
b2v_inst.un1_indice_FIFO_3_cry_0_c            SB_CARRY     CO       Out     0.229     8.978       -         
un1_indice_FIFO_3_cry_0                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CI       In      -         8.992       -         
b2v_inst.un1_indice_FIFO_3_cry_1_c            SB_CARRY     CO       Out     0.126     9.118       -         
un1_indice_FIFO_3_cry_1                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CI       In      -         9.132       -         
b2v_inst.un1_indice_FIFO_3_cry_2_c            SB_CARRY     CO       Out     0.126     9.258       -         
un1_indice_FIFO_3_cry_2                       Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CI       In      -         9.272       -         
b2v_inst.un1_indice_FIFO_3_cry_3_c            SB_CARRY     CO       Out     0.126     9.398       -         
un1_indice_FIFO_3_cry_3                       Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      I3       In      -         9.784       -         
b2v_inst.FIFO_dir_o_RNO_3[4]                  SB_LUT4      O        Out     0.316     10.100      -         
FIFO_dir_o_RNO_3[4]                           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      I3       In      -         11.471      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                  SB_LUT4      O        Out     0.316     11.787      -         
FIFO_dir_o_e_1[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      I1       In      -         13.158      -         
b2v_inst.FIFO_dir_o_RNO[4]                    SB_LUT4      O        Out     0.379     13.536      -         
FIFO_dir_o_2                                  Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                        SB_DFF       D        In      -         15.043      -         
============================================================================================================
Total path delay (propagation time + setup) of 15.149 is 3.854(25.4%) logic and 11.294(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 160MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        112 uses
SB_DFF          24 uses
SB_DFFE         12 uses
SB_DFFER        77 uses
SB_DFFES        2 uses
SB_DFFESR       10 uses
SB_DFFR         40 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         510 uses

I/O Register bits:                  0
Register bits not including I/Os:   186 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 188

@S |Mapping Summary:
Total  LUTs: 510 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 510 = 510 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 30MB peak: 160MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sun Sep 29 00:30:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	510
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	533
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	158
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	283
        CARRY Only       	:	20
        LUT with CARRY   	:	64
    LogicCells                  :	553/3520
    PLBs                        :	82/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.3 (sec)

Final Design Statistics
    Number of LUTs      	:	533
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	553/3520
    PLBs                        :	100/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 87.25 MHz | Target: 77.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 44.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2134
used logic cells: 553
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2134
used logic cells: 553
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 663 
I1212: Iteration  1 :    72 unrouted : 3 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     5 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:33:20 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:33:20 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:33:21 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:33:23 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:33:23 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:33:24 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 00:33:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:33:26 2024

###########################################################]
Pre-mapping Report

# Sun Sep 29 00:33:26 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     111.4 MHz     8.980         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:33:28 2024

###########################################################]
Map & Optimize Report

# Sun Sep 29 00:33:28 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -4.21ns		 501 /       179
   2		0h:00m:04s		    -4.21ns		 497 /       179
   3		0h:00m:04s		    -2.81ns		 496 /       179
   4		0h:00m:04s		    -2.53ns		 496 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:05s		    -2.53ns		 533 /       182
   6		0h:00m:05s		    -2.13ns		 534 /       182
   7		0h:00m:05s		    -1.97ns		 535 /       182


   8		0h:00m:06s		    -1.41ns		 537 /       182
   9		0h:00m:06s		    -1.41ns		 539 /       182
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.state_ns_i_44_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_47 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_156_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_173_i_sx which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_a2_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_173_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_o3[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.state_ns_i_44_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_47 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_156_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_173_i_sx which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_a2_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_173_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_o3[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_400_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_401_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_402_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 163MB peak: 165MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 165MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 184 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   184        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 136MB peak: 165MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 163MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 161MB peak: 165MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 17.50ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:33:38 2024
#


Top view:               anda_plis
Requested Frequency:    57.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.088

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      57.2 MHz      48.6 MHz      17.497        20.585        -3.088     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  17.497      -3.088  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -3.088
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -3.006
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]          0.540       -2.957
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un39_fifo_dir_o         0.540       -2.956
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -2.936
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.873
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -1.291
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       0.353 
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       0.381 
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       0.402 
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     17.392       -3.088
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     17.392       -2.947
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               17.392       -2.807
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               17.392       -2.667
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     17.392       -2.527
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               17.392       -2.434
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      17.392       -1.682
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      17.392       -1.541
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_156_i_0                  17.497       1.150 
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     E       N_156_i_0                  17.497       1.150 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.497
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.392

    - Propagation time:                      20.480
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.088

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           4         
b2v_inst.un99_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un99_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un99_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un99_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un99_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un99_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un99_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un99_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.052       -         
un99_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un99_fifo_dir_o_cry_4_c_RNICUEB       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un99_fifo_dir_o_cry_4_c_RNICUEB       SB_LUT4      O        Out     0.316     2.754       -         
un99_fifo_dir_o_cry_4_c_RNICUEB                Net          -        -       1.371     -           4         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      I3       In      -         4.125       -         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      O        Out     0.316     4.440       -         
un99_fifo_dir_o_cry_2_c_RNIHLTA1               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      I2       In      -         5.811       -         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      O        Out     0.379     6.190       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           2         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      I3       In      -         7.561       -         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      O        Out     0.287     7.848       -         
un99_fifo_dir_o_cry_8_c_RNIJDGN2               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      I2       In      -         9.220       -         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      O        Out     0.351     9.570       -         
FIFO_dir_o_0_sqmuxa_4_i                        Net          -        -       1.371     -           4         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      I1       In      -         10.941      -         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      O        Out     0.400     11.341      -         
un1_indice_FIFO_2_axb_1_1                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      I2       In      -         12.712      -         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      O        Out     0.379     13.091      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      I1       In      -         14.461      -         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      O        Out     0.400     14.861      -         
indice_FIFO_RNIJ91CE[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     I0       In      -         15.766      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.258     16.024      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         16.038      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     16.164      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         16.178      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     16.304      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         16.318      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     16.444      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         16.458      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     16.584      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         16.971      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     17.286      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         18.657      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     18.973      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         20.480      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.585 is 5.501(26.7%) logic and 15.084(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      17.497
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.392

    - Propagation time:                      20.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.011

    Number of logic level(s):                18
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           4         
b2v_inst.un99_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un99_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un99_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un99_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un99_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un99_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un99_fifo_dir_o_cry_3                          Net          -        -       0.386     -           2         
b2v_inst.un99_fifo_dir_o_cry_3_c_RNIARDB       SB_LUT4      I3       In      -         2.298       -         
b2v_inst.un99_fifo_dir_o_cry_3_c_RNIARDB       SB_LUT4      O        Out     0.316     2.614       -         
un99_fifo_dir_o_cry_3_c_RNIARDB                Net          -        -       1.371     -           4         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      I2       In      -         3.985       -         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      O        Out     0.379     4.363       -         
un99_fifo_dir_o_cry_2_c_RNIHLTA1               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      I2       In      -         5.734       -         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      O        Out     0.379     6.113       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           2         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      I3       In      -         7.484       -         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      O        Out     0.287     7.771       -         
un99_fifo_dir_o_cry_8_c_RNIJDGN2               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      I2       In      -         9.142       -         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      O        Out     0.351     9.493       -         
FIFO_dir_o_0_sqmuxa_4_i                        Net          -        -       1.371     -           4         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      I1       In      -         10.864      -         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      O        Out     0.400     11.264      -         
un1_indice_FIFO_2_axb_1_1                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      I2       In      -         12.635      -         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      O        Out     0.379     13.013      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      I1       In      -         14.384      -         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      O        Out     0.400     14.784      -         
indice_FIFO_RNIJ91CE[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     I0       In      -         15.689      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.258     15.947      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         15.961      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     16.087      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         16.101      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     16.227      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         16.241      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     16.367      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         16.381      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     16.507      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         16.893      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     17.209      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         18.580      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     18.896      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         20.403      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.508 is 5.438(26.5%) logic and 15.070(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      17.497
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.392

    - Propagation time:                      20.398
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.006

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                            Net          -        -       1.599     -           4         
b2v_inst.un99_fifo_dir_o_cry_1_c_RNIJ3K8       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un99_fifo_dir_o_cry_1_c_RNIJ3K8       SB_LUT4      O        Out     0.400     2.539       -         
un99_fifo_dir_o_cry_1_c_RNIJ3K8                Net          -        -       1.371     -           6         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      I0       In      -         3.910       -         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      O        Out     0.449     4.359       -         
un99_fifo_dir_o_cry_2_c_RNIHLTA1               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      I2       In      -         5.729       -         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      O        Out     0.379     6.108       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           2         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      I3       In      -         7.479       -         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      O        Out     0.287     7.767       -         
un99_fifo_dir_o_cry_8_c_RNIJDGN2               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      I2       In      -         9.138       -         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      O        Out     0.351     9.488       -         
FIFO_dir_o_0_sqmuxa_4_i                        Net          -        -       1.371     -           4         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      I1       In      -         10.859      -         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      O        Out     0.400     11.259      -         
un1_indice_FIFO_2_axb_1_1                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      I2       In      -         12.630      -         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      O        Out     0.379     13.009      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      I1       In      -         14.380      -         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      O        Out     0.400     14.779      -         
indice_FIFO_RNIJ91CE[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     I0       In      -         15.684      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.258     15.942      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         15.956      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     16.082      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         16.096      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     16.222      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         16.236      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     16.363      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         16.377      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     16.503      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         16.889      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     17.204      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         18.575      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     18.891      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         20.398      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.503 is 5.082(24.8%) logic and 15.421(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      17.497
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.392

    - Propagation time:                      20.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.957

    Number of logic level(s):                15
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]                        SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                                 Net          -        -       1.599     -           10        
b2v_inst.un99_fifo_dir_o_cry_2_c_RNI8OCB       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNI8OCB       SB_LUT4      O        Out     0.400     2.539       -         
un99_fifo_dir_o_cry_2_c_RNI8OCB                Net          -        -       1.371     -           4         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      I1       In      -         3.910       -         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      O        Out     0.400     4.309       -         
un99_fifo_dir_o_cry_2_c_RNIHLTA1               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      I2       In      -         5.680       -         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      O        Out     0.379     6.059       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           2         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      I3       In      -         7.430       -         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      O        Out     0.287     7.718       -         
un99_fifo_dir_o_cry_8_c_RNIJDGN2               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      I2       In      -         9.089       -         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      O        Out     0.351     9.439       -         
FIFO_dir_o_0_sqmuxa_4_i                        Net          -        -       1.371     -           4         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      I1       In      -         10.810      -         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      O        Out     0.400     11.210      -         
un1_indice_FIFO_2_axb_1_1                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      I2       In      -         12.581      -         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      O        Out     0.379     12.960      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      I1       In      -         14.331      -         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      O        Out     0.400     14.730      -         
indice_FIFO_RNIJ91CE[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     I0       In      -         15.635      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.258     15.893      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         15.907      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     16.033      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         16.047      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     16.173      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         16.187      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     16.313      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         16.327      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     16.454      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         16.840      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     17.155      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         18.526      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     18.842      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         20.349      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.454 is 5.033(24.6%) logic and 15.421(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.497
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.392

    - Propagation time:                      20.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.956

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un39_fifo_dir_o                                Net          -        -       0.834     -           5         
b2v_inst.un99_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.374       -         
b2v_inst.un99_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.500       -         
un99_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.514       -         
b2v_inst.un99_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.640       -         
un99_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.654       -         
b2v_inst.un99_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.781       -         
un99_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un99_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.795       -         
b2v_inst.un99_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     1.921       -         
un99_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un99_fifo_dir_o_cry_4_c_RNICUEB       SB_LUT4      I3       In      -         2.307       -         
b2v_inst.un99_fifo_dir_o_cry_4_c_RNICUEB       SB_LUT4      O        Out     0.316     2.622       -         
un99_fifo_dir_o_cry_4_c_RNICUEB                Net          -        -       1.371     -           4         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      I3       In      -         3.993       -         
b2v_inst.un99_fifo_dir_o_cry_2_c_RNIHLTA1      SB_LUT4      O        Out     0.316     4.309       -         
un99_fifo_dir_o_cry_2_c_RNIHLTA1               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      I2       In      -         5.680       -         
b2v_inst.un99_fifo_dir_o_cry_5_c_RNIVMDM1      SB_LUT4      O        Out     0.379     6.059       -         
un1_fifo_dir_olt11_0                           Net          -        -       1.371     -           2         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      I3       In      -         7.430       -         
b2v_inst.un99_fifo_dir_o_cry_8_c_RNIJDGN2      SB_LUT4      O        Out     0.287     7.717       -         
un99_fifo_dir_o_cry_8_c_RNIJDGN2               Net          -        -       1.371     -           1         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      I2       In      -         9.088       -         
b2v_inst.un99_fifo_dir_o_cry_10_c_RNI0JA24     SB_LUT4      O        Out     0.351     9.439       -         
FIFO_dir_o_0_sqmuxa_4_i                        Net          -        -       1.371     -           4         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      I1       In      -         10.810      -         
b2v_inst.state_RNIV38E4_0[1]                   SB_LUT4      O        Out     0.400     11.210      -         
un1_indice_FIFO_2_axb_1_1                      Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      I2       In      -         12.581      -         
b2v_inst.indice_FIFO_RNIK5PT9[1]               SB_LUT4      O        Out     0.379     12.959      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      I1       In      -         14.330      -         
b2v_inst.indice_FIFO_RNIJ91CE[1]               SB_LUT4      O        Out     0.400     14.730      -         
indice_FIFO_RNIJ91CE[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     I0       In      -         15.635      -         
b2v_inst.un1_indice_FIFO_2_cry_1_0_c           SB_CARRY     CO       Out     0.258     15.892      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         15.906      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     16.033      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         16.047      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     16.173      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         16.187      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     16.313      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         16.327      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     16.453      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         16.839      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     17.155      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I3       In      -         18.526      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.316     18.841      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         20.348      -         
=============================================================================================================
Total path delay (propagation time + setup) of 20.454 is 5.370(26.3%) logic and 15.084(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 162MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 162MB peak: 165MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        113 uses
SB_DFF          25 uses
SB_DFFE         11 uses
SB_DFFER        73 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         40 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         530 uses

I/O Register bits:                  0
Register bits not including I/Os:   182 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 184

@S |Mapping Summary:
Total  LUTs: 530 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 530 = 530 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 29MB peak: 165MB)

Process took 0h:00m:10s realtime, 0h:00m:08s cputime
# Sun Sep 29 00:33:38 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	530
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	113
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	554
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	113

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	155
        LUT, DFF and CARRY	:	27
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	21
        LUT with CARRY   	:	65
    LogicCells                  :	575/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 2.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 78.1 (sec)

Final Design Statistics
    Number of LUTs      	:	554
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	113
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	575/3520
    PLBs                        :	109/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 74.65 MHz | Target: 57.14 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 87.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2021
used logic cells: 575
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2021
used logic cells: 575
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 682 
I1212: Iteration  1 :    88 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 9 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:39:16 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:39:16 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:39:16 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:39:17 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:39:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:39:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:39:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:39:19 2024

###########################################################]
Pre-mapping Report

# Sun Sep 29 00:39:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     111.4 MHz     8.980         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:39:21 2024

###########################################################]
Map & Optimize Report

# Sun Sep 29 00:39:21 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.91ns		 474 /       179
   2		0h:00m:02s		    -3.91ns		 469 /       179
   3		0h:00m:02s		    -2.79ns		 468 /       179
   4		0h:00m:02s		    -2.79ns		 470 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:03s		    -2.51ns		 507 /       183
   6		0h:00m:03s		    -2.51ns		 507 /       183
   7		0h:00m:04s		    -1.67ns		 509 /       183
   8		0h:00m:04s		    -1.67ns		 509 /       183


   9		0h:00m:04s		    -1.28ns		 515 /       183
  10		0h:00m:04s		    -1.11ns		 518 /       183
  11		0h:00m:04s		    -1.11ns		 518 /       183
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_sx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_141_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.N_235_0_i_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_sx[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_141_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.N_235_0_i_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_400_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_401_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_402_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 185 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   185        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 129MB peak: 158MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 158MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 158MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 158MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 16.53ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:39:27 2024
#


Top view:               anda_plis
Requested Frequency:    60.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.917

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      60.5 MHz      51.4 MHz      16.528        19.445        -2.917     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  16.528      -2.917  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un38_fifo_dir_o         0.540       -2.917
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.777
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.636
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.562
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -2.547
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]          0.540       -2.519
b2v_inst.indice_FIFO[1]          anda_plis|clk     SB_DFFER     Q       un12lto1                0.540       -1.343
b2v_inst.indice_FIFO[2]          anda_plis|clk     SB_DFFER     Q       un12lto2                0.540       -1.202
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -0.896
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -0.637
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     16.423       -2.917
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     16.423       -2.777
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               16.423       -2.573
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               16.423       -2.433
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     16.423       -2.356
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               16.423       -2.153
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      16.423       -1.447
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[7]      16.423       -1.307
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 16.423       -0.394
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_295_0_0                  16.528       -0.268
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.423

    - Propagation time:                      19.340
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.917

    Number of logic level(s):                20
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un38_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      O        Out     0.316     2.894       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      O        Out     0.449     4.714       -         
un38_fifo_dir_o_cry_1_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      I0       In      -         7.834       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      O        Out     0.386     8.220       -         
FIFO_dir_o_0_sqmuxa_5_1                        Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      I0       In      -         9.591       -         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      O        Out     0.449     10.040      -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      I0       In      -         11.411      -         
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      O        Out     0.386     11.797      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         13.168      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     13.546      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.451      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.680      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.694      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.820      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.834      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.961      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.975      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     15.101      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         15.115      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.241      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         15.255      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     15.381      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.767      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     16.083      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.454      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.833      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.340      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.445 is 5.704(29.3%) logic and 13.741(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.423

    - Propagation time:                      19.242
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.819

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un38_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      O        Out     0.316     2.894       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      O        Out     0.449     4.714       -         
un38_fifo_dir_o_cry_1_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      I0       In      -         7.834       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      O        Out     0.386     8.220       -         
FIFO_dir_o_0_sqmuxa_5_1                        Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      I0       In      -         9.591       -         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      O        Out     0.449     10.040      -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.indice_FIFO_RNIGCGUA[1]               SB_LUT4      I2       In      -         11.411      -         
b2v_inst.indice_FIFO_RNIGCGUA[1]               SB_LUT4      O        Out     0.379     11.790      -         
un1_indice_FIFO_2_axb_1                        Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNI25VLF[1]               SB_LUT4      I1       In      -         13.161      -         
b2v_inst.indice_FIFO_RNI25VLF[1]               SB_LUT4      O        Out     0.400     13.560      -         
indice_FIFO_RNI25VLF[1]                        Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     I0       In      -         14.465      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.258     14.723      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.737      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.863      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.877      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     15.003      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         15.017      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.143      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         15.157      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     15.284      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.670      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.985      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.356      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.735      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.242      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.347 is 5.620(29.0%) logic and 13.727(71.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.423

    - Propagation time:                      19.199
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.777

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       0.834     -           4         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      O        Out     0.316     2.754       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      I0       In      -         4.125       -         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      O        Out     0.449     4.574       -         
un38_fifo_dir_o_cry_1_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         5.944       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.379     6.323       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      I0       In      -         7.694       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      O        Out     0.386     8.080       -         
FIFO_dir_o_0_sqmuxa_5_1                        Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      I0       In      -         9.451       -         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      O        Out     0.449     9.900       -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      I0       In      -         11.271      -         
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      O        Out     0.386     11.656      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         13.027      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     13.406      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.311      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.540      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.554      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.680      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.694      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.820      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.834      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     14.961      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         14.975      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.101      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         15.115      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     15.241      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.627      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.943      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.314      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.692      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.199      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.305 is 5.577(28.9%) logic and 13.727(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.423

    - Propagation time:                      19.199
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.777

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un38_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_4_c               SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_4                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      I3       In      -         2.578       -         
b2v_inst.un38_fifo_dir_o_cry_4_c_RNI5JBH       SB_LUT4      O        Out     0.316     2.894       -         
un38_fifo_dir_o_cry_4_c_RNI5JBH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      I0       In      -         4.265       -         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      O        Out     0.449     4.714       -         
un38_fifo_dir_o_cry_1_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         6.085       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.379     6.463       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      I0       In      -         7.834       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      O        Out     0.386     8.220       -         
FIFO_dir_o_0_sqmuxa_5_1                        Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      I0       In      -         9.591       -         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      O        Out     0.449     10.040      -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      I0       In      -         11.411      -         
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      O        Out     0.386     11.797      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         13.168      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.379     13.546      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.451      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.680      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.694      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.820      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.834      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.961      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.975      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     15.101      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         15.115      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.241      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[5]                   SB_LUT4      I3       In      -         15.627      -         
b2v_inst.FIFO_dir_o_RNO_1[5]                   SB_LUT4      O        Out     0.316     15.943      -         
FIFO_dir_o_RNO_1[5]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[5]                     SB_LUT4      I2       In      -         17.314      -         
b2v_inst.FIFO_dir_o_RNO[5]                     SB_LUT4      O        Out     0.379     17.692      -         
un1_FIFO_dir_o_iv_0[5]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[5]                         SB_DFFE      D        In      -         19.199      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.305 is 5.577(28.9%) logic and 13.727(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.423

    - Propagation time:                      19.185
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.762

    Number of logic level(s):                19
    Starting point:                          b2v_inst.indice_FIFO_fast[0] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[0]                   SB_DFFER     Q        Out     0.540     0.540       -         
un38_fifo_dir_o                                Net          -        -       0.834     -           6         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_0_c               SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_0                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_3                          Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c_RNI3GAH       SB_LUT4      I3       In      -         2.438       -         
b2v_inst.un38_fifo_dir_o_cry_3_c_RNI3GAH       SB_LUT4      O        Out     0.316     2.754       -         
un38_fifo_dir_o_cry_3_c_RNI3GAH                Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      I1       In      -         4.125       -         
b2v_inst.un38_fifo_dir_o_cry_1_c_RNIL8G22      SB_LUT4      O        Out     0.379     4.503       -         
un38_fifo_dir_o_cry_1_c_RNIL8G22               Net          -        -       1.371     -           1         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      I2       In      -         5.874       -         
b2v_inst.un38_fifo_dir_o_cry_5_c_RNISUSJ2      SB_LUT4      O        Out     0.351     6.225       -         
un1_fifo_dir_o_1lt11_0                         Net          -        -       1.371     -           4         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      I0       In      -         7.596       -         
b2v_inst.un38_fifo_dir_o_cry_10_c_RNIHLT54     SB_LUT4      O        Out     0.449     8.045       -         
FIFO_dir_o_0_sqmuxa_5_1                        Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      I0       In      -         9.416       -         
b2v_inst.flag_ignorar_1_RNIBTGN5_0             SB_LUT4      O        Out     0.386     9.802       -         
FIFO_dir_o_0_sqmuxa_5                          Net          -        -       1.371     -           11        
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      I0       In      -         11.172      -         
b2v_inst.state_RNIOD7AA[7]                     SB_LUT4      O        Out     0.449     11.621      -         
un14_1[8]                                      Net          -        -       1.371     -           5         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      I1       In      -         12.992      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.400     13.392      -         
un1_indice_FIFO_2_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     I1       In      -         14.297      -         
b2v_inst.un1_indice_FIFO_2_cry_0_0_c           SB_CARRY     CO       Out     0.229     14.526      -         
un1_indice_FIFO_2_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CI       In      -         14.540      -         
b2v_inst.un1_indice_FIFO_2_cry_1_c             SB_CARRY     CO       Out     0.126     14.666      -         
un1_indice_FIFO_2_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CI       In      -         14.680      -         
b2v_inst.un1_indice_FIFO_2_cry_2_c             SB_CARRY     CO       Out     0.126     14.806      -         
un1_indice_FIFO_2_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CI       In      -         14.820      -         
b2v_inst.un1_indice_FIFO_2_cry_3_c             SB_CARRY     CO       Out     0.126     14.947      -         
un1_indice_FIFO_2_cry_3                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CI       In      -         14.961      -         
b2v_inst.un1_indice_FIFO_2_cry_4_c             SB_CARRY     CO       Out     0.126     15.087      -         
un1_indice_FIFO_2_cry_4                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CI       In      -         15.101      -         
b2v_inst.un1_indice_FIFO_2_cry_5_c             SB_CARRY     CO       Out     0.126     15.227      -         
un1_indice_FIFO_2_cry_5                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      I3       In      -         15.613      -         
b2v_inst.FIFO_dir_o_RNO_1[6]                   SB_LUT4      O        Out     0.316     15.929      -         
FIFO_dir_o_RNO_1[6]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      I2       In      -         17.299      -         
b2v_inst.FIFO_dir_o_RNO[6]                     SB_LUT4      O        Out     0.379     17.678      -         
un1_FIFO_dir_o_iv_0[6]                         Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                         SB_DFFE      D        In      -         19.185      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.290 is 5.563(28.8%) logic and 13.727(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 158MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 158MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        116 uses
SB_DFF          25 uses
SB_DFFE         11 uses
SB_DFFER        73 uses
SB_DFFES        2 uses
SB_DFFESR       10 uses
SB_DFFR         41 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         513 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 185

@S |Mapping Summary:
Total  LUTs: 513 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 513 = 513 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 29MB peak: 158MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Sun Sep 29 00:39:27 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	513
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	537
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	153
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	287
        CARRY Only       	:	19
        LUT with CARRY   	:	67
    LogicCells                  :	556/3520
    PLBs                        :	80/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.8 (sec)

Final Design Statistics
    Number of LUTs      	:	537
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	556/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 80.63 MHz | Target: 60.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 47.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1905
used logic cells: 556
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1905
used logic cells: 556
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 658 
I1212: Iteration  1 :    82 unrouted : 3 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:42:17 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:42:18 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:42:18 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:42:20 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:42:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:42:22 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Sep 29 00:42:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:42:23 2024

###########################################################]
Pre-mapping Report

# Sun Sep 29 00:42:24 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.9 MHz     8.858         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:42:25 2024

###########################################################]
Map & Optimize Report

# Sun Sep 29 00:42:26 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 139MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.90ns		 510 /       179
   2		0h:00m:05s		    -3.90ns		 503 /       179
   3		0h:00m:05s		    -3.90ns		 504 /       179
   4		0h:00m:05s		    -2.50ns		 507 /       179
   5		0h:00m:05s		    -2.50ns		 507 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:08s		    -2.50ns		 543 /       181


   7		0h:00m:08s		    -1.64ns		 537 /       181
   8		0h:00m:08s		    -0.89ns		 543 /       181
   9		0h:00m:08s		    -0.54ns		 549 /       181
  10		0h:00m:09s		    -0.54ns		 548 /       181
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_55_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_41 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_43_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.state_ns_i_39_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_6L9 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_5L7_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_41_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_2L1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_2L1_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_55_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_41 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_43_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.state_ns_i_39_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_6L9 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_5L7_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_41_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_2L1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_2L1_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 171MB peak: 172MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 171MB peak: 172MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 183 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   183        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 142MB peak: 172MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 168MB peak: 172MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 169MB peak: 172MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 168MB peak: 172MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 15.74ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:42:38 2024
#


Top view:               anda_plis
Requested Frequency:    63.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.777

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      63.5 MHz      54.0 MHz      15.737        18.515        -2.777     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  15.737      -2.777  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[2]          anda_plis|clk     SB_DFFER     Q       un12lto2                0.540       -2.777
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]          0.540       -2.770
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -2.742
b2v_inst.indice_FIFO_fast[1]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[1]     0.540       -2.693
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.679
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -1.119
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un66_fifo_dir_o         0.540       -1.087
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       0.542 
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       0.568 
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       0.596 
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               15.632       -2.777
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               15.632       -2.609
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               15.632       -2.357
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     15.632       -1.434
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     15.632       -1.294
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o                 15.632       -1.059
b2v_inst.FIFO_dir_o_esr[7]     anda_plis|clk     SB_DFFESR     E       N_41_i_0                   15.737       -0.981
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     E       N_41_i_0                   15.737       -0.981
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     15.632       -0.810
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      15.632       0.035 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.737
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.632

    - Propagation time:                      18.409
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.777

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[2]                        SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2                                       Net          -        -       1.599     -           18        
b2v_inst.indice_FIFO_fast_RNI80E9[1]           SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNI80E9[1]           SB_LUT4      O        Out     0.400     2.539       -         
indice_FIFO_fast_RNI80E9[1]                    Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      I0       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      O        Out     0.386     4.295       -         
indice_FIFO_fast_RNIQ0CQ1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      I2       In      -         5.666       -         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      O        Out     0.351     6.017       -         
un1_indice_FIFO_2lt11_0                        Net          -        -       1.371     -           2         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      I3       In      -         7.388       -         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      O        Out     0.316     7.704       -         
state_RNIG7JL3[5]                              Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      I2       In      -         9.075       -         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      O        Out     0.379     9.453       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         10.824      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     11.273      -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         12.178      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     12.407      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CI       In      -         12.421      -         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CO       Out     0.126     12.547      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CI       In      -         12.561      -         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CO       Out     0.126     12.687      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CI       In      -         12.701      -         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CO       Out     0.126     12.828      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      I3       In      -         13.214      -         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      O        Out     0.316     13.529      -         
FIFO_dir_o_RNO_8[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      I3       In      -         14.900      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      O        Out     0.316     15.216      -         
FIFO_dir_o_RNO_2[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I3       In      -         16.587      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.316     16.902      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         18.409      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.515 is 4.479(24.2%) logic and 14.036(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.737
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.632

    - Propagation time:                      18.402
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.770

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]                        SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                                 Net          -        -       1.599     -           17        
b2v_inst.un96_fifo_dir_o_cry_1_c_RNI4T8G       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un96_fifo_dir_o_cry_1_c_RNI4T8G       SB_LUT4      O        Out     0.400     2.539       -         
un96_fifo_dir_o_cry_1_c_RNI4T8G                Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      I1       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      O        Out     0.379     4.288       -         
indice_FIFO_fast_RNIQ0CQ1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      I2       In      -         5.659       -         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      O        Out     0.351     6.010       -         
un1_indice_FIFO_2lt11_0                        Net          -        -       1.371     -           2         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      I3       In      -         7.381       -         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      O        Out     0.316     7.697       -         
state_RNIG7JL3[5]                              Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      I2       In      -         9.068       -         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      O        Out     0.379     9.446       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         10.817      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     11.266      -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         12.171      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     12.400      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CI       In      -         12.414      -         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CO       Out     0.126     12.540      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CI       In      -         12.554      -         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CO       Out     0.126     12.680      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CI       In      -         12.694      -         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CO       Out     0.126     12.821      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      I3       In      -         13.207      -         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      O        Out     0.316     13.522      -         
FIFO_dir_o_RNO_8[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      I3       In      -         14.893      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      O        Out     0.316     15.209      -         
FIFO_dir_o_RNO_2[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I3       In      -         16.580      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.316     16.895      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         18.402      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.508 is 4.472(24.2%) logic and 14.036(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.737
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.632

    - Propagation time:                      18.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.754

    Number of logic level(s):                16
    Starting point:                          b2v_inst.indice_FIFO[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[2]                        SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2                                       Net          -        -       0.834     -           18        
b2v_inst.un96_fifo_dir_o_cry_1_c               SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un96_fifo_dir_o_cry_1_c               SB_CARRY     CO       Out     0.258     1.632       -         
un96_fifo_dir_o_cry_1                          Net          -        -       0.014     -           2         
b2v_inst.un96_fifo_dir_o_cry_2_c               SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un96_fifo_dir_o_cry_2_c               SB_CARRY     CO       Out     0.126     1.772       -         
un96_fifo_dir_o_cry_2                          Net          -        -       0.014     -           2         
b2v_inst.un96_fifo_dir_o_cry_3_c               SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un96_fifo_dir_o_cry_3_c               SB_CARRY     CO       Out     0.126     1.912       -         
un96_fifo_dir_o_cry_3                          Net          -        -       0.386     -           2         
b2v_inst.un96_fifo_dir_o_cry_3_c_RNI83BG       SB_LUT4      I3       In      -         2.298       -         
b2v_inst.un96_fifo_dir_o_cry_3_c_RNI83BG       SB_LUT4      O        Out     0.316     2.614       -         
un96_fifo_dir_o_cry_3_c_RNI83BG                Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      I3       In      -         3.985       -         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      O        Out     0.287     4.272       -         
indice_FIFO_fast_RNIQ0CQ1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      I2       In      -         5.643       -         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      O        Out     0.351     5.994       -         
un1_indice_FIFO_2lt11_0                        Net          -        -       1.371     -           2         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      I3       In      -         7.365       -         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      O        Out     0.316     7.680       -         
state_RNIG7JL3[5]                              Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      I2       In      -         9.051       -         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      O        Out     0.379     9.430       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         10.801      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     11.250      -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         12.155      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     12.384      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CI       In      -         12.398      -         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CO       Out     0.126     12.524      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CI       In      -         12.538      -         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CO       Out     0.126     12.664      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CI       In      -         12.678      -         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CO       Out     0.126     12.804      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      I3       In      -         13.190      -         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      O        Out     0.316     13.506      -         
FIFO_dir_o_RNO_8[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      I3       In      -         14.877      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      O        Out     0.316     15.192      -         
FIFO_dir_o_RNO_2[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I3       In      -         16.563      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.316     16.879      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         18.386      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.491 is 4.806(26.0%) logic and 13.685(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.737
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.632

    - Propagation time:                      18.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.742

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[4]                        SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[4]                                 Net          -        -       1.599     -           16        
b2v_inst.un96_fifo_dir_o_cry_2_c_RNI60AG       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un96_fifo_dir_o_cry_2_c_RNI60AG       SB_LUT4      O        Out     0.400     2.539       -         
un96_fifo_dir_o_cry_2_c_RNI60AG                Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      I2       In      -         3.910       -         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      O        Out     0.351     4.260       -         
indice_FIFO_fast_RNIQ0CQ1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      I2       In      -         5.631       -         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      O        Out     0.351     5.982       -         
un1_indice_FIFO_2lt11_0                        Net          -        -       1.371     -           2         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      I3       In      -         7.353       -         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      O        Out     0.316     7.668       -         
state_RNIG7JL3[5]                              Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      I2       In      -         9.040       -         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      O        Out     0.379     9.418       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         10.789      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     11.238      -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         12.143      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     12.372      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CI       In      -         12.386      -         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CO       Out     0.126     12.512      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CI       In      -         12.526      -         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CO       Out     0.126     12.652      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CI       In      -         12.666      -         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CO       Out     0.126     12.793      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      I3       In      -         13.179      -         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      O        Out     0.316     13.494      -         
FIFO_dir_o_RNO_8[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      I3       In      -         14.865      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      O        Out     0.316     15.181      -         
FIFO_dir_o_RNO_2[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I3       In      -         16.552      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.316     16.867      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         18.374      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.480 is 4.443(24.0%) logic and 14.036(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.737
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.632

    - Propagation time:                      18.325
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.693

    Number of logic level(s):                13
    Starting point:                          b2v_inst.indice_FIFO_fast[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[1]                   SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[1]                            Net          -        -       1.599     -           4         
b2v_inst.indice_FIFO_fast_RNI80E9[1]           SB_LUT4      I3       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNI80E9[1]           SB_LUT4      O        Out     0.316     2.455       -         
indice_FIFO_fast_RNI80E9[1]                    Net          -        -       1.371     -           2         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      I0       In      -         3.826       -         
b2v_inst.indice_FIFO_fast_RNIQ0CQ1[1]          SB_LUT4      O        Out     0.386     4.211       -         
indice_FIFO_fast_RNIQ0CQ1[1]                   Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      I2       In      -         5.582       -         
b2v_inst.un96_fifo_dir_o_cry_4_c_RNI47OA2      SB_LUT4      O        Out     0.351     5.933       -         
un1_indice_FIFO_2lt11_0                        Net          -        -       1.371     -           2         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      I3       In      -         7.304       -         
b2v_inst.state_RNIG7JL3[5]                     SB_LUT4      O        Out     0.316     7.620       -         
state_RNIG7JL3[5]                              Net          -        -       1.371     -           1         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      I2       In      -         8.991       -         
b2v_inst.un96_fifo_dir_o_cry_9_c_RNIAM185      SB_LUT4      O        Out     0.379     9.369       -         
FIFO_dir_o_0_sqmuxa_6_i                        Net          -        -       1.371     -           8         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      I0       In      -         10.740      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c_RNO_0     SB_LUT4      O        Out     0.449     11.189      -         
un1_indice_FIFO_3_cry_0_0_c_RNO_0              Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     I1       In      -         12.094      -         
b2v_inst.un1_indice_FIFO_3_cry_0_0_c           SB_CARRY     CO       Out     0.229     12.323      -         
un1_indice_FIFO_3_cry_0                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CI       In      -         12.337      -         
b2v_inst.un1_indice_FIFO_3_cry_1_0_c           SB_CARRY     CO       Out     0.126     12.463      -         
un1_indice_FIFO_3_cry_1                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CI       In      -         12.477      -         
b2v_inst.un1_indice_FIFO_3_cry_2_0_c           SB_CARRY     CO       Out     0.126     12.603      -         
un1_indice_FIFO_3_cry_2                        Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CI       In      -         12.617      -         
b2v_inst.un1_indice_FIFO_3_cry_3_0_c           SB_CARRY     CO       Out     0.126     12.743      -         
un1_indice_FIFO_3_cry_3                        Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      I3       In      -         13.130      -         
b2v_inst.FIFO_dir_o_RNO_8[4]                   SB_LUT4      O        Out     0.316     13.445      -         
FIFO_dir_o_RNO_8[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      I3       In      -         14.816      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                   SB_LUT4      O        Out     0.316     15.132      -         
FIFO_dir_o_RNO_2[4]                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      I3       In      -         16.503      -         
b2v_inst.FIFO_dir_o_RNO[4]                     SB_LUT4      O        Out     0.316     16.818      -         
FIFO_dir_o_2                                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                         SB_DFF       D        In      -         18.325      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.430 is 4.394(23.8%) logic and 14.036(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 168MB peak: 172MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 168MB peak: 172MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        112 uses
SB_DFF          25 uses
SB_DFFE         11 uses
SB_DFFER        72 uses
SB_DFFES        2 uses
SB_DFFESR       3 uses
SB_DFFR         40 uses
SB_DFFS         1 use
SB_DFFSR        26 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         546 uses

I/O Register bits:                  0
Register bits not including I/Os:   181 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 183

@S |Mapping Summary:
Total  LUTs: 546 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 546 = 546 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 29MB peak: 172MB)

Process took 0h:00m:13s realtime, 0h:00m:11s cputime
# Sun Sep 29 00:42:39 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 2 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	546
    Number of DFFs      	:	181
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	570
    Number of DFFs      	:	181
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	150
        LUT, DFF and CARRY	:	31
    Combinational LogicCells
        Only LUT         	:	327
        CARRY Only       	:	19
        LUT with CARRY   	:	62
    LogicCells                  :	589/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 2.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 63.8 (sec)

Final Design Statistics
    Number of LUTs      	:	570
    Number of DFFs      	:	181
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	112
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	589/3520
    PLBs                        :	105/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 83.96 MHz | Target: 63.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 73.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2141
used logic cells: 589
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2141
used logic cells: 589
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 699 
I1212: Iteration  1 :    91 unrouted : 3 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Sun Sep 29 00:54:17 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Sun Sep 29 00:54:18 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Sun Sep 29 00:54:19 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 89MB)


Process completed successfully.
# Sun Sep 29 00:54:20 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Sun Sep 29 00:54:20 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:54:20 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:54:20 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 29 00:54:22 2024

###########################################################]
Pre-mapping Report

# Sun Sep 29 00:54:22 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     112.1 MHz     8.918         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-2_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Sep 29 00:54:23 2024

###########################################################]
Map & Optimize Report

# Sun Sep 29 00:54:24 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-2_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-2_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-2_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-2_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-2_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.50ns		 471 /       179
   2		0h:00m:02s		    -4.50ns		 465 /       179
   3		0h:00m:02s		    -3.29ns		 466 /       179
   4		0h:00m:02s		    -2.88ns		 468 /       179
   5		0h:00m:03s		    -2.71ns		 469 /       179
   6		0h:00m:03s		    -2.06ns		 470 /       179
   7		0h:00m:03s		    -2.06ns		 470 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   8		0h:00m:03s		    -1.89ns		 475 /       180
   9		0h:00m:03s		    -1.48ns		 475 /       180


  10		0h:00m:03s		    -1.48ns		 476 /       180
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a3_0_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_39 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state15_i_0_0_1_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_117_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_88_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a3_0_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.FIFO_dir_o_39 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state15_i_0_0_1_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_117_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_88_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o_e_N_3L3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 182 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   182        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 126MB peak: 155MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 155MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 14.57ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 29 00:54:30 2024
#


Top view:               anda_plis
Requested Frequency:    68.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.571

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      68.6 MHz      58.3 MHz      14.570        17.142        -2.571     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  14.570      -2.571  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                       Arrival           
Instance                         Reference         Type         Pin     Net                     Time        Slack 
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]     anda_plis|clk     SB_DFFER     Q       indice_FIFO_fast[2]     0.540       -2.571
b2v_inst.indice_FIFO[1]          anda_plis|clk     SB_DFFER     Q       un12lto1                0.540       -2.440
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]          0.540       -2.431
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]          0.540       -2.291
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]          0.540       -2.151
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]          0.540       -2.010
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]          0.540       -1.978
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]          0.540       -1.964
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]          0.540       -1.936
b2v_inst.indice_FIFO[10]         anda_plis|clk     SB_DFFER     Q       indice_FIFO[10]         0.540       -0.347
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference         Type          Pin     Net                        Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[4]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_3               14.465       -2.571
b2v_inst.FIFO_dir_o[3]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_2               14.465       -2.431
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_1               14.465       -2.324
b2v_inst.FIFO_dir_o[7]         anda_plis|clk     SB_DFFSR      D       FIFO_dir_o                 14.465       -1.396
b2v_inst.FIFO_dir_o[6]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[6]     14.465       -1.193
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[5]     14.465       -1.053
b2v_inst.FIFO_dir_o[2]         anda_plis|clk     SB_DFFE       D       un1_FIFO_dir_o_iv_0[2]     14.465       -0.632
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     D       FIFO_dir_o_esr_RNO[8]      14.465       0.213 
b2v_inst.FIFO_dir_o[0]         anda_plis|clk     SB_DFF        D       FIFO_dir_o_0               14.465       0.923 
b2v_inst.FIFO_dir_o_esr[8]     anda_plis|clk     SB_DFFESR     E       N_88_i_0_0                 14.570       1.022 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.465

    - Propagation time:                      17.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.571

    Number of logic level(s):                18
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                    SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                             Net          -        -       0.834     -           5         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_5                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_6                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CI       In      -         2.346       -         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CO       Out     0.126     2.473       -         
un38_fifo_dir_o_cry_7                           Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      I3       In      -         2.859       -         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      O        Out     0.316     3.174       -         
un38_fifo_dir_o_cry_7_c_RNICTEH                 Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      I2       In      -         4.545       -         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      O        Out     0.351     4.896       -         
un38_fifo_dir_o_cry_9_c_RNINFNV1_0              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      I3       In      -         6.267       -         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      O        Out     0.316     6.582       -         
flag_ignorar_1_RNI3MPV2                         Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      I3       In      -         7.954       -         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      O        Out     0.316     8.269       -         
FIFO_dir_o_0_sqmuxa_6                           Net          -        -       1.371     -           16        
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      I1       In      -         9.640       -         
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      O        Out     0.400     10.040      -         
indice_FIFO_RNI6J4O8[1]                         Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     I0       In      -         10.945      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     CO       Out     0.258     11.202      -         
un1_indice_FIFO_3_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CI       In      -         11.216      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CO       Out     0.126     11.342      -         
un1_indice_FIFO_3_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CI       In      -         11.357      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CO       Out     0.126     11.483      -         
un1_indice_FIFO_3_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      I3       In      -         11.869      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      O        Out     0.316     12.184      -         
FIFO_dir_o_RNO_4[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      I3       In      -         13.555      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      O        Out     0.287     13.843      -         
FIFO_dir_o_RNO_2[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      I3       In      -         15.214      -         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      O        Out     0.316     15.529      -         
FIFO_dir_o_3                                    Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                          SB_DFF       D        In      -         17.036      -         
==============================================================================================================
Total path delay (propagation time + setup) of 17.142 is 4.786(27.9%) logic and 12.356(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.465

    - Propagation time:                      16.924
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.459

    Number of logic level(s):                17
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                    SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                             Net          -        -       0.834     -           5         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_5                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_6                           Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c_RNIAQDH        SB_LUT4      I3       In      -         2.719       -         
b2v_inst.un38_fifo_dir_o_cry_6_c_RNIAQDH        SB_LUT4      O        Out     0.316     3.034       -         
un38_fifo_dir_o_cry_6_c_RNIAQDH                 Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      I1       In      -         4.405       -         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      O        Out     0.379     4.784       -         
un38_fifo_dir_o_cry_9_c_RNINFNV1_0              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      I3       In      -         6.155       -         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      O        Out     0.316     6.470       -         
flag_ignorar_1_RNI3MPV2                         Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      I3       In      -         7.841       -         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      O        Out     0.316     8.157       -         
FIFO_dir_o_0_sqmuxa_6                           Net          -        -       1.371     -           16        
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      I1       In      -         9.528       -         
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      O        Out     0.400     9.928       -         
indice_FIFO_RNI6J4O8[1]                         Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     I0       In      -         10.833      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     CO       Out     0.258     11.090      -         
un1_indice_FIFO_3_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CI       In      -         11.104      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CO       Out     0.126     11.230      -         
un1_indice_FIFO_3_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CI       In      -         11.244      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CO       Out     0.126     11.371      -         
un1_indice_FIFO_3_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      I3       In      -         11.757      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      O        Out     0.316     12.072      -         
FIFO_dir_o_RNO_4[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      I3       In      -         13.443      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      O        Out     0.287     13.731      -         
FIFO_dir_o_RNO_2[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      I3       In      -         15.102      -         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      O        Out     0.316     15.417      -         
FIFO_dir_o_3                                    Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                          SB_DFF       D        In      -         16.924      -         
==============================================================================================================
Total path delay (propagation time + setup) of 17.029 is 4.687(27.5%) logic and 12.342(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.465

    - Propagation time:                      16.905
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.440

    Number of logic level(s):                18
    Starting point:                          b2v_inst.indice_FIFO[1] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[1]                         SB_DFFER     Q        Out     0.540     0.540       -         
un12lto1                                        Net          -        -       0.834     -           9         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     CI       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     CO       Out     0.126     1.500       -         
un38_fifo_dir_o_cry_1                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CI       In      -         1.514       -         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CO       Out     0.126     1.640       -         
un38_fifo_dir_o_cry_2                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CI       In      -         1.654       -         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CO       Out     0.126     1.781       -         
un38_fifo_dir_o_cry_3                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CI       In      -         1.795       -         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CO       Out     0.126     1.921       -         
un38_fifo_dir_o_cry_4                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CI       In      -         1.935       -         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CO       Out     0.126     2.061       -         
un38_fifo_dir_o_cry_5                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CI       In      -         2.075       -         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CO       Out     0.126     2.201       -         
un38_fifo_dir_o_cry_6                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CI       In      -         2.215       -         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CO       Out     0.126     2.341       -         
un38_fifo_dir_o_cry_7                           Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      I3       In      -         2.727       -         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      O        Out     0.316     3.043       -         
un38_fifo_dir_o_cry_7_c_RNICTEH                 Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      I2       In      -         4.414       -         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      O        Out     0.351     4.765       -         
un38_fifo_dir_o_cry_9_c_RNINFNV1_0              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      I3       In      -         6.136       -         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      O        Out     0.316     6.451       -         
flag_ignorar_1_RNI3MPV2                         Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      I3       In      -         7.822       -         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      O        Out     0.316     8.138       -         
FIFO_dir_o_0_sqmuxa_6                           Net          -        -       1.371     -           16        
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      I1       In      -         9.509       -         
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      O        Out     0.400     9.909       -         
indice_FIFO_RNI6J4O8[1]                         Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     I0       In      -         10.813      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     CO       Out     0.258     11.071      -         
un1_indice_FIFO_3_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CI       In      -         11.085      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CO       Out     0.126     11.211      -         
un1_indice_FIFO_3_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CI       In      -         11.225      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CO       Out     0.126     11.351      -         
un1_indice_FIFO_3_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      I3       In      -         11.737      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      O        Out     0.316     12.053      -         
FIFO_dir_o_RNO_4[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      I3       In      -         13.424      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      O        Out     0.287     13.711      -         
FIFO_dir_o_RNO_2[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      I3       In      -         15.083      -         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      O        Out     0.316     15.398      -         
FIFO_dir_o_3                                    Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                          SB_DFF       D        In      -         16.905      -         
==============================================================================================================
Total path delay (propagation time + setup) of 17.010 is 4.654(27.4%) logic and 12.356(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.465

    - Propagation time:                      16.896
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.431

    Number of logic level(s):                17
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]                         SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                                  Net          -        -       0.834     -           10        
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_2                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_3                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_4                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_5                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_6                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_7                           Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      I3       In      -         2.719       -         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      O        Out     0.316     3.034       -         
un38_fifo_dir_o_cry_7_c_RNICTEH                 Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      I2       In      -         4.405       -         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      O        Out     0.351     4.756       -         
un38_fifo_dir_o_cry_9_c_RNINFNV1_0              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      I3       In      -         6.127       -         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      O        Out     0.316     6.442       -         
flag_ignorar_1_RNI3MPV2                         Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      I3       In      -         7.813       -         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      O        Out     0.316     8.129       -         
FIFO_dir_o_0_sqmuxa_6                           Net          -        -       1.371     -           16        
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      I1       In      -         9.500       -         
b2v_inst.indice_FIFO_RNI6J4O8[1]                SB_LUT4      O        Out     0.400     9.900       -         
indice_FIFO_RNI6J4O8[1]                         Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     I0       In      -         10.805      -         
b2v_inst.un1_indice_FIFO_3_cry_1_c              SB_CARRY     CO       Out     0.258     11.062      -         
un1_indice_FIFO_3_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CI       In      -         11.076      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CO       Out     0.126     11.202      -         
un1_indice_FIFO_3_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CI       In      -         11.216      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CO       Out     0.126     11.342      -         
un1_indice_FIFO_3_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      I3       In      -         11.729      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      O        Out     0.316     12.044      -         
FIFO_dir_o_RNO_4[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      I3       In      -         13.415      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      O        Out     0.287     13.703      -         
FIFO_dir_o_RNO_2[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      I3       In      -         15.074      -         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      O        Out     0.316     15.389      -         
FIFO_dir_o_3                                    Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                          SB_DFF       D        In      -         16.896      -         
==============================================================================================================
Total path delay (propagation time + setup) of 17.001 is 4.659(27.4%) logic and 12.342(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.465

    - Propagation time:                      16.896
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.431

    Number of logic level(s):                17
    Starting point:                          b2v_inst.indice_FIFO_fast[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO_fast[2]                    SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO_fast[2]                             Net          -        -       0.834     -           5         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     I0       In      -         1.374       -         
b2v_inst.un38_fifo_dir_o_cry_1_c                SB_CARRY     CO       Out     0.258     1.632       -         
un38_fifo_dir_o_cry_1                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CI       In      -         1.646       -         
b2v_inst.un38_fifo_dir_o_cry_2_c                SB_CARRY     CO       Out     0.126     1.772       -         
un38_fifo_dir_o_cry_2                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CI       In      -         1.786       -         
b2v_inst.un38_fifo_dir_o_cry_3_c                SB_CARRY     CO       Out     0.126     1.912       -         
un38_fifo_dir_o_cry_3                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CI       In      -         1.926       -         
b2v_inst.un38_fifo_dir_o_cry_4_c                SB_CARRY     CO       Out     0.126     2.052       -         
un38_fifo_dir_o_cry_4                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CI       In      -         2.066       -         
b2v_inst.un38_fifo_dir_o_cry_5_c                SB_CARRY     CO       Out     0.126     2.192       -         
un38_fifo_dir_o_cry_5                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CI       In      -         2.206       -         
b2v_inst.un38_fifo_dir_o_cry_6_c                SB_CARRY     CO       Out     0.126     2.333       -         
un38_fifo_dir_o_cry_6                           Net          -        -       0.014     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CI       In      -         2.346       -         
b2v_inst.un38_fifo_dir_o_cry_7_c                SB_CARRY     CO       Out     0.126     2.473       -         
un38_fifo_dir_o_cry_7                           Net          -        -       0.386     -           2         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      I3       In      -         2.859       -         
b2v_inst.un38_fifo_dir_o_cry_7_c_RNICTEH        SB_LUT4      O        Out     0.316     3.174       -         
un38_fifo_dir_o_cry_7_c_RNICTEH                 Net          -        -       1.371     -           2         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      I2       In      -         4.545       -         
b2v_inst.un38_fifo_dir_o_cry_9_c_RNINFNV1_0     SB_LUT4      O        Out     0.351     4.896       -         
un38_fifo_dir_o_cry_9_c_RNINFNV1_0              Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      I3       In      -         6.267       -         
b2v_inst.flag_ignorar_1_RNI3MPV2                SB_LUT4      O        Out     0.316     6.582       -         
flag_ignorar_1_RNI3MPV2                         Net          -        -       1.371     -           1         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      I3       In      -         7.954       -         
b2v_inst.flag_ignorar_1_RNIE2BQ5                SB_LUT4      O        Out     0.316     8.269       -         
FIFO_dir_o_0_sqmuxa_6                           Net          -        -       1.371     -           16        
b2v_inst.indice_FIFO_RNIA1OO6[2]                SB_LUT4      I1       In      -         9.640       -         
b2v_inst.indice_FIFO_RNIA1OO6[2]                SB_LUT4      O        Out     0.400     10.040      -         
indice_FIFO_RNIA1OO6[2]                         Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     I0       In      -         10.945      -         
b2v_inst.un1_indice_FIFO_3_cry_2_c              SB_CARRY     CO       Out     0.258     11.202      -         
un1_indice_FIFO_3_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CI       In      -         11.216      -         
b2v_inst.un1_indice_FIFO_3_cry_3_c              SB_CARRY     CO       Out     0.126     11.342      -         
un1_indice_FIFO_3_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      I3       In      -         11.729      -         
b2v_inst.FIFO_dir_o_RNO_4[4]                    SB_LUT4      O        Out     0.316     12.044      -         
FIFO_dir_o_RNO_4[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      I3       In      -         13.415      -         
b2v_inst.FIFO_dir_o_RNO_2[4]                    SB_LUT4      O        Out     0.287     13.703      -         
FIFO_dir_o_RNO_2[4]                             Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      I3       In      -         15.074      -         
b2v_inst.FIFO_dir_o_RNO[4]                      SB_LUT4      O        Out     0.316     15.389      -         
FIFO_dir_o_3                                    Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                          SB_DFF       D        In      -         16.896      -         
==============================================================================================================
Total path delay (propagation time + setup) of 17.001 is 4.659(27.4%) logic and 12.342(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        102 uses
SB_DFF          23 uses
SB_DFFE         13 uses
SB_DFFER        71 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         40 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         473 uses

I/O Register bits:                  0
Register bits not including I/Os:   180 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 182

@S |Mapping Summary:
Total  LUTs: 473 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 473 = 473 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Sun Sep 29 00:54:30 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	473
    Number of DFFs      	:	180
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	102
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	495
    Number of DFFs      	:	180
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	102

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	154
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	257
        CARRY Only       	:	18
        LUT with CARRY   	:	58
    LogicCells                  :	513/3520
    PLBs                        :	76/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.7 (sec)

Final Design Statistics
    Number of LUTs      	:	495
    Number of DFFs      	:	180
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	102
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	513/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 76.02 MHz | Target: 68.63 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 50.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2032
used logic cells: 513
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2032
used logic cells: 513
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 609 
I1212: Iteration  1 :    78 unrouted : 3 seconds
I1212: Iteration  2 :    10 unrouted : 2 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 9 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 12:06:52 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 12:06:54 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 12:06:54 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 12:06:55 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 12:06:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:06:57 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:06:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:06:58 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 12:06:59 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     113.5 MHz     8.810         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 12:07:00 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 12:07:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.01ns		 523 /       179
   2		0h:00m:03s		    -4.01ns		 512 /       179
   3		0h:00m:03s		    -3.62ns		 511 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:04s		    -2.22ns		 544 /       181
   5		0h:00m:04s		    -1.75ns		 545 /       181
   6		0h:00m:04s		    -1.52ns		 544 /       181
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[9] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   7		0h:00m:04s		    -1.52ns		 543 /       185
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_208_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_46 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_187_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_2_0_a3_0_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_208_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_46 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_187_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_2_0_a3_0_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 168MB peak: 169MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 187 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   187        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 169MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.07ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 12:07:08 2024
#


Top view:               anda_plis
Requested Frequency:    82.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.131

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      82.8 MHz      70.4 MHz      12.075        14.206        -2.131     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.075      -2.131  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[0]      0.540       -2.131
b2v_inst.reg_ancho_2[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[0]     0.540       -2.082
b2v_inst.reg_FIFO_1[1]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[1]      0.540       -1.991
b2v_inst.reg_ancho_2[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[1]     0.540       -1.942
b2v_inst.reg_FIFO_1[2]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[2]      0.540       -1.850
b2v_inst.reg_ancho_2[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[2]     0.540       -1.801
b2v_inst.reg_FIFO_1[3]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[3]      0.540       -1.710
b2v_inst.reg_ancho_2[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[3]     0.540       -1.661
b2v_inst.reg_FIFO_1[4]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[4]      0.540       -1.570
b2v_inst.reg_ancho_2[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[4]     0.540       -1.521
========================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                         Required           
Instance                       Reference         Type        Pin     Net                        Time         Slack 
                               Clock                                                                               
-------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_0[0]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]              11.970       -2.131
b2v_inst.FIFO_0[2]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]              11.970       -2.131
b2v_inst.FIFO_0[4]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]              11.970       -2.131
b2v_inst.FIFO_0[5]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]              11.970       -2.131
b2v_inst.FIFO_0[7]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]              11.970       -2.131
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFFE     D       N_76_i                     11.970       -0.995
b2v_inst.contador_pixel[6]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[6]        11.970       -0.904
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[5]     11.970       -0.895
b2v_inst.contador_pixel[5]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[5]        11.970       -0.764
b2v_inst.FIFO_0[1]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]              11.970       -0.465
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[0]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[0]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[0]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[2]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[2]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[2]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[4]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[4]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[4]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[5]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[5]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[5]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[5]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[5]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[5]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[5]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[7]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[7]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[7]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[7]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[7]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[7]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[7]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        125 uses
SB_DFF          19 uses
SB_DFFE         19 uses
SB_DFFER        72 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         512 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 187

@S |Mapping Summary:
Total  LUTs: 512 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 512 = 512 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 29MB peak: 169MB)

Process took 0h:00m:07s realtime, 0h:00m:05s cputime
# Mon Sep 30 12:07:08 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	512
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	537
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	162
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	293
        CARRY Only       	:	43
        LUT with CARRY   	:	59
    LogicCells                  :	580/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 75.8 (sec)

Final Design Statistics
    Number of LUTs      	:	537
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	580/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 96.06 MHz | Target: 82.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 80.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1943
used logic cells: 580
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1943
used logic cells: 580
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 649 
I1212: Iteration  1 :   128 unrouted : 3 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 12:13:41 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 12:13:42 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 12:13:42 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 12:13:43 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 12:13:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:13:43 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:13:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:13:45 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 12:13:45 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     99.2 MHz      10.077        inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 12:13:46 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 12:13:46 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.71ns		 522 /       179
   2		0h:00m:03s		    -3.71ns		 509 /       179
   3		0h:00m:03s		    -3.71ns		 508 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[7] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[8] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Replicating instance b2v_inst1.r_Clk_Count[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 33 loads 3 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:00m:07s		    -2.00ns		 567 /       185
   5		0h:00m:07s		    -2.00ns		 571 /       185


   6		0h:00m:07s		    -2.00ns		 572 /       185
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_166_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_i_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_i_a3_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_413_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_166_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_i_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_i_a3_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":130:3:130:6|Unbuffered I/O b2v_inst.un1_state_0_sqmuxa_i_0_a3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_413_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_414_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_444_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_416_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 188MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 188MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 187 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   187        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 142MB peak: 188MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 188MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 169MB peak: 188MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 188MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.54ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 12:13:56 2024
#


Top view:               anda_plis
Requested Frequency:    79.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.213

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      79.7 MHz      67.8 MHz      12.541        14.754        -2.213     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.541      -2.213  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]     anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]     0.540       -2.213
b2v_inst.indice_FIFO[4]     anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]     0.540       -2.164
b2v_inst.indice_FIFO[2]     anda_plis|clk     SB_DFFER     Q       un12lto2           0.540       -2.143
b2v_inst.reg_FIFO_1[0]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[0]      0.540       -1.664
b2v_inst.reg_ancho_2[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[0]     0.540       -1.615
b2v_inst.reg_FIFO_1[1]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[1]      0.540       -1.524
b2v_inst.reg_ancho_2[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[1]     0.540       -1.475
b2v_inst.reg_FIFO_1[2]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[2]      0.540       -1.384
b2v_inst.reg_ancho_2[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[2]     0.540       -1.335
b2v_inst.reg_FIFO_1[3]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[3]      0.540       -1.244
========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                         Required           
Instance                   Reference         Type        Pin     Net                        Time         Slack 
                           Clock                                                                               
---------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[6]     12.436       -2.213
b2v_inst.FIFO_dir_o[8]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[8]      12.436       -2.171
b2v_inst.FIFO_dir_o[7]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[7]      12.436       -2.129
b2v_inst.FIFO_0[0]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]              12.436       -1.664
b2v_inst.FIFO_0[1]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]              12.436       -1.664
b2v_inst.FIFO_0[2]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]              12.436       -1.664
b2v_inst.FIFO_0[3]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]              12.436       -1.664
b2v_inst.FIFO_0[4]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]              12.436       -1.664
b2v_inst.FIFO_0[5]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]              12.436       -1.664
b2v_inst.FIFO_0[6]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[6]              12.436       -1.664
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.541
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.436

    - Propagation time:                      14.649
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.213

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                       Net          -        -       1.599     -           16        
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      O        Out     0.449     2.588       -         
N_351                                Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      I0       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      O        Out     0.449     4.408       -         
indice_FIFO_RNIT1H41[6]              Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      I1       In      -         5.779       -         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      O        Out     0.400     6.178       -         
N_377                                Net          -        -       1.371     -           9         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      I0       In      -         7.549       -         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      O        Out     0.386     7.935       -         
un1_state_20_0                       Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_4[6]         SB_LUT4      I3       In      -         9.306       -         
b2v_inst.FIFO_dir_o_RNO_4[6]         SB_LUT4      O        Out     0.316     9.622       -         
FIFO_dir_o_RNO_4[6]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[6]         SB_LUT4      I1       In      -         10.993      -         
b2v_inst.FIFO_dir_o_RNO_1[6]         SB_LUT4      O        Out     0.400     11.392      -         
FIFO_dir_o_RNO_1[6]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I2       In      -         12.763      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.379     13.142      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.649      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.754 is 3.422(23.2%) logic and 11.332(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.541
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.436

    - Propagation time:                      14.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.171

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[8] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                       Net          -        -       1.599     -           16        
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      O        Out     0.449     2.588       -         
N_351                                Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      I0       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      O        Out     0.449     4.408       -         
indice_FIFO_RNIT1H41[6]              Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      I1       In      -         5.779       -         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      O        Out     0.400     6.178       -         
N_377                                Net          -        -       1.371     -           9         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      I0       In      -         7.549       -         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      O        Out     0.386     7.935       -         
un1_state_20_0                       Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_1[8]         SB_LUT4      I3       In      -         9.306       -         
b2v_inst.FIFO_dir_o_RNO_1[8]         SB_LUT4      O        Out     0.316     9.622       -         
FIFO_dir_o_RNO_1[8]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[8]         SB_LUT4      I0       In      -         10.993      -         
b2v_inst.FIFO_dir_o_RNO_0[8]         SB_LUT4      O        Out     0.449     11.441      -         
un1_FIFO_dir_o_0_i_1[8]              Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[8]           SB_LUT4      I3       In      -         12.812      -         
b2v_inst.FIFO_dir_o_RNO[8]           SB_LUT4      O        Out     0.287     13.100      -         
un1_FIFO_dir_o_0_i[8]                Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[8]               SB_DFFE      D        In      -         14.607      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.712 is 3.380(23.0%) logic and 11.332(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.541
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.436

    - Propagation time:                      14.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.164

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[4]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[4]                       Net          -        -       1.599     -           13        
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      O        Out     0.400     2.539       -         
N_351                                Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      I0       In      -         3.910       -         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      O        Out     0.449     4.359       -         
indice_FIFO_RNIT1H41[6]              Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      I1       In      -         5.729       -         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      O        Out     0.400     6.129       -         
N_377                                Net          -        -       1.371     -           9         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      I0       In      -         7.500       -         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      O        Out     0.386     7.886       -         
un1_state_20_0                       Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_4[6]         SB_LUT4      I3       In      -         9.257       -         
b2v_inst.FIFO_dir_o_RNO_4[6]         SB_LUT4      O        Out     0.316     9.572       -         
FIFO_dir_o_RNO_4[6]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[6]         SB_LUT4      I1       In      -         10.944      -         
b2v_inst.FIFO_dir_o_RNO_1[6]         SB_LUT4      O        Out     0.400     11.343      -         
FIFO_dir_o_RNO_1[6]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I2       In      -         12.714      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.379     13.093      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.600      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.705 is 3.373(22.9%) logic and 11.332(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.541
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.436

    - Propagation time:                      14.579
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.143

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[2] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[2]              SB_DFFER     Q        Out     0.540     0.540       -         
un12lto2                             Net          -        -       1.599     -           19        
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      I2       In      -         2.139       -         
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      O        Out     0.379     2.518       -         
N_351                                Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      I0       In      -         3.889       -         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      O        Out     0.449     4.338       -         
indice_FIFO_RNIT1H41[6]              Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      I1       In      -         5.708       -         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      O        Out     0.400     6.108       -         
N_377                                Net          -        -       1.371     -           9         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      I0       In      -         7.479       -         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      O        Out     0.386     7.865       -         
un1_state_20_0                       Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_4[6]         SB_LUT4      I3       In      -         9.236       -         
b2v_inst.FIFO_dir_o_RNO_4[6]         SB_LUT4      O        Out     0.316     9.552       -         
FIFO_dir_o_RNO_4[6]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_1[6]         SB_LUT4      I1       In      -         10.922      -         
b2v_inst.FIFO_dir_o_RNO_1[6]         SB_LUT4      O        Out     0.400     11.322      -         
FIFO_dir_o_RNO_1[6]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I2       In      -         12.693      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.379     13.072      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.579      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.684 is 3.352(22.8%) logic and 11.332(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.541
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.436

    - Propagation time:                      14.565
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.129

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                       Net          -        -       1.599     -           16        
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_RNIDF8I[4]      SB_LUT4      O        Out     0.449     2.588       -         
N_351                                Net          -        -       1.371     -           4         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      I0       In      -         3.959       -         
b2v_inst.indice_FIFO_RNIT1H41[6]     SB_LUT4      O        Out     0.449     4.408       -         
indice_FIFO_RNIT1H41[6]              Net          -        -       1.371     -           1         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      I1       In      -         5.779       -         
b2v_inst.indice_FIFO_RNIMQJV1[6]     SB_LUT4      O        Out     0.400     6.178       -         
N_377                                Net          -        -       1.371     -           9         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      I0       In      -         7.549       -         
b2v_inst.state_RNIQ9GH2[2]           SB_LUT4      O        Out     0.386     7.935       -         
un1_state_20_0                       Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_2[7]         SB_LUT4      I3       In      -         9.306       -         
b2v_inst.FIFO_dir_o_RNO_2[7]         SB_LUT4      O        Out     0.316     9.622       -         
un1_indice_FIFO_s0_ns_1[7]           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[7]         SB_LUT4      I2       In      -         10.993      -         
b2v_inst.FIFO_dir_o_RNO_0[7]         SB_LUT4      O        Out     0.379     11.371      -         
un1_FIFO_dir_o_0_i_1[7]              Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[7]           SB_LUT4      I3       In      -         12.742      -         
b2v_inst.FIFO_dir_o_RNO[7]           SB_LUT4      O        Out     0.316     13.058      -         
un1_FIFO_dir_o_0_i[7]                Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[7]               SB_DFFE      D        In      -         14.565      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.670 is 3.338(22.8%) logic and 11.332(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 188MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 188MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        111 uses
SB_DFF          19 uses
SB_DFFE         19 uses
SB_DFFER        73 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         42 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         527 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 187

@S |Mapping Summary:
Total  LUTs: 527 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 527 = 527 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 29MB peak: 188MB)

Process took 0h:00m:10s realtime, 0h:00m:08s cputime
# Mon Sep 30 12:13:56 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	527
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	111
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	548
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	111

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	153
        LUT, DFF and CARRY	:	32
    Combinational LogicCells
        Only LUT         	:	325
        CARRY Only       	:	41
        LUT with CARRY   	:	38
    LogicCells                  :	589/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 65.2 (sec)

Final Design Statistics
    Number of LUTs      	:	548
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	111
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	589/3520
    PLBs                        :	98/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 78.45 MHz | Target: 79.74 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 70.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2106
used logic cells: 589
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2106
used logic cells: 589
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 661 
I1212: Iteration  1 :   105 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 12:19:42 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 12:19:42 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 12:19:42 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 12:19:43 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 12:19:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:19:44 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:19:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:19:45 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 12:19:45 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     118.7 MHz     8.427         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 12:19:46 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 12:19:47 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 148MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.01ns		 558 /       179
   2		0h:00m:03s		    -4.01ns		 550 /       179
   3		0h:00m:03s		    -2.92ns		 550 /       179
   4		0h:00m:04s		    -2.92ns		 552 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[3] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[2] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[0] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[5] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[3] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[6] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[7] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   5		0h:00m:04s		    -1.52ns		 578 /       190
   6		0h:00m:04s		    -1.21ns		 579 /       190
   7		0h:00m:05s		    -1.21ns		 583 /       190
   8		0h:00m:05s		    -1.21ns		 583 /       190

@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 29 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   9		0h:00m:05s		    -1.21ns		 587 /       192
  10		0h:00m:05s		    -1.21ns		 589 /       192
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_35 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_35 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 179MB peak: 180MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 180MB peak: 180MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 194 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   194        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 152MB peak: 181MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 177MB peak: 181MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 179MB peak: 181MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 177MB peak: 181MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 12:19:54 2024
#


Top view:               anda_plis
Requested Frequency:    79.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.220

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      79.5 MHz      67.6 MHz      12.583        14.803        -2.220     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.583      -2.220  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                   Arrival           
Instance                         Reference         Type         Pin     Net                 Time        Slack 
                                 Clock                                                                        
--------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]      0.540       -2.220
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]      0.540       -2.213
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]      0.540       -2.185
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]      0.540       -2.171
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]      0.540       -2.164
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un13lto0_fast       0.540       -2.136
b2v_inst.indice_FIFO[10]         anda_plis|clk     SB_DFFER     Q       indice_FIFO[10]     0.540       -2.122
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]      0.540       -2.115
b2v_inst.indice_FIFO[1]          anda_plis|clk     SB_DFFER     Q       un13lto1            0.540       -1.982
b2v_inst.indice_FIFO[2]          anda_plis|clk     SB_DFFER     Q       un13lto2            0.540       -1.919
==============================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                         Required           
Instance                   Reference         Type        Pin     Net                        Time         Slack 
                           Clock                                                                               
---------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[6]     12.478       -2.220
b2v_inst.state[12]         anda_plis|clk     SB_DFFR     D       N_54_i                     12.478       -2.115
b2v_inst.FIFO_0[1]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]              12.478       -1.623
b2v_inst.FIFO_0[2]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]              12.478       -1.623
b2v_inst.FIFO_0[3]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]              12.478       -1.623
b2v_inst.FIFO_0[5]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]              12.478       -1.623
b2v_inst.FIFO_0[6]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[6]              12.478       -1.623
b2v_inst.FIFO_0[7]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]              12.478       -1.623
b2v_inst.FIFO_dir_o[0]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[0]      12.478       -0.373
b2v_inst.FIFO_dir_o[1]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[1]     12.478       -0.310
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.698
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.220

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                       Net          -        -       1.599     -           20        
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      O        Out     0.386     2.525       -         
indice_FIFO_RNILK2R[10]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      I0       In      -         3.896       -         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      O        Out     0.449     4.345       -         
state_RNI0AEG1[11]                   Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      I3       In      -         5.715       -         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      O        Out     0.316     6.031       -         
FIFO_dir_o_1_sqmuxa_3                Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]          SB_LUT4      I0       In      -         7.402       -         
b2v_inst.state_RNI6P425[11]          SB_LUT4      O        Out     0.449     7.851       -         
state_RNI6P425[11]                   Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      I0       In      -         9.222       -         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      O        Out     0.449     9.671       -         
un1_indice_FIFO_s0_ns_1[6]           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      I2       In      -         11.042      -         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      O        Out     0.379     11.420      -         
N_535                                Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I1       In      -         12.791      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.400     13.191      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.698      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.803 is 3.471(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.213

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[8] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[8]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[8]                       Net          -        -       1.599     -           9         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      O        Out     0.379     2.518       -         
indice_FIFO_RNILK2R[10]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      I0       In      -         3.889       -         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      O        Out     0.449     4.338       -         
state_RNI0AEG1[11]                   Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      I3       In      -         5.708       -         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      O        Out     0.316     6.024       -         
FIFO_dir_o_1_sqmuxa_3                Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]          SB_LUT4      I0       In      -         7.395       -         
b2v_inst.state_RNI6P425[11]          SB_LUT4      O        Out     0.449     7.844       -         
state_RNI6P425[11]                   Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      I0       In      -         9.215       -         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      O        Out     0.449     9.664       -         
un1_indice_FIFO_s0_ns_1[6]           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      I2       In      -         11.035      -         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      O        Out     0.379     11.413      -         
N_535                                Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I1       In      -         12.784      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.400     13.184      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.691      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.796 is 3.464(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.185

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[9] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[9]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[9]                       Net          -        -       1.599     -           6         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      I2       In      -         2.139       -         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      O        Out     0.351     2.490       -         
indice_FIFO_RNILK2R[10]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      I0       In      -         3.861       -         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      O        Out     0.449     4.309       -         
state_RNI0AEG1[11]                   Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      I3       In      -         5.680       -         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      O        Out     0.316     5.996       -         
FIFO_dir_o_1_sqmuxa_3                Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]          SB_LUT4      I0       In      -         7.367       -         
b2v_inst.state_RNI6P425[11]          SB_LUT4      O        Out     0.449     7.816       -         
state_RNI6P425[11]                   Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      I0       In      -         9.187       -         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      O        Out     0.449     9.636       -         
un1_indice_FIFO_s0_ns_1[6]           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      I2       In      -         11.007      -         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      O        Out     0.379     11.385      -         
N_535                                Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I1       In      -         12.756      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.400     13.156      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.663      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.768 is 3.436(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.649
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.171

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[4]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[4]                           Net          -        -       1.599     -           18        
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      O        Out     0.386     2.525       -         
indice_FIFO_fast_RNIRUGF[0]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      I1       In      -         3.896       -         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      O        Out     0.400     4.295       -         
state_RNI0AEG1[11]                       Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      I3       In      -         5.666       -         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      O        Out     0.316     5.982       -         
FIFO_dir_o_1_sqmuxa_3                    Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]              SB_LUT4      I0       In      -         7.353       -         
b2v_inst.state_RNI6P425[11]              SB_LUT4      O        Out     0.449     7.802       -         
state_RNI6P425[11]                       Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I0       In      -         9.173       -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.449     9.622       -         
un1_indice_FIFO_s0_ns_1[6]               Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      I2       In      -         10.993      -         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      O        Out     0.379     11.371      -         
N_535                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I1       In      -         12.742      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.400     13.142      -         
un1_FIFO_dir_o_iv_0[6]                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFFE      D        In      -         14.649      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.754 is 3.422(23.2%) logic and 11.332(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.164

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[6] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[6]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[6]                           Net          -        -       1.599     -           16        
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      O        Out     0.379     2.518       -         
indice_FIFO_fast_RNIRUGF[0]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      I1       In      -         3.889       -         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      O        Out     0.400     4.288       -         
state_RNI0AEG1[11]                       Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      I3       In      -         5.659       -         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      O        Out     0.316     5.975       -         
FIFO_dir_o_1_sqmuxa_3                    Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]              SB_LUT4      I0       In      -         7.346       -         
b2v_inst.state_RNI6P425[11]              SB_LUT4      O        Out     0.449     7.795       -         
state_RNI6P425[11]                       Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I0       In      -         9.166       -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.449     9.615       -         
un1_indice_FIFO_s0_ns_1[6]               Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      I2       In      -         10.986      -         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      O        Out     0.379     11.364      -         
N_535                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I1       In      -         12.735      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.400     13.135      -         
un1_FIFO_dir_o_iv_0[6]                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFFE      D        In      -         14.642      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.747 is 3.415(23.2%) logic and 11.332(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 178MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 178MB peak: 181MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        116 uses
SB_DFF          21 uses
SB_DFFE         17 uses
SB_DFFER        72 uses
SB_DFFES        2 uses
SB_DFFESR       7 uses
SB_DFFR         51 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         551 uses

I/O Register bits:                  0
Register bits not including I/Os:   192 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 194

@S |Mapping Summary:
Total  LUTs: 551 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 551 = 551 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 31MB peak: 181MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Mon Sep 30 12:19:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	551
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	4
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	580
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	167
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	337
        CARRY Only       	:	40
        LUT with CARRY   	:	51
    LogicCells                  :	620/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 57.3 (sec)

Final Design Statistics
    Number of LUTs      	:	580
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	620/3520
    PLBs                        :	110/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 94.46 MHz | Target: 79.49 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 63.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2309
used logic cells: 620
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2309
used logic cells: 620
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 690 
I1212: Iteration  1 :   124 unrouted : 3 seconds
I1212: Iteration  2 :    15 unrouted : 2 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 12:26:48 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 12:26:49 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 12:26:49 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 12:26:50 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 12:26:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:26:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:26:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:26:52 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 12:26:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     118.7 MHz     8.427         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 12:26:53 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 12:26:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 150MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 150MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 150MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 163MB peak: 166MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.41ns		 525 /       179
   2		0h:00m:03s		    -3.41ns		 513 /       179
   3		0h:00m:03s		    -3.41ns		 514 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[9] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[6] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[7] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:06s		    -2.01ns		 554 /       182
   5		0h:00m:06s		    -2.01ns		 556 /       182


   6		0h:00m:06s		    -2.01ns		 555 /       182
   7		0h:00m:06s		    -1.78ns		 556 /       182
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_205_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_55 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_181_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_205_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_55 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_181_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 202MB peak: 203MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 202MB peak: 203MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 184 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   184        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 174MB peak: 203MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 203MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 201MB peak: 203MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 199MB peak: 203MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.07ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 12:27:01 2024
#


Top view:               anda_plis
Requested Frequency:    82.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.131

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      82.8 MHz      70.4 MHz      12.075        14.206        -2.131     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.075      -2.131  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[0]      0.540       -2.131
b2v_inst.reg_ancho_2[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[0]     0.540       -2.082
b2v_inst.reg_FIFO_1[1]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[1]      0.540       -1.991
b2v_inst.reg_ancho_2[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[1]     0.540       -1.942
b2v_inst.reg_FIFO_1[2]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[2]      0.540       -1.850
b2v_inst.reg_ancho_2[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[2]     0.540       -1.801
b2v_inst.reg_FIFO_1[3]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[3]      0.540       -1.710
b2v_inst.reg_ancho_2[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[3]     0.540       -1.661
b2v_inst.reg_FIFO_1[4]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[4]      0.540       -1.570
b2v_inst.reg_ancho_2[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[4]     0.540       -1.521
========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                         Required           
Instance                   Reference         Type        Pin     Net                        Time         Slack 
                           Clock                                                                               
---------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_0[0]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]              11.970       -2.131
b2v_inst.FIFO_0[1]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]              11.970       -2.131
b2v_inst.FIFO_0[2]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]              11.970       -2.131
b2v_inst.FIFO_0[3]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]              11.970       -2.131
b2v_inst.FIFO_0[4]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]              11.970       -2.131
b2v_inst.FIFO_0[5]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]              11.970       -2.131
b2v_inst.FIFO_0[6]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[6]              11.970       -2.131
b2v_inst.FIFO_0[7]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]              11.970       -2.131
b2v_inst.FIFO_dir_o[1]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[1]     11.970       -1.014
b2v_inst.FIFO_dir_o[5]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[5]     11.970       -1.014
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[0]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[0]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[0]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[1]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[1]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[1]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[1]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[1]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[1]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[1]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[2]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[2]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[2]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[3]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[3]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[3]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[3]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[3]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[3]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[3]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[4]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[4]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[4]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 199MB peak: 203MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 199MB peak: 203MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        116 uses
SB_DFF          19 uses
SB_DFFE         19 uses
SB_DFFER        70 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         42 uses
SB_DFFS         2 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         515 uses

I/O Register bits:                  0
Register bits not including I/Os:   182 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 184

@S |Mapping Summary:
Total  LUTs: 515 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 515 = 515 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 30MB peak: 203MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Mon Sep 30 12:27:02 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	515
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	540
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	148
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	41
        LUT with CARRY   	:	41
    LogicCells                  :	581/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 70.6 (sec)

Final Design Statistics
    Number of LUTs      	:	540
    Number of DFFs      	:	182
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	581/3520
    PLBs                        :	103/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 79.75 MHz | Target: 82.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 75.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2168
used logic cells: 581
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2168
used logic cells: 581
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 647 
I1212: Iteration  1 :   124 unrouted : 3 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 12:33:29 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 12:33:29 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 12:33:30 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 12:33:31 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 12:33:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:33:32 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Mon Sep 30 12:33:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:33:33 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 12:33:33 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     113.5 MHz     8.810         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 12:33:35 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 12:33:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -4.50ns		 517 /       179
   2		0h:00m:04s		    -4.50ns		 510 /       179
   3		0h:00m:04s		    -1.31ns		 511 /       179
   4		0h:00m:04s		    -0.84ns		 510 /       179
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_6[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_40 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_392_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_6[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_40 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_392_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_393_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 159MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 181 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   181        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 131MB peak: 159MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 160MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.53ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 12:33:43 2024
#


Top view:               anda_plis
Requested Frequency:    95.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.858

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      95.0 MHz      80.7 MHz      10.528        12.386        -1.858     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.528      -1.858  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[0]      0.540       -1.858
b2v_inst.reg_ancho_2[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[0]     0.540       -1.809
b2v_inst.reg_FIFO_1[1]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[1]      0.540       -1.718
b2v_inst.reg_ancho_2[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[1]     0.540       -1.669
b2v_inst.flag_ignorar       anda_plis|clk     SB_DFF       Q       flag_ignorar       0.540       -1.613
b2v_inst.reg_FIFO_1[2]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[2]      0.540       -1.578
b2v_inst.state[5]           anda_plis|clk     SB_DFFR      Q       state[5]           0.540       -1.563
b2v_inst.reg_ancho_2[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[2]     0.540       -1.529
b2v_inst.reg_FIFO_1[3]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[3]      0.540       -1.437
b2v_inst.reg_ancho_2[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[3]     0.540       -1.388
========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                        Required           
Instance                   Reference         Type        Pin     Net                       Time         Slack 
                           Clock                                                                              
--------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_0[0]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]             10.422       -1.858
b2v_inst.FIFO_0[1]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]             10.422       -1.858
b2v_inst.FIFO_0[2]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]             10.422       -1.858
b2v_inst.FIFO_0[3]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]             10.422       -1.858
b2v_inst.FIFO_0[4]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]             10.422       -1.858
b2v_inst.FIFO_0[5]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]             10.422       -1.858
b2v_inst.FIFO_0[6]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[6]             10.422       -1.858
b2v_inst.FIFO_0[7]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]             10.422       -1.858
b2v_inst.FIFO_dir_o[8]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[8]     10.422       -1.613
b2v_inst.FIFO_dir_o[7]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[7]     10.422       -1.564
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.422

    - Propagation time:                      12.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.858

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                    SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                             Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                           Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                            Net          -        -       0.386     -           16        
b2v_inst.FIFO_0_RNO_6[0]                                  SB_LUT4      I0       In      -         5.118       -         
b2v_inst.FIFO_0_RNO_6[0]                                  SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1_7                               Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_5[0]                                  SB_LUT4      I1       In      -         6.938       -         
b2v_inst.FIFO_0_RNO_5[0]                                  SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5_11                                       Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_1[0]                                  SB_LUT4      I2       In      -         8.708       -         
b2v_inst.FIFO_0_RNO_1[0]                                  SB_LUT4      O        Out     0.379     9.087       -         
un12_m0_0[0]                                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[0]                                    SB_LUT4      I3       In      -         10.458      -         
b2v_inst.FIFO_0_RNO[0]                                    SB_LUT4      O        Out     0.316     10.774      -         
FIFO_0_RNO[0]                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[0]                                        SB_DFFE      D        In      -         12.281      -         
========================================================================================================================
Total path delay (propagation time + setup) of 12.386 is 3.778(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.422

    - Propagation time:                      12.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.858

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                    SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                             Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                           Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                            Net          -        -       0.386     -           16        
b2v_inst.FIFO_0_RNO_6[1]                                  SB_LUT4      I0       In      -         5.118       -         
b2v_inst.FIFO_0_RNO_6[1]                                  SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1_6                               Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_5[1]                                  SB_LUT4      I1       In      -         6.938       -         
b2v_inst.FIFO_0_RNO_5[1]                                  SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5_10                                       Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_1[1]                                  SB_LUT4      I2       In      -         8.708       -         
b2v_inst.FIFO_0_RNO_1[1]                                  SB_LUT4      O        Out     0.379     9.087       -         
un12_m0_0[1]                                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[1]                                    SB_LUT4      I3       In      -         10.458      -         
b2v_inst.FIFO_0_RNO[1]                                    SB_LUT4      O        Out     0.316     10.774      -         
FIFO_0_RNO[1]                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[1]                                        SB_DFFE      D        In      -         12.281      -         
========================================================================================================================
Total path delay (propagation time + setup) of 12.386 is 3.778(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.422

    - Propagation time:                      12.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.858

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                    SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                             Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                           Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                            Net          -        -       0.386     -           16        
b2v_inst.FIFO_0_RNO_6[2]                                  SB_LUT4      I0       In      -         5.118       -         
b2v_inst.FIFO_0_RNO_6[2]                                  SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1_5                               Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_5[2]                                  SB_LUT4      I1       In      -         6.938       -         
b2v_inst.FIFO_0_RNO_5[2]                                  SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5_9                                        Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_1[2]                                  SB_LUT4      I2       In      -         8.708       -         
b2v_inst.FIFO_0_RNO_1[2]                                  SB_LUT4      O        Out     0.379     9.087       -         
un12_m0_0[2]                                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[2]                                    SB_LUT4      I3       In      -         10.458      -         
b2v_inst.FIFO_0_RNO[2]                                    SB_LUT4      O        Out     0.316     10.774      -         
FIFO_0_RNO[2]                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[2]                                        SB_DFFE      D        In      -         12.281      -         
========================================================================================================================
Total path delay (propagation time + setup) of 12.386 is 3.778(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.422

    - Propagation time:                      12.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.858

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                    SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                             Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                           Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                            Net          -        -       0.386     -           16        
b2v_inst.FIFO_0_RNO_6[3]                                  SB_LUT4      I0       In      -         5.118       -         
b2v_inst.FIFO_0_RNO_6[3]                                  SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1_4                               Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_5[3]                                  SB_LUT4      I1       In      -         6.938       -         
b2v_inst.FIFO_0_RNO_5[3]                                  SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5_8                                        Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_1[3]                                  SB_LUT4      I2       In      -         8.708       -         
b2v_inst.FIFO_0_RNO_1[3]                                  SB_LUT4      O        Out     0.379     9.087       -         
un12_m0_0[3]                                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[3]                                    SB_LUT4      I3       In      -         10.458      -         
b2v_inst.FIFO_0_RNO[3]                                    SB_LUT4      O        Out     0.316     10.774      -         
FIFO_0_RNO[3]                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[3]                                        SB_DFFE      D        In      -         12.281      -         
========================================================================================================================
Total path delay (propagation time + setup) of 12.386 is 3.778(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.422

    - Propagation time:                      12.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.858

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                    SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                             Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                           Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                      Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                            Net          -        -       0.386     -           16        
b2v_inst.FIFO_0_RNO_6[4]                                  SB_LUT4      I0       In      -         5.118       -         
b2v_inst.FIFO_0_RNO_6[4]                                  SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1_3                               Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_5[4]                                  SB_LUT4      I1       In      -         6.938       -         
b2v_inst.FIFO_0_RNO_5[4]                                  SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5_7                                        Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO_1[4]                                  SB_LUT4      I2       In      -         8.708       -         
b2v_inst.FIFO_0_RNO_1[4]                                  SB_LUT4      O        Out     0.379     9.087       -         
un12_m0_0[4]                                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[4]                                    SB_LUT4      I3       In      -         10.458      -         
b2v_inst.FIFO_0_RNO[4]                                    SB_LUT4      O        Out     0.316     10.774      -         
FIFO_0_RNO[4]                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[4]                                        SB_DFFE      D        In      -         12.281      -         
========================================================================================================================
Total path delay (propagation time + setup) of 12.386 is 3.778(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 160MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        125 uses
SB_DFF          21 uses
SB_DFFE         17 uses
SB_DFFER        70 uses
SB_DFFES        2 uses
SB_DFFESR       7 uses
SB_DFFR         39 uses
SB_DFFS         2 uses
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         521 uses

I/O Register bits:                  0
Register bits not including I/Os:   179 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 181

@S |Mapping Summary:
Total  LUTs: 521 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 521 = 521 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 29MB peak: 160MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Mon Sep 30 12:33:43 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	521
    Number of DFFs      	:	179
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	546
    Number of DFFs      	:	179
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	149
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	313
        CARRY Only       	:	41
        LUT with CARRY   	:	54
    LogicCells                  :	587/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.6 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.5 (sec)

Final Design Statistics
    Number of LUTs      	:	546
    Number of DFFs      	:	179
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	587/3520
    PLBs                        :	109/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 101.75 MHz | Target: 94.97 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2211
used logic cells: 587
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2211
used logic cells: 587
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 659 
I1212: Iteration  1 :   101 unrouted : 3 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 12:39:49 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 12:39:49 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 12:39:50 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 12:39:51 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 12:39:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:39:51 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:39:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:39:53 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 12:39:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     113.5 MHz     8.810         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 12:39:54 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 12:39:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_0_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_0_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.01ns		 523 /       179
   2		0h:00m:03s		    -4.01ns		 512 /       179
   3		0h:00m:03s		    -3.62ns		 511 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[1] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:04s		    -2.22ns		 544 /       181
   5		0h:00m:04s		    -1.75ns		 545 /       181
   6		0h:00m:04s		    -1.52ns		 544 /       181
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[9] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   7		0h:00m:04s		    -1.52ns		 543 /       185
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_208_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_46 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_187_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_2_0_a3_0_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_1_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_208_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_46 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_187_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_2_0_a3_0_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 168MB peak: 169MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 187 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   187        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 169MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.07ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 12:40:00 2024
#


Top view:               anda_plis
Requested Frequency:    82.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.131

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      82.8 MHz      70.4 MHz      12.075        14.206        -2.131     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.075      -2.131  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[0]      0.540       -2.131
b2v_inst.reg_ancho_2[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[0]     0.540       -2.082
b2v_inst.reg_FIFO_1[1]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[1]      0.540       -1.991
b2v_inst.reg_ancho_2[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[1]     0.540       -1.942
b2v_inst.reg_FIFO_1[2]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[2]      0.540       -1.850
b2v_inst.reg_ancho_2[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[2]     0.540       -1.801
b2v_inst.reg_FIFO_1[3]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[3]      0.540       -1.710
b2v_inst.reg_ancho_2[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[3]     0.540       -1.661
b2v_inst.reg_FIFO_1[4]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[4]      0.540       -1.570
b2v_inst.reg_ancho_2[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[4]     0.540       -1.521
========================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                         Required           
Instance                       Reference         Type        Pin     Net                        Time         Slack 
                               Clock                                                                               
-------------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_0[0]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]              11.970       -2.131
b2v_inst.FIFO_0[2]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]              11.970       -2.131
b2v_inst.FIFO_0[4]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]              11.970       -2.131
b2v_inst.FIFO_0[5]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]              11.970       -2.131
b2v_inst.FIFO_0[7]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]              11.970       -2.131
b2v_inst.FIFO_dir_o[1]         anda_plis|clk     SB_DFFE     D       N_76_i                     11.970       -0.995
b2v_inst.contador_pixel[6]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[6]        11.970       -0.904
b2v_inst.FIFO_dir_o[5]         anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[5]     11.970       -0.895
b2v_inst.contador_pixel[5]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[5]        11.970       -0.764
b2v_inst.FIFO_0[1]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]              11.970       -0.465
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[0]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[0]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[0]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[2]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[2]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[2]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[4]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[4]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[4]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[5]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[5]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[5]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[5]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[5]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[5]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[5]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           2         
b2v_inst.un12_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un12_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           5         
b2v_inst.FIFO_0_RNO_0[7]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[7]                                           SB_LUT4      O        Out     0.379     10.907      -         
un12_m0[7]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[7]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[7]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[7]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[7]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        125 uses
SB_DFF          19 uses
SB_DFFE         19 uses
SB_DFFER        72 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         44 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         512 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 187

@S |Mapping Summary:
Total  LUTs: 512 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 512 = 512 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 29MB peak: 169MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Mon Sep 30 12:40:00 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	512
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	537
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	162
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	293
        CARRY Only       	:	43
        LUT with CARRY   	:	59
    LogicCells                  :	580/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 83.5 (sec)

Final Design Statistics
    Number of LUTs      	:	537
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	580/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 96.06 MHz | Target: 82.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 88.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1943
used logic cells: 580
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1943
used logic cells: 580
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 649 
I1212: Iteration  1 :   128 unrouted : 2 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 12:46:39 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 12:46:40 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 12:46:40 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 12:46:41 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 12:46:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:46:41 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:46:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 12:46:43 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 12:46:43 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     118.7 MHz     8.427         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 12:46:44 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 12:46:44 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 148MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.01ns		 558 /       179
   2		0h:00m:03s		    -4.01ns		 550 /       179
   3		0h:00m:03s		    -2.92ns		 550 /       179
   4		0h:00m:04s		    -2.92ns		 552 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[3] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[2] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[0] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[5] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[1] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[3] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[6] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[7] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   5		0h:00m:04s		    -1.52ns		 578 /       190
   6		0h:00m:04s		    -1.21ns		 579 /       190
   7		0h:00m:05s		    -1.21ns		 583 /       190
   8		0h:00m:05s		    -1.21ns		 583 /       190

@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 29 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   9		0h:00m:05s		    -1.21ns		 587 /       192
  10		0h:00m:05s		    -1.21ns		 589 /       192
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_35 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2_N_4L5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g2_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_35 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_a0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 179MB peak: 180MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 180MB peak: 180MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 194 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   194        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 152MB peak: 181MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 177MB peak: 181MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 179MB peak: 181MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 177MB peak: 181MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 12:46:51 2024
#


Top view:               anda_plis
Requested Frequency:    79.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.220

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      79.5 MHz      67.6 MHz      12.583        14.803        -2.220     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.583      -2.220  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                   Arrival           
Instance                         Reference         Type         Pin     Net                 Time        Slack 
                                 Clock                                                                        
--------------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[3]      0.540       -2.220
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]      0.540       -2.213
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]      0.540       -2.185
b2v_inst.indice_FIFO[4]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[4]      0.540       -2.171
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]      0.540       -2.164
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un13lto0_fast       0.540       -2.136
b2v_inst.indice_FIFO[10]         anda_plis|clk     SB_DFFER     Q       indice_FIFO[10]     0.540       -2.122
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]      0.540       -2.115
b2v_inst.indice_FIFO[1]          anda_plis|clk     SB_DFFER     Q       un13lto1            0.540       -1.982
b2v_inst.indice_FIFO[2]          anda_plis|clk     SB_DFFER     Q       un13lto2            0.540       -1.919
==============================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                         Required           
Instance                   Reference         Type        Pin     Net                        Time         Slack 
                           Clock                                                                               
---------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[6]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[6]     12.478       -2.220
b2v_inst.state[12]         anda_plis|clk     SB_DFFR     D       N_54_i                     12.478       -2.115
b2v_inst.FIFO_0[1]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]              12.478       -1.623
b2v_inst.FIFO_0[2]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]              12.478       -1.623
b2v_inst.FIFO_0[3]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]              12.478       -1.623
b2v_inst.FIFO_0[5]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]              12.478       -1.623
b2v_inst.FIFO_0[6]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[6]              12.478       -1.623
b2v_inst.FIFO_0[7]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]              12.478       -1.623
b2v_inst.FIFO_dir_o[0]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[0]      12.478       -0.373
b2v_inst.FIFO_dir_o[1]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_iv_0[1]     12.478       -0.310
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.698
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.220

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[3] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[3]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[3]                       Net          -        -       1.599     -           20        
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      O        Out     0.386     2.525       -         
indice_FIFO_RNILK2R[10]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      I0       In      -         3.896       -         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      O        Out     0.449     4.345       -         
state_RNI0AEG1[11]                   Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      I3       In      -         5.715       -         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      O        Out     0.316     6.031       -         
FIFO_dir_o_1_sqmuxa_3                Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]          SB_LUT4      I0       In      -         7.402       -         
b2v_inst.state_RNI6P425[11]          SB_LUT4      O        Out     0.449     7.851       -         
state_RNI6P425[11]                   Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      I0       In      -         9.222       -         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      O        Out     0.449     9.671       -         
un1_indice_FIFO_s0_ns_1[6]           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      I2       In      -         11.042      -         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      O        Out     0.379     11.420      -         
N_535                                Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I1       In      -         12.791      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.400     13.191      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.698      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.803 is 3.471(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.213

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[8] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[8]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[8]                       Net          -        -       1.599     -           9         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      O        Out     0.379     2.518       -         
indice_FIFO_RNILK2R[10]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      I0       In      -         3.889       -         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      O        Out     0.449     4.338       -         
state_RNI0AEG1[11]                   Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      I3       In      -         5.708       -         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      O        Out     0.316     6.024       -         
FIFO_dir_o_1_sqmuxa_3                Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]          SB_LUT4      I0       In      -         7.395       -         
b2v_inst.state_RNI6P425[11]          SB_LUT4      O        Out     0.449     7.844       -         
state_RNI6P425[11]                   Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      I0       In      -         9.215       -         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      O        Out     0.449     9.664       -         
un1_indice_FIFO_s0_ns_1[6]           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      I2       In      -         11.035      -         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      O        Out     0.379     11.413      -         
N_535                                Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I1       In      -         12.784      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.400     13.184      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.691      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.796 is 3.464(23.4%) logic and 11.332(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.185

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[9] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[9]              SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[9]                       Net          -        -       1.599     -           6         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      I2       In      -         2.139       -         
b2v_inst.indice_FIFO_RNILK2R[10]     SB_LUT4      O        Out     0.351     2.490       -         
indice_FIFO_RNILK2R[10]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      I0       In      -         3.861       -         
b2v_inst.state_RNI0AEG1[11]          SB_LUT4      O        Out     0.449     4.309       -         
state_RNI0AEG1[11]                   Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      I3       In      -         5.680       -         
b2v_inst.state_RNIFDKE2[11]          SB_LUT4      O        Out     0.316     5.996       -         
FIFO_dir_o_1_sqmuxa_3                Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]          SB_LUT4      I0       In      -         7.367       -         
b2v_inst.state_RNI6P425[11]          SB_LUT4      O        Out     0.449     7.816       -         
state_RNI6P425[11]                   Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      I0       In      -         9.187       -         
b2v_inst.FIFO_dir_o_RNO_3[6]         SB_LUT4      O        Out     0.449     9.636       -         
un1_indice_FIFO_s0_ns_1[6]           Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      I2       In      -         11.007      -         
b2v_inst.FIFO_dir_o_RNO_0[6]         SB_LUT4      O        Out     0.379     11.385      -         
N_535                                Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      I1       In      -         12.756      -         
b2v_inst.FIFO_dir_o_RNO[6]           SB_LUT4      O        Out     0.400     13.156      -         
un1_FIFO_dir_o_iv_0[6]               Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]               SB_DFFE      D        In      -         14.663      -         
===================================================================================================
Total path delay (propagation time + setup) of 14.768 is 3.436(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.649
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.171

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[4] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[4]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[4]                           Net          -        -       1.599     -           18        
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      O        Out     0.386     2.525       -         
indice_FIFO_fast_RNIRUGF[0]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      I1       In      -         3.896       -         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      O        Out     0.400     4.295       -         
state_RNI0AEG1[11]                       Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      I3       In      -         5.666       -         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      O        Out     0.316     5.982       -         
FIFO_dir_o_1_sqmuxa_3                    Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]              SB_LUT4      I0       In      -         7.353       -         
b2v_inst.state_RNI6P425[11]              SB_LUT4      O        Out     0.449     7.802       -         
state_RNI6P425[11]                       Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I0       In      -         9.173       -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.449     9.622       -         
un1_indice_FIFO_s0_ns_1[6]               Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      I2       In      -         10.993      -         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      O        Out     0.379     11.371      -         
N_535                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I1       In      -         12.742      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.400     13.142      -         
un1_FIFO_dir_o_iv_0[6]                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFFE      D        In      -         14.649      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.754 is 3.422(23.2%) logic and 11.332(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.583
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.478

    - Propagation time:                      14.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.164

    Number of logic level(s):                7
    Starting point:                          b2v_inst.indice_FIFO[6] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
b2v_inst.indice_FIFO[6]                  SB_DFFER     Q        Out     0.540     0.540       -         
indice_FIFO[6]                           Net          -        -       1.599     -           16        
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.indice_FIFO_fast_RNIRUGF[0]     SB_LUT4      O        Out     0.379     2.518       -         
indice_FIFO_fast_RNIRUGF[0]              Net          -        -       1.371     -           1         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      I1       In      -         3.889       -         
b2v_inst.state_RNI0AEG1[11]              SB_LUT4      O        Out     0.400     4.288       -         
state_RNI0AEG1[11]                       Net          -        -       1.371     -           1         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      I3       In      -         5.659       -         
b2v_inst.state_RNIFDKE2[11]              SB_LUT4      O        Out     0.316     5.975       -         
FIFO_dir_o_1_sqmuxa_3                    Net          -        -       1.371     -           3         
b2v_inst.state_RNI6P425[11]              SB_LUT4      I0       In      -         7.346       -         
b2v_inst.state_RNI6P425[11]              SB_LUT4      O        Out     0.449     7.795       -         
state_RNI6P425[11]                       Net          -        -       1.371     -           2         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      I0       In      -         9.166       -         
b2v_inst.FIFO_dir_o_RNO_3[6]             SB_LUT4      O        Out     0.449     9.615       -         
un1_indice_FIFO_s0_ns_1[6]               Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      I2       In      -         10.986      -         
b2v_inst.FIFO_dir_o_RNO_0[6]             SB_LUT4      O        Out     0.379     11.364      -         
N_535                                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      I1       In      -         12.735      -         
b2v_inst.FIFO_dir_o_RNO[6]               SB_LUT4      O        Out     0.400     13.135      -         
un1_FIFO_dir_o_iv_0[6]                   Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[6]                   SB_DFFE      D        In      -         14.642      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.747 is 3.415(23.2%) logic and 11.332(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 178MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 178MB peak: 181MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        116 uses
SB_DFF          21 uses
SB_DFFE         17 uses
SB_DFFER        72 uses
SB_DFFES        2 uses
SB_DFFESR       7 uses
SB_DFFR         51 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         551 uses

I/O Register bits:                  0
Register bits not including I/Os:   192 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 194

@S |Mapping Summary:
Total  LUTs: 551 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 551 = 551 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 31MB peak: 181MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Mon Sep 30 12:46:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	551
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	4
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	580
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	167
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	337
        CARRY Only       	:	40
        LUT with CARRY   	:	51
    LogicCells                  :	620/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 55.8 (sec)

Final Design Statistics
    Number of LUTs      	:	580
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	620/3520
    PLBs                        :	110/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 94.46 MHz | Target: 79.49 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 61.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2309
used logic cells: 620
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2309
used logic cells: 620
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 690 
I1212: Iteration  1 :   124 unrouted : 3 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 21:38:00 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 21:38:01 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 21:38:02 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 21:38:03 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 21:38:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:38:04 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:38:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:38:06 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 21:38:07 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     118.8 MHz     8.415         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 21:38:07 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 21:38:08 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice_FIFO[10:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 162MB peak: 164MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.63ns		 540 /       179
   2		0h:00m:03s		    -3.63ns		 533 /       179
   3		0h:00m:03s		    -2.23ns		 533 /       179
   4		0h:00m:03s		    -2.23ns		 531 /       179

   5		0h:00m:04s		    -1.93ns		 553 /       179
   6		0h:00m:04s		    -1.93ns		 553 /       179

@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[1] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[7] (in view: work.anda_plis(bdf_type)) with 16 loads 2 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   7		0h:00m:05s		    -1.70ns		 558 /       184
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a3_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_77_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_51 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a3_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_o2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a3_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_77_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_51 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a3_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 170MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 170MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 186 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   186        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 142MB peak: 170MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 167MB peak: 170MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.07ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 21:38:16 2024
#


Top view:               anda_plis
Requested Frequency:    82.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.131

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      82.8 MHz      70.4 MHz      12.075        14.206        -2.131     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.075      -2.131  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[0]      0.540       -2.131
b2v_inst.reg_ancho_2[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[0]     0.540       -2.082
b2v_inst.reg_FIFO_1[1]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[1]      0.540       -1.991
b2v_inst.reg_ancho_2[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[1]     0.540       -1.942
b2v_inst.reg_FIFO_1[2]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[2]      0.540       -1.850
b2v_inst.reg_ancho_2[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[2]     0.540       -1.801
b2v_inst.reg_FIFO_1[3]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[3]      0.540       -1.710
b2v_inst.reg_ancho_2[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[3]     0.540       -1.661
b2v_inst.reg_FIFO_1[4]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[4]      0.540       -1.570
b2v_inst.reg_ancho_2[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[4]     0.540       -1.521
========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                        Required           
Instance                   Reference         Type        Pin     Net                       Time         Slack 
                           Clock                                                                              
--------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_0[0]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]             11.970       -2.131
b2v_inst.FIFO_0[1]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]             11.970       -2.131
b2v_inst.FIFO_0[2]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]             11.970       -2.131
b2v_inst.FIFO_0[3]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]             11.970       -2.131
b2v_inst.FIFO_0[4]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]             11.970       -2.131
b2v_inst.FIFO_0[5]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]             11.970       -2.131
b2v_inst.FIFO_0[6]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[6]             11.970       -2.131
b2v_inst.FIFO_0[7]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]             11.970       -2.131
b2v_inst.FIFO_dir_o[2]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[2]     11.970       -0.902
b2v_inst.FIFO_dir_o[3]     anda_plis|clk     SB_DFFE     D       un1_FIFO_dir_o_0_i[3]     11.970       -0.902
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[0]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[0]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[0]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[1]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[1]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[1]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[1]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[1]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[1]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[1]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[2]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[2]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[2]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[3]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[3]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[3]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[3]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[3]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[3]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[3]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un14_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un14_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      O        Out     0.379     10.907      -         
un14_m0[4]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[4]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[4]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 167MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 167MB peak: 170MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        123 uses
SB_DFF          19 uses
SB_DFFE         19 uses
SB_DFFER        70 uses
SB_DFFES        2 uses
SB_DFFESR       1 use
SB_DFFR         45 uses
SB_DFFS         1 use
SB_DFFSR        26 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         494 uses

I/O Register bits:                  0
Register bits not including I/Os:   184 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 186

@S |Mapping Summary:
Total  LUTs: 494 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 494 = 494 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 29MB peak: 170MB)

Process took 0h:00m:08s realtime, 0h:00m:06s cputime
# Mon Sep 30 21:38:17 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 25 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	494
    Number of DFFs      	:	184
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	29
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	524
    Number of DFFs      	:	184
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	142
        LUT, DFF and CARRY	:	42
    Combinational LogicCells
        Only LUT         	:	299
        CARRY Only       	:	40
        LUT with CARRY   	:	41
    LogicCells                  :	564/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 44.8 (sec)

Final Design Statistics
    Number of LUTs      	:	524
    Number of DFFs      	:	184
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	123
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	564/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 83.65 MHz | Target: 82.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 49.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1871
used logic cells: 564
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1871
used logic cells: 564
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 634 
I1212: Iteration  1 :   135 unrouted : 3 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 21:48:18 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 21:48:18 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 21:48:19 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 21:48:20 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 21:48:20 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:48:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:48:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:48:22 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 21:48:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     118.8 MHz     8.415         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 21:48:24 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 21:48:24 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.69ns		 527 /       179
   2		0h:00m:03s		    -3.69ns		 520 /       179
   3		0h:00m:03s		    -2.60ns		 521 /       179
   4		0h:00m:03s		    -2.60ns		 523 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[2] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[4] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[5] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[6] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[0] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[3] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[10] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 14 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   5		0h:00m:04s		    -2.29ns		 580 /       193
   6		0h:00m:04s		    -2.07ns		 581 /       193
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[7] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[1] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[6] (in view: work.anda_plis(bdf_type)) with 17 loads 1 time to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   7		0h:00m:04s		    -2.07ns		 579 /       199
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_10_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a4_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a4_0_1_N_4L5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_47 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_1_1_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_389_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_10_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a4_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a4_0_1_N_4L5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_47 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.un1_reset_i_inv_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_1_1_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_389_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_390_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_391_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_392_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.un1_state_18_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 163MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 163MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 201 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   201        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 133MB peak: 163MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 163MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 163MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.07ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 21:48:30 2024
#


Top view:               anda_plis
Requested Frequency:    82.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.131

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      82.8 MHz      70.4 MHz      12.075        14.206        -2.131     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.075      -2.131  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[0]      0.540       -2.131
b2v_inst.reg_ancho_2[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[0]     0.540       -2.082
b2v_inst.reg_FIFO_1[1]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[1]      0.540       -1.991
b2v_inst.reg_ancho_2[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[1]     0.540       -1.942
b2v_inst.reg_FIFO_1[2]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[2]      0.540       -1.850
b2v_inst.reg_ancho_2[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[2]     0.540       -1.801
b2v_inst.reg_FIFO_1[3]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[3]      0.540       -1.710
b2v_inst.reg_ancho_2[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[3]     0.540       -1.661
b2v_inst.reg_FIFO_1[4]      anda_plis|clk     SB_DFFER     Q       reg_FIFO_1[4]      0.540       -1.570
b2v_inst.reg_ancho_2[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_2[4]     0.540       -1.521
========================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                      Required           
Instance                       Reference         Type        Pin     Net                     Time         Slack 
                               Clock                                                                            
----------------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_0[0]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]           11.970       -2.131
b2v_inst.FIFO_0[1]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]           11.970       -2.131
b2v_inst.FIFO_0[2]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]           11.970       -2.131
b2v_inst.FIFO_0[3]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]           11.970       -2.131
b2v_inst.FIFO_0[4]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]           11.970       -2.131
b2v_inst.FIFO_0[5]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]           11.970       -2.131
b2v_inst.FIFO_0[6]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[6]           11.970       -2.131
b2v_inst.FIFO_0[7]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]           11.970       -2.131
b2v_inst.contador_pixel[6]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[6]     11.970       -0.806
b2v_inst.contador_pixel[5]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[5]     11.970       -0.666
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un13_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un13_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[0]                                           SB_LUT4      O        Out     0.379     10.907      -         
un13_m0[0]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[0]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[0]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[0]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un13_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un13_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[1]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[1]                                           SB_LUT4      O        Out     0.379     10.907      -         
un13_m0[1]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[1]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[1]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[1]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[1]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un13_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un13_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[2]                                           SB_LUT4      O        Out     0.379     10.907      -         
un13_m0[2]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[2]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[2]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[2]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un13_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un13_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[3]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[3]                                           SB_LUT4      O        Out     0.379     10.907      -         
un13_m0[3]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[3]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[3]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[3]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[3]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.970

    - Propagation time:                      14.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.131

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_FIFO_1[0] / Q
    Ending point:                            b2v_inst.FIFO_0[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_FIFO_1[0]                                             SB_DFFER     Q        Out     0.540     0.540       -         
reg_FIFO_1[0]                                                      Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_FIFO_1_i[0]                                                    Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un9_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un9_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un9_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un9_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un9_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un9_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un9_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un9_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un9_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNIHOLD1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIHFA92     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           1         
b2v_inst.un13_sn.m4                                                SB_LUT4      I0       In      -         8.708       -         
b2v_inst.un13_sn.m4                                                SB_LUT4      O        Out     0.449     9.157       -         
FIFO_0_0_sqmuxa_2_sn                                               Net          -        -       1.371     -           8         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      I2       In      -         10.528      -         
b2v_inst.FIFO_0_RNO_0[4]                                           SB_LUT4      O        Out     0.379     10.907      -         
un13_m0[4]                                                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      I3       In      -         12.278      -         
b2v_inst.FIFO_0_RNO[4]                                             SB_LUT4      O        Out     0.316     12.593      -         
FIFO_0_RNO[4]                                                      Net          -        -       1.507     -           1         
b2v_inst.FIFO_0[4]                                                 SB_DFFE      D        In      -         14.100      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.206 is 4.226(29.8%) logic and 9.979(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 163MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        126 uses
SB_DFF          21 uses
SB_DFFE         17 uses
SB_DFFER        76 uses
SB_DFFES        2 uses
SB_DFFESR       7 uses
SB_DFFR         54 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         530 uses

I/O Register bits:                  0
Register bits not including I/Os:   199 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 201

@S |Mapping Summary:
Total  LUTs: 530 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 530 = 530 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 29MB peak: 163MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Mon Sep 30 21:48:30 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	530
    Number of DFFs      	:	199
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	7
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	31
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	562
    Number of DFFs      	:	199
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	168
        LUT, DFF and CARRY	:	31
    Combinational LogicCells
        Only LUT         	:	309
        CARRY Only       	:	41
        LUT with CARRY   	:	54
    LogicCells                  :	603/3520
    PLBs                        :	88/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 76.4 (sec)

Final Design Statistics
    Number of LUTs      	:	562
    Number of DFFs      	:	199
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	603/3520
    PLBs                        :	93/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 87.32 MHz | Target: 82.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 81.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2298
used logic cells: 603
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2298
used logic cells: 603
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 19
I1209: Started routing
I1223: Total Nets : 685 
I1212: Iteration  1 :   133 unrouted : 6 seconds
I1212: Iteration  2 :     4 unrouted : 5 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 33 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 16 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 21:56:47 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 21:56:47 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 21:56:48 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 81MB)


Process completed successfully.
# Mon Sep 30 21:56:49 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 21:56:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:56:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:56:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 21:56:51 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 21:56:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     120.6 MHz     8.289         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 21:56:53 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 21:56:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.01ns		 539 /       179
   2		0h:00m:03s		    -4.01ns		 535 /       179
   3		0h:00m:03s		    -1.52ns		 535 /       179
   4		0h:00m:03s		    -1.52ns		 536 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[4] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[12] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[11] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[1] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:03s		    -1.52ns		 544 /       183
   6		0h:00m:03s		    -1.21ns		 545 /       183
   7		0h:00m:03s		    -1.21ns		 547 /       183
   8		0h:00m:03s		    -1.21ns		 547 /       183


   9		0h:00m:03s		    -1.21ns		 549 /       183
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e_N_6L10 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_78_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_38 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_61_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_0_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_o3_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e_N_6L10 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_78_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_38 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\anda_plis.vhd":121:0:121:7|Unbuffered I/O b2v_inst.indicelde_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_61_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_a2_0_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_i_o3_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_398_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_399_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":303:2:303:5|Unbuffered I/O b2v_inst.estado_i_a4_i[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":303:2:303:5|Unbuffered I/O b2v_inst.estado_i_a4_i[3] which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 185 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   185        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 134MB peak: 162MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 160MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 163MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 11.02ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 21:56:59 2024
#


Top view:               anda_plis
Requested Frequency:    90.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.946

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      90.7 MHz      77.1 MHz      11.024        12.969        -1.946     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  11.024      -1.946  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                         Arrival           
Instance                       Reference         Type         Pin     Net                       Time        Slack 
                               Clock                                                                              
------------------------------------------------------------------------------------------------------------------
b2v_inst4.reg_data[0]          anda_plis|clk     SB_DFFER     Q       SYNTHESIZED_WIRE_3[0]     0.540       -1.946
b2v_inst4.reg_data[4]          anda_plis|clk     SB_DFFER     Q       SYNTHESIZED_WIRE_3[4]     0.540       -1.911
b2v_inst4.pix_count_int[0]     anda_plis|clk     SB_DFFR      Q       SYNTHESIZED_WIRE_2[0]     0.540       -1.906
b2v_inst4.reg_data[1]          anda_plis|clk     SB_DFFER     Q       SYNTHESIZED_WIRE_3[1]     0.540       -1.904
b2v_inst4.reg_data[2]          anda_plis|clk     SB_DFFER     Q       SYNTHESIZED_WIRE_3[2]     0.540       -1.875
b2v_inst4.reg_data[5]          anda_plis|clk     SB_DFFER     Q       SYNTHESIZED_WIRE_3[5]     0.540       -1.861
b2v_inst4.pix_count_int[1]     anda_plis|clk     SB_DFFR      Q       SYNTHESIZED_WIRE_2[1]     0.540       -1.857
b2v_inst.pix_previo[0]         anda_plis|clk     SB_DFFER     Q       pix_previo[0]             0.540       -1.836
b2v_inst4.reg_data[3]          anda_plis|clk     SB_DFFER     Q       SYNTHESIZED_WIRE_3[3]     0.540       -1.812
b2v_inst.pix_previo[1]         anda_plis|clk     SB_DFFER     Q       pix_previo[1]             0.540       -1.773
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                      Required           
Instance                       Reference         Type        Pin     Net                     Time         Slack 
                               Clock                                                                            
----------------------------------------------------------------------------------------------------------------
b2v_inst.state[12]             anda_plis|clk     SB_DFFR     D       N_252_0                 10.919       -1.946
b2v_inst.contador_pixel[6]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[6]     10.919       -1.906
b2v_inst.state[2]              anda_plis|clk     SB_DFFR     D       N_39_i                  10.919       -1.833
b2v_inst.contador_pixel[5]     anda_plis|clk     SB_DFFR     D       contador_pixel_7[5]     10.919       -1.766
b2v_inst.FIFO_0[2]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]           10.919       -1.516
b2v_inst.FIFO_0[3]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]           10.919       -1.516
b2v_inst.FIFO_0[4]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[4]           10.919       -1.516
b2v_inst.FIFO_0[5]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[5]           10.919       -1.516
b2v_inst.FIFO_0[7]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[7]           10.919       -1.516
b2v_inst.FIFO_0[0]             anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]           10.919       -1.299
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.024
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.919

    - Propagation time:                      12.864
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.946

    Number of logic level(s):                6
    Starting point:                          b2v_inst4.reg_data[0] / Q
    Ending point:                            b2v_inst.state[12] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst4.reg_data[0]                          SB_DFFER     Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_3[0]                          Net          -        -       1.599     -           1         
b2v_inst.un25_pix_cnt_intlto3                  SB_LUT4      I0       In      -         2.139       -         
b2v_inst.un25_pix_cnt_intlto3                  SB_LUT4      O        Out     0.449     2.588       -         
un25_pix_cnt_intlt7                            Net          -        -       1.371     -           2         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      I2       In      -         3.959       -         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      O        Out     0.351     4.309       -         
un25_pix_cnt_int_0                             Net          -        -       1.371     -           4         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      I3       In      -         5.680       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      O        Out     0.316     5.996       -         
pix_previo16_i_i_o2_3_1                        Net          -        -       1.371     -           1         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      I1       In      -         7.367       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      O        Out     0.400     7.767       -         
N_192_2                                        Net          -        -       1.371     -           3         
b2v_inst.state_RNO_1[12]                       SB_LUT4      I0       In      -         9.138       -         
b2v_inst.state_RNO_1[12]                       SB_LUT4      O        Out     0.449     9.586       -         
state_RNO_1[12]                                Net          -        -       1.371     -           1         
b2v_inst.state_RNO[12]                         SB_LUT4      I1       In      -         10.958      -         
b2v_inst.state_RNO[12]                         SB_LUT4      O        Out     0.400     11.357      -         
N_252_0                                        Net          -        -       1.507     -           1         
b2v_inst.state[12]                             SB_DFFR      D        In      -         12.864      -         
=============================================================================================================
Total path delay (propagation time + setup) of 12.969 is 3.008(23.2%) logic and 9.961(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.024
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.919

    - Propagation time:                      12.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.911

    Number of logic level(s):                6
    Starting point:                          b2v_inst4.reg_data[4] / Q
    Ending point:                            b2v_inst.state[12] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst4.reg_data[4]                          SB_DFFER     Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_3[4]                          Net          -        -       1.599     -           1         
b2v_inst.un25_pix_cnt_intlto7_1                SB_LUT4      I0       In      -         2.139       -         
b2v_inst.un25_pix_cnt_intlto7_1                SB_LUT4      O        Out     0.449     2.588       -         
un25_pix_cnt_intlto7_1                         Net          -        -       1.371     -           2         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      I3       In      -         3.959       -         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      O        Out     0.316     4.274       -         
un25_pix_cnt_int_0                             Net          -        -       1.371     -           4         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      I3       In      -         5.645       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      O        Out     0.316     5.961       -         
pix_previo16_i_i_o2_3_1                        Net          -        -       1.371     -           1         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      I1       In      -         7.332       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      O        Out     0.400     7.732       -         
N_192_2                                        Net          -        -       1.371     -           3         
b2v_inst.state_RNO_1[12]                       SB_LUT4      I0       In      -         9.103       -         
b2v_inst.state_RNO_1[12]                       SB_LUT4      O        Out     0.449     9.552       -         
state_RNO_1[12]                                Net          -        -       1.371     -           1         
b2v_inst.state_RNO[12]                         SB_LUT4      I1       In      -         10.922      -         
b2v_inst.state_RNO[12]                         SB_LUT4      O        Out     0.400     11.322      -         
N_252_0                                        Net          -        -       1.507     -           1         
b2v_inst.state[12]                             SB_DFFR      D        In      -         12.829      -         
=============================================================================================================
Total path delay (propagation time + setup) of 12.934 is 2.973(23.0%) logic and 9.961(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.024
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.919

    - Propagation time:                      12.824
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.906

    Number of logic level(s):                18
    Starting point:                          b2v_inst4.pix_count_int[0] / Q
    Ending point:                            b2v_inst.contador_pixel[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst4.pix_count_int[0]                     SB_DFFR      Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_2[0]                          Net          -        -       1.599     -           9         
b2v_inst.un7_pix_cnt_int_0_I_1_c_RNO           SB_LUT4      I0       In      -         2.139       -         
b2v_inst.un7_pix_cnt_int_0_I_1_c_RNO           SB_LUT4      O        Out     0.449     2.588       -         
un7_pix_cnt_int_0_I_1_c_RNO                    Net          -        -       0.905     -           1         
b2v_inst.un7_pix_cnt_int_0_I_1_c               SB_CARRY     I0       In      -         3.493       -         
b2v_inst.un7_pix_cnt_int_0_I_1_c               SB_CARRY     CO       Out     0.258     3.750       -         
un7_pix_cnt_int_0_data_tmp[0]                  Net          -        -       0.014     -           1         
b2v_inst.un7_pix_cnt_int_0_I_27_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.un7_pix_cnt_int_0_I_27_c              SB_CARRY     CO       Out     0.126     3.890       -         
un7_pix_cnt_int_0_data_tmp[1]                  Net          -        -       0.014     -           1         
b2v_inst.un7_pix_cnt_int_0_I_15_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.un7_pix_cnt_int_0_I_15_c              SB_CARRY     CO       Out     0.126     4.031       -         
un7_pix_cnt_int_0_data_tmp[2]                  Net          -        -       0.014     -           1         
b2v_inst.un7_pix_cnt_int_0_I_21_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.un7_pix_cnt_int_0_I_21_c              SB_CARRY     CO       Out     0.126     4.171       -         
un7_pix_cnt_int_0_data_tmp[3]                  Net          -        -       0.014     -           1         
b2v_inst.un7_pix_cnt_int_0_I_51_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.un7_pix_cnt_int_0_I_51_c              SB_CARRY     CO       Out     0.126     4.311       -         
un7_pix_cnt_int_0_data_tmp[4]                  Net          -        -       0.014     -           1         
b2v_inst.un7_pix_cnt_int_0_I_9_c               SB_CARRY     CI       In      -         4.325       -         
b2v_inst.un7_pix_cnt_int_0_I_9_c               SB_CARRY     CO       Out     0.126     4.451       -         
un7_pix_cnt_int_0_data_tmp[5]                  Net          -        -       0.014     -           1         
b2v_inst.un7_pix_cnt_int_0_I_39_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c              SB_CARRY     CO       Out     0.126     4.591       -         
un7_pix_cnt_int_0_N_2                          Net          -        -       0.386     -           14        
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIEML91     SB_LUT4      I3       In      -         4.978       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIEML91     SB_LUT4      O        Out     0.316     5.293       -         
N_195_i_1                                      Net          -        -       1.371     -           1         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIFOT26     SB_LUT4      I1       In      -         6.664       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIFOT26     SB_LUT4      O        Out     0.400     7.064       -         
N_195_i                                        Net          -        -       0.905     -           2         
b2v_inst.un1_contador_pixel_cry_0_c            SB_CARRY     CI       In      -         7.969       -         
b2v_inst.un1_contador_pixel_cry_0_c            SB_CARRY     CO       Out     0.126     8.095       -         
un1_contador_pixel_cry_0                       Net          -        -       0.014     -           2         
b2v_inst.un1_contador_pixel_cry_1_c            SB_CARRY     CI       In      -         8.109       -         
b2v_inst.un1_contador_pixel_cry_1_c            SB_CARRY     CO       Out     0.126     8.235       -         
un1_contador_pixel_cry_1                       Net          -        -       0.014     -           2         
b2v_inst.un1_contador_pixel_cry_2_c            SB_CARRY     CI       In      -         8.249       -         
b2v_inst.un1_contador_pixel_cry_2_c            SB_CARRY     CO       Out     0.126     8.375       -         
un1_contador_pixel_cry_2                       Net          -        -       0.014     -           2         
b2v_inst.un1_contador_pixel_cry_3_c            SB_CARRY     CI       In      -         8.389       -         
b2v_inst.un1_contador_pixel_cry_3_c            SB_CARRY     CO       Out     0.126     8.516       -         
un1_contador_pixel_cry_3                       Net          -        -       0.014     -           2         
b2v_inst.un1_contador_pixel_cry_4_c            SB_CARRY     CI       In      -         8.530       -         
b2v_inst.un1_contador_pixel_cry_4_c            SB_CARRY     CO       Out     0.126     8.656       -         
un1_contador_pixel_cry_4                       Net          -        -       0.014     -           2         
b2v_inst.un1_contador_pixel_cry_5_c            SB_CARRY     CI       In      -         8.670       -         
b2v_inst.un1_contador_pixel_cry_5_c            SB_CARRY     CO       Out     0.126     8.796       -         
un1_contador_pixel_cry_5                       Net          -        -       0.386     -           2         
b2v_inst.contador_pixel_RNO_0[6]               SB_LUT4      I3       In      -         9.182       -         
b2v_inst.contador_pixel_RNO_0[6]               SB_LUT4      O        Out     0.316     9.498       -         
contador_pixel_RNO_0[6]                        Net          -        -       1.371     -           1         
b2v_inst.contador_pixel_RNO[6]                 SB_LUT4      I0       In      -         10.869      -         
b2v_inst.contador_pixel_RNO[6]                 SB_LUT4      O        Out     0.449     11.317      -         
contador_pixel_7[6]                            Net          -        -       1.507     -           1         
b2v_inst.contador_pixel[6]                     SB_DFFR      D        In      -         12.824      -         
=============================================================================================================
Total path delay (propagation time + setup) of 12.930 is 4.346(33.6%) logic and 8.584(66.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.024
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.919

    - Propagation time:                      12.822
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.904

    Number of logic level(s):                6
    Starting point:                          b2v_inst4.reg_data[1] / Q
    Ending point:                            b2v_inst.state[12] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst4.reg_data[1]                          SB_DFFER     Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_3[1]                          Net          -        -       1.599     -           1         
b2v_inst.un25_pix_cnt_intlto3                  SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un25_pix_cnt_intlto3                  SB_LUT4      O        Out     0.379     2.518       -         
un25_pix_cnt_intlt7                            Net          -        -       1.371     -           2         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      I2       In      -         3.889       -         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      O        Out     0.379     4.267       -         
un25_pix_cnt_int_0                             Net          -        -       1.371     -           4         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      I3       In      -         5.638       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      O        Out     0.316     5.954       -         
pix_previo16_i_i_o2_3_1                        Net          -        -       1.371     -           1         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      I1       In      -         7.325       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      O        Out     0.400     7.725       -         
N_192_2                                        Net          -        -       1.371     -           3         
b2v_inst.state_RNO_1[12]                       SB_LUT4      I0       In      -         9.096       -         
b2v_inst.state_RNO_1[12]                       SB_LUT4      O        Out     0.449     9.544       -         
state_RNO_1[12]                                Net          -        -       1.371     -           1         
b2v_inst.state_RNO[12]                         SB_LUT4      I1       In      -         10.916      -         
b2v_inst.state_RNO[12]                         SB_LUT4      O        Out     0.400     11.315      -         
N_252_0                                        Net          -        -       1.507     -           1         
b2v_inst.state[12]                             SB_DFFR      D        In      -         12.822      -         
=============================================================================================================
Total path delay (propagation time + setup) of 12.927 is 2.966(22.9%) logic and 9.961(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.024
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.919

    - Propagation time:                      12.794
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.875

    Number of logic level(s):                6
    Starting point:                          b2v_inst4.reg_data[2] / Q
    Ending point:                            b2v_inst.state[12] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
b2v_inst4.reg_data[2]                          SB_DFFER     Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_3[2]                          Net          -        -       1.599     -           1         
b2v_inst.un25_pix_cnt_intlto3                  SB_LUT4      I2       In      -         2.139       -         
b2v_inst.un25_pix_cnt_intlto3                  SB_LUT4      O        Out     0.379     2.518       -         
un25_pix_cnt_intlt7                            Net          -        -       1.371     -           2         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      I2       In      -         3.889       -         
b2v_inst.un25_pix_cnt_intlto7                  SB_LUT4      O        Out     0.351     4.239       -         
un25_pix_cnt_int_0                             Net          -        -       1.371     -           4         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      I3       In      -         5.610       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIP7VO4     SB_LUT4      O        Out     0.316     5.926       -         
pix_previo16_i_i_o2_3_1                        Net          -        -       1.371     -           1         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      I1       In      -         7.297       -         
b2v_inst.un7_pix_cnt_int_0_I_39_c_RNIKA8V9     SB_LUT4      O        Out     0.400     7.697       -         
N_192_2                                        Net          -        -       1.371     -           3         
b2v_inst.state_RNO_1[12]                       SB_LUT4      I0       In      -         9.068       -         
b2v_inst.state_RNO_1[12]                       SB_LUT4      O        Out     0.449     9.516       -         
state_RNO_1[12]                                Net          -        -       1.371     -           1         
b2v_inst.state_RNO[12]                         SB_LUT4      I1       In      -         10.887      -         
b2v_inst.state_RNO[12]                         SB_LUT4      O        Out     0.400     11.287      -         
N_252_0                                        Net          -        -       1.507     -           1         
b2v_inst.state[12]                             SB_DFFR      D        In      -         12.794      -         
=============================================================================================================
Total path delay (propagation time + setup) of 12.899 is 2.938(22.8%) logic and 9.961(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 163MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        133 uses
SB_DFF          21 uses
SB_DFFE         17 uses
SB_DFFER        70 uses
SB_DFFES        2 uses
SB_DFFESR       1 use
SB_DFFR         44 uses
SB_DFFS         1 use
SB_DFFSR        26 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 185

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 30MB peak: 163MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Mon Sep 30 21:57:00 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	133
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	19
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	37
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	535
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	133

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	158
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	286
        CARRY Only       	:	42
        LUT with CARRY   	:	66
    LogicCells                  :	577/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 60.6 (sec)

Final Design Statistics
    Number of LUTs      	:	535
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	133
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	577/3520
    PLBs                        :	106/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.32 MHz | Target: 90.74 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2021
used logic cells: 577
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2021
used logic cells: 577
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 652 
I1212: Iteration  1 :    97 unrouted : 2 seconds
I1212: Iteration  2 :    10 unrouted : 2 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Mon Sep 30 22:04:54 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Mon Sep 30 22:04:55 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Mon Sep 30 22:04:55 2024

###########################################################]
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
File E:\programas\iCEcube2\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":11:7:11:17|Synthesizing work.algoritmo_2.rtl.
@N: CD231 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":57:17:57:18|Using onehot encoding for type state_type. For example, enumeration otro_ancho_2 is mapped to "1000000000000000000000".
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":71:8:71:19|Signal temp_energia is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":72:8:72:20|Signal temp_cantidad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":75:8:75:15|Signal fifo_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algoritmo_2.rtl
@W: CL169 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning unused register data_reg_7(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_dir_o[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal FIFO_0[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar_1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Feedback mux created for signal flag_ignorar. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of FIFO_0(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Pruning register bits 10 to 8 of indice(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\Algoritmo_2.vhd":117:2:117:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 15 reachable states with original encodings of:
   0000000000000000000010
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000100000000
   0000000000001000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000010000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 83MB)


Process completed successfully.
# Mon Sep 30 22:04:56 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\gazpa\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\gazpa\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Mon Sep 30 22:04:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":162:0:162:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 22:04:57 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 22:04:57 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 30 22:04:58 2024

###########################################################]
Pre-mapping Report

# Mon Sep 30 22:04:58 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     119.3 MHz     8.379         inferred     Autoconstr_clkgroup_0     199  
==========================================================================================

@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found inferred clock anda_plis|clk which controls 199 sequential elements including b2v_inst.FIFO_dir_o[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 30 22:04:59 2024

###########################################################]
Map & Optimize Report

# Mon Sep 30 22:05:00 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.flag_ignorar is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.indice_FIFO[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.pix_previo[12:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
@N: MO223 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|In FSM state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl)), reset input is driving data input. 
Encoding state machine state[0:14] (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
original code -> new code
   0000000000000000000010 -> 000000000000001
   0000000000000000001000 -> 000000000000010
   0000000000000000010000 -> 000000000000100
   0000000000000000100000 -> 000000000001000
   0000000000000001000000 -> 000000000010000
   0000000000000100000000 -> 000000000100000
   0000000000001000000000 -> 000000001000000
   0000000000100000000000 -> 000000010000000
   0000000001000000000000 -> 000000100000000
   0000000010000000000000 -> 000001000000000
   0000000100000000000000 -> 000010000000000
   0000010000000000000000 -> 000100000000000
   0010000000000000000000 -> 001000000000000
   0100000000000000000000 -> 010000000000000
   1000000000000000000000 -> 100000000000000
@N: MO231 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Found counter in view:work.Algoritmo_2_10_\-1_2048_97_7081(rtl) instance indice[7:0] 
@N: MF179 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":165:9:165:33|Found 21 by 21 bit equality operator ('==') un7_pix_cnt_int (in view: work.Algoritmo_2_10_\-1_2048_97_7081(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 146MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.38ns		 570 /       179
   2		0h:00m:03s		    -3.38ns		 559 /       179
   3		0h:00m:03s		    -3.38ns		 560 /       179
   4		0h:00m:03s		    -3.38ns		 560 /       179
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Replicating instance b2v_inst4.pix_count_int[4] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.indice_FIFO[0] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[1] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[9] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[0] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[6] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[7] (in view: work.anda_plis(bdf_type)) with 52 loads 3 times to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   5		0h:00m:03s		    -2.29ns		 582 /       190
   6		0h:00m:03s		    -1.98ns		 583 /       190
   7		0h:00m:04s		    -1.98ns		 588 /       190
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[2] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Replicating instance b2v_inst.state[11] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   8		0h:00m:04s		    -1.98ns		 593 /       192
   9		0h:00m:04s		    -1.98ns		 594 /       192
  10		0h:00m:04s		    -1.98ns		 596 /       192
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_7_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_36 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_108_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_85_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a3_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_dir_o[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.FIFO_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.pix_previo[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_FIFO_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.contador_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.indice_FIFO_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_7_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_fast[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_36 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.flag_ignorar_1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":149:9:149:21|Unbuffered I/O b2v_inst.state_0_sqmuxa_i_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_108_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.N_85_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.state_ns_i_0_a3_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\algoritmo_2.vhd":117:2:117:3|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gazpa\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_394_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_395_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_396_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.N_397_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 178MB peak: 179MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 178MB peak: 179MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 194 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   194        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 179MB)

Writing Analyst data base C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 177MB peak: 179MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 178MB peak: 180MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 177MB peak: 180MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.83ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 30 22:05:06 2024
#


Top view:               anda_plis
Requested Frequency:    77.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.264

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      77.9 MHz      66.3 MHz      12.829        15.093        -2.264     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.829      -2.264  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                   Arrival           
Instance                         Reference         Type         Pin     Net                 Time        Slack 
                                 Clock                                                                        
--------------------------------------------------------------------------------------------------------------
b2v_inst.flag_ignorar            anda_plis|clk     SB_DFF       Q       flag_ignorar        0.540       -2.264
b2v_inst.state_fast[5]           anda_plis|clk     SB_DFFR      Q       state_fast[5]       0.540       -2.215
b2v_inst.indice_FIFO[7]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[7]      0.540       -1.981
b2v_inst.indice_FIFO[8]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[8]      0.540       -1.932
b2v_inst.indice_FIFO[9]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[9]      0.540       -1.911
b2v_inst.indice_FIFO[5]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[5]      0.540       -1.883
b2v_inst.indice_FIFO[10]         anda_plis|clk     SB_DFFER     Q       indice_FIFO[10]     0.540       -1.848
b2v_inst.indice_FIFO[6]          anda_plis|clk     SB_DFFER     Q       indice_FIFO[6]      0.540       -1.834
b2v_inst.state_fast[11]          anda_plis|clk     SB_DFFR      Q       state_fast[11]      0.540       -1.827
b2v_inst.indice_FIFO_fast[0]     anda_plis|clk     SB_DFFER     Q       un12lto0_fast       0.540       -1.813
==============================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                Required           
Instance                   Reference         Type        Pin     Net               Time         Slack 
                           Clock                                                                      
------------------------------------------------------------------------------------------------------
b2v_inst.FIFO_dir_o[4]     anda_plis|clk     SB_DFFE     D       N_79              12.724       -2.264
b2v_inst.FIFO_dir_o[3]     anda_plis|clk     SB_DFFE     D       N_63              12.724       -2.075
b2v_inst.FIFO_dir_o[2]     anda_plis|clk     SB_DFFE     D       N_60              12.724       -1.981
b2v_inst.FIFO_dir_o[1]     anda_plis|clk     SB_DFFE     D       N_58_i            12.724       -1.883
b2v_inst.FIFO_dir_o[5]     anda_plis|clk     SB_DFFE     D       N_52_i            12.724       -1.883
b2v_inst.FIFO_dir_o[6]     anda_plis|clk     SB_DFFE     D       N_55_i            12.724       -1.883
b2v_inst.FIFO_0[0]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[0]     12.724       -1.377
b2v_inst.FIFO_0[1]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[1]     12.724       -1.377
b2v_inst.FIFO_0[2]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[2]     12.724       -1.377
b2v_inst.FIFO_0[3]         anda_plis|clk     SB_DFFE     D       FIFO_0_RNO[3]     12.724       -1.377
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.829
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.724

    - Propagation time:                      14.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.264

    Number of logic level(s):                10
    Starting point:                          b2v_inst.flag_ignorar / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst.flag_ignorar                            SB_DFF       Q        Out     0.540     0.540       -         
flag_ignorar                                     Net          -        -       1.599     -           15        
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      O        Out     0.449     2.588       -         
N_272                                            Net          -        -       1.371     -           9         
b2v_inst.un1_indice_FIFO_d1_cry_1_c_RNO          SB_LUT4      I1       In      -         3.959       -         
b2v_inst.un1_indice_FIFO_d1_cry_1_c_RNO          SB_LUT4      O        Out     0.400     4.359       -         
un1_indice_FIFO_d1_cry_1_c_RNO                   Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_d1_cry_1_c              SB_CARRY     I0       In      -         5.263       -         
b2v_inst.un1_indice_FIFO_d1_cry_1_c              SB_CARRY     CO       Out     0.258     5.521       -         
un1_indice_FIFO_d1_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CI       In      -         5.535       -         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CO       Out     0.126     5.661       -         
un1_indice_FIFO_d1_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CI       In      -         5.675       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CO       Out     0.126     5.801       -         
un1_indice_FIFO_d1_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      I3       In      -         6.187       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      O        Out     0.316     6.503       -         
un1_indice_FIFO_s1[4]                            Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      I3       In      -         7.874       -         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      O        Out     0.287     8.162       -         
un1_FIFO_dir_o_iv_i_a3_2_3_1[4]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      I2       In      -         9.533       -         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      O        Out     0.379     9.911       -         
un1_FIFO_dir_o_iv_i_a3_2_3[4]                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      I2       In      -         11.282      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      O        Out     0.379     11.661      -         
N_426                                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      I0       In      -         13.032      -         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      O        Out     0.449     13.481      -         
N_79                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                           SB_DFFE      D        In      -         14.988      -         
===============================================================================================================
Total path delay (propagation time + setup) of 15.093 is 3.813(25.3%) logic and 11.280(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.829
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.724

    - Propagation time:                      14.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.215

    Number of logic level(s):                10
    Starting point:                          b2v_inst.state_fast[5] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst.state_fast[5]                           SB_DFFR      Q        Out     0.540     0.540       -         
state_fast[5]                                    Net          -        -       1.599     -           4         
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      O        Out     0.400     2.539       -         
N_272                                            Net          -        -       1.371     -           9         
b2v_inst.un1_indice_FIFO_d1_cry_1_c_RNO          SB_LUT4      I1       In      -         3.910       -         
b2v_inst.un1_indice_FIFO_d1_cry_1_c_RNO          SB_LUT4      O        Out     0.400     4.309       -         
un1_indice_FIFO_d1_cry_1_c_RNO                   Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_d1_cry_1_c              SB_CARRY     I0       In      -         5.214       -         
b2v_inst.un1_indice_FIFO_d1_cry_1_c              SB_CARRY     CO       Out     0.258     5.472       -         
un1_indice_FIFO_d1_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CI       In      -         5.486       -         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CO       Out     0.126     5.612       -         
un1_indice_FIFO_d1_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CI       In      -         5.626       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CO       Out     0.126     5.752       -         
un1_indice_FIFO_d1_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      I3       In      -         6.138       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      O        Out     0.316     6.454       -         
un1_indice_FIFO_s1[4]                            Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      I3       In      -         7.825       -         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      O        Out     0.287     8.112       -         
un1_FIFO_dir_o_iv_i_a3_2_3_1[4]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      I2       In      -         9.483       -         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      O        Out     0.379     9.862       -         
un1_FIFO_dir_o_iv_i_a3_2_3[4]                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      I2       In      -         11.233      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      O        Out     0.379     11.612      -         
N_426                                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      I0       In      -         12.983      -         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      O        Out     0.449     13.432      -         
N_79                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                           SB_DFFE      D        In      -         14.939      -         
===============================================================================================================
Total path delay (propagation time + setup) of 15.044 is 3.764(25.0%) logic and 11.280(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.829
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.724

    - Propagation time:                      14.848
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.124

    Number of logic level(s):                9
    Starting point:                          b2v_inst.flag_ignorar / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst.flag_ignorar                            SB_DFF       Q        Out     0.540     0.540       -         
flag_ignorar                                     Net          -        -       1.599     -           15        
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      O        Out     0.449     2.588       -         
N_272                                            Net          -        -       1.371     -           9         
b2v_inst.state_RNITOU11[2]                       SB_LUT4      I1       In      -         3.959       -         
b2v_inst.state_RNITOU11[2]                       SB_LUT4      O        Out     0.400     4.359       -         
state_RNITOU11[2]                                Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     I0       In      -         5.263       -         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CO       Out     0.258     5.521       -         
un1_indice_FIFO_d1_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CI       In      -         5.535       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CO       Out     0.126     5.661       -         
un1_indice_FIFO_d1_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      I3       In      -         6.047       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      O        Out     0.316     6.363       -         
un1_indice_FIFO_s1[4]                            Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      I3       In      -         7.734       -         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      O        Out     0.287     8.021       -         
un1_FIFO_dir_o_iv_i_a3_2_3_1[4]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      I2       In      -         9.392       -         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      O        Out     0.379     9.771       -         
un1_FIFO_dir_o_iv_i_a3_2_3[4]                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      I2       In      -         11.142      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      O        Out     0.379     11.521      -         
N_426                                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      I0       In      -         12.892      -         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      O        Out     0.449     13.341      -         
N_79                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                           SB_DFFE      D        In      -         14.848      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.953 is 3.687(24.7%) logic and 11.266(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.829
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.724

    - Propagation time:                      14.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.075

    Number of logic level(s):                9
    Starting point:                          b2v_inst.flag_ignorar / Q
    Ending point:                            b2v_inst.FIFO_dir_o[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst.flag_ignorar                            SB_DFF       Q        Out     0.540     0.540       -         
flag_ignorar                                     Net          -        -       1.599     -           15        
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      O        Out     0.449     2.588       -         
N_272                                            Net          -        -       1.371     -           9         
b2v_inst.un1_indice_FIFO_d1_cry_1_c_RNO          SB_LUT4      I1       In      -         3.959       -         
b2v_inst.un1_indice_FIFO_d1_cry_1_c_RNO          SB_LUT4      O        Out     0.400     4.359       -         
un1_indice_FIFO_d1_cry_1_c_RNO                   Net          -        -       0.905     -           1         
b2v_inst.un1_indice_FIFO_d1_cry_1_c              SB_CARRY     I0       In      -         5.263       -         
b2v_inst.un1_indice_FIFO_d1_cry_1_c              SB_CARRY     CO       Out     0.258     5.521       -         
un1_indice_FIFO_d1_cry_1                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CI       In      -         5.535       -         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CO       Out     0.126     5.661       -         
un1_indice_FIFO_d1_cry_2                         Net          -        -       0.386     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_2_c_RNIOMIG1     SB_LUT4      I3       In      -         6.047       -         
b2v_inst.un1_indice_FIFO_d1_cry_2_c_RNIOMIG1     SB_LUT4      O        Out     0.316     6.363       -         
un1_indice_FIFO_s1[3]                            Net          -        -       1.371     -           4         
b2v_inst.FIFO_dir_o_RNO_11[3]                    SB_LUT4      I3       In      -         7.734       -         
b2v_inst.FIFO_dir_o_RNO_11[3]                    SB_LUT4      O        Out     0.287     8.021       -         
un1_FIFO_dir_o_iv_i_0_1[3]                       Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_5[3]                     SB_LUT4      I1       In      -         9.392       -         
b2v_inst.FIFO_dir_o_RNO_5[3]                     SB_LUT4      O        Out     0.400     9.792       -         
un1_FIFO_dir_o_iv_i_0[3]                         Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_2[3]                     SB_LUT4      I1       In      -         11.163      -         
b2v_inst.FIFO_dir_o_RNO_2[3]                     SB_LUT4      O        Out     0.379     11.542      -         
FIFO_dir_o_RNO_2[3]                              Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[3]                       SB_LUT4      I2       In      -         12.913      -         
b2v_inst.FIFO_dir_o_RNO[3]                       SB_LUT4      O        Out     0.379     13.291      -         
N_63                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[3]                           SB_DFFE      D        In      -         14.798      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.904 is 3.638(24.4%) logic and 11.266(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.829
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.724

    - Propagation time:                      14.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.075

    Number of logic level(s):                9
    Starting point:                          b2v_inst.state_fast[5] / Q
    Ending point:                            b2v_inst.FIFO_dir_o[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst.state_fast[5]                           SB_DFFR      Q        Out     0.540     0.540       -         
state_fast[5]                                    Net          -        -       1.599     -           4         
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_fast_RNIGEUF[5]                   SB_LUT4      O        Out     0.400     2.539       -         
N_272                                            Net          -        -       1.371     -           9         
b2v_inst.state_RNITOU11[2]                       SB_LUT4      I1       In      -         3.910       -         
b2v_inst.state_RNITOU11[2]                       SB_LUT4      O        Out     0.400     4.309       -         
state_RNITOU11[2]                                Net          -        -       0.905     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     I0       In      -         5.214       -         
b2v_inst.un1_indice_FIFO_d1_cry_2_c              SB_CARRY     CO       Out     0.258     5.472       -         
un1_indice_FIFO_d1_cry_2                         Net          -        -       0.014     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CI       In      -         5.486       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c              SB_CARRY     CO       Out     0.126     5.612       -         
un1_indice_FIFO_d1_cry_3                         Net          -        -       0.386     -           2         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      I3       In      -         5.998       -         
b2v_inst.un1_indice_FIFO_d1_cry_3_c_RNIRQJG1     SB_LUT4      O        Out     0.316     6.314       -         
un1_indice_FIFO_s1[4]                            Net          -        -       1.371     -           3         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      I3       In      -         7.685       -         
b2v_inst.FIFO_dir_o_RNO_13[4]                    SB_LUT4      O        Out     0.287     7.972       -         
un1_FIFO_dir_o_iv_i_a3_2_3_1[4]                  Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      I2       In      -         9.343       -         
b2v_inst.FIFO_dir_o_RNO_6[4]                     SB_LUT4      O        Out     0.379     9.722       -         
un1_FIFO_dir_o_iv_i_a3_2_3[4]                    Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      I2       In      -         11.093      -         
b2v_inst.FIFO_dir_o_RNO_0[4]                     SB_LUT4      O        Out     0.379     11.472      -         
N_426                                            Net          -        -       1.371     -           1         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      I0       In      -         12.843      -         
b2v_inst.FIFO_dir_o_RNO[4]                       SB_LUT4      O        Out     0.449     13.291      -         
N_79                                             Net          -        -       1.507     -           1         
b2v_inst.FIFO_dir_o[4]                           SB_DFFE      D        In      -         14.798      -         
===============================================================================================================
Total path delay (propagation time + setup) of 14.904 is 3.638(24.4%) logic and 11.266(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 177MB peak: 180MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 177MB peak: 180MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        108 uses
SB_DFF          21 uses
SB_DFFE         17 uses
SB_DFFER        72 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         51 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_RAM512x8     1 use
VCC             5 uses
SB_LUT4         562 uses

I/O Register bits:                  0
Register bits not including I/Os:   192 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 194

@S |Mapping Summary:
Total  LUTs: 562 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 562 = 562 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 29MB peak: 180MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Mon Sep 30 22:05:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	562
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	108
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	14
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	586
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	108

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	166
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	352
        CARRY Only       	:	40
        LUT with CARRY   	:	42
    LogicCells                  :	626/3520
    PLBs                        :	90/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.5 (sec)

Final Design Statistics
    Number of LUTs      	:	586
    Number of DFFs      	:	192
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	108
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	626/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	8/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 85.46 MHz | Target: 77.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 65.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2533
used logic cells: 626
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2533
used logic cells: 626
Translating sdc file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 700 
I1212: Iteration  1 :   117 unrouted : 3 seconds
I1212: Iteration  2 :    12 unrouted : 2 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\gazpa\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
18:55:43
