-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cabac_top_sao_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read226 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read41 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read44 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read45 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read48 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read49 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read50 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read351 : IN STD_LOGIC_VECTOR (0 downto 0);
    out_SaoOffsetVal_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_SaoOffsetVal_ce0 : OUT STD_LOGIC;
    out_SaoOffsetVal_we0 : OUT STD_LOGIC;
    out_SaoOffsetVal_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_SaoOffsetVal_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_SaoOffsetVal_ce1 : OUT STD_LOGIC;
    out_SaoOffsetVal_we1 : OUT STD_LOGIC;
    out_SaoOffsetVal_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_read410 : IN STD_LOGIC_VECTOR (8 downto 0);
    p_read612 : IN STD_LOGIC_VECTOR (7 downto 0);
    bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    bStream_ce0 : OUT STD_LOGIC;
    bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ctxTables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ctxTables_ce0 : OUT STD_LOGIC;
    ctxTables_we0 : OUT STD_LOGIC;
    ctxTables_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ctxTables_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    baeState_0_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
    baeState_0_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    baeState_0_constprop_o_ap_vld : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of cabac_top_sao_top is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (34 downto 0) := "00000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (34 downto 0) := "00000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (34 downto 0) := "00000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (34 downto 0) := "00000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (34 downto 0) := "00000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (34 downto 0) := "00000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (34 downto 0) := "00001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (34 downto 0) := "00010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (34 downto 0) := "00100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (34 downto 0) := "01000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (34 downto 0) := "10000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_load_fu_1485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1541 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal or_ln143_reg_2997 : STD_LOGIC_VECTOR (0 downto 0);
    signal clIdx_1_reg_2940 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_fu_1489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1546 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_fu_1493_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1551 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_fu_1497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1556 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1561 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal reg_1566 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1571 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_read_65_read_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read410_cast6_fu_1605_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_read410_cast_fu_1609_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_read410_cast_reg_2751 : STD_LOGIC_VECTOR (30 downto 0);
    signal state_bstate_currIdx_ret1_reg_2756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal state_ivlOffset_ret1_reg_2762 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln129_fu_1618_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln129_reg_2767 : STD_LOGIC_VECTOR (30 downto 0);
    signal state_bstate_n_bits_held_ret1_reg_2772 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_held_aligned_word_ret1_reg_2778 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_merge_left_flag_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sao_merge_left_flag_reg_2785 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln134_reg_2791 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal state_bstate_currIdx_ret2_reg_2795 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal state_ivlOffset_ret2_reg_2800 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_bstate_n_bits_held_ret2_reg_2805 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_held_aligned_word_ret2_reg_2810 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_merge_up_flag_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sao_merge_up_flag_reg_2815 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_load_fu_1476_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_fu_1479_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_fu_1482_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln142_fu_1700_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln142_reg_2992 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln143_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1737_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_3001 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln188_fu_1749_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln188_reg_3008 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_SaoOffsetVal_addr_reg_3013 : STD_LOGIC_VECTOR (3 downto 0);
    signal sao_offset_sign_addr_reg_3018 : STD_LOGIC_VECTOR (3 downto 0);
    signal sao_offset_sign_addr_1_reg_3023 : STD_LOGIC_VECTOR (3 downto 0);
    signal sao_offset_sign_addr_2_reg_3028 : STD_LOGIC_VECTOR (3 downto 0);
    signal sao_offset_sign_addr_3_reg_3033 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1501_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal binVal_1_reg_3038 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_bstate_held_aligned_word_ret6_reg_3042 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal state_bstate_n_bits_held_ret7_reg_3047 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_currIdx_ret7_reg_3052 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_ivlOffset_ret7_reg_3057 : STD_LOGIC_VECTOR (31 downto 0);
    signal phitmp_fu_1829_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal phitmp_reg_3062 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_2_fu_1892_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_3087 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln156_fu_1903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_reg_3092 : STD_LOGIC_VECTOR (0 downto 0);
    signal baeState_0_constprop_load_reg_3096 : STD_LOGIC_VECTOR (31 downto 0);
    signal binVal_reg_3103 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_bstate_held_aligned_word_ret5_reg_3107 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal state_bstate_n_bits_held_ret5_reg_3112 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_currIdx_ret6_reg_3117 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_ivlOffset_ret6_reg_3122 : STD_LOGIC_VECTOR (31 downto 0);
    signal phitmp1_fu_1937_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal phitmp1_reg_3127 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln157_fu_1945_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln157_reg_3132 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal add_ln157_fu_1956_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln157_reg_3140 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln161_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln161_reg_3145 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sao_offset_abs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sao_offset_abs_ce0 : STD_LOGIC;
    signal sao_offset_abs_we0 : STD_LOGIC;
    signal sao_offset_abs_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_offset_abs_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_offset_sign_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sao_offset_sign_ce0 : STD_LOGIC;
    signal sao_offset_sign_we0 : STD_LOGIC;
    signal sao_offset_sign_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sao_offset_sign_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sao_offset_sign_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sao_offset_sign_ce1 : STD_LOGIC;
    signal sao_offset_sign_we1 : STD_LOGIC;
    signal sao_offset_sign_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sao_top_Pipeline_1_fu_1223_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_1_fu_1223_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_1_fu_1223_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_1_fu_1223_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_we0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_2_fu_1229_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_2_fu_1229_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_2_fu_1229_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_2_fu_1229_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_we0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_ap_start : STD_LOGIC;
    signal grp_parseSAOMergeFlag_fu_1235_ap_done : STD_LOGIC;
    signal grp_parseSAOMergeFlag_fu_1235_ap_idle : STD_LOGIC;
    signal grp_parseSAOMergeFlag_fu_1235_ap_ready : STD_LOGIC;
    signal grp_parseSAOMergeFlag_fu_1235_state_1_read : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_p_read1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_state_2_1_read : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_p_read3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_state_2_2_read : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_bStream_ce0 : STD_LOGIC;
    signal grp_parseSAOMergeFlag_fu_1235_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_parseSAOMergeFlag_fu_1235_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce1 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we1 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx33_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx33_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx34_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx34_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass35_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass35_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass36_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass36_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position37_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position37_3_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position38_3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position38_3_out_ap_vld : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ap_start : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ap_done : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ap_idle : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ap_ready : STD_LOGIC;
    signal grp_decode_decision_fu_1291_mode_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decode_decision_fu_1291_p_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_decision_fu_1291_p_read1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_decision_fu_1291_p_read2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_decision_fu_1291_p_read3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_decision_fu_1291_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decode_decision_fu_1291_bStream_ce0 : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ctxTables_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_decode_decision_fu_1291_ctxTables_ce0 : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ctxTables_we0 : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ctxTables_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_decision_fu_1291_baeState_0_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld : STD_LOGIC;
    signal grp_decode_decision_fu_1291_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decode_decision_fu_1291_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_decision_fu_1291_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decode_decision_fu_1291_ap_return_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_decode_decision_fu_1291_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_p_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_p_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_currIdx_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_currIdx_7_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_n_bits_held_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_n_bits_held_7_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_held_aligned_word_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_held_aligned_word_7_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ret_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ret_1_out_ap_vld : STD_LOGIC;
    signal grp_parseSAOEO_fu_1333_ap_start : STD_LOGIC;
    signal grp_parseSAOEO_fu_1333_ap_done : STD_LOGIC;
    signal grp_parseSAOEO_fu_1333_ap_idle : STD_LOGIC;
    signal grp_parseSAOEO_fu_1333_ap_ready : STD_LOGIC;
    signal grp_parseSAOEO_fu_1333_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_parseSAOEO_fu_1333_bStream_ce0 : STD_LOGIC;
    signal grp_parseSAOEO_fu_1333_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_parseSAOEO_fu_1333_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_parseSAOEO_fu_1333_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_parseSAOEO_fu_1333_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_parseSAOEO_fu_1333_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_we0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_currIdx_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_currIdx_8_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_n_bits_held_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_n_bits_held_8_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_held_aligned_word_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_held_aligned_word_8_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_ivlOffset_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_ivlOffset_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out1_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out2 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out2_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_currIdx_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_currIdx_11_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_n_bits_held_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_n_bits_held_11_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_held_aligned_word_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_held_aligned_word_11_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_ivlOffset_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_ivlOffset_8_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_symbolVal_4_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_symbolVal_4_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_we0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_done : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_idle : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_ready : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we0 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce1 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we1 : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx33_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx33_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx34_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx34_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass35_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass35_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass36_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass36_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position37_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position37_6_out_ap_vld : STD_LOGIC;
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position38_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position38_6_out_ap_vld : STD_LOGIC;
    signal ap_phi_mux_state_bstate_currIdx_0_phi_fu_812_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_bstate_currIdx_0_reg_808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_state_bstate_n_bits_held_0_phi_fu_825_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_n_bits_held_0_reg_821 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_state_bstate_held_aligned_word_0_phi_fu_837_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_held_aligned_word_0_reg_834 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_state_ivlOffset_0_phi_fu_848_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_ivlOffset_0_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal sao_merge_left_flag_021_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sao_merge_up_flag_1_phi_fu_874_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal sao_merge_up_flag_1_reg_870 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sao_type_idx_chroma_phi_fu_889_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sao_type_idx_chroma_reg_885 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_phi_mux_sao_type_idx_luma_phi_fu_900_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sao_type_idx_luma_reg_896 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal state_bstate_currIdx_5_reg_907 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal state_bstate_n_bits_held_5_reg_917 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_held_aligned_word_5_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_ivlOffset_5_reg_937 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_reg_947 : STD_LOGIC_VECTOR (2 downto 0);
    signal state_bstate_currIdx_13_reg_959 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state22_on_subcall_done : BOOLEAN;
    signal state_bstate_n_bits_held_13_reg_971 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_held_aligned_word_13_reg_983 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_ivlOffset_9_reg_995 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_SaoTypeIdx_5_reg_1007 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal out_SaoTypeIdx33_5_reg_1019 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx34_5_reg_1031 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass35_5_reg_1043 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass36_5_reg_1055 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position_5_reg_1067 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass_5_reg_1079 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position37_5_reg_1091 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position38_5_reg_1103 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx_8_reg_1115 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal out_SaoTypeIdx33_8_reg_1127 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx34_8_reg_1139 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass35_9_reg_1151 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass36_9_reg_1163 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position_9_reg_1175 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoEOClass_9_reg_1187 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position37_9_reg_1199 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position38_9_reg_1211 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_1_fu_1223_ap_start_reg : STD_LOGIC := '0';
    signal grp_sao_top_Pipeline_2_fu_1229_ap_start_reg : STD_LOGIC := '0';
    signal grp_parseSAOMergeFlag_fu_1235_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start_reg : STD_LOGIC := '0';
    signal or_ln141_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_decode_decision_fu_1291_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ret_1_loc_fu_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_parseSAOEO_fu_1333_ap_start_reg : STD_LOGIC := '0';
    signal grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal p_loc6_fu_310 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal symbolVal_4_loc_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal zext_ln188_2_fu_1755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_1766_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln188_fu_1744_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1781_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_1796_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln159_1_fu_1976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal clIdx_fu_366 : STD_LOGIC_VECTOR (1 downto 0);
    signal sao_eo_class_luma_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_eo_class_luma_1_fu_2011_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_eo_class_chroma_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_eo_class_chroma_2_fu_1997_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sao_eo_class_chroma_1_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position38_0_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position37_0_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_sao_band_position_0_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx34_0_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln121_fu_1853_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_out_SaoTypeIdx34_0_load_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx33_0_fu_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_out_SaoTypeIdx33_0_load_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_SaoTypeIdx_0_fu_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln120_fu_1883_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_out_SaoTypeIdx_0_load_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_ivlOffset_1_fu_406 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_sig_allocacmp_state_ivlOffset_1_load_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_bstate_held_aligned_word_1_fu_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_n_bits_held_1_fu_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_bstate_currIdx_1_fu_418 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_state_bstate_currIdx_1_load81 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln143_fu_1706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_1_fu_1717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln143_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln143_1_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln188_1_fu_1734_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln182_fu_1760_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln183_fu_1775_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln183_1_fu_1790_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln159_fu_1967_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln159_fu_1971_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_return_0_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cabac_top_sao_top_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sao_offset_abs_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_abs_ce0 : OUT STD_LOGIC;
        sao_offset_abs_we0 : OUT STD_LOGIC;
        sao_offset_abs_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cabac_top_sao_top_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sao_offset_sign_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_sign_ce0 : OUT STD_LOGIC;
        sao_offset_sign_we0 : OUT STD_LOGIC;
        sao_offset_sign_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cabac_top_parseSAOMergeFlag IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_1_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_2_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_2_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        baeState_0_constprop : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoOffsetVal_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_SaoOffsetVal_ce0 : OUT STD_LOGIC;
        out_SaoOffsetVal_we0 : OUT STD_LOGIC;
        out_SaoOffsetVal_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_SaoOffsetVal_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_SaoOffsetVal_ce1 : OUT STD_LOGIC;
        out_SaoOffsetVal_we1 : OUT STD_LOGIC;
        out_SaoOffsetVal_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx_3_out_ap_vld : OUT STD_LOGIC;
        out_SaoTypeIdx33_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx33_3_out_ap_vld : OUT STD_LOGIC;
        out_SaoTypeIdx34_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx34_3_out_ap_vld : OUT STD_LOGIC;
        out_SaoEOClass35_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass35_3_out_ap_vld : OUT STD_LOGIC;
        out_SaoEOClass36_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass36_3_out_ap_vld : OUT STD_LOGIC;
        out_sao_band_position_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position_3_out_ap_vld : OUT STD_LOGIC;
        out_SaoEOClass_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass_3_out_ap_vld : OUT STD_LOGIC;
        out_sao_band_position37_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position37_3_out_ap_vld : OUT STD_LOGIC;
        out_sao_band_position38_3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position38_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component cabac_top_decode_decision IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mode_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ctxTables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        ctxTables_ce0 : OUT STD_LOGIC;
        ctxTables_we0 : OUT STD_LOGIC;
        ctxTables_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ctxTables_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        baeState_0_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        baeState_0_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        baeState_0_constprop_o_ap_vld : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_bstate_currIdx_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_n_bits_held_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_ivlOffset_5 : IN STD_LOGIC_VECTOR (30 downto 0);
        baeState_0_constprop_load : IN STD_LOGIC_VECTOR (31 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        state_bstate_currIdx_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_currIdx_7_out_ap_vld : OUT STD_LOGIC;
        state_bstate_n_bits_held_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_n_bits_held_7_out_ap_vld : OUT STD_LOGIC;
        state_bstate_held_aligned_word_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_7_out_ap_vld : OUT STD_LOGIC;
        ret_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        ret_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component cabac_top_parseSAOEO IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_ivlOffset_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_currIdx_read : IN STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_n_bits_held_read : IN STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_read : IN STD_LOGIC_VECTOR (7 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        baeState_0_constprop : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_bstate_currIdx_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_n_bits_held_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_ivlOffset_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln188 : IN STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_abs_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_abs_ce0 : OUT STD_LOGIC;
        sao_offset_abs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sao_offset_sign_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_sign_ce0 : OUT STD_LOGIC;
        sao_offset_sign_we0 : OUT STD_LOGIC;
        sao_offset_sign_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        baeState_0_constprop_load : IN STD_LOGIC_VECTOR (31 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_currIdx_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_currIdx_8_out_ap_vld : OUT STD_LOGIC;
        state_bstate_n_bits_held_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_n_bits_held_8_out_ap_vld : OUT STD_LOGIC;
        state_bstate_held_aligned_word_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_8_out_ap_vld : OUT STD_LOGIC;
        state_ivlOffset_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_ivlOffset_6_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (30 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC );
    end component;


    component cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_bstate_currIdx_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_n_bits_held_8_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_8_reload : IN STD_LOGIC_VECTOR (7 downto 0);
        state_ivlOffset_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_reload8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_reload9 : IN STD_LOGIC_VECTOR (30 downto 0);
        baeState_0_constprop_load : IN STD_LOGIC_VECTOR (31 downto 0);
        bStream_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bStream_ce0 : OUT STD_LOGIC;
        bStream_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_currIdx_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_bstate_currIdx_11_out_ap_vld : OUT STD_LOGIC;
        state_bstate_n_bits_held_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_n_bits_held_11_out_ap_vld : OUT STD_LOGIC;
        state_bstate_held_aligned_word_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_bstate_held_aligned_word_11_out_ap_vld : OUT STD_LOGIC;
        state_ivlOffset_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_ivlOffset_8_out_ap_vld : OUT STD_LOGIC;
        symbolVal_4_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        symbolVal_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln188 : IN STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_abs_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_abs_ce0 : OUT STD_LOGIC;
        sao_offset_abs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sao_offset_sign_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        sao_offset_sign_ce0 : OUT STD_LOGIC;
        sao_offset_sign_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        add_ln188 : IN STD_LOGIC_VECTOR (3 downto 0);
        out_SaoOffsetVal_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_SaoOffsetVal_ce0 : OUT STD_LOGIC;
        out_SaoOffsetVal_we0 : OUT STD_LOGIC;
        out_SaoOffsetVal_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_SaoTypeIdx_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx33_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx34_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass35_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass36_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position37_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position38_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoOffsetVal_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_SaoOffsetVal_ce0 : OUT STD_LOGIC;
        out_SaoOffsetVal_we0 : OUT STD_LOGIC;
        out_SaoOffsetVal_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_SaoOffsetVal_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_SaoOffsetVal_ce1 : OUT STD_LOGIC;
        out_SaoOffsetVal_we1 : OUT STD_LOGIC;
        out_SaoOffsetVal_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx_6_out_ap_vld : OUT STD_LOGIC;
        out_SaoTypeIdx33_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx33_6_out_ap_vld : OUT STD_LOGIC;
        out_SaoTypeIdx34_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoTypeIdx34_6_out_ap_vld : OUT STD_LOGIC;
        out_SaoEOClass35_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass35_6_out_ap_vld : OUT STD_LOGIC;
        out_SaoEOClass36_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass36_6_out_ap_vld : OUT STD_LOGIC;
        out_sao_band_position_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position_6_out_ap_vld : OUT STD_LOGIC;
        out_SaoEOClass_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_SaoEOClass_6_out_ap_vld : OUT STD_LOGIC;
        out_sao_band_position37_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position37_6_out_ap_vld : OUT STD_LOGIC;
        out_sao_band_position38_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_sao_band_position38_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component cabac_top_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    sao_offset_abs_U : component cabac_top_sao_top_sao_offset_abs_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sao_offset_abs_address0,
        ce0 => sao_offset_abs_ce0,
        we0 => sao_offset_abs_we0,
        d0 => sao_offset_abs_d0,
        q0 => sao_offset_abs_q0);

    sao_offset_sign_U : component cabac_top_sao_top_sao_offset_sign_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sao_offset_sign_address0,
        ce0 => sao_offset_sign_ce0,
        we0 => sao_offset_sign_we0,
        d0 => sao_offset_sign_d0,
        q0 => sao_offset_sign_q0,
        address1 => sao_offset_sign_address1,
        ce1 => sao_offset_sign_ce1,
        we1 => sao_offset_sign_we1,
        d1 => sao_offset_sign_d1);

    grp_sao_top_Pipeline_1_fu_1223 : component cabac_top_sao_top_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_1_fu_1223_ap_start,
        ap_done => grp_sao_top_Pipeline_1_fu_1223_ap_done,
        ap_idle => grp_sao_top_Pipeline_1_fu_1223_ap_idle,
        ap_ready => grp_sao_top_Pipeline_1_fu_1223_ap_ready,
        sao_offset_abs_address0 => grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_address0,
        sao_offset_abs_ce0 => grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_ce0,
        sao_offset_abs_we0 => grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_we0,
        sao_offset_abs_d0 => grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_d0);

    grp_sao_top_Pipeline_2_fu_1229 : component cabac_top_sao_top_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_2_fu_1229_ap_start,
        ap_done => grp_sao_top_Pipeline_2_fu_1229_ap_done,
        ap_idle => grp_sao_top_Pipeline_2_fu_1229_ap_idle,
        ap_ready => grp_sao_top_Pipeline_2_fu_1229_ap_ready,
        sao_offset_sign_address0 => grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_address0,
        sao_offset_sign_ce0 => grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_ce0,
        sao_offset_sign_we0 => grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_we0,
        sao_offset_sign_d0 => grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_d0);

    grp_parseSAOMergeFlag_fu_1235 : component cabac_top_parseSAOMergeFlag
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_parseSAOMergeFlag_fu_1235_ap_start,
        ap_done => grp_parseSAOMergeFlag_fu_1235_ap_done,
        ap_idle => grp_parseSAOMergeFlag_fu_1235_ap_idle,
        ap_ready => grp_parseSAOMergeFlag_fu_1235_ap_ready,
        state_1_read => grp_parseSAOMergeFlag_fu_1235_state_1_read,
        p_read1 => grp_parseSAOMergeFlag_fu_1235_p_read1,
        state_2_1_read => grp_parseSAOMergeFlag_fu_1235_state_2_1_read,
        p_read3 => grp_parseSAOMergeFlag_fu_1235_p_read3,
        state_2_2_read => grp_parseSAOMergeFlag_fu_1235_state_2_2_read,
        bStream_address0 => grp_parseSAOMergeFlag_fu_1235_bStream_address0,
        bStream_ce0 => grp_parseSAOMergeFlag_fu_1235_bStream_ce0,
        bStream_q0 => bStream_q0,
        baeState_0_constprop => baeState_0_constprop_i,
        ap_return_0 => grp_parseSAOMergeFlag_fu_1235_ap_return_0,
        ap_return_1 => grp_parseSAOMergeFlag_fu_1235_ap_return_1,
        ap_return_2 => grp_parseSAOMergeFlag_fu_1235_ap_return_2,
        ap_return_3 => grp_parseSAOMergeFlag_fu_1235_ap_return_3,
        ap_return_4 => grp_parseSAOMergeFlag_fu_1235_ap_return_4);

    grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252 : component cabac_top_sao_top_Pipeline_VITIS_LOOP_201_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start,
        ap_done => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_done,
        ap_idle => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_idle,
        ap_ready => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_ready,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        p_read8 => p_read8,
        p_read9 => p_read9,
        p_read10 => p_read10,
        p_read11 => p_read11,
        p_read12 => p_read12,
        p_read13 => p_read13,
        p_read14 => p_read14,
        p_read15 => p_read15,
        p_read16 => p_read16,
        p_read17 => p_read17,
        p_read18 => p_read18,
        p_read19 => p_read19,
        p_read23 => p_read23,
        p_read24 => p_read24,
        p_read25 => p_read25,
        p_read20 => p_read20,
        p_read21 => p_read21,
        p_read22 => p_read22,
        out_SaoOffsetVal_address0 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address0,
        out_SaoOffsetVal_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce0,
        out_SaoOffsetVal_we0 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we0,
        out_SaoOffsetVal_d0 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d0,
        out_SaoOffsetVal_address1 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address1,
        out_SaoOffsetVal_ce1 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce1,
        out_SaoOffsetVal_we1 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we1,
        out_SaoOffsetVal_d1 => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        p_read4 => p_read4,
        out_SaoTypeIdx_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx_3_out,
        out_SaoTypeIdx_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx_3_out_ap_vld,
        out_SaoTypeIdx33_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx33_3_out,
        out_SaoTypeIdx33_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx33_3_out_ap_vld,
        out_SaoTypeIdx34_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx34_3_out,
        out_SaoTypeIdx34_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx34_3_out_ap_vld,
        out_SaoEOClass35_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass35_3_out,
        out_SaoEOClass35_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass35_3_out_ap_vld,
        out_SaoEOClass36_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass36_3_out,
        out_SaoEOClass36_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass36_3_out_ap_vld,
        out_sao_band_position_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position_3_out,
        out_sao_band_position_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position_3_out_ap_vld,
        out_SaoEOClass_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass_3_out,
        out_SaoEOClass_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass_3_out_ap_vld,
        out_sao_band_position37_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position37_3_out,
        out_sao_band_position37_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position37_3_out_ap_vld,
        out_sao_band_position38_3_out => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position38_3_out,
        out_sao_band_position38_3_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position38_3_out_ap_vld);

    grp_decode_decision_fu_1291 : component cabac_top_decode_decision
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decode_decision_fu_1291_ap_start,
        ap_done => grp_decode_decision_fu_1291_ap_done,
        ap_idle => grp_decode_decision_fu_1291_ap_idle,
        ap_ready => grp_decode_decision_fu_1291_ap_ready,
        mode_offset => grp_decode_decision_fu_1291_mode_offset,
        p_read => grp_decode_decision_fu_1291_p_read,
        p_read1 => grp_decode_decision_fu_1291_p_read1,
        p_read2 => grp_decode_decision_fu_1291_p_read2,
        p_read3 => grp_decode_decision_fu_1291_p_read3,
        bStream_address0 => grp_decode_decision_fu_1291_bStream_address0,
        bStream_ce0 => grp_decode_decision_fu_1291_bStream_ce0,
        bStream_q0 => bStream_q0,
        ctxTables_address0 => grp_decode_decision_fu_1291_ctxTables_address0,
        ctxTables_ce0 => grp_decode_decision_fu_1291_ctxTables_ce0,
        ctxTables_we0 => grp_decode_decision_fu_1291_ctxTables_we0,
        ctxTables_d0 => grp_decode_decision_fu_1291_ctxTables_d0,
        ctxTables_q0 => ctxTables_q0,
        baeState_0_constprop_i => baeState_0_constprop_i,
        baeState_0_constprop_o => grp_decode_decision_fu_1291_baeState_0_constprop_o,
        baeState_0_constprop_o_ap_vld => grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld,
        ap_return_0 => grp_decode_decision_fu_1291_ap_return_0,
        ap_return_1 => grp_decode_decision_fu_1291_ap_return_1,
        ap_return_2 => grp_decode_decision_fu_1291_ap_return_2,
        ap_return_3 => grp_decode_decision_fu_1291_ap_return_3,
        ap_return_4 => grp_decode_decision_fu_1291_ap_return_4);

    grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314 : component cabac_top_sao_top_Pipeline_VITIS_LOOP_54_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start,
        ap_done => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_done,
        ap_idle => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_idle,
        ap_ready => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_ready,
        state_bstate_currIdx_5 => state_bstate_currIdx_5_reg_907,
        state_bstate_n_bits_held_5 => state_bstate_n_bits_held_5_reg_917,
        state_bstate_held_aligned_word_5 => state_bstate_held_aligned_word_5_reg_927,
        state_ivlOffset_5 => trunc_ln157_reg_3132,
        baeState_0_constprop_load => baeState_0_constprop_load_reg_3096,
        bStream_address0 => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_address0,
        bStream_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_ce0,
        bStream_q0 => bStream_q0,
        p_out => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_p_out,
        p_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_p_out_ap_vld,
        state_bstate_currIdx_7_out => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_currIdx_7_out,
        state_bstate_currIdx_7_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_currIdx_7_out_ap_vld,
        state_bstate_n_bits_held_7_out => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_n_bits_held_7_out,
        state_bstate_n_bits_held_7_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_n_bits_held_7_out_ap_vld,
        state_bstate_held_aligned_word_7_out => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_held_aligned_word_7_out,
        state_bstate_held_aligned_word_7_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_held_aligned_word_7_out_ap_vld,
        ret_1_out => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ret_1_out,
        ret_1_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ret_1_out_ap_vld);

    grp_parseSAOEO_fu_1333 : component cabac_top_parseSAOEO
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_parseSAOEO_fu_1333_ap_start,
        ap_done => grp_parseSAOEO_fu_1333_ap_done,
        ap_idle => grp_parseSAOEO_fu_1333_ap_idle,
        ap_ready => grp_parseSAOEO_fu_1333_ap_ready,
        state_ivlOffset_V_read => state_ivlOffset_5_reg_937,
        state_bstate_currIdx_read => state_bstate_currIdx_5_reg_907,
        state_bstate_n_bits_held_read => state_bstate_n_bits_held_5_reg_917,
        state_bstate_held_aligned_word_read => state_bstate_held_aligned_word_5_reg_927,
        bStream_address0 => grp_parseSAOEO_fu_1333_bStream_address0,
        bStream_ce0 => grp_parseSAOEO_fu_1333_bStream_ce0,
        bStream_q0 => bStream_q0,
        baeState_0_constprop => baeState_0_constprop_i,
        ap_return_0 => grp_parseSAOEO_fu_1333_ap_return_0,
        ap_return_1 => grp_parseSAOEO_fu_1333_ap_return_1,
        ap_return_2 => grp_parseSAOEO_fu_1333_ap_return_2,
        ap_return_3 => grp_parseSAOEO_fu_1333_ap_return_3,
        ap_return_4 => grp_parseSAOEO_fu_1333_ap_return_4);

    grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349 : component cabac_top_sao_top_Pipeline_VITIS_LOOP_162_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start,
        ap_done => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_done,
        ap_idle => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_idle,
        ap_ready => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_ready,
        state_bstate_currIdx_5 => state_bstate_currIdx_5_reg_907,
        state_bstate_n_bits_held_5 => state_bstate_n_bits_held_5_reg_917,
        state_bstate_held_aligned_word_5 => state_bstate_held_aligned_word_5_reg_927,
        state_ivlOffset_5 => state_ivlOffset_5_reg_937,
        zext_ln188 => tmp_s_reg_3001,
        sao_offset_abs_address0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_address0,
        sao_offset_abs_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_ce0,
        sao_offset_abs_q0 => sao_offset_abs_q0,
        sao_offset_sign_address0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_address0,
        sao_offset_sign_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_ce0,
        sao_offset_sign_we0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_we0,
        sao_offset_sign_d0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_d0,
        baeState_0_constprop_load => baeState_0_constprop_load_reg_3096,
        bStream_address0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_address0,
        bStream_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_ce0,
        bStream_q0 => bStream_q0,
        state_bstate_currIdx_8_out => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_currIdx_8_out,
        state_bstate_currIdx_8_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_currIdx_8_out_ap_vld,
        state_bstate_n_bits_held_8_out => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_n_bits_held_8_out,
        state_bstate_n_bits_held_8_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_n_bits_held_8_out_ap_vld,
        state_bstate_held_aligned_word_8_out => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_held_aligned_word_8_out,
        state_bstate_held_aligned_word_8_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_held_aligned_word_8_out_ap_vld,
        state_ivlOffset_6_out => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_ivlOffset_6_out,
        state_ivlOffset_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_ivlOffset_6_out_ap_vld,
        p_out => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out,
        p_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out_ap_vld,
        p_out1 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out1,
        p_out1_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out1_ap_vld,
        p_out2 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out2,
        p_out2_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out2_ap_vld);

    grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374 : component cabac_top_sao_top_Pipeline_VITIS_LOOP_96_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start,
        ap_done => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_done,
        ap_idle => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_idle,
        ap_ready => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_ready,
        state_bstate_currIdx_8_reload => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_currIdx_8_out,
        state_bstate_n_bits_held_8_reload => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_n_bits_held_8_out,
        state_bstate_held_aligned_word_8_reload => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_bstate_held_aligned_word_8_out,
        state_ivlOffset_6_reload => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_state_ivlOffset_6_out,
        p_reload7 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out,
        p_reload8 => grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out1,
        p_reload9 => p_loc6_fu_310,
        baeState_0_constprop_load => baeState_0_constprop_load_reg_3096,
        bStream_address0 => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_address0,
        bStream_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_ce0,
        bStream_q0 => bStream_q0,
        state_bstate_currIdx_11_out => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_currIdx_11_out,
        state_bstate_currIdx_11_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_currIdx_11_out_ap_vld,
        state_bstate_n_bits_held_11_out => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_n_bits_held_11_out,
        state_bstate_n_bits_held_11_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_n_bits_held_11_out_ap_vld,
        state_bstate_held_aligned_word_11_out => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_held_aligned_word_11_out,
        state_bstate_held_aligned_word_11_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_held_aligned_word_11_out_ap_vld,
        state_ivlOffset_8_out => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_ivlOffset_8_out,
        state_ivlOffset_8_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_ivlOffset_8_out_ap_vld,
        symbolVal_4_out => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_symbolVal_4_out,
        symbolVal_4_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_symbolVal_4_out_ap_vld);

    grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393 : component cabac_top_sao_top_Pipeline_VITIS_LOOP_189_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start,
        ap_done => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_done,
        ap_idle => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_idle,
        ap_ready => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_ready,
        zext_ln188 => tmp_s_reg_3001,
        sao_offset_abs_address0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_address0,
        sao_offset_abs_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_ce0,
        sao_offset_abs_q0 => sao_offset_abs_q0,
        sao_offset_sign_address0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_address0,
        sao_offset_sign_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_ce0,
        sao_offset_sign_q0 => sao_offset_sign_q0,
        add_ln188 => add_ln188_reg_3008,
        out_SaoOffsetVal_address0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_address0,
        out_SaoOffsetVal_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_ce0,
        out_SaoOffsetVal_we0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_we0,
        out_SaoOffsetVal_d0 => grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_d0);

    grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403 : component cabac_top_sao_top_Pipeline_VITIS_LOOP_213_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start,
        ap_done => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_done,
        ap_idle => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_idle,
        ap_ready => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_ready,
        out_SaoTypeIdx_5 => out_SaoTypeIdx_5_reg_1007,
        out_SaoTypeIdx33_5 => out_SaoTypeIdx33_5_reg_1019,
        out_SaoTypeIdx34_5 => out_SaoTypeIdx34_5_reg_1031,
        out_SaoEOClass35_5 => out_SaoEOClass35_5_reg_1043,
        out_SaoEOClass36_5 => out_SaoEOClass36_5_reg_1055,
        out_sao_band_position_5 => out_sao_band_position_5_reg_1067,
        out_SaoEOClass_5 => out_SaoEOClass_5_reg_1079,
        out_sao_band_position37_5 => out_sao_band_position37_5_reg_1091,
        out_sao_band_position38_5 => out_sao_band_position38_5_reg_1103,
        p_read30 => p_read30,
        p_read31 => p_read31,
        p_read32 => p_read32,
        p_read33 => p_read33,
        p_read34 => p_read34,
        p_read35 => p_read35,
        p_read36 => p_read36,
        p_read37 => p_read37,
        p_read38 => p_read38,
        p_read39 => p_read39,
        p_read40 => p_read40,
        p_read41 => p_read41,
        p_read42 => p_read42,
        p_read43 => p_read43,
        p_read44 => p_read44,
        p_read48 => p_read48,
        p_read49 => p_read49,
        p_read50 => p_read50,
        p_read45 => p_read45,
        p_read46 => p_read46,
        p_read47 => p_read47,
        out_SaoOffsetVal_address0 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address0,
        out_SaoOffsetVal_ce0 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce0,
        out_SaoOffsetVal_we0 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we0,
        out_SaoOffsetVal_d0 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d0,
        out_SaoOffsetVal_address1 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address1,
        out_SaoOffsetVal_ce1 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce1,
        out_SaoOffsetVal_we1 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we1,
        out_SaoOffsetVal_d1 => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d1,
        p_read27 => p_read27,
        p_read28 => p_read28,
        p_read29 => p_read29,
        out_SaoTypeIdx_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx_6_out,
        out_SaoTypeIdx_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx_6_out_ap_vld,
        out_SaoTypeIdx33_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx33_6_out,
        out_SaoTypeIdx33_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx33_6_out_ap_vld,
        out_SaoTypeIdx34_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx34_6_out,
        out_SaoTypeIdx34_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx34_6_out_ap_vld,
        out_SaoEOClass35_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass35_6_out,
        out_SaoEOClass35_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass35_6_out_ap_vld,
        out_SaoEOClass36_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass36_6_out,
        out_SaoEOClass36_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass36_6_out_ap_vld,
        out_sao_band_position_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position_6_out,
        out_sao_band_position_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position_6_out_ap_vld,
        out_SaoEOClass_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass_6_out,
        out_SaoEOClass_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass_6_out_ap_vld,
        out_sao_band_position37_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position37_6_out,
        out_sao_band_position37_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position37_6_out_ap_vld,
        out_sao_band_position38_6_out => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position38_6_out,
        out_sao_band_position38_6_out_ap_vld => grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position38_6_out_ap_vld);

    mux_32_8_1_1_U205 : component cabac_top_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_load_fu_1482_p1,
        din1 => grp_load_fu_1479_p1,
        din2 => grp_load_fu_1476_p1,
        din3 => clIdx_fu_366,
        dout => tmp_2_fu_1892_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_0_preg <= out_SaoEOClass_9_reg_1187;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_1_preg <= out_SaoEOClass35_9_reg_1151;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_2_preg <= out_SaoEOClass36_9_reg_1163;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_3_preg <= out_sao_band_position_9_reg_1175;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_4_preg <= out_sao_band_position37_9_reg_1199;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_5_preg <= out_sao_band_position38_9_reg_1211;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_6_preg <= out_SaoTypeIdx_8_reg_1115;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_7_preg <= out_SaoTypeIdx33_8_reg_1127;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_return_8_preg <= out_SaoTypeIdx34_8_reg_1139;
                end if; 
            end if;
        end if;
    end process;


    grp_decode_decision_fu_1291_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decode_decision_fu_1291_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
                    grp_decode_decision_fu_1291_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decode_decision_fu_1291_ap_ready = ap_const_logic_1)) then 
                    grp_decode_decision_fu_1291_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_parseSAOEO_fu_1333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_parseSAOEO_fu_1333_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19) and (clIdx_1_reg_2940 = ap_const_lv2_1)))) then 
                    grp_parseSAOEO_fu_1333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_parseSAOEO_fu_1333_ap_ready = ap_const_logic_1)) then 
                    grp_parseSAOEO_fu_1333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_parseSAOMergeFlag_fu_1235_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_parseSAOMergeFlag_fu_1235_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    grp_parseSAOMergeFlag_fu_1235_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_parseSAOMergeFlag_fu_1235_ap_ready = ap_const_logic_1)) then 
                    grp_parseSAOMergeFlag_fu_1235_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_1_fu_1223_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_1_fu_1223_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_sao_top_Pipeline_1_fu_1223_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_1_fu_1223_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_1_fu_1223_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_2_fu_1229_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_2_fu_1229_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_sao_top_Pipeline_2_fu_1229_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_2_fu_1229_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_2_fu_1229_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start_reg <= ap_const_logic_0;
            else
                if (((or_ln141_fu_1642_p2 = ap_const_lv1_1) and (ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start_reg <= ap_const_logic_0;
            else
                if (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln157_fu_1950_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_ready = ap_const_logic_1)) then 
                    grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    clIdx_fu_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln141_fu_1642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                clIdx_fu_366 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                clIdx_fu_366 <= add_ln142_reg_2992;
            end if; 
        end if;
    end process;

    i_2_reg_947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                i_2_reg_947 <= add_ln157_reg_3140;
            elsif (((icmp_ln156_fu_1903_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                i_2_reg_947 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    out_SaoEOClass35_9_reg_1151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_SaoEOClass35_9_reg_1151 <= sao_eo_class_chroma_1_fu_378;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_SaoEOClass35_9_reg_1151 <= out_SaoEOClass35_5_reg_1043;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_SaoEOClass35_9_reg_1151 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass35_6_out;
            end if; 
        end if;
    end process;

    out_SaoEOClass36_9_reg_1163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_SaoEOClass36_9_reg_1163 <= sao_eo_class_chroma_fu_374;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_SaoEOClass36_9_reg_1163 <= out_SaoEOClass36_5_reg_1055;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_SaoEOClass36_9_reg_1163 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass36_6_out;
            end if; 
        end if;
    end process;

    out_SaoEOClass_9_reg_1187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_SaoEOClass_9_reg_1187 <= sao_eo_class_luma_fu_370;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_SaoEOClass_9_reg_1187 <= out_SaoEOClass_5_reg_1079;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_SaoEOClass_9_reg_1187 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoEOClass_6_out;
            end if; 
        end if;
    end process;

    out_SaoTypeIdx33_8_reg_1127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_SaoTypeIdx33_8_reg_1127 <= grp_load_fu_1479_p1;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_SaoTypeIdx33_8_reg_1127 <= out_SaoTypeIdx33_5_reg_1019;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_SaoTypeIdx33_8_reg_1127 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx33_6_out;
            end if; 
        end if;
    end process;

    out_SaoTypeIdx34_8_reg_1139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_SaoTypeIdx34_8_reg_1139 <= grp_load_fu_1476_p1;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_SaoTypeIdx34_8_reg_1139 <= out_SaoTypeIdx34_5_reg_1031;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_SaoTypeIdx34_8_reg_1139 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx34_6_out;
            end if; 
        end if;
    end process;

    out_SaoTypeIdx_8_reg_1115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_SaoTypeIdx_8_reg_1115 <= grp_load_fu_1482_p1;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_SaoTypeIdx_8_reg_1115 <= out_SaoTypeIdx_5_reg_1007;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_SaoTypeIdx_8_reg_1115 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoTypeIdx_6_out;
            end if; 
        end if;
    end process;

    out_sao_band_position37_9_reg_1199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_sao_band_position37_9_reg_1199 <= out_sao_band_position37_0_fu_386;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_sao_band_position37_9_reg_1199 <= out_sao_band_position37_5_reg_1091;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_sao_band_position37_9_reg_1199 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position37_6_out;
            end if; 
        end if;
    end process;

    out_sao_band_position38_9_reg_1211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_sao_band_position38_9_reg_1211 <= out_sao_band_position38_0_fu_382;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_sao_band_position38_9_reg_1211 <= out_sao_band_position38_5_reg_1103;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_sao_band_position38_9_reg_1211 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position38_6_out;
            end if; 
        end if;
    end process;

    out_sao_band_position_9_reg_1175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                out_sao_band_position_9_reg_1175 <= out_sao_band_position_0_fu_390;
            elsif (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                out_sao_band_position_9_reg_1175 <= out_sao_band_position_5_reg_1067;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                out_sao_band_position_9_reg_1175 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_sao_band_position_6_out;
            end if; 
        end if;
    end process;

    sao_merge_left_flag_021_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln134_fu_1628_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sao_merge_left_flag_021_reg_856 <= sao_merge_left_flag_reg_2785;
            elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                sao_merge_left_flag_021_reg_856 <= ap_const_lv1_0;
            elsif (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
                sao_merge_left_flag_021_reg_856 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    sao_merge_up_flag_1_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = and_ln134_fu_1628_p2) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                sao_merge_up_flag_1_reg_870 <= ap_const_lv1_0;
            elsif (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
                sao_merge_up_flag_1_reg_870 <= sao_merge_up_flag_reg_2815;
            end if; 
        end if;
    end process;

    sao_type_idx_chroma_reg_885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                sao_type_idx_chroma_reg_885 <= ap_const_lv2_0;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                sao_type_idx_chroma_reg_885 <= phitmp_reg_3062;
            end if; 
        end if;
    end process;

    sao_type_idx_luma_reg_896_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                sao_type_idx_luma_reg_896 <= ap_const_lv2_0;
            elsif (((binVal_reg_3103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                sao_type_idx_luma_reg_896 <= phitmp1_reg_3127;
            end if; 
        end if;
    end process;

    state_bstate_currIdx_0_reg_808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln134_fu_1628_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                state_bstate_currIdx_0_reg_808 <= state_bstate_currIdx_ret1_reg_2756;
            elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                state_bstate_currIdx_0_reg_808 <= ap_const_lv32_2;
            elsif (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
                state_bstate_currIdx_0_reg_808 <= state_bstate_currIdx_ret2_reg_2795;
            end if; 
        end if;
    end process;

    state_bstate_currIdx_13_reg_959_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                state_bstate_currIdx_13_reg_959 <= state_bstate_currIdx_5_reg_907;
            elsif ((((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_1)))) then 
                state_bstate_currIdx_13_reg_959 <= grp_parseSAOEO_fu_1333_ap_return_1;
            end if; 
        end if;
    end process;

    state_bstate_currIdx_1_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln141_fu_1642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                state_bstate_currIdx_1_fu_418 <= ap_phi_mux_state_bstate_currIdx_0_phi_fu_812_p6;
            elsif (((binVal_reg_3103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                state_bstate_currIdx_1_fu_418 <= state_bstate_currIdx_ret6_reg_3117;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                state_bstate_currIdx_1_fu_418 <= state_bstate_currIdx_ret7_reg_3052;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                state_bstate_currIdx_1_fu_418 <= reg_1571;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                state_bstate_currIdx_1_fu_418 <= state_bstate_currIdx_13_reg_959;
            elsif (((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
                state_bstate_currIdx_1_fu_418 <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_currIdx_11_out;
            end if; 
        end if;
    end process;

    state_bstate_currIdx_5_reg_907_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                state_bstate_currIdx_5_reg_907 <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_currIdx_7_out;
            elsif (((icmp_ln156_fu_1903_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                state_bstate_currIdx_5_reg_907 <= grp_load_fu_1497_p1;
            end if; 
        end if;
    end process;

    state_bstate_held_aligned_word_0_reg_834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln134_fu_1628_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                state_bstate_held_aligned_word_0_reg_834 <= state_bstate_held_aligned_word_ret1_reg_2778;
            elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                state_bstate_held_aligned_word_0_reg_834 <= p_read612;
            elsif (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
                state_bstate_held_aligned_word_0_reg_834 <= state_bstate_held_aligned_word_ret2_reg_2810;
            end if; 
        end if;
    end process;

    state_bstate_held_aligned_word_13_reg_983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                state_bstate_held_aligned_word_13_reg_983 <= state_bstate_held_aligned_word_5_reg_927;
            elsif ((((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_1)))) then 
                state_bstate_held_aligned_word_13_reg_983 <= grp_parseSAOEO_fu_1333_ap_return_3;
            end if; 
        end if;
    end process;

    state_bstate_held_aligned_word_1_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln141_fu_1642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                state_bstate_held_aligned_word_1_fu_410 <= ap_phi_mux_state_bstate_held_aligned_word_0_phi_fu_837_p6;
            elsif (((binVal_reg_3103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                state_bstate_held_aligned_word_1_fu_410 <= state_bstate_held_aligned_word_ret5_reg_3107;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                state_bstate_held_aligned_word_1_fu_410 <= state_bstate_held_aligned_word_ret6_reg_3042;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                state_bstate_held_aligned_word_1_fu_410 <= reg_1561;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                state_bstate_held_aligned_word_1_fu_410 <= state_bstate_held_aligned_word_13_reg_983;
            elsif (((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
                state_bstate_held_aligned_word_1_fu_410 <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_held_aligned_word_11_out;
            end if; 
        end if;
    end process;

    state_bstate_held_aligned_word_5_reg_927_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                state_bstate_held_aligned_word_5_reg_927 <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_held_aligned_word_7_out;
            elsif (((icmp_ln156_fu_1903_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                state_bstate_held_aligned_word_5_reg_927 <= grp_load_fu_1489_p1;
            end if; 
        end if;
    end process;

    state_bstate_n_bits_held_0_reg_821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln134_fu_1628_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                state_bstate_n_bits_held_0_reg_821 <= state_bstate_n_bits_held_ret1_reg_2772;
            elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                state_bstate_n_bits_held_0_reg_821 <= ap_const_lv8_7;
            elsif (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
                state_bstate_n_bits_held_0_reg_821 <= state_bstate_n_bits_held_ret2_reg_2805;
            end if; 
        end if;
    end process;

    state_bstate_n_bits_held_13_reg_971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                state_bstate_n_bits_held_13_reg_971 <= state_bstate_n_bits_held_5_reg_917;
            elsif ((((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_1)))) then 
                state_bstate_n_bits_held_13_reg_971 <= grp_parseSAOEO_fu_1333_ap_return_2;
            end if; 
        end if;
    end process;

    state_bstate_n_bits_held_1_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln141_fu_1642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                state_bstate_n_bits_held_1_fu_414 <= ap_phi_mux_state_bstate_n_bits_held_0_phi_fu_825_p6;
            elsif (((binVal_reg_3103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                state_bstate_n_bits_held_1_fu_414 <= state_bstate_n_bits_held_ret5_reg_3112;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                state_bstate_n_bits_held_1_fu_414 <= state_bstate_n_bits_held_ret7_reg_3047;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                state_bstate_n_bits_held_1_fu_414 <= reg_1566;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                state_bstate_n_bits_held_1_fu_414 <= state_bstate_n_bits_held_13_reg_971;
            elsif (((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
                state_bstate_n_bits_held_1_fu_414 <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_bstate_n_bits_held_11_out;
            end if; 
        end if;
    end process;

    state_bstate_n_bits_held_5_reg_917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                state_bstate_n_bits_held_5_reg_917 <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_state_bstate_n_bits_held_7_out;
            elsif (((icmp_ln156_fu_1903_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                state_bstate_n_bits_held_5_reg_917 <= grp_load_fu_1493_p1;
            end if; 
        end if;
    end process;

    state_ivlOffset_0_reg_845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln134_fu_1628_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                state_ivlOffset_0_reg_845 <= state_ivlOffset_ret1_reg_2762;
            elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                state_ivlOffset_0_reg_845 <= p_read410_cast6_fu_1605_p1;
            elsif (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
                state_ivlOffset_0_reg_845 <= state_ivlOffset_ret2_reg_2800;
            end if; 
        end if;
    end process;

    state_ivlOffset_1_fu_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln141_fu_1642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                state_ivlOffset_1_fu_406 <= ap_phi_mux_state_ivlOffset_0_phi_fu_848_p6;
            elsif (((binVal_reg_3103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                state_ivlOffset_1_fu_406 <= state_ivlOffset_ret6_reg_3122;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                state_ivlOffset_1_fu_406 <= state_ivlOffset_ret7_reg_3057;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                state_ivlOffset_1_fu_406 <= reg_1576;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                state_ivlOffset_1_fu_406 <= state_ivlOffset_9_reg_995;
            elsif (((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
                state_ivlOffset_1_fu_406 <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_state_ivlOffset_8_out;
            end if; 
        end if;
    end process;

    state_ivlOffset_5_reg_937_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                state_ivlOffset_5_reg_937 <= ret_1_loc_fu_338;
            elsif (((icmp_ln156_fu_1903_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                state_ivlOffset_5_reg_937 <= grp_load_fu_1485_p1;
            end if; 
        end if;
    end process;

    state_ivlOffset_9_reg_995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                state_ivlOffset_9_reg_995 <= state_ivlOffset_5_reg_937;
            elsif ((((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_1)))) then 
                state_ivlOffset_9_reg_995 <= grp_parseSAOEO_fu_1333_ap_return_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln142_reg_2992 <= add_ln142_fu_1700_p2;
                clIdx_1_reg_2940 <= clIdx_fu_366;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                add_ln157_reg_3140 <= add_ln157_fu_1956_p2;
                trunc_ln157_reg_3132 <= trunc_ln157_fu_1945_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln188_reg_3008 <= add_ln188_fu_1749_p2;
                out_SaoOffsetVal_addr_reg_3013 <= zext_ln188_2_fu_1755_p1(4 - 1 downto 0);
                    sao_offset_sign_addr_1_reg_3023(3 downto 2) <= zext_ln188_fu_1744_p1(4 - 1 downto 0)(3 downto 2);
                    sao_offset_sign_addr_2_reg_3028(3 downto 2) <= tmp_10_fu_1781_p3(4 - 1 downto 0)(3 downto 2);
                    sao_offset_sign_addr_3_reg_3033(3 downto 2) <= tmp_11_fu_1796_p3(4 - 1 downto 0)(3 downto 2);
                    sao_offset_sign_addr_reg_3018(3 downto 2) <= tmp_9_fu_1766_p3(4 - 1 downto 0)(3 downto 2);
                    tmp_s_reg_3001(3 downto 2) <= tmp_s_fu_1737_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                and_ln134_reg_2791 <= and_ln134_fu_1628_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln156_fu_1903_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                baeState_0_constprop_load_reg_3096 <= baeState_0_constprop_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                binVal_1_reg_3038 <= grp_decode_decision_fu_1291_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                binVal_reg_3103 <= grp_decode_decision_fu_1291_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                icmp_ln156_reg_3092 <= icmp_ln156_fu_1903_p2;
                tmp_2_reg_3087 <= tmp_2_fu_1892_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                icmp_ln161_reg_3145 <= icmp_ln161_fu_1962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                or_ln143_reg_2997 <= or_ln143_fu_1728_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                out_SaoEOClass35_5_reg_1043 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass35_3_out;
                out_SaoEOClass36_5_reg_1055 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass36_3_out;
                out_SaoEOClass_5_reg_1079 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoEOClass_3_out;
                out_SaoTypeIdx33_5_reg_1019 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx33_3_out;
                out_SaoTypeIdx34_5_reg_1031 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx34_3_out;
                out_SaoTypeIdx_5_reg_1007 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoTypeIdx_3_out;
                out_sao_band_position37_5_reg_1091 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position37_3_out;
                out_sao_band_position38_5_reg_1103 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position38_3_out;
                out_sao_band_position_5_reg_1067 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_sao_band_position_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then
                    out_SaoTypeIdx33_0_fu_398(1 downto 0) <= zext_ln121_fu_1853_p1(1 downto 0);
                    out_SaoTypeIdx34_0_fu_394(1 downto 0) <= zext_ln121_fu_1853_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then
                    out_SaoTypeIdx_0_fu_402(1 downto 0) <= zext_ln120_fu_1883_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1))) then
                out_sao_band_position37_0_fu_386 <= symbolVal_4_loc_fu_290;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (or_ln143_reg_2997 = ap_const_lv1_1))) then
                out_sao_band_position38_0_fu_382 <= symbolVal_4_loc_fu_290;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln161_reg_3145 = ap_const_lv1_1) and (icmp_ln156_reg_3092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1))) then
                out_sao_band_position_0_fu_390 <= symbolVal_4_loc_fu_290;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                p_loc6_fu_310 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_p_out2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    p_read410_cast_reg_2751(8 downto 0) <= p_read410_cast_fu_1609_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                phitmp1_reg_3127 <= phitmp1_fu_1937_p3;
                state_bstate_currIdx_ret6_reg_3117 <= grp_decode_decision_fu_1291_ap_return_0;
                state_bstate_held_aligned_word_ret5_reg_3107 <= grp_decode_decision_fu_1291_ap_return_2;
                state_bstate_n_bits_held_ret5_reg_3112 <= grp_decode_decision_fu_1291_ap_return_1;
                state_ivlOffset_ret6_reg_3122 <= grp_decode_decision_fu_1291_ap_return_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                phitmp_reg_3062 <= phitmp_fu_1829_p3;
                state_bstate_currIdx_ret7_reg_3052 <= grp_decode_decision_fu_1291_ap_return_0;
                state_bstate_held_aligned_word_ret6_reg_3042 <= grp_decode_decision_fu_1291_ap_return_2;
                state_bstate_n_bits_held_ret7_reg_3047 <= grp_decode_decision_fu_1291_ap_return_1;
                state_ivlOffset_ret7_reg_3057 <= grp_decode_decision_fu_1291_ap_return_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then
                reg_1541 <= grp_load_fu_1485_p1;
                reg_1546 <= grp_load_fu_1489_p1;
                reg_1551 <= grp_load_fu_1493_p1;
                reg_1556 <= grp_load_fu_1497_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then
                reg_1561 <= grp_decode_decision_fu_1291_ap_return_2;
                reg_1566 <= grp_decode_decision_fu_1291_ap_return_1;
                reg_1571 <= grp_decode_decision_fu_1291_ap_return_0;
                reg_1576 <= grp_decode_decision_fu_1291_ap_return_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ret_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                ret_1_loc_fu_338 <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ret_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then
                sao_eo_class_chroma_1_fu_378 <= sao_eo_class_chroma_2_fu_1997_p1;
                sao_eo_class_chroma_fu_374 <= sao_eo_class_chroma_2_fu_1997_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then
                sao_eo_class_luma_fu_370 <= sao_eo_class_luma_1_fu_2011_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sao_merge_left_flag_reg_2785 <= sao_merge_left_flag_fu_1622_p2;
                state_bstate_currIdx_ret1_reg_2756 <= grp_parseSAOMergeFlag_fu_1235_ap_return_0;
                state_bstate_held_aligned_word_ret1_reg_2778 <= grp_parseSAOMergeFlag_fu_1235_ap_return_4;
                state_bstate_n_bits_held_ret1_reg_2772 <= grp_parseSAOMergeFlag_fu_1235_ap_return_3;
                state_ivlOffset_ret1_reg_2762 <= grp_parseSAOMergeFlag_fu_1235_ap_return_2;
                trunc_ln129_reg_2767 <= trunc_ln129_fu_1618_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                sao_merge_up_flag_reg_2815 <= sao_merge_up_flag_fu_1636_p2;
                state_bstate_currIdx_ret2_reg_2795 <= grp_parseSAOMergeFlag_fu_1235_ap_return_0;
                state_bstate_held_aligned_word_ret2_reg_2810 <= grp_parseSAOMergeFlag_fu_1235_ap_return_4;
                state_bstate_n_bits_held_ret2_reg_2805 <= grp_parseSAOMergeFlag_fu_1235_ap_return_3;
                state_ivlOffset_ret2_reg_2800 <= grp_parseSAOMergeFlag_fu_1235_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_symbolVal_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                symbolVal_4_loc_fu_290 <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_symbolVal_4_out;
            end if;
        end if;
    end process;
    p_read410_cast_reg_2751(30 downto 9) <= "0000000000000000000000";
    tmp_s_reg_3001(1 downto 0) <= "00";
    sao_offset_sign_addr_reg_3018(1 downto 0) <= "01";
    sao_offset_sign_addr_1_reg_3023(1 downto 0) <= "00";
    sao_offset_sign_addr_2_reg_3028(1 downto 0) <= "11";
    sao_offset_sign_addr_3_reg_3033(1 downto 0) <= "10";
    out_SaoTypeIdx34_0_fu_394(7 downto 2) <= "000000";
    out_SaoTypeIdx33_0_fu_398(7 downto 2) <= "000000";
    out_SaoTypeIdx_0_fu_402(7 downto 2) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state9, or_ln143_reg_2997, clIdx_1_reg_2940, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state22, ap_CS_fsm_state2, p_read_65_read_fu_584_p2, ap_CS_fsm_state3, and_ln134_fu_1628_p2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, icmp_ln142_fu_1694_p2, grp_fu_1501_p1, ap_CS_fsm_state13, ap_CS_fsm_state14, icmp_ln156_fu_1903_p2, ap_CS_fsm_state18, ap_CS_fsm_state19, icmp_ln161_fu_1962_p2, icmp_ln157_fu_1950_p2, grp_parseSAOMergeFlag_fu_1235_ap_done, grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_done, grp_decode_decision_fu_1291_ap_done, grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_done, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_done, grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_done, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_done, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_done, ap_CS_fsm_state7, ap_block_state2_on_subcall_done, ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6, sao_merge_up_flag_1_reg_870, ap_block_state22_on_subcall_done, ap_CS_fsm_state32, or_ln141_fu_1642_p2, ap_CS_fsm_state30, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_parseSAOMergeFlag_fu_1235_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_lv1_0 = and_ln134_fu_1628_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_parseSAOMergeFlag_fu_1235_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((or_ln141_fu_1642_p2 = ap_const_lv1_1) and (ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                elsif (((or_ln141_fu_1642_p2 = ap_const_lv1_1) and (ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln142_fu_1694_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                elsif ((not((clIdx_1_reg_2940 = ap_const_lv2_0)) and not((clIdx_1_reg_2940 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state9) and (or_ln143_reg_2997 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_decode_decision_fu_1291_ap_done = ap_const_logic_1) and (grp_fu_1501_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((grp_decode_decision_fu_1291_ap_done = ap_const_logic_1) and (grp_fu_1501_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_decode_decision_fu_1291_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln156_fu_1903_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state15 => 
                if (((grp_decode_decision_fu_1291_ap_done = ap_const_logic_1) and (grp_fu_1501_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                elsif (((grp_decode_decision_fu_1291_ap_done = ap_const_logic_1) and (grp_fu_1501_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_decode_decision_fu_1291_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                elsif (((icmp_ln157_fu_1950_p2 = ap_const_lv1_1) and (icmp_ln161_fu_1962_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                if (((grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state22 => 
                if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state24 => 
                if (((grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((sao_merge_up_flag_1_reg_870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state33 => 
                if (((grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln142_fu_1700_p2 <= std_logic_vector(unsigned(clIdx_fu_366) + unsigned(ap_const_lv2_1));
    add_ln157_fu_1956_p2 <= std_logic_vector(unsigned(i_2_reg_947) + unsigned(ap_const_lv3_1));
    add_ln159_fu_1971_p2 <= std_logic_vector(unsigned(tmp_s_reg_3001) + unsigned(zext_ln159_fu_1967_p1));
    add_ln188_fu_1749_p2 <= std_logic_vector(unsigned(tmp_s_fu_1737_p3) + unsigned(zext_ln188_1_fu_1734_p1));
    and_ln134_fu_1628_p2 <= (sao_merge_left_flag_reg_2785 and p_read351);
    and_ln143_1_fu_1723_p2 <= (p_read1 and icmp_ln143_1_fu_1717_p2);
    and_ln143_fu_1712_p2 <= (p_read and icmp_ln143_fu_1706_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_decode_decision_fu_1291_ap_done)
    begin
        if ((grp_decode_decision_fu_1291_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_decode_decision_fu_1291_ap_done)
    begin
        if ((grp_decode_decision_fu_1291_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_decode_decision_fu_1291_ap_done)
    begin
        if ((grp_decode_decision_fu_1291_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_decode_decision_fu_1291_ap_done)
    begin
        if ((grp_decode_decision_fu_1291_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_done)
    begin
        if ((grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(ap_block_state22_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state22_on_subcall_done)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_done)
    begin
        if ((grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_done)
    begin
        if ((grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_done)
    begin
        if ((grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_done)
    begin
        if ((grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_done)
    begin
        if ((grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_parseSAOMergeFlag_fu_1235_ap_done)
    begin
        if ((grp_parseSAOMergeFlag_fu_1235_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_parseSAOMergeFlag_fu_1235_ap_done)
    begin
        if ((grp_parseSAOMergeFlag_fu_1235_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state22_on_subcall_done_assign_proc : process(clIdx_1_reg_2940, grp_parseSAOEO_fu_1333_ap_done)
    begin
                ap_block_state22_on_subcall_done <= (((grp_parseSAOEO_fu_1333_ap_done = ap_const_logic_0) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((grp_parseSAOEO_fu_1333_ap_done = ap_const_logic_0) and (clIdx_1_reg_2940 = ap_const_lv2_1)));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_sao_top_Pipeline_1_fu_1223_ap_done, grp_sao_top_Pipeline_2_fu_1229_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_sao_top_Pipeline_2_fu_1229_ap_done = ap_const_logic_0) or (grp_sao_top_Pipeline_1_fu_1223_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state35) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6_assign_proc : process(p_read_65_read_fu_584_p2, and_ln134_reg_2791, ap_CS_fsm_state7, sao_merge_left_flag_021_reg_856)
    begin
        if (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
            ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6 <= sao_merge_left_flag_021_reg_856;
        end if; 
    end process;


    ap_phi_mux_sao_merge_up_flag_1_phi_fu_874_p6_assign_proc : process(p_read_65_read_fu_584_p2, and_ln134_reg_2791, sao_merge_up_flag_reg_2815, ap_CS_fsm_state7, sao_merge_up_flag_1_reg_870)
    begin
        if (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
            ap_phi_mux_sao_merge_up_flag_1_phi_fu_874_p6 <= sao_merge_up_flag_reg_2815;
        else 
            ap_phi_mux_sao_merge_up_flag_1_phi_fu_874_p6 <= sao_merge_up_flag_1_reg_870;
        end if; 
    end process;


    ap_phi_mux_sao_type_idx_chroma_phi_fu_889_p4_assign_proc : process(clIdx_1_reg_2940, binVal_1_reg_3038, phitmp_reg_3062, ap_CS_fsm_state14, sao_type_idx_chroma_reg_885)
    begin
        if (((binVal_1_reg_3038 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
            ap_phi_mux_sao_type_idx_chroma_phi_fu_889_p4 <= phitmp_reg_3062;
        else 
            ap_phi_mux_sao_type_idx_chroma_phi_fu_889_p4 <= sao_type_idx_chroma_reg_885;
        end if; 
    end process;


    ap_phi_mux_sao_type_idx_luma_phi_fu_900_p4_assign_proc : process(clIdx_1_reg_2940, ap_CS_fsm_state14, binVal_reg_3103, phitmp1_reg_3127, sao_type_idx_luma_reg_896)
    begin
        if (((binVal_reg_3103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
            ap_phi_mux_sao_type_idx_luma_phi_fu_900_p4 <= phitmp1_reg_3127;
        else 
            ap_phi_mux_sao_type_idx_luma_phi_fu_900_p4 <= sao_type_idx_luma_reg_896;
        end if; 
    end process;


    ap_phi_mux_state_bstate_currIdx_0_phi_fu_812_p6_assign_proc : process(p_read_65_read_fu_584_p2, and_ln134_reg_2791, state_bstate_currIdx_ret2_reg_2795, state_bstate_currIdx_0_reg_808, ap_CS_fsm_state7)
    begin
        if (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
            ap_phi_mux_state_bstate_currIdx_0_phi_fu_812_p6 <= state_bstate_currIdx_ret2_reg_2795;
        else 
            ap_phi_mux_state_bstate_currIdx_0_phi_fu_812_p6 <= state_bstate_currIdx_0_reg_808;
        end if; 
    end process;


    ap_phi_mux_state_bstate_held_aligned_word_0_phi_fu_837_p6_assign_proc : process(p_read_65_read_fu_584_p2, and_ln134_reg_2791, state_bstate_held_aligned_word_ret2_reg_2810, ap_CS_fsm_state7, state_bstate_held_aligned_word_0_reg_834)
    begin
        if (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
            ap_phi_mux_state_bstate_held_aligned_word_0_phi_fu_837_p6 <= state_bstate_held_aligned_word_ret2_reg_2810;
        else 
            ap_phi_mux_state_bstate_held_aligned_word_0_phi_fu_837_p6 <= state_bstate_held_aligned_word_0_reg_834;
        end if; 
    end process;


    ap_phi_mux_state_bstate_n_bits_held_0_phi_fu_825_p6_assign_proc : process(p_read_65_read_fu_584_p2, and_ln134_reg_2791, state_bstate_n_bits_held_ret2_reg_2805, ap_CS_fsm_state7, state_bstate_n_bits_held_0_reg_821)
    begin
        if (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
            ap_phi_mux_state_bstate_n_bits_held_0_phi_fu_825_p6 <= state_bstate_n_bits_held_ret2_reg_2805;
        else 
            ap_phi_mux_state_bstate_n_bits_held_0_phi_fu_825_p6 <= state_bstate_n_bits_held_0_reg_821;
        end if; 
    end process;


    ap_phi_mux_state_ivlOffset_0_phi_fu_848_p6_assign_proc : process(p_read_65_read_fu_584_p2, and_ln134_reg_2791, state_ivlOffset_ret2_reg_2800, ap_CS_fsm_state7, state_ivlOffset_0_reg_845)
    begin
        if (((p_read_65_read_fu_584_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = and_ln134_reg_2791))) then 
            ap_phi_mux_state_ivlOffset_0_phi_fu_848_p6 <= state_ivlOffset_ret2_reg_2800;
        else 
            ap_phi_mux_state_ivlOffset_0_phi_fu_848_p6 <= state_ivlOffset_0_reg_845;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(out_SaoEOClass_9_reg_1187, ap_CS_fsm_state35, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_0 <= out_SaoEOClass_9_reg_1187;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(out_SaoEOClass35_9_reg_1151, ap_CS_fsm_state35, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_1 <= out_SaoEOClass35_9_reg_1151;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(out_SaoEOClass36_9_reg_1163, ap_CS_fsm_state35, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_2 <= out_SaoEOClass36_9_reg_1163;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(out_sao_band_position_9_reg_1175, ap_CS_fsm_state35, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_3 <= out_sao_band_position_9_reg_1175;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(out_sao_band_position37_9_reg_1199, ap_CS_fsm_state35, ap_return_4_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_4 <= out_sao_band_position37_9_reg_1199;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(out_sao_band_position38_9_reg_1211, ap_CS_fsm_state35, ap_return_5_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_5 <= out_sao_band_position38_9_reg_1211;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(out_SaoTypeIdx_8_reg_1115, ap_CS_fsm_state35, ap_return_6_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_6 <= out_SaoTypeIdx_8_reg_1115;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(out_SaoTypeIdx33_8_reg_1127, ap_CS_fsm_state35, ap_return_7_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_7 <= out_SaoTypeIdx33_8_reg_1127;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(out_SaoTypeIdx34_8_reg_1139, ap_CS_fsm_state35, ap_return_8_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_return_8 <= out_SaoTypeIdx34_8_reg_1139;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_sig_allocacmp_out_SaoTypeIdx33_0_load_1_assign_proc : process(clIdx_1_reg_2940, ap_CS_fsm_state14, zext_ln121_fu_1853_p1, out_SaoTypeIdx33_0_fu_398)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
            ap_sig_allocacmp_out_SaoTypeIdx33_0_load_1 <= zext_ln121_fu_1853_p1;
        else 
            ap_sig_allocacmp_out_SaoTypeIdx33_0_load_1 <= out_SaoTypeIdx33_0_fu_398;
        end if; 
    end process;


    ap_sig_allocacmp_out_SaoTypeIdx34_0_load_1_assign_proc : process(clIdx_1_reg_2940, ap_CS_fsm_state14, out_SaoTypeIdx34_0_fu_394, zext_ln121_fu_1853_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
            ap_sig_allocacmp_out_SaoTypeIdx34_0_load_1 <= zext_ln121_fu_1853_p1;
        else 
            ap_sig_allocacmp_out_SaoTypeIdx34_0_load_1 <= out_SaoTypeIdx34_0_fu_394;
        end if; 
    end process;


    ap_sig_allocacmp_out_SaoTypeIdx_0_load_1_assign_proc : process(clIdx_1_reg_2940, ap_CS_fsm_state14, out_SaoTypeIdx_0_fu_402, zext_ln120_fu_1883_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
            ap_sig_allocacmp_out_SaoTypeIdx_0_load_1 <= zext_ln120_fu_1883_p1;
        else 
            ap_sig_allocacmp_out_SaoTypeIdx_0_load_1 <= out_SaoTypeIdx_0_fu_402;
        end if; 
    end process;


    ap_sig_allocacmp_state_bstate_currIdx_1_load81_assign_proc : process(clIdx_1_reg_2940, binVal_1_reg_3038, state_bstate_currIdx_ret7_reg_3052, ap_CS_fsm_state14, binVal_reg_3103, state_bstate_currIdx_ret6_reg_3117, state_bstate_currIdx_1_fu_418)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
            if (((binVal_reg_3103 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                ap_sig_allocacmp_state_bstate_currIdx_1_load81 <= state_bstate_currIdx_ret6_reg_3117;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                ap_sig_allocacmp_state_bstate_currIdx_1_load81 <= state_bstate_currIdx_ret7_reg_3052;
            else 
                ap_sig_allocacmp_state_bstate_currIdx_1_load81 <= state_bstate_currIdx_1_fu_418;
            end if;
        else 
            ap_sig_allocacmp_state_bstate_currIdx_1_load81 <= state_bstate_currIdx_1_fu_418;
        end if; 
    end process;


    ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2_assign_proc : process(clIdx_1_reg_2940, binVal_1_reg_3038, state_bstate_held_aligned_word_ret6_reg_3042, ap_CS_fsm_state14, binVal_reg_3103, state_bstate_held_aligned_word_ret5_reg_3107, state_bstate_held_aligned_word_1_fu_410)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
            if (((binVal_reg_3103 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2 <= state_bstate_held_aligned_word_ret5_reg_3107;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2 <= state_bstate_held_aligned_word_ret6_reg_3042;
            else 
                ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2 <= state_bstate_held_aligned_word_1_fu_410;
            end if;
        else 
            ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2 <= state_bstate_held_aligned_word_1_fu_410;
        end if; 
    end process;


    ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2_assign_proc : process(clIdx_1_reg_2940, binVal_1_reg_3038, state_bstate_n_bits_held_ret7_reg_3047, ap_CS_fsm_state14, binVal_reg_3103, state_bstate_n_bits_held_ret5_reg_3112, state_bstate_n_bits_held_1_fu_414)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
            if (((binVal_reg_3103 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2 <= state_bstate_n_bits_held_ret5_reg_3112;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2 <= state_bstate_n_bits_held_ret7_reg_3047;
            else 
                ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2 <= state_bstate_n_bits_held_1_fu_414;
            end if;
        else 
            ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2 <= state_bstate_n_bits_held_1_fu_414;
        end if; 
    end process;


    ap_sig_allocacmp_state_ivlOffset_1_load_2_assign_proc : process(clIdx_1_reg_2940, binVal_1_reg_3038, state_ivlOffset_ret7_reg_3057, ap_CS_fsm_state14, binVal_reg_3103, state_ivlOffset_ret6_reg_3122, state_ivlOffset_1_fu_406)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
            if (((binVal_reg_3103 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_0))) then 
                ap_sig_allocacmp_state_ivlOffset_1_load_2 <= state_ivlOffset_ret6_reg_3122;
            elsif (((binVal_1_reg_3038 = ap_const_lv1_1) and (clIdx_1_reg_2940 = ap_const_lv2_1))) then 
                ap_sig_allocacmp_state_ivlOffset_1_load_2 <= state_ivlOffset_ret7_reg_3057;
            else 
                ap_sig_allocacmp_state_ivlOffset_1_load_2 <= state_ivlOffset_1_fu_406;
            end if;
        else 
            ap_sig_allocacmp_state_ivlOffset_1_load_2 <= state_ivlOffset_1_fu_406;
        end if; 
    end process;


    bStream_address0_assign_proc : process(clIdx_1_reg_2940, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state22, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state13, ap_CS_fsm_state18, grp_parseSAOMergeFlag_fu_1235_bStream_address0, grp_decode_decision_fu_1291_bStream_address0, grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_address0, grp_parseSAOEO_fu_1333_bStream_address0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_address0, grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_address0, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            bStream_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            bStream_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_1)))) then 
            bStream_address0 <= grp_parseSAOEO_fu_1333_bStream_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bStream_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            bStream_address0 <= grp_decode_decision_fu_1291_bStream_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            bStream_address0 <= grp_parseSAOMergeFlag_fu_1235_bStream_address0;
        else 
            bStream_address0 <= "XXX";
        end if; 
    end process;


    bStream_ce0_assign_proc : process(clIdx_1_reg_2940, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state22, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state13, ap_CS_fsm_state18, grp_parseSAOMergeFlag_fu_1235_bStream_ce0, grp_decode_decision_fu_1291_bStream_ce0, grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_ce0, grp_parseSAOEO_fu_1333_bStream_ce0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_ce0, grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_ce0, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            bStream_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_bStream_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            bStream_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_bStream_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (clIdx_1_reg_2940 = ap_const_lv2_1)))) then 
            bStream_ce0 <= grp_parseSAOEO_fu_1333_bStream_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            bStream_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_bStream_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            bStream_ce0 <= grp_decode_decision_fu_1291_bStream_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            bStream_ce0 <= grp_parseSAOMergeFlag_fu_1235_bStream_ce0;
        else 
            bStream_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    baeState_0_constprop_o_assign_proc : process(baeState_0_constprop_i, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state18, grp_decode_decision_fu_1291_baeState_0_constprop_o, grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld)
    begin
        if ((((grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            baeState_0_constprop_o <= grp_decode_decision_fu_1291_baeState_0_constprop_o;
        else 
            baeState_0_constprop_o <= baeState_0_constprop_i;
        end if; 
    end process;


    baeState_0_constprop_o_ap_vld_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state18, grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            baeState_0_constprop_o_ap_vld <= grp_decode_decision_fu_1291_baeState_0_constprop_o_ap_vld;
        else 
            baeState_0_constprop_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ctxTables_address0 <= grp_decode_decision_fu_1291_ctxTables_address0;

    ctxTables_ce0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state18, grp_decode_decision_fu_1291_ctxTables_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ctxTables_ce0 <= grp_decode_decision_fu_1291_ctxTables_ce0;
        else 
            ctxTables_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ctxTables_d0 <= grp_decode_decision_fu_1291_ctxTables_d0;

    ctxTables_we0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state18, grp_decode_decision_fu_1291_ctxTables_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ctxTables_we0 <= grp_decode_decision_fu_1291_ctxTables_we0;
        else 
            ctxTables_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_decode_decision_fu_1291_ap_start <= grp_decode_decision_fu_1291_ap_start_reg;

    grp_decode_decision_fu_1291_mode_offset_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_decode_decision_fu_1291_mode_offset <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_decode_decision_fu_1291_mode_offset <= ap_const_lv1_0;
        else 
            grp_decode_decision_fu_1291_mode_offset <= "X";
        end if; 
    end process;


    grp_decode_decision_fu_1291_p_read_assign_proc : process(reg_1541, ap_CS_fsm_state10, ap_CS_fsm_state15, reg_1576, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_decode_decision_fu_1291_p_read <= reg_1576;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_decode_decision_fu_1291_p_read <= reg_1541;
        else 
            grp_decode_decision_fu_1291_p_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_decode_decision_fu_1291_p_read1_assign_proc : process(reg_1556, ap_CS_fsm_state10, ap_CS_fsm_state15, reg_1571, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_decode_decision_fu_1291_p_read1 <= reg_1571;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_decode_decision_fu_1291_p_read1 <= reg_1556;
        else 
            grp_decode_decision_fu_1291_p_read1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_decode_decision_fu_1291_p_read2_assign_proc : process(reg_1551, ap_CS_fsm_state10, ap_CS_fsm_state15, reg_1566, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_decode_decision_fu_1291_p_read2 <= reg_1566;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_decode_decision_fu_1291_p_read2 <= reg_1551;
        else 
            grp_decode_decision_fu_1291_p_read2 <= "XXXXXXXX";
        end if; 
    end process;


    grp_decode_decision_fu_1291_p_read3_assign_proc : process(reg_1546, reg_1561, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            grp_decode_decision_fu_1291_p_read3 <= reg_1561;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_decode_decision_fu_1291_p_read3 <= reg_1546;
        else 
            grp_decode_decision_fu_1291_p_read3 <= "XXXXXXXX";
        end if; 
    end process;

    grp_fu_1501_p1 <= grp_decode_decision_fu_1291_ap_return_3;

    grp_load_fu_1476_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14, out_SaoTypeIdx34_0_fu_394, ap_sig_allocacmp_out_SaoTypeIdx34_0_load_1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_fu_1476_p1 <= ap_sig_allocacmp_out_SaoTypeIdx34_0_load_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_load_fu_1476_p1 <= out_SaoTypeIdx34_0_fu_394;
        else 
            grp_load_fu_1476_p1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_load_fu_1479_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14, out_SaoTypeIdx33_0_fu_398, ap_sig_allocacmp_out_SaoTypeIdx33_0_load_1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_fu_1479_p1 <= ap_sig_allocacmp_out_SaoTypeIdx33_0_load_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_load_fu_1479_p1 <= out_SaoTypeIdx33_0_fu_398;
        else 
            grp_load_fu_1479_p1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_load_fu_1482_p1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14, out_SaoTypeIdx_0_fu_402, ap_sig_allocacmp_out_SaoTypeIdx_0_load_1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_fu_1482_p1 <= ap_sig_allocacmp_out_SaoTypeIdx_0_load_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_load_fu_1482_p1 <= out_SaoTypeIdx_0_fu_402;
        else 
            grp_load_fu_1482_p1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_load_fu_1485_p1_assign_proc : process(ap_CS_fsm_state9, or_ln143_reg_2997, clIdx_1_reg_2940, ap_CS_fsm_state14, state_ivlOffset_1_fu_406, ap_sig_allocacmp_state_ivlOffset_1_load_2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_fu_1485_p1 <= ap_sig_allocacmp_state_ivlOffset_1_load_2;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
            grp_load_fu_1485_p1 <= state_ivlOffset_1_fu_406;
        else 
            grp_load_fu_1485_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_fu_1489_p1_assign_proc : process(ap_CS_fsm_state9, or_ln143_reg_2997, clIdx_1_reg_2940, ap_CS_fsm_state14, state_bstate_held_aligned_word_1_fu_410, ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_fu_1489_p1 <= ap_sig_allocacmp_state_bstate_held_aligned_word_1_load_2;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
            grp_load_fu_1489_p1 <= state_bstate_held_aligned_word_1_fu_410;
        else 
            grp_load_fu_1489_p1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_load_fu_1493_p1_assign_proc : process(ap_CS_fsm_state9, or_ln143_reg_2997, clIdx_1_reg_2940, ap_CS_fsm_state14, state_bstate_n_bits_held_1_fu_414, ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_fu_1493_p1 <= ap_sig_allocacmp_state_bstate_n_bits_held_1_load_2;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
            grp_load_fu_1493_p1 <= state_bstate_n_bits_held_1_fu_414;
        else 
            grp_load_fu_1493_p1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_load_fu_1497_p1_assign_proc : process(ap_CS_fsm_state9, or_ln143_reg_2997, clIdx_1_reg_2940, ap_CS_fsm_state14, state_bstate_currIdx_1_fu_418, ap_sig_allocacmp_state_bstate_currIdx_1_load81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_load_fu_1497_p1 <= ap_sig_allocacmp_state_bstate_currIdx_1_load81;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_0) and (or_ln143_reg_2997 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (clIdx_1_reg_2940 = ap_const_lv2_1) and (or_ln143_reg_2997 = ap_const_lv1_1)))) then 
            grp_load_fu_1497_p1 <= state_bstate_currIdx_1_fu_418;
        else 
            grp_load_fu_1497_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_parseSAOEO_fu_1333_ap_start <= grp_parseSAOEO_fu_1333_ap_start_reg;
    grp_parseSAOMergeFlag_fu_1235_ap_start <= grp_parseSAOMergeFlag_fu_1235_ap_start_reg;

    grp_parseSAOMergeFlag_fu_1235_p_read1_assign_proc : process(state_bstate_currIdx_ret1_reg_2756, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_parseSAOMergeFlag_fu_1235_p_read1 <= state_bstate_currIdx_ret1_reg_2756;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_parseSAOMergeFlag_fu_1235_p_read1 <= ap_const_lv32_2;
        else 
            grp_parseSAOMergeFlag_fu_1235_p_read1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_parseSAOMergeFlag_fu_1235_p_read3_assign_proc : process(p_read612, ap_CS_fsm_state3, state_bstate_held_aligned_word_ret1_reg_2778, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_parseSAOMergeFlag_fu_1235_p_read3 <= state_bstate_held_aligned_word_ret1_reg_2778;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_parseSAOMergeFlag_fu_1235_p_read3 <= p_read612;
        else 
            grp_parseSAOMergeFlag_fu_1235_p_read3 <= "XXXXXXXX";
        end if; 
    end process;


    grp_parseSAOMergeFlag_fu_1235_state_1_read_assign_proc : process(p_read410_cast_reg_2751, ap_CS_fsm_state3, trunc_ln129_reg_2767, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_parseSAOMergeFlag_fu_1235_state_1_read <= trunc_ln129_reg_2767;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_parseSAOMergeFlag_fu_1235_state_1_read <= p_read410_cast_reg_2751;
        else 
            grp_parseSAOMergeFlag_fu_1235_state_1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_parseSAOMergeFlag_fu_1235_state_2_1_read_assign_proc : process(ap_CS_fsm_state3, state_bstate_n_bits_held_ret1_reg_2772, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_parseSAOMergeFlag_fu_1235_state_2_1_read <= state_bstate_n_bits_held_ret1_reg_2772;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_parseSAOMergeFlag_fu_1235_state_2_1_read <= ap_const_lv8_7;
        else 
            grp_parseSAOMergeFlag_fu_1235_state_2_1_read <= "XXXXXXXX";
        end if; 
    end process;


    grp_parseSAOMergeFlag_fu_1235_state_2_2_read_assign_proc : process(p_read612, ap_CS_fsm_state3, state_bstate_held_aligned_word_ret1_reg_2778, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_parseSAOMergeFlag_fu_1235_state_2_2_read <= state_bstate_held_aligned_word_ret1_reg_2778;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_parseSAOMergeFlag_fu_1235_state_2_2_read <= p_read612;
        else 
            grp_parseSAOMergeFlag_fu_1235_state_2_2_read <= "XXXXXXXX";
        end if; 
    end process;

    grp_sao_top_Pipeline_1_fu_1223_ap_start <= grp_sao_top_Pipeline_1_fu_1223_ap_start_reg;
    grp_sao_top_Pipeline_2_fu_1229_ap_start <= grp_sao_top_Pipeline_2_fu_1229_ap_start_reg;
    grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_ap_start_reg;
    grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_ap_start_reg;
    grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_ap_start_reg;
    grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_ap_start_reg;
    grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_ap_start_reg;
    grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start <= grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374_ap_start_reg;
    icmp_ln142_fu_1694_p2 <= "1" when (clIdx_fu_366 = ap_const_lv2_3) else "0";
    icmp_ln143_1_fu_1717_p2 <= "0" when (clIdx_fu_366 = ap_const_lv2_0) else "1";
    icmp_ln143_fu_1706_p2 <= "1" when (clIdx_fu_366 = ap_const_lv2_0) else "0";
    icmp_ln156_fu_1903_p2 <= "1" when (tmp_2_fu_1892_p5 = ap_const_lv8_0) else "0";
    icmp_ln157_fu_1950_p2 <= "1" when (i_2_reg_947 = ap_const_lv3_4) else "0";
    icmp_ln161_fu_1962_p2 <= "1" when (tmp_2_reg_3087 = ap_const_lv8_1) else "0";
    or_ln141_fu_1642_p2 <= (ap_phi_mux_sao_merge_up_flag_1_phi_fu_874_p6 or ap_phi_mux_sao_merge_left_flag_021_phi_fu_860_p6);
    or_ln143_fu_1728_p2 <= (and_ln143_fu_1712_p2 or and_ln143_1_fu_1723_p2);
    or_ln182_fu_1760_p2 <= (tmp_s_fu_1737_p3 or ap_const_lv4_1);
    or_ln183_1_fu_1790_p2 <= (tmp_s_fu_1737_p3 or ap_const_lv4_2);
    or_ln183_fu_1775_p2 <= (tmp_s_fu_1737_p3 or ap_const_lv4_3);

    out_SaoOffsetVal_address0_assign_proc : process(out_SaoOffsetVal_addr_reg_3013, grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_address0, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address0, ap_CS_fsm_state30, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            out_SaoOffsetVal_address0 <= out_SaoOffsetVal_addr_reg_3013;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_SaoOffsetVal_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address0;
        else 
            out_SaoOffsetVal_address0 <= "XXXX";
        end if; 
    end process;


    out_SaoOffsetVal_address1_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address1, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address1, ap_CS_fsm_state30, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_address1 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_address1 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_address1;
        else 
            out_SaoOffsetVal_address1 <= "XXXX";
        end if; 
    end process;


    out_SaoOffsetVal_ce0_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_ce0, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce0, ap_CS_fsm_state30, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            out_SaoOffsetVal_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_SaoOffsetVal_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce0;
        else 
            out_SaoOffsetVal_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_SaoOffsetVal_ce1_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce1, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce1, ap_CS_fsm_state30, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_ce1 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_ce1 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_ce1;
        else 
            out_SaoOffsetVal_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_SaoOffsetVal_d0_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_d0, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d0, ap_CS_fsm_state30, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            out_SaoOffsetVal_d0 <= ap_const_lv16_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_d0 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_SaoOffsetVal_d0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_d0 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d0;
        else 
            out_SaoOffsetVal_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_SaoOffsetVal_d1_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d1, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d1, ap_CS_fsm_state30, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_d1 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_d1 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_d1;
        else 
            out_SaoOffsetVal_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_SaoOffsetVal_we0_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_we0, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we0, ap_CS_fsm_state30, ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            out_SaoOffsetVal_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_we0 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_SaoOffsetVal_we0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_out_SaoOffsetVal_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_we0 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we0;
        else 
            out_SaoOffsetVal_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_SaoOffsetVal_we1_assign_proc : process(grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we1, grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we1, ap_CS_fsm_state30, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_SaoOffsetVal_we1 <= grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403_out_SaoOffsetVal_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_SaoOffsetVal_we1 <= grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252_out_SaoOffsetVal_we1;
        else 
            out_SaoOffsetVal_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_read410_cast6_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read410),32));
    p_read410_cast_fu_1609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read410),31));
    p_read_65_read_fu_584_p2 <= p_read226;
    phitmp1_fu_1937_p3 <= 
        ap_const_lv2_2 when (grp_decode_decision_fu_1291_ap_return_3(0) = '1') else 
        ap_const_lv2_1;
    phitmp_fu_1829_p3 <= 
        ap_const_lv2_2 when (grp_decode_decision_fu_1291_ap_return_3(0) = '1') else 
        ap_const_lv2_1;
    sao_eo_class_chroma_2_fu_1997_p1 <= grp_parseSAOEO_fu_1333_ap_return_4(8 - 1 downto 0);
    sao_eo_class_luma_1_fu_2011_p1 <= grp_parseSAOEO_fu_1333_ap_return_4(8 - 1 downto 0);
    sao_merge_left_flag_fu_1622_p2 <= "0" when (grp_parseSAOMergeFlag_fu_1235_ap_return_1 = ap_const_lv32_0) else "1";
    sao_merge_up_flag_fu_1636_p2 <= "0" when (grp_parseSAOMergeFlag_fu_1235_ap_return_1 = ap_const_lv32_0) else "1";

    sao_offset_abs_address0_assign_proc : process(ap_CS_fsm_state2, grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_address0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_address0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_address0, ap_CS_fsm_state21, ap_CS_fsm_state24, ap_CS_fsm_state29, zext_ln159_1_fu_1976_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            sao_offset_abs_address0 <= zext_ln159_1_fu_1976_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            sao_offset_abs_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            sao_offset_abs_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_abs_address0 <= grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_address0;
        else 
            sao_offset_abs_address0 <= "XXXX";
        end if; 
    end process;


    sao_offset_abs_ce0_assign_proc : process(ap_CS_fsm_state2, grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_ce0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_ce0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_ce0, ap_CS_fsm_state21, ap_CS_fsm_state24, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            sao_offset_abs_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            sao_offset_abs_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_abs_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            sao_offset_abs_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_abs_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_abs_ce0 <= grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_ce0;
        else 
            sao_offset_abs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sao_offset_abs_d0_assign_proc : process(ap_CS_fsm_state2, grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_d0, grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_p_out, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            sao_offset_abs_d0 <= grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314_p_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_abs_d0 <= grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_d0;
        else 
            sao_offset_abs_d0 <= "XXXXXXXX";
        end if; 
    end process;


    sao_offset_abs_we0_assign_proc : process(ap_CS_fsm_state2, grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_we0, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            sao_offset_abs_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_abs_we0 <= grp_sao_top_Pipeline_1_fu_1223_sao_offset_abs_we0;
        else 
            sao_offset_abs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sao_offset_sign_address0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state2, sao_offset_sign_addr_1_reg_3023, sao_offset_sign_addr_3_reg_3033, grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_address0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_address0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_address0, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            sao_offset_sign_address0 <= sao_offset_sign_addr_3_reg_3033;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sao_offset_sign_address0 <= sao_offset_sign_addr_1_reg_3023;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            sao_offset_sign_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            sao_offset_sign_address0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_sign_address0 <= grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_address0;
        else 
            sao_offset_sign_address0 <= "XXXX";
        end if; 
    end process;


    sao_offset_sign_address1_assign_proc : process(ap_CS_fsm_state22, sao_offset_sign_addr_reg_3018, sao_offset_sign_addr_2_reg_3028, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            sao_offset_sign_address1 <= sao_offset_sign_addr_2_reg_3028;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sao_offset_sign_address1 <= sao_offset_sign_addr_reg_3018;
        else 
            sao_offset_sign_address1 <= "XXXX";
        end if; 
    end process;


    sao_offset_sign_ce0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state2, grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_ce0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_ce0, grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_ce0, ap_block_state22_on_subcall_done, ap_CS_fsm_state24, ap_CS_fsm_state29, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            sao_offset_sign_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            sao_offset_sign_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393_sao_offset_sign_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            sao_offset_sign_ce0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_sign_ce0 <= grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_ce0;
        else 
            sao_offset_sign_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sao_offset_sign_ce1_assign_proc : process(ap_CS_fsm_state22, ap_block_state22_on_subcall_done, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            sao_offset_sign_ce1 <= ap_const_logic_1;
        else 
            sao_offset_sign_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sao_offset_sign_d0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state2, grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_d0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_d0, ap_CS_fsm_state24, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            sao_offset_sign_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sao_offset_sign_d0 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            sao_offset_sign_d0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_sign_d0 <= grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_d0;
        else 
            sao_offset_sign_d0 <= "X";
        end if; 
    end process;


    sao_offset_sign_d1_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            sao_offset_sign_d1 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sao_offset_sign_d1 <= ap_const_lv1_0;
        else 
            sao_offset_sign_d1 <= "X";
        end if; 
    end process;


    sao_offset_sign_we0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state2, grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_we0, grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_we0, ap_block_state22_on_subcall_done, ap_CS_fsm_state24, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            sao_offset_sign_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            sao_offset_sign_we0 <= grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349_sao_offset_sign_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sao_offset_sign_we0 <= grp_sao_top_Pipeline_2_fu_1229_sao_offset_sign_we0;
        else 
            sao_offset_sign_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sao_offset_sign_we1_assign_proc : process(ap_CS_fsm_state22, ap_block_state22_on_subcall_done, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            sao_offset_sign_we1 <= ap_const_logic_1;
        else 
            sao_offset_sign_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_1781_p3 <= (ap_const_lv60_0 & or_ln183_fu_1775_p2);
    tmp_11_fu_1796_p3 <= (ap_const_lv60_0 & or_ln183_1_fu_1790_p2);
    tmp_9_fu_1766_p3 <= (ap_const_lv60_0 & or_ln182_fu_1760_p2);
    tmp_s_fu_1737_p3 <= (clIdx_fu_366 & ap_const_lv2_0);
    trunc_ln129_fu_1618_p1 <= grp_parseSAOMergeFlag_fu_1235_ap_return_2(31 - 1 downto 0);
    trunc_ln157_fu_1945_p1 <= state_ivlOffset_5_reg_937(31 - 1 downto 0);
    zext_ln120_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_sao_type_idx_luma_phi_fu_900_p4),8));
    zext_ln121_fu_1853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_sao_type_idx_chroma_phi_fu_889_p4),8));
    zext_ln159_1_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln159_fu_1971_p2),64));
    zext_ln159_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_947),4));
    zext_ln188_1_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(clIdx_fu_366),4));
    zext_ln188_2_fu_1755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln188_fu_1749_p2),64));
    zext_ln188_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1737_p3),64));
end behav;
