DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_0"
duLibraryName "BCtr_lib"
duName "syscon"
elements [
(GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "INSTRUMENT_ID"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0008\""
)
(GiElement
name "N_INTERRUPTS"
type "integer range 15 downto 0"
value "N_INTERRUPTS"
)
(GiElement
name "N_BOARDS"
type "integer range 15 downto 0"
value "N_BOARDS"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "INTA_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "BDID_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0002\""
)
(GiElement
name "FAIL_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0004\""
)
(GiElement
name "SW_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0005\""
)
(GiElement
name "FAIL_WIDTH"
type "integer range 16 downto 1"
value "FAIL_WIDTH"
)
(GiElement
name "SW_WIDTH"
type "integer range 16 DOWNTO 0"
value "SW_WIDTH"
)
(GiElement
name "TO_ENABLED"
type "boolean"
value "false"
)
]
mwi 0
uid 193,0
)
(Instance
name "U_1"
duLibraryName "BCtr_lib"
duName "BCtr_sbbd"
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "to_unsigned(16,16)"
)
(GiElement
name "N_CHANNELS"
type "integer range 4 downto 1"
value "N_CHANNELS"
)
(GiElement
name "CTR_WIDTH"
type "integer range 32 downto 1"
value "CTR_WIDTH"
)
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 4"
value "FIFO_ADDR_WIDTH"
)
]
mwi 0
uid 551,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr_sys\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr_sys\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr_sys"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\BCtr_sys"
)
(vvPair
variable "date"
value "01/11/2017"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "BCtr_sys"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "01/11/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "14:50:51"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "BCtr_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/BCtr_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/BCtr_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "BCtr_sys"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\@b@ctr_sys\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\BCtr_sys\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "BCtr"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:50:51"
)
(vvPair
variable "unit"
value "BCtr_sys"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,50000,39800,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,47200,57400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,46000,54200,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "34150,46500,40850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,49000,40600,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 193,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,26625,13000,27375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "14000,26500,15300,27500"
st "clk"
blo "14000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,27625,13000,28375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "14000,27500,15700,28500"
st "Ctrl"
blo "14000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 2
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,28625,13000,29375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "14000,28500,16000,29500"
st "Addr"
blo "14000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 3
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,30625,13000,31375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "14000,30500,16600,31500"
st "Data_i"
blo "14000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,29625,13000,30375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "14000,29500,16800,30500"
st "Data_o"
blo "14000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,31625,13000,32375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "14000,31500,16500,32500"
st "Status"
blo "14000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,26625,24750,27375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "20400,26500,23000,27500"
st "ExpRd"
ju 2
blo "23000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpRd"
t "std_logic"
o 7
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,27625,24750,28375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "20400,27500,23000,28500"
st "ExpWr"
ju 2
blo "23000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpWr"
t "std_logic"
o 8
)
)
)
*21 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,30625,24750,31375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
)
xt "20300,30500,23000,31500"
st "WData"
ju 2
blo "23000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*22 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,29625,24750,30375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "20400,29500,23000,30500"
st "RData"
ju 2
blo "23000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "RData"
t "std_logic_vector"
b "(16*N_BOARDS-1 DOWNTO 0)"
o 10
)
)
)
*23 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,31625,24750,32375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
)
xt "19800,31500,23000,32500"
st "ExpAddr"
ju 2
blo "23000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 11
)
)
)
*24 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,32625,24750,33375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "20200,32500,23000,33500"
st "ExpAck"
ju 2
blo "23000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_BOARDS-1 DOWNTO 0)"
o 12
)
)
)
*25 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,37625,24750,38375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "20600,37500,23000,38500"
st "BdIntr"
ju 2
blo "23000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 13
)
)
)
*26 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,36625,24750,37375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "19600,36500,23000,37500"
st "Collision"
ju 2
blo "23000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Collision"
t "std_logic"
o 14
)
)
)
*27 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,28625,24750,29375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "20800,28500,23000,29500"
st "INTA"
ju 2
blo "23000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTA"
t "std_logic"
o 15
)
)
)
*28 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,34625,24750,35375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "19500,34500,23000,35500"
st "CmdEnbl"
ju 2
blo "23000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CmdEnbl"
t "std_logic"
o 16
)
)
)
*29 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,35625,24750,36375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "19600,35500,23000,36500"
st "CmdStrb"
ju 2
blo "23000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CmdStrb"
t "std_logic"
o 17
)
)
)
*30 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,33625,24750,34375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "19400,33500,23000,34500"
st "ExpReset"
ju 2
blo "23000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpReset"
t "std_logic"
o 18
)
)
)
*31 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,34625,13000,35375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "14000,34500,17300,35500"
st "Fail_Out"
blo "14000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(FAIL_WIDTH-1 DOWNTO 0)"
o 19
)
)
)
*32 (CptPort
uid 185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,33625,13000,34375"
)
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "14000,33500,17400,34500"
st "Switches"
blo "14000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 20
)
)
)
*33 (CptPort
uid 189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 190,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,35625,13000,36375"
)
tg (CPTG
uid 191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "14000,35500,20200,36500"
st "Flt_CPU_Reset"
blo "14000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Flt_CPU_Reset"
t "std_logic"
o 21
)
)
)
]
shape (Rectangle
uid 194,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,26000,24000,41000"
)
ttg (MlTextGroup
uid 195,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 196,0
va (VaSet
font "Arial,8,1"
)
xt "14750,38000,18250,39000"
st "BCtr_lib"
blo "14750,38800"
tm "BdLibraryNameMgr"
)
*35 (Text
uid 197,0
va (VaSet
font "Arial,8,1"
)
xt "14750,39000,17650,40000"
st "syscon"
blo "14750,39800"
tm "CptNameMgr"
)
*36 (Text
uid 198,0
va (VaSet
font "Arial,8,1"
)
xt "14750,40000,16550,41000"
st "U_0"
blo "14750,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 199,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 200,0
text (MLText
uid 201,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "13000,16400,48500,26000"
st "BUILD_NUMBER  = X\"0001\"         ( std_logic_vector(15 DOWNTO 0) )  
INSTRUMENT_ID = X\"0008\"         ( std_logic_vector(15 DOWNTO 0) )  
N_INTERRUPTS  = N_INTERRUPTS    ( integer range 15 downto 0     )  
N_BOARDS      = N_BOARDS        ( integer range 15 downto 0     )  
ADDR_WIDTH    = ADDR_WIDTH      ( integer range 16 downto 8     )  
INTA_ADDR     = X\"0001\"         ( std_logic_vector(15 DOWNTO 0) )  
BDID_ADDR     = X\"0002\"         ( std_logic_vector(15 DOWNTO 0) )  
FAIL_ADDR     = X\"0004\"         ( std_logic_vector(15 DOWNTO 0) )  
SW_ADDR       = X\"0005\"         ( std_logic_vector(15 DOWNTO 0) )  
FAIL_WIDTH    = FAIL_WIDTH      ( integer range 16 downto 1     )  
SW_WIDTH      = SW_WIDTH        ( integer range 16 DOWNTO 0     )  
TO_ENABLED    = false           ( boolean                       )  
"
)
header ""
)
elements [
(GiElement
name "BUILD_NUMBER"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "INSTRUMENT_ID"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0008\""
)
(GiElement
name "N_INTERRUPTS"
type "integer range 15 downto 0"
value "N_INTERRUPTS"
)
(GiElement
name "N_BOARDS"
type "integer range 15 downto 0"
value "N_BOARDS"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "INTA_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0001\""
)
(GiElement
name "BDID_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0002\""
)
(GiElement
name "FAIL_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0004\""
)
(GiElement
name "SW_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0005\""
)
(GiElement
name "FAIL_WIDTH"
type "integer range 16 downto 1"
value "FAIL_WIDTH"
)
(GiElement
name "SW_WIDTH"
type "integer range 16 DOWNTO 0"
value "SW_WIDTH"
)
(GiElement
name "TO_ENABLED"
type "boolean"
value "false"
)
]
)
viewicon (ZoomableIcon
uid 202,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,39250,14750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*37 (Net
uid 203,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 204,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,36000,7600"
st "clk           : std_logic"
)
)
*38 (PortIoIn
uid 209,0
shape (CompositeShape
uid 210,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 211,0
sl 0
ro 270
xt "8000,26625,9500,27375"
)
(Line
uid 212,0
sl 0
ro 270
xt "9500,27000,10000,27000"
pts [
"9500,27000"
"10000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 213,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
)
xt "5700,26500,7000,27500"
st "clk"
ju 2
blo "7000,27300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 215,0
decl (Decl
n "Flt_CPU_Reset"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 216,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,36000,10000"
st "Flt_CPU_Reset : std_logic"
)
)
*40 (PortIoOut
uid 221,0
shape (CompositeShape
uid 222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 223,0
sl 0
ro 90
xt "8000,35625,9500,36375"
)
(Line
uid 224,0
sl 0
ro 90
xt "9500,36000,10000,36000"
pts [
"10000,36000"
"9500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 225,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
)
xt "800,35500,7000,36500"
st "Flt_CPU_Reset"
ju 2
blo "7000,36300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 227,0
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 228,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,46000,3600"
st "Ctrl          : std_logic_vector(6 DOWNTO 0)"
)
)
*42 (PortIoIn
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "8000,27625,9500,28375"
)
(Line
uid 236,0
sl 0
ro 270
xt "9500,28000,10000,28000"
pts [
"9500,28000"
"10000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "5300,27500,7000,28500"
st "Ctrl"
ju 2
blo "7000,28300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 239,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 240,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,51500,2800"
st "Addr          : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)"
)
)
*44 (PortIoIn
uid 245,0
shape (CompositeShape
uid 246,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 247,0
sl 0
ro 270
xt "8000,28625,9500,29375"
)
(Line
uid 248,0
sl 0
ro 270
xt "9500,29000,10000,29000"
pts [
"9500,29000"
"10000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 249,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 250,0
va (VaSet
)
xt "5000,28500,7000,29500"
st "Addr"
ju 2
blo "7000,29300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 251,0
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 252,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,46500,4400"
st "Data_o        : std_logic_vector(15 DOWNTO 0)"
)
)
*46 (PortIoIn
uid 257,0
shape (CompositeShape
uid 258,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 259,0
sl 0
ro 270
xt "8000,29625,9500,30375"
)
(Line
uid 260,0
sl 0
ro 270
xt "9500,30000,10000,30000"
pts [
"9500,30000"
"10000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 261,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
)
xt "4200,29500,7000,30500"
st "Data_o"
ju 2
blo "7000,30300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 275,0
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 7,0
)
declText (MLText
uid 276,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,46500,8400"
st "Data_i        : std_logic_vector(15 DOWNTO 0)"
)
)
*48 (PortIoOut
uid 281,0
shape (CompositeShape
uid 282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 283,0
sl 0
ro 90
xt "8000,30625,9500,31375"
)
(Line
uid 284,0
sl 0
ro 90
xt "9500,31000,10000,31000"
pts [
"10000,31000"
"9500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 285,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "4400,30500,7000,31500"
st "Data_i"
ju 2
blo "7000,31300"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 287,0
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 7
suid 8,0
)
declText (MLText
uid 288,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,50500,6000"
st "Switches      : std_logic_vector(SW_WIDTH-1 DOWNTO 0)"
)
)
*50 (PortIoIn
uid 293,0
shape (CompositeShape
uid 294,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 295,0
sl 0
ro 270
xt "8000,33625,9500,34375"
)
(Line
uid 296,0
sl 0
ro 270
xt "9500,34000,10000,34000"
pts [
"9500,34000"
"10000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 297,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 298,0
va (VaSet
)
xt "3600,33500,7000,34500"
st "Switches"
ju 2
blo "7000,34300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 299,0
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 9,0
)
declText (MLText
uid 300,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,46000,10800"
st "Status        : std_logic_vector(3 DOWNTO 0)"
)
)
*52 (PortIoOut
uid 305,0
shape (CompositeShape
uid 306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 307,0
sl 0
ro 90
xt "8000,31625,9500,32375"
)
(Line
uid 308,0
sl 0
ro 90
xt "9500,32000,10000,32000"
pts [
"10000,32000"
"9500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 309,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "4500,31500,7000,32500"
st "Status"
ju 2
blo "7000,32300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 311,0
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(FAIL_WIDTH-1 DOWNTO 0)"
o 9
suid 10,0
)
declText (MLText
uid 312,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,51500,9200"
st "Fail_Out      : std_logic_vector(FAIL_WIDTH-1 DOWNTO 0)"
)
)
*54 (PortIoOut
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 90
xt "8000,34625,9500,35375"
)
(Line
uid 320,0
sl 0
ro 90
xt "9500,35000,10000,35000"
pts [
"10000,35000"
"9500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
)
xt "3700,34500,7000,35500"
st "Fail_Out"
ju 2
blo "7000,35300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 323,0
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 10
suid 11,0
)
declText (MLText
uid 324,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,56000,12600"
st "SIGNAL BdIntr        : std_logic_vector(N_INTERRUPTS-1 downto 0)"
)
)
*56 (Net
uid 331,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 12,0
)
declText (MLText
uid 332,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,50000,21400"
st "SIGNAL WData         : std_logic_vector(15 DOWNTO 0)"
)
)
*57 (Net
uid 339,0
decl (Decl
n "ExpRd"
t "std_logic"
o 12
suid 13,0
)
declText (MLText
uid 340,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,39500,17400"
st "SIGNAL ExpRd         : std_logic"
)
)
*58 (Net
uid 347,0
decl (Decl
n "ExpWr"
t "std_logic"
o 13
suid 14,0
)
declText (MLText
uid 348,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,39500,19000"
st "SIGNAL ExpWr         : std_logic"
)
)
*59 (Net
uid 355,0
decl (Decl
n "INTA"
t "std_logic"
o 14
suid 15,0
)
declText (MLText
uid 356,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,39500,19800"
st "SIGNAL INTA          : std_logic"
)
)
*60 (Net
uid 363,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(16*N_BOARDS-1 DOWNTO 0)"
o 15
suid 16,0
)
declText (MLText
uid 364,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,55500,20600"
st "SIGNAL RData         : std_logic_vector(16*N_BOARDS-1 DOWNTO 0)"
)
)
*61 (Net
uid 371,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 16
suid 17,0
)
declText (MLText
uid 372,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,55000,16600"
st "SIGNAL ExpAddr       : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)"
)
)
*62 (Net
uid 379,0
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_BOARDS-1 DOWNTO 0)"
o 17
suid 18,0
)
declText (MLText
uid 380,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,54000,15800"
st "SIGNAL ExpAck        : std_logic_vector(N_BOARDS-1 DOWNTO 0)"
)
)
*63 (Net
uid 387,0
decl (Decl
n "ExpReset"
t "std_logic"
o 18
suid 19,0
)
declText (MLText
uid 388,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,39500,18200"
st "SIGNAL ExpReset      : std_logic"
)
)
*64 (Net
uid 395,0
decl (Decl
n "CmdEnbl"
t "std_logic"
o 19
suid 20,0
)
declText (MLText
uid 396,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,39500,13400"
st "SIGNAL CmdEnbl       : std_logic"
)
)
*65 (Net
uid 403,0
decl (Decl
n "CmdStrb"
t "std_logic"
o 20
suid 21,0
)
declText (MLText
uid 404,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,39500,14200"
st "SIGNAL CmdStrb       : std_logic"
)
)
*66 (Net
uid 411,0
decl (Decl
n "Collision"
t "std_logic"
o 21
suid 22,0
)
declText (MLText
uid 412,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,39500,15000"
st "SIGNAL Collision     : std_logic"
)
)
*67 (SaComponent
uid 551,0
optionalChildren [
*68 (CptPort
uid 511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,31625,40000,32375"
)
tg (CPTG
uid 513,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 514,0
va (VaSet
)
xt "41000,31500,44200,32500"
st "ExpAddr"
blo "41000,32300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*69 (CptPort
uid 515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,27625,49750,28375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
)
xt "45500,27500,48000,28500"
st "PMTs"
ju 2
blo "48000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "PMTs"
t "std_logic_vector"
b "(N_CHANNELS-1 DOWNTO 0)"
o 5
suid 2,0
)
)
)
*70 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,26625,49750,27375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
)
xt "44900,26500,48000,27500"
st "Trigger"
ju 2
blo "48000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "Trigger"
t "std_logic"
o 6
suid 3,0
)
)
)
*71 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,26625,40000,27375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "41000,26500,43600,27500"
st "ExpRd"
blo "41000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 4,0
)
)
)
*72 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,27625,40000,28375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
)
xt "41000,27500,43600,28500"
st "ExpWr"
blo "41000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 4
suid 5,0
)
)
)
*73 (CptPort
uid 531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,35625,40000,36375"
)
tg (CPTG
uid 533,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 534,0
va (VaSet
)
xt "41000,35500,42300,36500"
st "clk"
blo "41000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 6,0
)
)
)
*74 (CptPort
uid 535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 536,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,32625,40000,33375"
)
tg (CPTG
uid 537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "41000,32500,43800,33500"
st "ExpAck"
blo "41000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic"
o 9
suid 7,0
)
)
)
*75 (CptPort
uid 539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,33625,40000,34375"
)
tg (CPTG
uid 541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 542,0
va (VaSet
)
xt "41000,33500,44600,34500"
st "ExpReset"
blo "41000,34300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ExpReset"
t "std_logic"
o 3
suid 8,0
)
)
)
*76 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 544,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,29625,40000,30375"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
)
xt "41000,29500,43600,30500"
st "RData"
blo "41000,30300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 9,0
)
)
)
*77 (CptPort
uid 547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,30625,40000,31375"
)
tg (CPTG
uid 549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 550,0
va (VaSet
)
xt "41000,30500,43700,31500"
st "WData"
blo "41000,31300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 10,0
)
)
)
]
shape (Rectangle
uid 552,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,26000,49000,38000"
)
oxt "15000,8000,24000,20000"
ttg (MlTextGroup
uid 553,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 554,0
va (VaSet
font "Arial,8,1"
)
xt "44200,31000,47700,32000"
st "BCtr_lib"
blo "44200,31800"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 555,0
va (VaSet
font "Arial,8,1"
)
xt "44200,32000,48700,33000"
st "BCtr_sbbd"
blo "44200,32800"
tm "CptNameMgr"
)
*80 (Text
uid 556,0
va (VaSet
font "Arial,8,1"
)
xt "44200,33000,46000,34000"
st "U_1"
blo "44200,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 557,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 558,0
text (MLText
uid 559,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,30000,62500,34000"
st "ADDR_WIDTH      = ADDR_WIDTH            ( integer range 16 downto 8 )  
BASE_ADDR       = to_unsigned(16,16)    ( unsigned(15 DOWNTO 0)     )  
N_CHANNELS      = N_CHANNELS            ( integer range 4 downto 1  )  
CTR_WIDTH       = CTR_WIDTH             ( integer range 32 downto 1 )  
FIFO_ADDR_WIDTH = FIFO_ADDR_WIDTH       ( integer range 10 downto 4 )  "
)
header ""
)
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "to_unsigned(16,16)"
)
(GiElement
name "N_CHANNELS"
type "integer range 4 downto 1"
value "N_CHANNELS"
)
(GiElement
name "CTR_WIDTH"
type "integer range 32 downto 1"
value "CTR_WIDTH"
)
(GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 4"
value "FIFO_ADDR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 560,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "40250,36250,41750,37750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*81 (Net
uid 589,0
decl (Decl
n "Trigger"
t "std_logic"
o 22
suid 25,0
)
declText (MLText
uid 590,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,36000,6800"
st "Trigger       : std_logic"
)
)
*82 (PortIoIn
uid 595,0
shape (CompositeShape
uid 596,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 597,0
sl 0
ro 90
xt "52500,26625,54000,27375"
)
(Line
uid 598,0
sl 0
ro 90
xt "52000,27000,52500,27000"
pts [
"52500,27000"
"52000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 599,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 600,0
va (VaSet
)
xt "55000,26500,58100,27500"
st "Trigger"
blo "55000,27300"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 609,0
decl (Decl
n "PMTs"
t "std_logic_vector"
b "(N_CHANNELS-1 DOWNTO 0)"
o 23
suid 27,0
)
declText (MLText
uid 610,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,51500,5200"
st "PMTs          : std_logic_vector(N_CHANNELS-1 DOWNTO 0)"
)
)
*84 (PortIoIn
uid 615,0
shape (CompositeShape
uid 616,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 617,0
sl 0
ro 90
xt "52500,27625,54000,28375"
)
(Line
uid 618,0
sl 0
ro 90
xt "52000,28000,52500,28000"
pts [
"52500,28000"
"52000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 619,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
)
xt "55000,27500,57500,28500"
st "PMTs"
blo "55000,28300"
tm "WireNameMgr"
)
)
)
*85 (Wire
uid 205,0
shape (OrthoPolyLine
uid 206,0
va (VaSet
vasetType 3
)
xt "10000,27000,12250,27000"
pts [
"10000,27000"
"12250,27000"
]
)
start &38
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
isHidden 1
)
xt "11000,26000,12300,27000"
st "clk"
blo "11000,26800"
tm "WireNameMgr"
)
)
on &37
)
*86 (Wire
uid 217,0
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
)
xt "10000,36000,12250,36000"
pts [
"12250,36000"
"10000,36000"
]
)
start &33
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
isHidden 1
)
xt "8750,35000,14950,36000"
st "Flt_CPU_Reset"
blo "8750,35800"
tm "WireNameMgr"
)
)
on &39
)
*87 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,28000,12250,28000"
pts [
"10000,28000"
"12250,28000"
]
)
start &42
end &14
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
isHidden 1
)
xt "10000,27000,11700,28000"
st "Ctrl"
blo "10000,27800"
tm "WireNameMgr"
)
)
on &41
)
*88 (Wire
uid 241,0
shape (OrthoPolyLine
uid 242,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,29000,12250,29000"
pts [
"10000,29000"
"12250,29000"
]
)
start &44
end &15
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "9000,28000,11000,29000"
st "Addr"
blo "9000,28800"
tm "WireNameMgr"
)
)
on &43
)
*89 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,30000,12250,30000"
pts [
"10000,30000"
"12250,30000"
]
)
start &46
end &17
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256,0
va (VaSet
isHidden 1
)
xt "10000,29000,12800,30000"
st "Data_o"
blo "10000,29800"
tm "WireNameMgr"
)
)
on &45
)
*90 (Wire
uid 277,0
shape (OrthoPolyLine
uid 278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,31000,12250,31000"
pts [
"12250,31000"
"10000,31000"
]
)
start &16
end &48
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
isHidden 1
)
xt "10250,30000,12850,31000"
st "Data_i"
blo "10250,30800"
tm "WireNameMgr"
)
)
on &47
)
*91 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,34000,12250,34000"
pts [
"10000,34000"
"12250,34000"
]
)
start &50
end &32
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 292,0
va (VaSet
isHidden 1
)
xt "9000,33000,12400,34000"
st "Switches"
blo "9000,33800"
tm "WireNameMgr"
)
)
on &49
)
*92 (Wire
uid 301,0
shape (OrthoPolyLine
uid 302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,32000,12250,32000"
pts [
"12250,32000"
"10000,32000"
]
)
start &18
end &52
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 304,0
va (VaSet
isHidden 1
)
xt "10250,31000,12750,32000"
st "Status"
blo "10250,31800"
tm "WireNameMgr"
)
)
on &51
)
*93 (Wire
uid 313,0
shape (OrthoPolyLine
uid 314,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,35000,12250,35000"
pts [
"12250,35000"
"10000,35000"
]
)
start &31
end &54
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
isHidden 1
)
xt "8250,34000,11550,35000"
st "Fail_Out"
blo "8250,34800"
tm "WireNameMgr"
)
)
on &53
)
*94 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,38000,29000,38000"
pts [
"24750,38000"
"29000,38000"
]
)
start &25
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "25000,37000,27400,38000"
st "BdIntr"
blo "25000,37800"
tm "WireNameMgr"
)
)
on &55
)
*95 (Wire
uid 333,0
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,31000,39250,31000"
pts [
"24750,31000"
"39250,31000"
]
)
start &21
end &77
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 338,0
va (VaSet
)
xt "25000,30000,27700,31000"
st "WData"
blo "25000,30800"
tm "WireNameMgr"
)
)
on &56
)
*96 (Wire
uid 341,0
shape (OrthoPolyLine
uid 342,0
va (VaSet
vasetType 3
)
xt "24750,27000,39250,27000"
pts [
"24750,27000"
"39250,27000"
]
)
start &19
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "26750,26000,29350,27000"
st "ExpRd"
blo "26750,26800"
tm "WireNameMgr"
)
)
on &57
)
*97 (Wire
uid 349,0
shape (OrthoPolyLine
uid 350,0
va (VaSet
vasetType 3
)
xt "24750,28000,39250,28000"
pts [
"24750,28000"
"39250,28000"
]
)
start &20
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 354,0
va (VaSet
)
xt "26750,27000,29350,28000"
st "ExpWr"
blo "26750,27800"
tm "WireNameMgr"
)
)
on &58
)
*98 (Wire
uid 357,0
shape (OrthoPolyLine
uid 358,0
va (VaSet
vasetType 3
)
xt "24750,29000,29000,29000"
pts [
"24750,29000"
"29000,29000"
]
)
start &27
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
)
xt "25000,28000,27200,29000"
st "INTA"
blo "25000,28800"
tm "WireNameMgr"
)
)
on &59
)
*99 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,30000,39250,30000"
pts [
"24750,30000"
"39250,30000"
]
)
start &22
end &76
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "25000,29000,27600,30000"
st "RData"
blo "25000,29800"
tm "WireNameMgr"
)
)
on &60
)
*100 (Wire
uid 373,0
shape (OrthoPolyLine
uid 374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,32000,39250,32000"
pts [
"24750,32000"
"39250,32000"
]
)
start &23
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
)
xt "25000,31000,28200,32000"
st "ExpAddr"
blo "25000,31800"
tm "WireNameMgr"
)
)
on &61
)
*101 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,33000,29000,33000"
pts [
"29000,33000"
"24750,33000"
]
)
end &24
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "25000,32000,27800,33000"
st "ExpAck"
blo "25000,32800"
tm "WireNameMgr"
)
)
on &62
)
*102 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "24750,34000,39250,34000"
pts [
"24750,34000"
"39250,34000"
]
)
start &30
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
)
xt "25000,33000,28600,34000"
st "ExpReset"
blo "25000,33800"
tm "WireNameMgr"
)
)
on &63
)
*103 (Wire
uid 397,0
shape (OrthoPolyLine
uid 398,0
va (VaSet
vasetType 3
)
xt "24750,35000,29000,35000"
pts [
"24750,35000"
"29000,35000"
]
)
start &28
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
)
xt "25000,34000,28500,35000"
st "CmdEnbl"
blo "25000,34800"
tm "WireNameMgr"
)
)
on &64
)
*104 (Wire
uid 405,0
shape (OrthoPolyLine
uid 406,0
va (VaSet
vasetType 3
)
xt "24750,36000,29000,36000"
pts [
"24750,36000"
"29000,36000"
]
)
start &29
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 410,0
va (VaSet
)
xt "25000,35000,28400,36000"
st "CmdStrb"
blo "25000,35800"
tm "WireNameMgr"
)
)
on &65
)
*105 (Wire
uid 413,0
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
)
xt "24750,37000,29000,37000"
pts [
"24750,37000"
"29000,37000"
]
)
start &26
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 418,0
va (VaSet
)
xt "25000,36000,28400,37000"
st "Collision"
blo "25000,36800"
tm "WireNameMgr"
)
)
on &66
)
*106 (Wire
uid 571,0
shape (OrthoPolyLine
uid 572,0
va (VaSet
vasetType 3
)
xt "34000,33000,39250,33000"
pts [
"39250,33000"
"34000,33000"
]
)
start &74
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
)
xt "35250,32000,39050,33000"
st "ExpAck(0)"
blo "35250,32800"
tm "WireNameMgr"
)
)
on &62
)
*107 (Wire
uid 583,0
shape (OrthoPolyLine
uid 584,0
va (VaSet
vasetType 3
)
xt "36000,36000,39250,36000"
pts [
"36000,36000"
"39250,36000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 588,0
va (VaSet
)
xt "37000,35000,38300,36000"
st "clk"
blo "37000,35800"
tm "WireNameMgr"
)
)
on &37
)
*108 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "49750,27000,52000,27000"
pts [
"49750,27000"
"52000,27000"
]
)
start &70
end &82
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
isHidden 1
)
xt "51750,26000,54850,27000"
st "Trigger"
blo "51750,26800"
tm "WireNameMgr"
)
)
on &81
)
*109 (Wire
uid 611,0
shape (OrthoPolyLine
uid 612,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,28000,52000,28000"
pts [
"49750,28000"
"52000,28000"
]
)
start &69
end &84
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
isHidden 1
)
xt "51750,27000,54250,28000"
st "PMTs"
blo "51750,27800"
tm "WireNameMgr"
)
)
on &83
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *110 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*112 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*114 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*115 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*116 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*117 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*118 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*119 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1016,690"
viewArea "-1444,-957,76295,52020"
cachedDiagramExtent "0,0,68000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 628,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*122 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*124 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*125 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*127 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*128 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*130 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*131 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*133 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*138 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*140 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,10800,27100,11800"
st "Diagram Signals:"
blo "20000,11600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 27,0
usingSuid 1
emptyRow *141 (LEmptyRow
)
uid 54,0
optionalChildren [
*142 (RefLabelRowHdr
)
*143 (TitleRowHdr
)
*144 (FilterRowHdr
)
*145 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*146 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*147 (GroupColHdr
tm "GroupColHdrMgr"
)
*148 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*149 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*150 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*151 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*152 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*153 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*154 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 419,0
)
*155 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Flt_CPU_Reset"
t "std_logic"
o 2
suid 2,0
)
)
uid 421,0
)
*156 (LeafLogPort
port (LogicalPort
decl (Decl
n "Ctrl"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 423,0
)
*157 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 425,0
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "Data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 427,0
)
*159 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 7,0
)
)
uid 429,0
)
*160 (LeafLogPort
port (LogicalPort
decl (Decl
n "Switches"
t "std_logic_vector"
b "(SW_WIDTH-1 DOWNTO 0)"
o 7
suid 8,0
)
)
uid 431,0
)
*161 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Status"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 9,0
)
)
uid 433,0
)
*162 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Fail_Out"
t "std_logic_vector"
b "(FAIL_WIDTH-1 DOWNTO 0)"
o 9
suid 10,0
)
)
uid 435,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdIntr"
t "std_logic_vector"
b "(N_INTERRUPTS-1 downto 0)"
o 10
suid 11,0
)
)
uid 437,0
)
*164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 12,0
)
)
uid 439,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_logic"
o 12
suid 13,0
)
)
uid 441,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_logic"
o 13
suid 14,0
)
)
uid 443,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "INTA"
t "std_logic"
o 14
suid 15,0
)
)
uid 445,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RData"
t "std_logic_vector"
b "(16*N_BOARDS-1 DOWNTO 0)"
o 15
suid 16,0
)
)
uid 447,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 16
suid 17,0
)
)
uid 449,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_BOARDS-1 DOWNTO 0)"
o 17
suid 18,0
)
)
uid 451,0
)
*171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpReset"
t "std_logic"
o 18
suid 19,0
)
)
uid 453,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CmdEnbl"
t "std_logic"
o 19
suid 20,0
)
)
uid 455,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CmdStrb"
t "std_logic"
o 20
suid 21,0
)
)
uid 457,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Collision"
t "std_logic"
o 21
suid 22,0
)
)
uid 459,0
)
*175 (LeafLogPort
port (LogicalPort
decl (Decl
n "Trigger"
t "std_logic"
o 22
suid 25,0
)
)
uid 621,0
)
*176 (LeafLogPort
port (LogicalPort
decl (Decl
n "PMTs"
t "std_logic_vector"
b "(N_CHANNELS-1 DOWNTO 0)"
o 23
suid 27,0
)
)
uid 623,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*177 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *178 (MRCItem
litem &141
pos 23
dimension 20
)
uid 69,0
optionalChildren [
*179 (MRCItem
litem &142
pos 0
dimension 20
uid 70,0
)
*180 (MRCItem
litem &143
pos 1
dimension 23
uid 71,0
)
*181 (MRCItem
litem &144
pos 2
hidden 1
dimension 20
uid 72,0
)
*182 (MRCItem
litem &154
pos 0
dimension 20
uid 420,0
)
*183 (MRCItem
litem &155
pos 22
dimension 20
uid 422,0
)
*184 (MRCItem
litem &156
pos 1
dimension 20
uid 424,0
)
*185 (MRCItem
litem &157
pos 2
dimension 20
uid 426,0
)
*186 (MRCItem
litem &158
pos 3
dimension 20
uid 428,0
)
*187 (MRCItem
litem &159
pos 21
dimension 20
uid 430,0
)
*188 (MRCItem
litem &160
pos 4
dimension 20
uid 432,0
)
*189 (MRCItem
litem &161
pos 20
dimension 20
uid 434,0
)
*190 (MRCItem
litem &162
pos 19
dimension 20
uid 436,0
)
*191 (MRCItem
litem &163
pos 10
dimension 20
uid 438,0
)
*192 (MRCItem
litem &164
pos 11
dimension 20
uid 440,0
)
*193 (MRCItem
litem &165
pos 12
dimension 20
uid 442,0
)
*194 (MRCItem
litem &166
pos 13
dimension 20
uid 444,0
)
*195 (MRCItem
litem &167
pos 14
dimension 20
uid 446,0
)
*196 (MRCItem
litem &168
pos 15
dimension 20
uid 448,0
)
*197 (MRCItem
litem &169
pos 16
dimension 20
uid 450,0
)
*198 (MRCItem
litem &170
pos 17
dimension 20
uid 452,0
)
*199 (MRCItem
litem &171
pos 18
dimension 20
uid 454,0
)
*200 (MRCItem
litem &172
pos 9
dimension 20
uid 456,0
)
*201 (MRCItem
litem &173
pos 8
dimension 20
uid 458,0
)
*202 (MRCItem
litem &174
pos 7
dimension 20
uid 460,0
)
*203 (MRCItem
litem &175
pos 6
dimension 20
uid 622,0
)
*204 (MRCItem
litem &176
pos 5
dimension 20
uid 624,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*205 (MRCItem
litem &145
pos 0
dimension 20
uid 74,0
)
*206 (MRCItem
litem &147
pos 1
dimension 50
uid 75,0
)
*207 (MRCItem
litem &148
pos 2
dimension 100
uid 76,0
)
*208 (MRCItem
litem &149
pos 3
dimension 50
uid 77,0
)
*209 (MRCItem
litem &150
pos 4
dimension 100
uid 78,0
)
*210 (MRCItem
litem &151
pos 5
dimension 100
uid 79,0
)
*211 (MRCItem
litem &152
pos 6
dimension 50
uid 80,0
)
*212 (MRCItem
litem &153
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *213 (LEmptyRow
)
uid 83,0
optionalChildren [
*214 (RefLabelRowHdr
)
*215 (TitleRowHdr
)
*216 (FilterRowHdr
)
*217 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*218 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*219 (GroupColHdr
tm "GroupColHdrMgr"
)
*220 (NameColHdr
tm "GenericNameColHdrMgr"
)
*221 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*222 (InitColHdr
tm "GenericValueColHdrMgr"
)
*223 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*224 (EolColHdr
tm "GenericEolColHdrMgr"
)
*225 (LogGeneric
generic (GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "8"
)
uid 561,0
)
*226 (LogGeneric
generic (GiElement
name "N_CHANNELS"
type "integer range 4 downto 1"
value "1"
)
uid 563,0
)
*227 (LogGeneric
generic (GiElement
name "CTR_WIDTH"
type "integer range 32 downto 1"
value "16"
)
uid 565,0
)
*228 (LogGeneric
generic (GiElement
name "FIFO_ADDR_WIDTH"
type "integer range 10 downto 4"
value "9"
)
uid 567,0
)
*229 (LogGeneric
generic (GiElement
name "N_BOARDS"
type "integer range 10 downto 1"
value "1"
)
uid 577,0
)
*230 (LogGeneric
generic (GiElement
name "FAIL_WIDTH"
type "integer range 16 downto 0"
value "2"
)
uid 579,0
)
*231 (LogGeneric
generic (GiElement
name "SW_WIDTH"
type "integer range 16 downto 0"
value "1"
)
uid 625,0
)
*232 (LogGeneric
generic (GiElement
name "N_INTERRUPTS"
type "integer range 16 downto 0"
value "1"
)
uid 627,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*233 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *234 (MRCItem
litem &213
pos 8
dimension 20
)
uid 97,0
optionalChildren [
*235 (MRCItem
litem &214
pos 0
dimension 20
uid 98,0
)
*236 (MRCItem
litem &215
pos 1
dimension 23
uid 99,0
)
*237 (MRCItem
litem &216
pos 2
hidden 1
dimension 20
uid 100,0
)
*238 (MRCItem
litem &225
pos 0
dimension 20
uid 562,0
)
*239 (MRCItem
litem &226
pos 1
dimension 20
uid 564,0
)
*240 (MRCItem
litem &227
pos 2
dimension 20
uid 566,0
)
*241 (MRCItem
litem &228
pos 3
dimension 20
uid 568,0
)
*242 (MRCItem
litem &229
pos 4
dimension 20
uid 578,0
)
*243 (MRCItem
litem &230
pos 5
dimension 20
uid 580,0
)
*244 (MRCItem
litem &231
pos 6
dimension 20
uid 626,0
)
*245 (MRCItem
litem &232
pos 7
dimension 20
uid 628,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*246 (MRCItem
litem &217
pos 0
dimension 20
uid 102,0
)
*247 (MRCItem
litem &219
pos 1
dimension 50
uid 103,0
)
*248 (MRCItem
litem &220
pos 2
dimension 100
uid 104,0
)
*249 (MRCItem
litem &221
pos 3
dimension 210
uid 105,0
)
*250 (MRCItem
litem &222
pos 4
dimension 50
uid 106,0
)
*251 (MRCItem
litem &223
pos 5
dimension 50
uid 107,0
)
*252 (MRCItem
litem &224
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
