

Implementation tool: Xilinx Vivado v.2018.2
Project:             int_mul
Solution:            mul11
Device target:       xc7k160tfbg484-1
Report date:         Wed Aug 29 10:11:16 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           55
LUT:             85
FF:             199
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.255
CP achieved post-implementation:    2.080
Timing met
