// Seed: 841831190
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4
);
  reg id_5, id_6, id_7, id_8;
  logic id_9, id_10;
  always id_8 <= id_6;
  logic id_11;
  assign id_7 = 1;
  logic id_12;
endmodule
