--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml BPSK_tx.twx BPSK_tx.ncd -o BPSK_tx.twr BPSK_tx.pcf -ucf
TrenzEl.ucf

Design file:              BPSK_tx.ncd
Physical constraint file: BPSK_tx.pcf
Device,package,speed:     xc6slx45,csg484,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mCLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35906 paths analyzed, 284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.210ns.
--------------------------------------------------------------------------------

Paths for end point u4/count_7 (SLICE_X26Y71.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/count_0 (FF)
  Destination:          u4/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.162ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/count_0 to u4/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.525   u4/count<3>
                                                       u4/count_0
    SLICE_X24Y70.A2      net (fanout=2)        0.710   u4/count<0>
    SLICE_X24Y70.COUT    Topcya                0.472   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.BMUX    Tcinb                 0.277   u4/count[31]_GND_2_o_add_1_OUT<31>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X22Y75.A2      net (fanout=1)        0.955   u4/count[31]_GND_2_o_add_1_OUT<29>
    SLICE_X22Y75.BMUX    Topab                 0.590   u4/count[31]_Dclk_scale[31]_equal_3_o
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X26Y71.SR      net (fanout=9)        1.517   u4/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X26Y71.CLK     Tsrck                 0.470   u4/count<7>
                                                       u4/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.162ns (2.880ns logic, 3.282ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/count_0 (FF)
  Destination:          u4/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/count_0 to u4/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.525   u4/count<3>
                                                       u4/count_0
    SLICE_X24Y70.A2      net (fanout=2)        0.710   u4/count<0>
    SLICE_X24Y70.COUT    Topcya                0.472   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.AMUX    Tcina                 0.210   u4/count[31]_GND_2_o_add_1_OUT<31>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X22Y75.A1      net (fanout=1)        1.009   u4/count[31]_GND_2_o_add_1_OUT<28>
    SLICE_X22Y75.BMUX    Topab                 0.590   u4/count[31]_Dclk_scale[31]_equal_3_o
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X26Y71.SR      net (fanout=9)        1.517   u4/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X26Y71.CLK     Tsrck                 0.470   u4/count<7>
                                                       u4/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (2.813ns logic, 3.336ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/count_4 (FF)
  Destination:          u4/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.068ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/count_4 to u4/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y71.AQ      Tcko                  0.525   u4/count<7>
                                                       u4/count_4
    SLICE_X24Y71.A2      net (fanout=2)        0.710   u4/count<4>
    SLICE_X24Y71.COUT    Topcya                0.472   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u4/count<4>_rt
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.BMUX    Tcinb                 0.277   u4/count[31]_GND_2_o_add_1_OUT<31>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X22Y75.A2      net (fanout=1)        0.955   u4/count[31]_GND_2_o_add_1_OUT<29>
    SLICE_X22Y75.BMUX    Topab                 0.590   u4/count[31]_Dclk_scale[31]_equal_3_o
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X26Y71.SR      net (fanout=9)        1.517   u4/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X26Y71.CLK     Tsrck                 0.470   u4/count<7>
                                                       u4/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.068ns (2.789ns logic, 3.279ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point u4/count_6 (SLICE_X26Y71.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/count_0 (FF)
  Destination:          u4/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/count_0 to u4/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.525   u4/count<3>
                                                       u4/count_0
    SLICE_X24Y70.A2      net (fanout=2)        0.710   u4/count<0>
    SLICE_X24Y70.COUT    Topcya                0.472   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.BMUX    Tcinb                 0.277   u4/count[31]_GND_2_o_add_1_OUT<31>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X22Y75.A2      net (fanout=1)        0.955   u4/count[31]_GND_2_o_add_1_OUT<29>
    SLICE_X22Y75.BMUX    Topab                 0.590   u4/count[31]_Dclk_scale[31]_equal_3_o
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X26Y71.SR      net (fanout=9)        1.517   u4/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X26Y71.CLK     Tsrck                 0.461   u4/count<7>
                                                       u4/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (2.871ns logic, 3.282ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/count_0 (FF)
  Destination:          u4/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/count_0 to u4/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.525   u4/count<3>
                                                       u4/count_0
    SLICE_X24Y70.A2      net (fanout=2)        0.710   u4/count<0>
    SLICE_X24Y70.COUT    Topcya                0.472   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X24Y71.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.AMUX    Tcina                 0.210   u4/count[31]_GND_2_o_add_1_OUT<31>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X22Y75.A1      net (fanout=1)        1.009   u4/count[31]_GND_2_o_add_1_OUT<28>
    SLICE_X22Y75.BMUX    Topab                 0.590   u4/count[31]_Dclk_scale[31]_equal_3_o
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X26Y71.SR      net (fanout=9)        1.517   u4/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X26Y71.CLK     Tsrck                 0.461   u4/count<7>
                                                       u4/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (2.804ns logic, 3.336ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/count_4 (FF)
  Destination:          u4/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/count_4 to u4/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y71.AQ      Tcko                  0.525   u4/count<7>
                                                       u4/count_4
    SLICE_X24Y71.A2      net (fanout=2)        0.710   u4/count<4>
    SLICE_X24Y71.COUT    Topcya                0.472   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u4/count<4>_rt
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X24Y72.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X24Y73.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X24Y74.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X24Y75.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X24Y76.COUT    Tbyp                  0.091   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   u4/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X24Y77.BMUX    Tcinb                 0.277   u4/count[31]_GND_2_o_add_1_OUT<31>
                                                       u4/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X22Y75.A2      net (fanout=1)        0.955   u4/count[31]_GND_2_o_add_1_OUT<29>
    SLICE_X22Y75.BMUX    Topab                 0.590   u4/count[31]_Dclk_scale[31]_equal_3_o
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u4/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X26Y71.SR      net (fanout=9)        1.517   u4/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X26Y71.CLK     Tsrck                 0.461   u4/count<7>
                                                       u4/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (2.780ns logic, 3.279ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_5 (SLICE_X40Y61.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_0 (FF)
  Destination:          u0/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/count_0 to u0/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.476   u0/count<3>
                                                       u0/count_0
    SLICE_X38Y60.A2      net (fanout=2)        0.726   u0/count<0>
    SLICE_X38Y60.COUT    Topcya                0.474   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y61.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y61.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y62.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y62.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y63.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y63.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y64.CIN     net (fanout=1)        0.135   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y64.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y65.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y66.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y67.BMUX    Tcinb                 0.310   u0/count[31]_GND_2_o_add_1_OUT<31>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X36Y65.A2      net (fanout=1)        0.939   u0/count[31]_GND_2_o_add_1_OUT<29>
    SLICE_X36Y65.BMUX    Topab                 0.565   u0/count[31]_Dclk_scale[31]_equal_3_o
                                                       u0/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u0/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X40Y61.SR      net (fanout=9)        1.516   u0/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X40Y61.CLK     Tsrck                 0.429   u0/count<7>
                                                       u0/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (2.812ns logic, 3.334ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_0 (FF)
  Destination:          u0/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/count_0 to u0/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.476   u0/count<3>
                                                       u0/count_0
    SLICE_X38Y60.A2      net (fanout=2)        0.726   u0/count<0>
    SLICE_X38Y60.COUT    Topcya                0.474   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y61.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X38Y61.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y62.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y62.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y63.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y63.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y64.CIN     net (fanout=1)        0.135   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y64.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y65.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y66.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y67.AMUX    Tcina                 0.220   u0/count[31]_GND_2_o_add_1_OUT<31>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X36Y65.A1      net (fanout=1)        0.975   u0/count[31]_GND_2_o_add_1_OUT<28>
    SLICE_X36Y65.BMUX    Topab                 0.565   u0/count[31]_Dclk_scale[31]_equal_3_o
                                                       u0/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u0/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X40Y61.SR      net (fanout=9)        1.516   u0/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X40Y61.CLK     Tsrck                 0.429   u0/count<7>
                                                       u0/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.092ns (2.722ns logic, 3.370ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_4 (FF)
  Destination:          u0/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.050ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         mCLK_BUFGP rising at 0.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/count_4 to u0/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.AQ      Tcko                  0.476   u0/count<7>
                                                       u0/count_4
    SLICE_X38Y61.A2      net (fanout=2)        0.726   u0/count<4>
    SLICE_X38Y61.COUT    Topcya                0.474   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
                                                       u0/count<4>_rt
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y62.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X38Y62.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y63.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X38Y63.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y64.CIN     net (fanout=1)        0.135   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X38Y64.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X38Y65.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X38Y66.COUT    Tbyp                  0.093   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   u0/Madd_count[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X38Y67.BMUX    Tcinb                 0.310   u0/count[31]_GND_2_o_add_1_OUT<31>
                                                       u0/Madd_count[31]_GND_2_o_add_1_OUT_xor<31>
    SLICE_X36Y65.A2      net (fanout=1)        0.939   u0/count[31]_GND_2_o_add_1_OUT<29>
    SLICE_X36Y65.BMUX    Topab                 0.565   u0/count[31]_Dclk_scale[31]_equal_3_o
                                                       u0/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_lut<4>
                                                       u0/Mcompar_count[31]_Dclk_scale[31]_equal_3_o_cy<5>
    SLICE_X40Y61.SR      net (fanout=9)        1.516   u0/count[31]_Dclk_scale[31]_equal_3_o
    SLICE_X40Y61.CLK     Tsrck                 0.429   u0/count<7>
                                                       u0/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (2.719ns logic, 3.331ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mCLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u4/clk_periph (SLICE_X17Y85.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/clk_periph (FF)
  Destination:          u4/clk_periph (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mCLK_BUFGP rising at 10.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/clk_periph to u4/clk_periph
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.AQ      Tcko                  0.198   u4/clk_periph
                                                       u4/clk_periph
    SLICE_X17Y85.A6      net (fanout=7)        0.037   u4/clk_periph
    SLICE_X17Y85.CLK     Tah         (-Th)    -0.215   u4/clk_periph
                                                       u4/clk_periph_rstpot
                                                       u4/clk_periph
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point u0/clk_periph (SLICE_X30Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/clk_periph (FF)
  Destination:          u0/clk_periph (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mCLK_BUFGP rising at 10.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/clk_periph to u0/clk_periph
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.AQ      Tcko                  0.234   u0/clk_periph
                                                       u0/clk_periph
    SLICE_X30Y65.A6      net (fanout=2)        0.023   u0/clk_periph
    SLICE_X30Y65.CLK     Tah         (-Th)    -0.197   u0/clk_periph
                                                       u0/clk_periph_rstpot
                                                       u0/clk_periph
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_31 (SLICE_X40Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/count_31 (FF)
  Destination:          u0/count_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mCLK_BUFGP rising at 10.000ns
  Destination Clock:    mCLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/count_31 to u0/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.DQ      Tcko                  0.200   u0/count<31>
                                                       u0/count_31
    SLICE_X40Y67.D6      net (fanout=2)        0.025   u0/count<31>
    SLICE_X40Y67.CLK     Tah         (-Th)    -0.237   u0/count<31>
                                                       u0/count<31>_rt.1
                                                       u0/Mcount_count_xor<31>
                                                       u0/count_31
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mCLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: mCLK_BUFGP/BUFG/I0
  Logical resource: mCLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: mCLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u4/count<3>/CLK
  Logical resource: u4/count_0/CK
  Location pin: SLICE_X26Y70.CLK
  Clock network: mCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u4/count<3>/CLK
  Logical resource: u4/count_1/CK
  Location pin: SLICE_X26Y70.CLK
  Clock network: mCLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mCLK           |    6.210|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35906 paths, 0 nets, and 261 connections

Design statistics:
   Minimum period:   6.210ns{1}   (Maximum frequency: 161.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 26 08:38:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



