Active-HDL 12.0.118.7745 2023-10-25 21:25:08

Elaboration top modules:
Architecture                  testbench(alu_tb)


-------------------------------------------------------------------------------------------------------
Entity                 | Architecture | Library | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------------------
alu_tb                 | testbench    | alu     |      | 12.0.118.7745 (Windows) | -O3
alu                    | structural   | alu     |      | 12.0.118.7745 (Windows) | -O3
sixteen_bit_adder      | structural   | alu     |      | 12.0.118.7745 (Windows) | -O3
sixteen_bit_subtractor | structural   | alu     |      | 12.0.118.7745 (Windows) | -O3
sixteen_bit_multiplier | Behavioral   | alu     |      | 12.0.118.7745 (Windows) | -O3
Full_Adder             | structural   | alu     |      | 12.0.118.7745 (Windows) | -O3
half_adder             | structural   | alu     |      | 12.0.118.7745 (Windows) | -O3
and_gate               | structural   | alu     |      | 12.0.118.7745 (Windows) | -O3
xor_gate               | structural   | alu     |      | 12.0.118.7745 (Windows) | -O3
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
VHDL Package                          | Library | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------------------
standard                              | std     |      |                         | <unavailable>
TEXTIO                                | std     |      |                         | <unavailable>
std_logic_1164                        | ieee    |      |                         | <unavailable>
NUMERIC_STD                           | ieee    |      |                         | <unavailable>
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
Library                               | Comment
-------------------------------------------------------------------------------------------------------
alu                                   | None
ieee                                  | Standard IEEE packages library
std                                   | Standard VHDL library
-------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+alu_tb alu_tb testbench


The performance of simulation is reduced. Version EDU Edition
