INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 07:09:15 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 oehb2/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.576ns (15.217%)  route 3.209ns (84.783%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 7.106 - 6.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=514, unset)          1.226     1.226    oehb2/fifo/clk
    SLICE_X55Y100        FDRE                                         r  oehb2/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.223     1.449 r  oehb2/fifo/Head_reg[0]/Q
                         net (fo=6, routed)           0.645     2.094    oehb2/fifo/Memory_reg_0_7_0_0/DPRA0
    SLICE_X54Y100        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     2.137 r  oehb2/fifo/Memory_reg_0_7_0_0/DP/O
                         net (fo=2, routed)           0.523     2.661    oehb2/tehb/fifo_dataOut
    SLICE_X50Y100        LUT3 (Prop_lut3_I2_O)        0.047     2.708 r  oehb2/tehb/reg_value_i_5/O
                         net (fo=4, routed)           0.337     3.045    oehb2/tehb/oehb2_dataOutArray_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.134     3.179 f  oehb2/tehb/full_reg_i_2__3/O
                         net (fo=5, routed)           0.420     3.599    oehb5/fifo/branchReady
    SLICE_X47Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.642 f  oehb5/fifo/q0_reg_i_1__0/O
                         net (fo=54, routed)          0.451     4.094    oehb3/tehb/oehb_ready_2
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.043     4.137 f  oehb3/tehb/q0_reg_i_1/O
                         net (fo=40, routed)          0.233     4.369    oehb3/tehb/oehb_ready
    SLICE_X49Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.412 r  oehb3/tehb/data_reg[31]_i_1__1/O
                         net (fo=32, routed)          0.599     5.011    mc_load0/Buffer_2/E[0]
    SLICE_X39Y103        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=514, unset)          1.106     7.106    mc_load0/Buffer_2/clk
    SLICE_X39Y103        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[11]/C
                         clock pessimism              0.085     7.191    
                         clock uncertainty           -0.035     7.156    
    SLICE_X39Y103        FDCE (Setup_fdce_C_CE)      -0.201     6.955    mc_load0/Buffer_2/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  1.944    




