ncverilog: 06.20-s004: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
TOOL:	ncverilog	06.20-s004: Started on May 03, 2016 at 21:26:11 JST
ncverilog
	-c
	control.v
file: control.v
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		            Instances  Unique
		Modules:            1       1
		Registers:          4       4
		Vectored wires:     4       -
		Cont. assignments:  1       1
	Writing initial simulation snapshot: worklib.control:v
TOOL:	ncverilog	06.20-s004: Exiting on May 03, 2016 at 21:26:11 JST  (total: 00:00:00)
