<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
       Lattice Mapping Report File for Design Module 'Signal_Generator'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     Signal_Generator_impl1.ngd -o Signal_Generator_impl1_map.ncd -pr
     Signal_Generator_impl1.prf -mp Signal_Generator_impl1.mrp -lpf F:/Fpga_Proj
     ect/BaseBoard/LAB7_Signal_Generator/impl1/Signal_Generator_impl1.lpf -lpf
     F:/Fpga_Project/BaseBoard/LAB7_Signal_Generator/Signal_Generator.lpf -c 0
     -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  01/25/19  16:52:18


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     86 out of  4635 (2%)
      PFU registers:           86 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        70 out of  2160 (3%)
      SLICEs as Logic/ROM:     70 out of  2160 (3%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         30 out of  2160 (1%)
   Number of LUT4s:        138 out of  4320 (3%)
      Number used as logic LUTs:         78
      Number used as distributed RAM:     0
      Number used as ripple logic:       60
      Number used as shift registers:     0
   Number of PIO sites used: 8 + 4(JTAG) out of 105 (11%)
   Number of block RAMs:  1 out of 10 (10%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net clk_c: 47 loads, 47 rising, 0 falling (Driver: PIO clk )
     Net dac_done: 6 loads, 6 rising, 0 falling (Driver: u5/dac_done_71 )

     Net u1/clk_500us: 3 loads, 3 rising, 0 falling (Driver: u1/clk_500us_61 )
     Net u1/A_state_N_49: 1 loads, 1 rising, 0 falling (Driver: u1/i576_2_lut )
     Net u1/B_state_N_39: 1 loads, 1 rising, 0 falling (Driver: u1/i574_2_lut )
   Number of Clock Enables:  5
     Net key_pulse: 2 loads, 2 LSLICEs
     Net clk_c_enable_1: 1 loads, 1 LSLICEs
     Net u5/clk_c_enable_11: 8 loads, 8 LSLICEs
     Net u5/clk_c_enable_4: 1 loads, 1 LSLICEs
     Net u2/clk_c_enable_2: 1 loads, 1 LSLICEs
   Number of LSRs:  5
     Net rst_n_c: 1 loads, 0 LSLICEs
     Net cnt_0: 1 loads, 1 LSLICEs
     Net u5/cnt_7__N_236: 4 loads, 4 LSLICEs
     Net u1/cnt_12__N_29: 7 loads, 7 LSLICEs
     Net u2/key_edge: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net squ_dat_7: 17 loads
     Net u5/cnt_2: 15 loads
     Net u5/cnt_3: 14 loads
     Net u5/cnt_4: 14 loads
     Net cnt_0: 13 loads
     Net n62: 11 loads
     Net cnt_1: 10 loads
     Net cnt_5: 10 loads
     Net f_inc_17: 10 loads
     Net u2/key_edge: 10 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dac_dat             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst_n               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dac_clk             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dac_sync            | OUTPUT    | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| key_o               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key_b               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key_a               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal n2378 was merged into signal rst_n_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal u4/phase_acc_478_add_4_8/CO undriven or does not drive anything -
     clipped.
Signal u4/phase_acc_478_add_4_2/S0 undriven or does not drive anything -
     clipped.
Signal u4/phase_acc_478_add_4_2/CI undriven or does not drive anything -
     clipped.
Signal u2/cnt_477_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u2/cnt_477_add_4_1/CI undriven or does not drive anything - clipped.
Signal u2/cnt_477_add_4_19/S1 undriven or does not drive anything - clipped.
Signal u2/cnt_477_add_4_19/CO undriven or does not drive anything - clipped.
Signal u1/cnt_475_476_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u1/cnt_475_476_add_4_1/CI undriven or does not drive anything - clipped.
Signal u1/cnt_475_476_add_4_13/S1 undriven or does not drive anything - clipped.
     
Signal u1/cnt_475_476_add_4_13/CO undriven or does not drive anything - clipped.
     
Signal u5/cnt_479_480_add_4_7/S1 undriven or does not drive anything - clipped.
Signal u5/cnt_479_480_add_4_7/CO undriven or does not drive anything - clipped.
Signal u5/cnt_479_480_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u5/cnt_479_480_add_4_1/CI undriven or does not drive anything - clipped.
Signal u3/add_472_1/S1 undriven or does not drive anything - clipped.
Signal u3/add_472_1/S0 undriven or does not drive anything - clipped.
Signal u3/add_472_1/CI undriven or does not drive anything - clipped.
Signal u3/add_472_9/CO undriven or does not drive anything - clipped.
Block u5/rst_n_I_0_1_lut_rep_24 was optimized away.
Block i1 was optimized away.
Block i5 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>

    
         
    INFO: Design contains EBR with GSR enabled. The GSR is only applicable for
         output registers except FIFO. 
    /u4/u1:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR rom_0_0_0:  TYPE= DP8KC,  Width_A= 8,  Depth_A= 256,
         REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,

         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= sin.mem,  MEM_LPC_FILE= rom.lpc

     



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: u4/u1/rom_0_0_0
         Type: DP8KC



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 22 

     Type and instance name of component: 
   Register : u5/dac_done_71
   Register : u5/data_i0_i0
   Register : u5/data_i0_i7
   Register : u5/data_i0_i6
   Register : u5/data_i0_i5
   Register : u5/data_i0_i4
   Register : u5/data_i0_i3
   Register : u5/data_i0_i2
   Register : u5/data_i0_i1
   Register : u1/key_a_r_62
   Register : u1/key_a_r1_63
   Register : u1/key_a_r2_64
   Register : u1/A_state_I_0
   Register : u1/key_b_r_66
   Register : u1/key_b_r1_67
   Register : u1/key_b_r2_68
   Register : u1/B_state_I_0_78
   Register : u1/A_state_r_70
   Register : u1/A_state_r1_71
   Register : u2/key_n_r1_0__30
   Register : u2/key_n_r2_0__31

   Register : u2/key_n_r_0__29

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 37 
   DP8KC = 1

     Type and instance name of component: 
   Register : u5/cnt_479_480__i1
   Register : u5/dac_clk_68
   Register : u5/cnt_479_480__i6
   Register : u5/cnt_479_480__i5
   Register : u5/cnt_479_480__i4
   Register : u5/cnt_479_480__i3
   Register : u5/cnt_479_480__i2
   Register : u1/cnt_475_476__i1
   Register : u1/cnt_475_476__i12
   Register : u1/cnt_475_476__i11
   Register : u1/cnt_475_476__i10
   Register : u1/cnt_475_476__i9
   Register : u1/cnt_475_476__i8
   Register : u1/cnt_475_476__i7
   Register : u1/cnt_475_476__i6
   Register : u1/cnt_475_476__i5
   Register : u1/cnt_475_476__i4
   Register : u1/cnt_475_476__i3
   Register : u1/cnt_475_476__i2
   Register : u2/cnt_477__i0
   Register : u2/cnt_477__i17
   Register : u2/cnt_477__i16
   Register : u2/cnt_477__i15
   Register : u2/cnt_477__i14
   Register : u2/cnt_477__i13
   Register : u2/cnt_477__i12
   Register : u2/cnt_477__i11
   Register : u2/cnt_477__i10
   Register : u2/cnt_477__i9
   Register : u2/cnt_477__i8
   Register : u2/cnt_477__i7
   Register : u2/cnt_477__i6
   Register : u2/cnt_477__i5
   Register : u2/cnt_477__i4
   Register : u2/cnt_477__i3
   Register : u2/cnt_477__i2
   Register : u2/cnt_477__i1
   DP8KC : u4/u1/rom_0_0_0

     EBR components with enabled GSR
-------------------------------


     These EBR components have the GSR property set to ENABLED. The components
     will respond to the asynchronous reset signal 'rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   DP8KC = 1

     Type and instance name of component: 
   DP8KC : u4/u1/rom_0_0_0



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 49 MB
        









































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
