\hypertarget{structALT__I2C__SLAVE__CONFIG__s}{}\section{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s Struct Reference}
\label{structALT__I2C__SLAVE__CONFIG__s}\index{ALT\_I2C\_SLAVE\_CONFIG\_s@{ALT\_I2C\_SLAVE\_CONFIG\_s}}


{\ttfamily \#include $<$alt\+\_\+i2c.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+t}} \mbox{\hyperlink{structALT__I2C__SLAVE__CONFIG__s_a4144df0aacaf384eecee950ff8f903a1}{addr\+\_\+mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__I2C__SLAVE__CONFIG__s_a9e33d2fc1b3fd174271728fab20cf40f}{addr}}
\item 
bool \mbox{\hyperlink{structALT__I2C__SLAVE__CONFIG__s_a297845dd3c03060765e4993dbf96f628}{nack\+\_\+enable}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This type defines a structure for configuration of the I2C controller when it is operating in slave mode. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structALT__I2C__SLAVE__CONFIG__s_a9e33d2fc1b3fd174271728fab20cf40f}\label{structALT__I2C__SLAVE__CONFIG__s_a9e33d2fc1b3fd174271728fab20cf40f}} 
\index{ALT\_I2C\_SLAVE\_CONFIG\_s@{ALT\_I2C\_SLAVE\_CONFIG\_s}!addr@{addr}}
\index{addr@{addr}!ALT\_I2C\_SLAVE\_CONFIG\_s@{ALT\_I2C\_SLAVE\_CONFIG\_s}}
\subsubsection{\texorpdfstring{addr}{addr}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::addr}

The slave address to which the I2C controller responds when acting as a slave. \mbox{\Hypertarget{structALT__I2C__SLAVE__CONFIG__s_a4144df0aacaf384eecee950ff8f903a1}\label{structALT__I2C__SLAVE__CONFIG__s_a4144df0aacaf384eecee950ff8f903a1}} 
\index{ALT\_I2C\_SLAVE\_CONFIG\_s@{ALT\_I2C\_SLAVE\_CONFIG\_s}!addr\_mode@{addr\_mode}}
\index{addr\_mode@{addr\_mode}!ALT\_I2C\_SLAVE\_CONFIG\_s@{ALT\_I2C\_SLAVE\_CONFIG\_s}}
\subsubsection{\texorpdfstring{addr\_mode}{addr\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+t}} A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::addr\+\_\+mode}

The address mode (7 or 10 bit) when acting as a slave. \mbox{\Hypertarget{structALT__I2C__SLAVE__CONFIG__s_a297845dd3c03060765e4993dbf96f628}\label{structALT__I2C__SLAVE__CONFIG__s_a297845dd3c03060765e4993dbf96f628}} 
\index{ALT\_I2C\_SLAVE\_CONFIG\_s@{ALT\_I2C\_SLAVE\_CONFIG\_s}!nack\_enable@{nack\_enable}}
\index{nack\_enable@{nack\_enable}!ALT\_I2C\_SLAVE\_CONFIG\_s@{ALT\_I2C\_SLAVE\_CONFIG\_s}}
\subsubsection{\texorpdfstring{nack\_enable}{nack\_enable}}
{\footnotesize\ttfamily bool A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::nack\+\_\+enable}

Enable generation of a N\+A\+CK. when the I2C controller is a slave-\/receiver. If {\bfseries{true}}, it can only generate a N\+A\+CK after a data byte is received; hence, the data transfer is aborted and the data received is not pushed onto the receive buffer. When {\bfseries{false}}, it generates N\+A\+C\+K/\+A\+CK, depending on normal criteria.
\begin{DoxyItemize}
\item {\bfseries{true}} = generate N\+A\+CK after data byte received
\item {\bfseries{false}} = generate N\+A\+C\+K/\+A\+CK normally 
\end{DoxyItemize}

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/\mbox{\hyperlink{alt__i2c_8h}{alt\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
