# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../LAB3_1.srcs/sources_1/imports/source_code" \
"../../../../LAB3_1.srcs/sources_1/imports/source_code/alu.v" \
"../../../../LAB3_1.srcs/sources_1/imports/source_code/counter.v" \
"../../../../LAB3_1.srcs/sources_1/imports/source_code/cpu.v" \
"../../../../LAB3_1.srcs/sources_1/imports/source_code/ram.v" \
"../../../../LAB3_1.srcs/sources_1/imports/source_code/stack.v" \
"../../../../LAB3_1.srcs/sources_1/imports/source_code/state.v" \
"../../../../LAB3_1.srcs/sim_1/imports/test_bench/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
