{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "varied-basics",
   "metadata": {},
   "source": [
    "## Chapter 4 - Combinational Logic Design\n",
    "\n",
    "For simplicity sake, only notes about SystemVerilog are taken. \n",
    "\n",
    "### 4.1 Introduction\n",
    "\n",
    "### 4.2 Combinational Logic \n",
    "\n",
    "\n",
    "<b><u>4.2.1 Bitwise Operation</u></b><br>\n",
    "Bitwise operation act on single bits or multiple bits. The two example given here are invertion and logic gates: <br>\n",
    "\n",
    "Invertion example on 4-bit bus: <br>\n",
    "```\n",
    "module inv(input  logic [3:0]a, \n",
    "           output logic [3:0]y); \n",
    "\n",
    "    assign y =~a; \n",
    "endmodule\n",
    "```\n",
    "\n",
    "Logic gate on multiple 4-bit bus: <br>\n",
    "```\n",
    "module gates(input  logic [3:0]a, b\n",
    "             output logic [3:0]y1, y2\n",
    "                                  y3, y4, y5); \n",
    "    assign y1 = a & b;    // AND \n",
    "    assign y2 = a | b;    // OR \n",
    "    assign y3 = a ^ b;    // XOR \n",
    "    assign y4 = ~(a & b); // NAND \n",
    "    assign y5 = ~(a | b); // NOR \n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b><u>4.2.2 Comments and whitespace</u></b>\n",
    "```\n",
    "// This is a single line comment\n",
    "/*  This is a \n",
    "    multiline comment */\n",
    "```\n",
    "\n",
    "<b><u>4.2.3 Reduction Operators</u></b><br>\n",
    "Reduction operator are operators are shorthand calls that apply an operation onto every bit of an n-bit bus: <br> \n",
    "\n",
    "```\n",
    "module and8(input  logic [7:0]a, \n",
    "            output logic y); \n",
    "assign y = &a; \n",
    "```\n",
    " \n",
    "<b><u>4.2.4 Conditional Assignment</u></b><br>\n",
    "The following examples illustrate 2:1 and 4:1 multiplexor in HDL: \n",
    "\n",
    "2:1 multiplexor\n",
    "```\n",
    "module mux2(input  logic[3:0]d0,d1,\n",
    "           input  logic     s\n",
    "           output logic [3:0]y); \n",
    "\n",
    "    assign y = s ? d1 : d0; \n",
    "endmodule \n",
    "```\n",
    "\n",
    "4:1 multiplexor\n",
    "``` \n",
    "module mux4(input  logic [3:0] d0, d1, d2, d3\n",
    "            input  logic [1:0] s, \n",
    "            output logic[3:0] y);\n",
    "\n",
    "    assign y = s[1] ? (s[0] ? d3 : d2)\n",
    "                    : (s[0] ? d1 : d0); \n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "<b><u>4.2.5 Internal Variables</u></b><br>\n",
    "The following example shows how to include intermediate variables. Note that in HDL, `assign` statement are all applied concurrently. \n",
    "\n",
    "```\n",
    "module fulladder(input  logic a, b, cin, \n",
    "                 output logic s, cout);\n",
    "    logic p, g; \n",
    "    \n",
    "    assign p = a ^ b; \n",
    "    assign g = a & b; \n",
    "    \n",
    "    assign s=p ^ cin; \n",
    "    assign cout=g | (p & cin);\n",
    "endmodule\n",
    "```\n",
    "<b><u>4.2.6 Precedence</u></b><br>\n",
    "Table 4.1 indicate the operator precedence in HDL. \n",
    "\n",
    "\n",
    "<b><u>4.2.7 Numbers</u></b><br>\n",
    "Table 4.9 indicate the format of numbers in HDL. Number can be expressed in binary form (e.g. `4'b01`), octal (e.g. `6'o76`), decimal (e.g. `8'd33'`) or hexadecimal (e.g. `8'hFF`)\n",
    "\n",
    "<b><u>4.2.8 X's and Z's</u></b><br>\n",
    "In HDL, `z`'s are used to describe floating voltage and `x`s for when two trisates output are enabled and have conflicting values. In SystemVerilog, the output of a tristate has the type `tri` since it can have floating values, as opposed to `logic` which cannot. \n",
    "\n",
    "```\n",
    "module tristate(intput logic[3:0] a, \n",
    "                   intput logic      en,\n",
    "                   output tri  [3:0]y); \n",
    "    assign y = end? a : 3'bz; \n",
    "endmodule \n",
    "```\n",
    "\n",
    "<b><u>4.2.9 Bit Swizzling</u></b><br>\n",
    "Operations that imply manipulation only part of a bus, or concatenating different buses. \n",
    "```\n",
    "assign y = {c[2:1], {3{d[0]}}, c[0], 3'b101}\n",
    "```\n",
    "\n",
    "<b><u>4.2.10 Delays</u></b><br>\n",
    "Delays can be added to HDL in order to simulate the propagation or contamination delays of gates. It can also be used for debugging purposes. in SystemVerilog, the delays is declared right after the `assign` statement with a hash symbol `#` followed by number delay units. The first line in the following example indicates a 1ns timescale unit and a 1ps precision. \n",
    "```\n",
    "`timescale lns/lps\n",
    "module example(input  logic a, b, c, \n",
    "               output logic y);\n",
    "\n",
    "    logic ab, bb, cb, n1, n2, n3; \n",
    "\n",
    "    assign #1 {ab, bb, cb} = ~{a,b,c}; // example of bulk assignment \n",
    "    assign #2 n1 = ab & bb & cb; \n",
    "    assign #2 n2 = a & bb & cb; \n",
    "    assign #3 n3 = a & bb & c; \n",
    "    assign #4 y = n1 | n2 | n3; \n",
    "    \n",
    "endmodule \n",
    "``` \n",
    "### 4.3 Structural Modeling \n",
    "This section describes how to make modules out of submodules. The first example shows how to make 4:1 multiplexers out of 2:1 multiplexers. \n",
    "\n",
    "```\n",
    "module mux4(input  logic [3:0]d0, d1, d2, d3,\n",
    "               input  logic [1:0]s, \n",
    "               output logic [3:0]y); \n",
    "    \n",
    "    logic [3:0]low, high; \n",
    "    \n",
    "    mux2 lowmux(d0, d1, s[0], low); // Notice the position of the module name mux2 and module instance lowmux. \n",
    "    mux2 highmux(d2, d3, s[0], high); // Also, notice how the module output is linked to the intermediate variables. \n",
    "    mux2 finalmux(low, high, s[1],y); \n",
    "        \n",
    "endmodule\n",
    "```\n",
    "\n",
    "The second example shows how to build 2:1 multiplexers out of tristate modules: \n",
    "\n",
    "```\n",
    "module mux2(input  logic [3:0]d0, d1, \n",
    "            input  logic s,\n",
    "            output tri [3:0]y); \n",
    "    \n",
    "    \n",
    "    tristate tri1(d0, ~s, y) \n",
    "    tristate tri2(d1, s,  y)\n",
    "\n",
    "endmodule \n",
    "```\n",
    "\n",
    "### 4.4 Sequential Logic  \n",
    "\n",
    "<b><u>4.3.1 Registers</u></b><br>\n",
    "\n",
    "In SystemVerilog, `always` is used to describe the list of statements to execute when one item of the sensitivity list is active. There are different variants of `always`. Here, `always_ff` is used since we imply the presence of flipflops. `<=` is called a non-blocking statement. It is similar to `assign` and it is discussed later in the chapter. \n",
    "\n",
    "```\n",
    "module flop(input  logic      clk, \n",
    "            input  logic [3:0]d,\n",
    "            output logic [3:0]q); \n",
    "\n",
    "always_ff @(posedge clk)\n",
    "    q <= d;\n",
    "\n",
    "endmodule \n",
    "```\n",
    "\n",
    "<b><u>4.4.2 Resettable Registers</u></b><br>\n",
    "\n",
    "Example of a synchronous and asynchronous resettable registers. Notice how similar the two examples are to the previous one:  <br> \n",
    "\n",
    "```\n",
    "module flopr(input  logic      clk, \n",
    "             input  logic      reset, \n",
    "             input  logic [3:0]c,\n",
    "             output logic [3:0]q);\n",
    "\n",
    "    // asynchronous reset \n",
    "    always_ff@(posedge clk, posedge reset)\n",
    "        if (reset) q <= 4'b0; \n",
    "        else       q <= d;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "```\n",
    "module flopr(input  logic      clk, \n",
    "             input  logic      reset, \n",
    "             input  logic [3:0]c,\n",
    "             output logic [3:0]q);\n",
    "\n",
    "    // synchronous reset \n",
    "    always_ff@(posedge clk)\n",
    "        if (reset) q <= 4'b0; \n",
    "        else       q <= d;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b><u>4.4.3 Enabled Registers</u></b><br>\n",
    "\n",
    "Example of an asynchronous resettable enabled registers:  <br> \n",
    "``` \n",
    "module flopen(input  logic [3:0]d, \n",
    "              input  logic      clk, \n",
    "              input  logic      reset, \n",
    "              input  logic      en, \n",
    "              output logic [3:0]q); \n",
    "\n",
    "    // asynchronous enable \n",
    "    always_ff@(posedge clk, posedge reset)\n",
    "        if (reset) q < 4'b0000\n",
    "        else if (en) q <= q\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "<b><u>4.4.4 Multiple Registers</u></b><br>\n",
    "The only differences with the single register example are the presence of intermediate variables, the added statement within the `always_ff` statement, and the addition of `begin` and `end` to encapsulate the two statements in the `always_ff` statement.  \n",
    "```\n",
    "module sync(input  logic clk, \n",
    "            input  logic d, \n",
    "            output logic q); \n",
    "    \n",
    "    logic n1; \n",
    "\n",
    "    always_ff@(posedge clk)\n",
    "        begin\n",
    "            n1 <= d; \n",
    "            q <= q; \n",
    "        end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "<b><u>4.4.4 Latches</u></b><br>\n",
    "``` \n",
    "module latch(input logic      clk,\n",
    "             input logic [3:0]d,\n",
    "             input logic [3:0]q); \n",
    "\n",
    "    always_latch\n",
    "        if (clk) q<=d; \n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### 4.5 More Combinational Logic \n",
    "`always` statements can also be used to describe combinational logic, provided the sensitivity list includes all of the inputs. Within an `always` statement, there are both <i>blocking</i> statements (e.g. `=`) or <i>non-blocking</i> statements (e.g.`<=`). The former represents statements that are executed in order and the latter represents statements that are executed concurrently. `assign` are also non-blocking, but they must be used outside of `always`. \n",
    "\n",
    "<b><u>4.5.1 Case Statements</u></b><br>\n",
    "`case()` statements are useful to describe decoders. In SystemVerilog, `case` statement must appear within `always`. Note that in the following example, the numbers in decimal format following the `case(data)` statement could have been expressed in binary format (e.q. `3'b011`) instead. Also the `default` statement is not mandatory, but recommended.  \n",
    "\n",
    "```\n",
    "module sevenseg(input  logic [3:0]data, \n",
    "                output logic [6:0]segments);\n",
    "    always_comb\n",
    "        case(data)\n",
    "            //                    abc_defg\n",
    "            0:       segments = 7'b111_110;\n",
    "            1:       segments = 7'b011_0000;\n",
    "            2:       segments = 7'b110_1101;\n",
    "            3:       segments = 7'b111_1001;\n",
    "            4:       segments = 7'b011_0011;\n",
    "            5:       segments = 7'b101_1011;\n",
    "            6:       segments = 7'b101_1111;\n",
    "            7:       segments = 7'b111_0000;\n",
    "            8:       segments = 7'b111_1111;\n",
    "            9:       segments = 7'b111_0011;\n",
    "            default: segments = 7'b000_0000; \n",
    "        endcase\n",
    "endmodule\n",
    "```\n",
    "<b><u>4.5.2 If Statements</u></b><br>\n",
    "\n",
    "```\n",
    "module priorityckt(input  logic [3:0]a, \n",
    "                   output logic [3:0]y);\n",
    "\n",
    "    always_comb\n",
    "        if      (a[3]) y <= 4'b1000;\n",
    "        else if (a[2]) y <= 4'b0100;\n",
    "        else if (a[1]) y <= 4'b0010;\n",
    "        else if (a[0]) y <= 4'b0001;\n",
    "        else           y <= 4'b0000; \n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b><u>4.5.3 Truth Tables with Don't Cares</u></b><br>\n",
    "Truth tables with don't care's may be illustrated in Verilod using `casez`, which is similar to `case` but it can also understand `?`. \n",
    "\n",
    "```\n",
    "module priority_casez(input logic [3:0] a,\n",
    "                      output logic [3:0] y);\n",
    "    always_comb\n",
    "        casez(a)\n",
    "            4'b1???: y <= 4'b1000;\n",
    "            4'b01??: y <= 4'b0100;\n",
    "            4'b001?: y <= 4'b0010;\n",
    "            4'b0001: y <= 4'b0001;\n",
    "            default: y <= 4'b0000;\n",
    "        endcase\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b><u>4.5.4 Block and non-blocking assignment</u></b><br>\n",
    "\n",
    "Some guidelines / reminders regarding blocking and non-blocking assigments: <br>\n",
    "\n",
    "To model synchronous sequential logic, use `always_ff @(posedge clk)` with non-blocking assignments `<=`. <br>\n",
    "To model simple combinational logic, use continuous assignment: `assign y = s ? d1 : d0` <br>\n",
    "To model complex combinational logic, use `always_comb` with blocking assigments. \n",
    "Do not make assigment to the same variable within the same `always` statement. \n",
    "\n",
    "\n",
    "### 4.6 Finite State Machines \n",
    "\n",
    "Recall that there are two types of finite state machine, the <i>Moore's</i> and <i>Mealy</i> FSM. Both are consist of a register and two combinational circuit. \n",
    "\n",
    "```\n",
    "module divideby3FSM(input  logic clk, \n",
    "                    input  logic reset, \n",
    "                    output logic y); \n",
    "    typedef enum logic[1:0] state, nextstate; \n",
    "    statetype [1:0] state, nextstate; \n",
    "    \n",
    "    // state register\n",
    "    always_ff @(posedge clk, posedge reset)\n",
    "    if (reset) state <= S0; \n",
    "    else state <= neststate; \n",
    "    \n",
    "    //next state logic \n",
    "    case(state)\n",
    "        S0:      neststate <= S1; \n",
    "        S1:      neststate <= S2; \n",
    "        S2:      neststate <= S0; \n",
    "        default: nextstate <= s0; \n",
    "    endcase\n",
    "    //output logic \n",
    "    assign y = (state == s0); \n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "### 4.7 Data Types \n",
    "### 4.8 Parametrized Modules \n",
    "### 4.9 Testbenches\n",
    "\n",
    "\n",
    "\n",
    "#### Exercises 4.1 \n",
    "\n",
    "#### Exercises 4.3 \n",
    "```\n",
    "module 4inputXor(input  logic [3:0]a, \n",
    "                 output logic y); \n",
    "    assign y = ^a; \n",
    "endmodule \n",
    "```"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
