
    Lattice Mapping Report File for Design Module 'Sumador8bitAritmetico'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     sumador8bitArtimetico_sumador8bitArtimetico.ngd -o
     sumador8bitArtimetico_sumador8bitArtimetico_map.ncd -pr
     sumador8bitArtimetico_sumador8bitArtimetico.prf -mp
     sumador8bitArtimetico_sumador8bitArtimetico.mrp -lpf C:/Users/Valery Gariba
     y/Documents/6_semestre/arqui/sumador8bitArtimetico/sumador8bitArtimetico/su
     mador8bitArtimetico_sumador8bitArtimetico_synplify.lpf -lpf C:/Users/Valery
      Garibay/Documents/6_semestre/arqui/sumador8bitArtimetico/sumador8bitArtime
     tico.lpf -c 0 -gui -msgset C:/Users/Valery
     Garibay/Documents/6_semestre/arqui/sumador8bitArtimetico/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  02/20/19  11:13:56

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         5 out of  3432 (0%)
      SLICEs as Logic/ROM:      5 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          5 out of  3432 (0%)
   Number of LUT4s:         10 out of  6864 (0%)
      Number used as logic LUTs:          0
      Number used as distributed RAM:     0
      Number used as ripple logic:       10
      Number used as shift registers:     0
   Number of PIO sites used: 26 + 4(JTAG) out of 115 (26%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and

                                    Page 1




Design:  Sumador8bitAritmetico                         Date:  02/20/19  11:13:56

Design Summary (cont)
---------------------
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net option_c: 10 loads
     Net NUM2_c[0]: 1 loads
     Net SUM: 1 loads
     Net SUM_cry_0: 1 loads
     Net SUM_c[0]: 1 loads
     Net SUM_c[4]: 1 loads
     Net SUM_c[5]: 1 loads
     Net SUM_c[6]: 1 loads
     Net SUM_c[7]: 1 loads
     Net SUM_c[8]: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| SUM[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[8]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SUM[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  Sumador8bitAritmetico                         Date:  02/20/19  11:13:56

IO (PIO) Attributes (cont)
--------------------------
| option              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[7]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[6]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[5]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM2[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[7]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[6]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[5]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NUM1[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal SUM_cry_7_0_COUT undriven or does not drive anything - clipped.
Signal SUM_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block GND was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  

                                    Page 3




Design:  Sumador8bitAritmetico                         Date:  02/20/19  11:13:56

Run Time and Memory Usage (cont)
--------------------------------
   Peak Memory Usage: 57 MB
        























































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
