
GIRASOLE2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009988  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08009b18  08009b18  00019b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c80  08009c80  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009c80  08009c80  00019c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c88  08009c88  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c88  08009c88  00019c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c8c  08009c8c  00019c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009c90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001730  20000074  08009d04  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200017a4  08009d04  000217a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027fa4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000047da  00000000  00000000  00048048  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002440  00000000  00000000  0004c828  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002228  00000000  00000000  0004ec68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002c5ef  00000000  00000000  00050e90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b25f  00000000  00000000  0007d47f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00117f7e  00000000  00000000  000986de  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b065c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009fa8  00000000  00000000  001b06d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009b00 	.word	0x08009b00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08009b00 	.word	0x08009b00

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	4a07      	ldr	r2, [pc, #28]	; (80005ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000590:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	4a06      	ldr	r2, [pc, #24]	; (80005b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000596:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	2280      	movs	r2, #128	; 0x80
 800059c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000090 	.word	0x20000090
 80005b0:	200000e4 	.word	0x200000e4

080005b4 <panelDataInit>:
struct panelsData {
	int rightPanelValue, leftPanelValue, threshold, variation;
} pd;

// Function to initialize panel data
void panelDataInit() {
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
	pd.leftPanelValue = 0;
 80005b8:	4b08      	ldr	r3, [pc, #32]	; (80005dc <panelDataInit+0x28>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	605a      	str	r2, [r3, #4]
	pd.rightPanelValue = 0;
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <panelDataInit+0x28>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
	pd.threshold = 50;
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <panelDataInit+0x28>)
 80005c6:	2232      	movs	r2, #50	; 0x32
 80005c8:	609a      	str	r2, [r3, #8]
	pd.variation = 50;
 80005ca:	4b04      	ldr	r3, [pc, #16]	; (80005dc <panelDataInit+0x28>)
 80005cc:	2232      	movs	r2, #50	; 0x32
 80005ce:	60da      	str	r2, [r3, #12]
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	200016e8 	.word	0x200016e8

080005e0 <controlRWPDInit>:
struct controlRWPD {
	int nr, nw, nrW, nwW;
} cpd;

// Function to initialize control structure
void controlRWPDInit() {
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
	cpd.nr = cpd.nw = cpd.nrW = cpd.nwW = 0;
 80005e4:	4b09      	ldr	r3, [pc, #36]	; (800060c <controlRWPDInit+0x2c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	4b08      	ldr	r3, [pc, #32]	; (800060c <controlRWPDInit+0x2c>)
 80005ec:	68db      	ldr	r3, [r3, #12]
 80005ee:	4a07      	ldr	r2, [pc, #28]	; (800060c <controlRWPDInit+0x2c>)
 80005f0:	6093      	str	r3, [r2, #8]
 80005f2:	4b06      	ldr	r3, [pc, #24]	; (800060c <controlRWPDInit+0x2c>)
 80005f4:	689b      	ldr	r3, [r3, #8]
 80005f6:	4a05      	ldr	r2, [pc, #20]	; (800060c <controlRWPDInit+0x2c>)
 80005f8:	6053      	str	r3, [r2, #4]
 80005fa:	4b04      	ldr	r3, [pc, #16]	; (800060c <controlRWPDInit+0x2c>)
 80005fc:	685b      	ldr	r3, [r3, #4]
 80005fe:	4a03      	ldr	r2, [pc, #12]	; (800060c <controlRWPDInit+0x2c>)
 8000600:	6013      	str	r3, [r2, #0]
}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	20001700 	.word	0x20001700

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b5b0      	push	{r4, r5, r7, lr}
 8000612:	b0a2      	sub	sp, #136	; 0x88
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	// Initialize panels data structure
	panelDataInit();
 8000616:	f7ff ffcd 	bl	80005b4 <panelDataInit>
	// Initialize control data structure
	controlRWPDInit();
 800061a:	f7ff ffe1 	bl	80005e0 <controlRWPDInit>
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061e:	f001 fb32 	bl	8001c86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000622:	f000 f89f 	bl	8000764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000626:	f000 fb87 	bl	8000d38 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800062a:	f000 fa1b 	bl	8000a64 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800062e:	f000 fa51 	bl	8000ad4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000632:	f000 fa8f 	bl	8000b54 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000636:	f000 fab3 	bl	8000ba0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800063a:	f000 faef 	bl	8000c1c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800063e:	f000 fb1d 	bl	8000c7c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000642:	f000 fb4b 	bl	8000cdc <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000646:	f000 f933 	bl	80008b0 <MX_ADC1_Init>
  MX_ADC2_Init();
 800064a:	f000 f9a7 	bl	800099c <MX_ADC2_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of MutexPD */
  osMutexDef(MutexPD);
 800064e:	2300      	movs	r3, #0
 8000650:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000654:	2300      	movs	r3, #0
 8000656:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MutexPDHandle = osMutexCreate(osMutex(MutexPD));
 800065a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800065e:	4618      	mov	r0, r3
 8000660:	f006 fa49 	bl	8006af6 <osMutexCreate>
 8000664:	4602      	mov	r2, r0
 8000666:	4b34      	ldr	r3, [pc, #208]	; (8000738 <main+0x128>)
 8000668:	601a      	str	r2, [r3, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of PanelsDataRead */
  osSemaphoreDef(PanelsDataRead);
 800066a:	2300      	movs	r3, #0
 800066c:	67bb      	str	r3, [r7, #120]	; 0x78
 800066e:	2300      	movs	r3, #0
 8000670:	67fb      	str	r3, [r7, #124]	; 0x7c
  PanelsDataReadHandle = osSemaphoreCreate(osSemaphore(PanelsDataRead), 1);
 8000672:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000676:	2101      	movs	r1, #1
 8000678:	4618      	mov	r0, r3
 800067a:	f006 fad9 	bl	8006c30 <osSemaphoreCreate>
 800067e:	4602      	mov	r2, r0
 8000680:	4b2e      	ldr	r3, [pc, #184]	; (800073c <main+0x12c>)
 8000682:	601a      	str	r2, [r3, #0]

  /* definition and creation of PanelsDataWrite */
  osSemaphoreDef(PanelsDataWrite);
 8000684:	2300      	movs	r3, #0
 8000686:	673b      	str	r3, [r7, #112]	; 0x70
 8000688:	2300      	movs	r3, #0
 800068a:	677b      	str	r3, [r7, #116]	; 0x74
  PanelsDataWriteHandle = osSemaphoreCreate(osSemaphore(PanelsDataWrite), 1);
 800068c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000690:	2101      	movs	r1, #1
 8000692:	4618      	mov	r0, r3
 8000694:	f006 facc 	bl	8006c30 <osSemaphoreCreate>
 8000698:	4602      	mov	r2, r0
 800069a:	4b29      	ldr	r3, [pc, #164]	; (8000740 <main+0x130>)
 800069c:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ReadPanels */
  osThreadDef(ReadPanels, StartReadPanels, osPriorityNormal, 0, 128);
 800069e:	4b29      	ldr	r3, [pc, #164]	; (8000744 <main+0x134>)
 80006a0:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80006a4:	461d      	mov	r5, r3
 80006a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadPanelsHandle = osThreadCreate(osThread(ReadPanels), NULL);
 80006b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006b6:	2100      	movs	r1, #0
 80006b8:	4618      	mov	r0, r3
 80006ba:	f006 f9bc 	bl	8006a36 <osThreadCreate>
 80006be:	4602      	mov	r2, r0
 80006c0:	4b21      	ldr	r3, [pc, #132]	; (8000748 <main+0x138>)
 80006c2:	601a      	str	r2, [r3, #0]

  /* definition and creation of SerialDebug */
  osThreadDef(SerialDebug, StartSerialDebug, osPriorityNormal, 0, 128);
 80006c4:	4b21      	ldr	r3, [pc, #132]	; (800074c <main+0x13c>)
 80006c6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80006ca:	461d      	mov	r5, r3
 80006cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SerialDebugHandle = osThreadCreate(osThread(SerialDebug), NULL);
 80006d8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f006 f9a9 	bl	8006a36 <osThreadCreate>
 80006e4:	4602      	mov	r2, r0
 80006e6:	4b1a      	ldr	r3, [pc, #104]	; (8000750 <main+0x140>)
 80006e8:	601a      	str	r2, [r3, #0]

  /* definition and creation of LedsTask */
  osThreadDef(LedsTask, StartLedsTask, osPriorityBelowNormal, 0, 128);
 80006ea:	4b1a      	ldr	r3, [pc, #104]	; (8000754 <main+0x144>)
 80006ec:	f107 041c 	add.w	r4, r7, #28
 80006f0:	461d      	mov	r5, r3
 80006f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LedsTaskHandle = osThreadCreate(osThread(LedsTask), NULL);
 80006fe:	f107 031c 	add.w	r3, r7, #28
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f006 f996 	bl	8006a36 <osThreadCreate>
 800070a:	4602      	mov	r2, r0
 800070c:	4b12      	ldr	r3, [pc, #72]	; (8000758 <main+0x148>)
 800070e:	601a      	str	r2, [r3, #0]

  /* definition and creation of SyncButtonTask */
  osThreadDef(SyncButtonTask, StartSynkButton, osPriorityAboveNormal, 0, 128);
 8000710:	4b12      	ldr	r3, [pc, #72]	; (800075c <main+0x14c>)
 8000712:	463c      	mov	r4, r7
 8000714:	461d      	mov	r5, r3
 8000716:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000718:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800071a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800071e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SyncButtonTaskHandle = osThreadCreate(osThread(SyncButtonTask), NULL);
 8000722:	463b      	mov	r3, r7
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f006 f985 	bl	8006a36 <osThreadCreate>
 800072c:	4602      	mov	r2, r0
 800072e:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <main+0x150>)
 8000730:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000732:	f006 f979 	bl	8006a28 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000736:	e7fe      	b.n	8000736 <main+0x126>
 8000738:	20001714 	.word	0x20001714
 800073c:	200016fc 	.word	0x200016fc
 8000740:	200016f8 	.word	0x200016f8
 8000744:	08009b24 	.word	0x08009b24
 8000748:	20001710 	.word	0x20001710
 800074c:	08009b4c 	.word	0x08009b4c
 8000750:	20001144 	.word	0x20001144
 8000754:	08009b74 	.word	0x08009b74
 8000758:	20001600 	.word	0x20001600
 800075c:	08009ba0 	.word	0x08009ba0
 8000760:	20001140 	.word	0x20001140

08000764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b0b8      	sub	sp, #224	; 0xe0
 8000768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800076e:	2244      	movs	r2, #68	; 0x44
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f008 fdbf 	bl	80092f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000778:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000788:	463b      	mov	r3, r7
 800078a:	2288      	movs	r2, #136	; 0x88
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f008 fdb1 	bl	80092f6 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000794:	f003 fa6c 	bl	8003c70 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000798:	4b43      	ldr	r3, [pc, #268]	; (80008a8 <SystemClock_Config+0x144>)
 800079a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800079e:	4a42      	ldr	r2, [pc, #264]	; (80008a8 <SystemClock_Config+0x144>)
 80007a0:	f023 0318 	bic.w	r3, r3, #24
 80007a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007a8:	2314      	movs	r3, #20
 80007aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007ae:	2301      	movs	r3, #1
 80007b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007b4:	2301      	movs	r3, #1
 80007b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007c0:	2360      	movs	r3, #96	; 0x60
 80007c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c6:	2302      	movs	r3, #2
 80007c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007cc:	2301      	movs	r3, #1
 80007ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007d2:	2301      	movs	r3, #1
 80007d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007d8:	2328      	movs	r3, #40	; 0x28
 80007da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007de:	2307      	movs	r3, #7
 80007e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007e4:	2302      	movs	r3, #2
 80007e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007ea:	2302      	movs	r3, #2
 80007ec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007f4:	4618      	mov	r0, r3
 80007f6:	f003 fb87 	bl	8003f08 <HAL_RCC_OscConfig>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000800:	f000 fe30 	bl	8001464 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000804:	230f      	movs	r3, #15
 8000806:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080a:	2303      	movs	r3, #3
 800080c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000810:	2300      	movs	r3, #0
 8000812:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000816:	2300      	movs	r3, #0
 8000818:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000822:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000826:	2104      	movs	r1, #4
 8000828:	4618      	mov	r0, r3
 800082a:	f003 ff1d 	bl	8004668 <HAL_RCC_ClockConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000834:	f000 fe16 	bl	8001464 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8000838:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <SystemClock_Config+0x148>)
 800083a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800083c:	2300      	movs	r3, #0
 800083e:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000840:	2300      	movs	r3, #0
 8000842:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000844:	2300      	movs	r3, #0
 8000846:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000848:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800084c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800084e:	2300      	movs	r3, #0
 8000850:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000854:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000858:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800085a:	2301      	movs	r3, #1
 800085c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800085e:	2301      	movs	r3, #1
 8000860:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000862:	2318      	movs	r3, #24
 8000864:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000866:	2307      	movs	r3, #7
 8000868:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800086a:	2302      	movs	r3, #2
 800086c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800086e:	2302      	movs	r3, #2
 8000870:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8000872:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8000876:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000878:	463b      	mov	r3, r7
 800087a:	4618      	mov	r0, r3
 800087c:	f004 f92a 	bl	8004ad4 <HAL_RCCEx_PeriphCLKConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0x126>
  {
    Error_Handler();
 8000886:	f000 fded 	bl	8001464 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800088a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800088e:	f003 fa0d 	bl	8003cac <HAL_PWREx_ControlVoltageScaling>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0x138>
  {
    Error_Handler();
 8000898:	f000 fde4 	bl	8001464 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800089c:	f004 fc00 	bl	80050a0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80008a0:	bf00      	nop
 80008a2:	37e0      	adds	r7, #224	; 0xe0
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40021000 	.word	0x40021000
 80008ac:	00016085 	.word	0x00016085

080008b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08a      	sub	sp, #40	; 0x28
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	605a      	str	r2, [r3, #4]
 80008c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
 80008d0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 80008d2:	4b2f      	ldr	r3, [pc, #188]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008d4:	4a2f      	ldr	r2, [pc, #188]	; (8000994 <MX_ADC1_Init+0xe4>)
 80008d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008d8:	4b2d      	ldr	r3, [pc, #180]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008da:	2200      	movs	r2, #0
 80008dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008de:	4b2c      	ldr	r3, [pc, #176]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008e4:	4b2a      	ldr	r3, [pc, #168]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ea:	4b29      	ldr	r3, [pc, #164]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008f0:	4b27      	ldr	r3, [pc, #156]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008f2:	2204      	movs	r2, #4
 80008f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008f6:	4b26      	ldr	r3, [pc, #152]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008fc:	4b24      	ldr	r3, [pc, #144]	; (8000990 <MX_ADC1_Init+0xe0>)
 80008fe:	2200      	movs	r2, #0
 8000900:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000902:	4b23      	ldr	r3, [pc, #140]	; (8000990 <MX_ADC1_Init+0xe0>)
 8000904:	2201      	movs	r2, #1
 8000906:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000908:	4b21      	ldr	r3, [pc, #132]	; (8000990 <MX_ADC1_Init+0xe0>)
 800090a:	2200      	movs	r2, #0
 800090c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000910:	4b1f      	ldr	r3, [pc, #124]	; (8000990 <MX_ADC1_Init+0xe0>)
 8000912:	2200      	movs	r2, #0
 8000914:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000916:	4b1e      	ldr	r3, [pc, #120]	; (8000990 <MX_ADC1_Init+0xe0>)
 8000918:	2200      	movs	r2, #0
 800091a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800091c:	4b1c      	ldr	r3, [pc, #112]	; (8000990 <MX_ADC1_Init+0xe0>)
 800091e:	2200      	movs	r2, #0
 8000920:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000924:	4b1a      	ldr	r3, [pc, #104]	; (8000990 <MX_ADC1_Init+0xe0>)
 8000926:	2200      	movs	r2, #0
 8000928:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800092a:	4b19      	ldr	r3, [pc, #100]	; (8000990 <MX_ADC1_Init+0xe0>)
 800092c:	2200      	movs	r2, #0
 800092e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000932:	4817      	ldr	r0, [pc, #92]	; (8000990 <MX_ADC1_Init+0xe0>)
 8000934:	f001 fbd6 	bl	80020e4 <HAL_ADC_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800093e:	f000 fd91 	bl	8001464 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	4619      	mov	r1, r3
 800094c:	4810      	ldr	r0, [pc, #64]	; (8000990 <MX_ADC1_Init+0xe0>)
 800094e:	f002 fa99 	bl	8002e84 <HAL_ADCEx_MultiModeConfigChannel>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000958:	f000 fd84 	bl	8001464 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800095c:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <MX_ADC1_Init+0xe8>)
 800095e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000960:	2306      	movs	r3, #6
 8000962:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000964:	2300      	movs	r3, #0
 8000966:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000968:	237f      	movs	r3, #127	; 0x7f
 800096a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800096c:	2304      	movs	r3, #4
 800096e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000974:	1d3b      	adds	r3, r7, #4
 8000976:	4619      	mov	r1, r3
 8000978:	4805      	ldr	r0, [pc, #20]	; (8000990 <MX_ADC1_Init+0xe0>)
 800097a:	f001 fe9f 	bl	80026bc <HAL_ADC_ConfigChannel>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000984:	f000 fd6e 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000988:	bf00      	nop
 800098a:	3728      	adds	r7, #40	; 0x28
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20001604 	.word	0x20001604
 8000994:	50040000 	.word	0x50040000
 8000998:	04300002 	.word	0x04300002

0800099c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009a2:	463b      	mov	r3, r7
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
 80009b0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 80009b2:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009b4:	4a29      	ldr	r2, [pc, #164]	; (8000a5c <MX_ADC2_Init+0xc0>)
 80009b6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009b8:	4b27      	ldr	r3, [pc, #156]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80009be:	4b26      	ldr	r3, [pc, #152]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009c4:	4b24      	ldr	r3, [pc, #144]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009ca:	4b23      	ldr	r3, [pc, #140]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009d0:	4b21      	ldr	r3, [pc, #132]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009d2:	2204      	movs	r2, #4
 80009d4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80009d6:	4b20      	ldr	r3, [pc, #128]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009d8:	2200      	movs	r2, #0
 80009da:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80009dc:	4b1e      	ldr	r3, [pc, #120]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009de:	2200      	movs	r2, #0
 80009e0:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80009e2:	4b1d      	ldr	r3, [pc, #116]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80009e8:	4b1b      	ldr	r3, [pc, #108]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009f0:	4b19      	ldr	r3, [pc, #100]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009f6:	4b18      	ldr	r3, [pc, #96]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80009fc:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <MX_ADC2_Init+0xbc>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a04:	4b14      	ldr	r3, [pc, #80]	; (8000a58 <MX_ADC2_Init+0xbc>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000a0a:	4b13      	ldr	r3, [pc, #76]	; (8000a58 <MX_ADC2_Init+0xbc>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000a12:	4811      	ldr	r0, [pc, #68]	; (8000a58 <MX_ADC2_Init+0xbc>)
 8000a14:	f001 fb66 	bl	80020e4 <HAL_ADC_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000a1e:	f000 fd21 	bl	8001464 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a22:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <MX_ADC2_Init+0xc4>)
 8000a24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a26:	2306      	movs	r3, #6
 8000a28:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a2e:	237f      	movs	r3, #127	; 0x7f
 8000a30:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a32:	2304      	movs	r3, #4
 8000a34:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a3a:	463b      	mov	r3, r7
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4806      	ldr	r0, [pc, #24]	; (8000a58 <MX_ADC2_Init+0xbc>)
 8000a40:	f001 fe3c 	bl	80026bc <HAL_ADC_ConfigChannel>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8000a4a:	f000 fd0b 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	200010dc 	.word	0x200010dc
 8000a5c:	50040100 	.word	0x50040100
 8000a60:	08600004 	.word	0x08600004

08000a64 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000a68:	4b18      	ldr	r3, [pc, #96]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a6a:	4a19      	ldr	r2, [pc, #100]	; (8000ad0 <MX_DFSDM1_Init+0x6c>)
 8000a6c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000a6e:	4b17      	ldr	r3, [pc, #92]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000a74:	4b15      	ldr	r3, [pc, #84]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000a7a:	4b14      	ldr	r3, [pc, #80]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000a80:	4b12      	ldr	r3, [pc, #72]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000a86:	4b11      	ldr	r3, [pc, #68]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a92:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000a94:	4b0d      	ldr	r3, [pc, #52]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000a9c:	2204      	movs	r2, #4
 8000a9e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000aa0:	4b0a      	ldr	r3, [pc, #40]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000aac:	4b07      	ldr	r3, [pc, #28]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000ab2:	4b06      	ldr	r3, [pc, #24]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000ab8:	4804      	ldr	r0, [pc, #16]	; (8000acc <MX_DFSDM1_Init+0x68>)
 8000aba:	f002 fb71 	bl	80031a0 <HAL_DFSDM_ChannelInit>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000ac4:	f000 fcce 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000ac8:	bf00      	nop
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20001024 	.word	0x20001024
 8000ad0:	40016020 	.word	0x40016020

08000ad4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ad8:	4b1b      	ldr	r3, [pc, #108]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000ada:	4a1c      	ldr	r2, [pc, #112]	; (8000b4c <MX_I2C2_Init+0x78>)
 8000adc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000ade:	4b1a      	ldr	r3, [pc, #104]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000ae0:	4a1b      	ldr	r2, [pc, #108]	; (8000b50 <MX_I2C2_Init+0x7c>)
 8000ae2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ae4:	4b18      	ldr	r3, [pc, #96]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aea:	4b17      	ldr	r3, [pc, #92]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000aec:	2201      	movs	r2, #1
 8000aee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af0:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000af6:	4b14      	ldr	r3, [pc, #80]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000afc:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b02:	4b11      	ldr	r3, [pc, #68]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b08:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b0e:	480e      	ldr	r0, [pc, #56]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000b10:	f002 fe3f 	bl	8003792 <HAL_I2C_Init>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b1a:	f000 fca3 	bl	8001464 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4809      	ldr	r0, [pc, #36]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000b22:	f002 fec5 	bl	80038b0 <HAL_I2CEx_ConfigAnalogFilter>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b2c:	f000 fc9a 	bl	8001464 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b30:	2100      	movs	r1, #0
 8000b32:	4805      	ldr	r0, [pc, #20]	; (8000b48 <MX_I2C2_Init+0x74>)
 8000b34:	f002 ff07 	bl	8003946 <HAL_I2CEx_ConfigDigitalFilter>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b3e:	f000 fc91 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20001550 	.word	0x20001550
 8000b4c:	40005800 	.word	0x40005800
 8000b50:	10909cec 	.word	0x10909cec

08000b54 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000b58:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b5a:	4a10      	ldr	r2, [pc, #64]	; (8000b9c <MX_QUADSPI_Init+0x48>)
 8000b5c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b60:	22ff      	movs	r2, #255	; 0xff
 8000b62:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000b70:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000b7c:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000b82:	4805      	ldr	r0, [pc, #20]	; (8000b98 <MX_QUADSPI_Init+0x44>)
 8000b84:	f003 f8f8 	bl	8003d78 <HAL_QSPI_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000b8e:	f000 fc69 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20001718 	.word	0x20001718
 8000b9c:	a0001000 	.word	0xa0001000

08000ba0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000ba4:	4b1b      	ldr	r3, [pc, #108]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000ba6:	4a1c      	ldr	r2, [pc, #112]	; (8000c18 <MX_SPI3_Init+0x78>)
 8000ba8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000baa:	4b1a      	ldr	r3, [pc, #104]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bb0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000bb2:	4b18      	ldr	r3, [pc, #96]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000bb8:	4b16      	ldr	r3, [pc, #88]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bba:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000bbe:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bc0:	4b14      	ldr	r3, [pc, #80]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bc6:	4b13      	ldr	r3, [pc, #76]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bd2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bd4:	4b0f      	ldr	r3, [pc, #60]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bda:	4b0e      	ldr	r3, [pc, #56]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000be6:	4b0b      	ldr	r3, [pc, #44]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000bec:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bee:	2207      	movs	r2, #7
 8000bf0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bf2:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000bfa:	2208      	movs	r2, #8
 8000bfc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	; (8000c14 <MX_SPI3_Init+0x74>)
 8000c00:	f004 fc28 	bl	8005454 <HAL_SPI_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c0a:	f000 fc2b 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	2000159c 	.word	0x2000159c
 8000c18:	40003c00 	.word	0x40003c00

08000c1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c22:	4a15      	ldr	r2, [pc, #84]	; (8000c78 <MX_USART1_UART_Init+0x5c>)
 8000c24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c26:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c42:	220c      	movs	r2, #12
 8000c44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c4c:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c52:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c5e:	4805      	ldr	r0, [pc, #20]	; (8000c74 <MX_USART1_UART_Init+0x58>)
 8000c60:	f004 fee2 	bl	8005a28 <HAL_UART_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c6a:	f000 fbfb 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20001668 	.word	0x20001668
 8000c78:	40013800 	.word	0x40013800

08000c7c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c80:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000c82:	4a15      	ldr	r2, [pc, #84]	; (8000cd8 <MX_USART3_UART_Init+0x5c>)
 8000c84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c86:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000c88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8e:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000ca2:	220c      	movs	r2, #12
 8000ca4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cac:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cb2:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <MX_USART3_UART_Init+0x58>)
 8000cc0:	f004 feb2 	bl	8005a28 <HAL_UART_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000cca:	f000 fbcb 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	2000105c 	.word	0x2000105c
 8000cd8:	40004800 	.word	0x40004800

08000cdc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ce2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ce6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000ce8:	4b12      	ldr	r3, [pc, #72]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cea:	2206      	movs	r2, #6
 8000cec:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cf0:	2202      	movs	r2, #2
 8000cf2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cf6:	2202      	movs	r2, #2
 8000cf8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d06:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000d0c:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d12:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d1e:	4805      	ldr	r0, [pc, #20]	; (8000d34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d20:	f002 fe5d 	bl	80039de <HAL_PCD_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d2a:	f000 fb9b 	bl	8001464 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20001148 	.word	0x20001148

08000d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	; 0x28
 8000d3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]
 8000d4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d4e:	4bb7      	ldr	r3, [pc, #732]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d52:	4ab6      	ldr	r2, [pc, #728]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d54:	f043 0310 	orr.w	r3, r3, #16
 8000d58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d5a:	4bb4      	ldr	r3, [pc, #720]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d5e:	f003 0310 	and.w	r3, r3, #16
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d66:	4bb1      	ldr	r3, [pc, #708]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6a:	4ab0      	ldr	r2, [pc, #704]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d6c:	f043 0304 	orr.w	r3, r3, #4
 8000d70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d72:	4bae      	ldr	r3, [pc, #696]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d76:	f003 0304 	and.w	r3, r3, #4
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	4bab      	ldr	r3, [pc, #684]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d82:	4aaa      	ldr	r2, [pc, #680]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d8a:	4ba8      	ldr	r3, [pc, #672]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	60bb      	str	r3, [r7, #8]
 8000d94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d96:	4ba5      	ldr	r3, [pc, #660]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9a:	4aa4      	ldr	r2, [pc, #656]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000d9c:	f043 0302 	orr.w	r3, r3, #2
 8000da0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da2:	4ba2      	ldr	r3, [pc, #648]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dae:	4b9f      	ldr	r3, [pc, #636]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db2:	4a9e      	ldr	r2, [pc, #632]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000db4:	f043 0308 	orr.w	r3, r3, #8
 8000db8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dba:	4b9c      	ldr	r3, [pc, #624]	; (800102c <MX_GPIO_Init+0x2f4>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dbe:	f003 0308 	and.w	r3, r3, #8
 8000dc2:	603b      	str	r3, [r7, #0]
 8000dc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000dcc:	4898      	ldr	r0, [pc, #608]	; (8001030 <MX_GPIO_Init+0x2f8>)
 8000dce:	f002 fca5 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f248 1104 	movw	r1, #33028	; 0x8104
 8000dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ddc:	f002 fc9e 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8000de0:	2200      	movs	r2, #0
 8000de2:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000de6:	4893      	ldr	r0, [pc, #588]	; (8001034 <MX_GPIO_Init+0x2fc>)
 8000de8:	f002 fc98 	bl	800371c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000dec:	2200      	movs	r2, #0
 8000dee:	f241 0181 	movw	r1, #4225	; 0x1081
 8000df2:	4891      	ldr	r0, [pc, #580]	; (8001038 <MX_GPIO_Init+0x300>)
 8000df4:	f002 fc92 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dfe:	488e      	ldr	r0, [pc, #568]	; (8001038 <MX_GPIO_Init+0x300>)
 8000e00:	f002 fc8c 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000e0a:	488c      	ldr	r0, [pc, #560]	; (800103c <MX_GPIO_Init+0x304>)
 8000e0c:	f002 fc86 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2120      	movs	r1, #32
 8000e14:	4887      	ldr	r0, [pc, #540]	; (8001034 <MX_GPIO_Init+0x2fc>)
 8000e16:	f002 fc81 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	4884      	ldr	r0, [pc, #528]	; (8001030 <MX_GPIO_Init+0x2f8>)
 8000e20:	f002 fc7c 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000e24:	f240 1315 	movw	r3, #277	; 0x115
 8000e28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e32:	2300      	movs	r3, #0
 8000e34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e36:	f107 0314 	add.w	r3, r7, #20
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	487c      	ldr	r0, [pc, #496]	; (8001030 <MX_GPIO_Init+0x2f8>)
 8000e3e:	f002 fac5 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000e42:	236a      	movs	r3, #106	; 0x6a
 8000e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e46:	4b7e      	ldr	r3, [pc, #504]	; (8001040 <MX_GPIO_Init+0x308>)
 8000e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e4e:	f107 0314 	add.w	r3, r7, #20
 8000e52:	4619      	mov	r1, r3
 8000e54:	4876      	ldr	r0, [pc, #472]	; (8001030 <MX_GPIO_Init+0x2f8>)
 8000e56:	f002 fab9 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTBLUE_Pin */
  GPIO_InitStruct.Pin = BUTBLUE_Pin;
 8000e5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e60:	4b78      	ldr	r3, [pc, #480]	; (8001044 <MX_GPIO_Init+0x30c>)
 8000e62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTBLUE_GPIO_Port, &GPIO_InitStruct);
 8000e68:	f107 0314 	add.w	r3, r7, #20
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4873      	ldr	r0, [pc, #460]	; (800103c <MX_GPIO_Init+0x304>)
 8000e70:	f002 faac 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000e74:	2303      	movs	r3, #3
 8000e76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e80:	2303      	movs	r3, #3
 8000e82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000e84:	2308      	movs	r3, #8
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e92:	f002 fa9b 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000e96:	f248 1304 	movw	r3, #33028	; 0x8104
 8000e9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb2:	f002 fa8b 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000eb6:	2308      	movs	r3, #8
 8000eb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed4:	f002 fa7a 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000ed8:	23e0      	movs	r3, #224	; 0xe0
 8000eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000edc:	2302      	movs	r3, #2
 8000ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ee8:	2305      	movs	r3, #5
 8000eea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef6:	f002 fa69 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000efa:	2301      	movs	r3, #1
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000efe:	4b50      	ldr	r3, [pc, #320]	; (8001040 <MX_GPIO_Init+0x308>)
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4849      	ldr	r0, [pc, #292]	; (8001034 <MX_GPIO_Init+0x2fc>)
 8000f0e:	f002 fa5d 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8000f12:	f24f 0334 	movw	r3, #61492	; 0xf034
 8000f16:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2300      	movs	r3, #0
 8000f22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4842      	ldr	r0, [pc, #264]	; (8001034 <MX_GPIO_Init+0x2fc>)
 8000f2c:	f002 fa4e 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8000f30:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8000f34:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f36:	4b42      	ldr	r3, [pc, #264]	; (8001040 <MX_GPIO_Init+0x308>)
 8000f38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	483c      	ldr	r0, [pc, #240]	; (8001038 <MX_GPIO_Init+0x300>)
 8000f46:	f002 fa41 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000f4a:	f243 0381 	movw	r3, #12417	; 0x3081
 8000f4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f50:	2301      	movs	r3, #1
 8000f52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	4835      	ldr	r0, [pc, #212]	; (8001038 <MX_GPIO_Init+0x300>)
 8000f64:	f002 fa32 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000f68:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f76:	2300      	movs	r3, #0
 8000f78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	4619      	mov	r1, r3
 8000f80:	482e      	ldr	r0, [pc, #184]	; (800103c <MX_GPIO_Init+0x304>)
 8000f82:	f002 fa23 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000f86:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f8c:	4b2c      	ldr	r3, [pc, #176]	; (8001040 <MX_GPIO_Init+0x308>)
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4828      	ldr	r0, [pc, #160]	; (800103c <MX_GPIO_Init+0x304>)
 8000f9c:	f002 fa16 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fac:	2303      	movs	r3, #3
 8000fae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fb0:	2305      	movs	r3, #5
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	481f      	ldr	r0, [pc, #124]	; (8001038 <MX_GPIO_Init+0x300>)
 8000fbc:	f002 fa06 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000fc0:	2378      	movs	r3, #120	; 0x78
 8000fc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fd0:	2307      	movs	r3, #7
 8000fd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4817      	ldr	r0, [pc, #92]	; (8001038 <MX_GPIO_Init+0x300>)
 8000fdc:	f002 f9f6 	bl	80033cc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000fe0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fe6:	2312      	movs	r3, #18
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ff2:	2304      	movs	r3, #4
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480d      	ldr	r0, [pc, #52]	; (8001034 <MX_GPIO_Init+0x2fc>)
 8000ffe:	f002 f9e5 	bl	80033cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001002:	2200      	movs	r2, #0
 8001004:	2105      	movs	r1, #5
 8001006:	2017      	movs	r0, #23
 8001008:	f002 f8a0 	bl	800314c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800100c:	2017      	movs	r0, #23
 800100e:	f002 f8b9 	bl	8003184 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001012:	2200      	movs	r2, #0
 8001014:	2103      	movs	r1, #3
 8001016:	2028      	movs	r0, #40	; 0x28
 8001018:	f002 f898 	bl	800314c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800101c:	2028      	movs	r0, #40	; 0x28
 800101e:	f002 f8b1 	bl	8003184 <HAL_NVIC_EnableIRQ>

}
 8001022:	bf00      	nop
 8001024:	3728      	adds	r7, #40	; 0x28
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40021000 	.word	0x40021000
 8001030:	48001000 	.word	0x48001000
 8001034:	48000400 	.word	0x48000400
 8001038:	48000c00 	.word	0x48000c00
 800103c:	48000800 	.word	0x48000800
 8001040:	10110000 	.word	0x10110000
 8001044:	10210000 	.word	0x10210000

08001048 <startReadPD>:

/* USER CODE BEGIN 4 */

/** Function to lock panels data on read */
void startReadPD() {
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	// Lock mutex
	osMutexWait(MutexPDHandle, osWaitForever);
 800104c:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <startReadPD+0x60>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	4618      	mov	r0, r3
 8001056:	f005 fd67 	bl	8006b28 <osMutexWait>
	// Lock semaphore on read if possible
	if (!cpd.nw && !cpd.nr) {
 800105a:	4b14      	ldr	r3, [pc, #80]	; (80010ac <startReadPD+0x64>)
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10e      	bne.n	8001080 <startReadPD+0x38>
 8001062:	4b12      	ldr	r3, [pc, #72]	; (80010ac <startReadPD+0x64>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d10a      	bne.n	8001080 <startReadPD+0x38>
		cpd.nr++;
 800106a:	4b10      	ldr	r3, [pc, #64]	; (80010ac <startReadPD+0x64>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	3301      	adds	r3, #1
 8001070:	4a0e      	ldr	r2, [pc, #56]	; (80010ac <startReadPD+0x64>)
 8001072:	6013      	str	r3, [r2, #0]
		osSemaphoreRelease(PanelsDataReadHandle);
 8001074:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <startReadPD+0x68>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4618      	mov	r0, r3
 800107a:	f005 fe5b 	bl	8006d34 <osSemaphoreRelease>
 800107e:	e004      	b.n	800108a <startReadPD+0x42>
	} else
		cpd.nrW++;
 8001080:	4b0a      	ldr	r3, [pc, #40]	; (80010ac <startReadPD+0x64>)
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	3301      	adds	r3, #1
 8001086:	4a09      	ldr	r2, [pc, #36]	; (80010ac <startReadPD+0x64>)
 8001088:	6093      	str	r3, [r2, #8]
	osSemaphoreWait(PanelsDataReadHandle, osWaitForever);
 800108a:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <startReadPD+0x68>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f04f 31ff 	mov.w	r1, #4294967295
 8001092:	4618      	mov	r0, r3
 8001094:	f005 fe00 	bl	8006c98 <osSemaphoreWait>
	// Release mutex
	osMutexRelease(MutexPDHandle);
 8001098:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <startReadPD+0x60>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f005 fd91 	bl	8006bc4 <osMutexRelease>
}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20001714 	.word	0x20001714
 80010ac:	20001700 	.word	0x20001700
 80010b0:	200016fc 	.word	0x200016fc

080010b4 <startWritePD>:

/** Function to lock panels data on write */
void startWritePD() {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	// Lock mutex
	osMutexWait(MutexPDHandle, osWaitForever);
 80010b8:	4b17      	ldr	r3, [pc, #92]	; (8001118 <startWritePD+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f04f 31ff 	mov.w	r1, #4294967295
 80010c0:	4618      	mov	r0, r3
 80010c2:	f005 fd31 	bl	8006b28 <osMutexWait>
	// Lock semaphore on write if possible
	if (!cpd.nw && !cpd.nr && !cpd.nwW) {
 80010c6:	4b15      	ldr	r3, [pc, #84]	; (800111c <startWritePD+0x68>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d110      	bne.n	80010f0 <startWritePD+0x3c>
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <startWritePD+0x68>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10c      	bne.n	80010f0 <startWritePD+0x3c>
 80010d6:	4b11      	ldr	r3, [pc, #68]	; (800111c <startWritePD+0x68>)
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d108      	bne.n	80010f0 <startWritePD+0x3c>
		cpd.nw = 1;
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <startWritePD+0x68>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	605a      	str	r2, [r3, #4]
		osSemaphoreRelease(PanelsDataWriteHandle);
 80010e4:	4b0e      	ldr	r3, [pc, #56]	; (8001120 <startWritePD+0x6c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f005 fe23 	bl	8006d34 <osSemaphoreRelease>
 80010ee:	e004      	b.n	80010fa <startWritePD+0x46>
	} else
		cpd.nwW++;
 80010f0:	4b0a      	ldr	r3, [pc, #40]	; (800111c <startWritePD+0x68>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	3301      	adds	r3, #1
 80010f6:	4a09      	ldr	r2, [pc, #36]	; (800111c <startWritePD+0x68>)
 80010f8:	60d3      	str	r3, [r2, #12]

	osSemaphoreWait(PanelsDataWriteHandle, osWaitForever);
 80010fa:	4b09      	ldr	r3, [pc, #36]	; (8001120 <startWritePD+0x6c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f04f 31ff 	mov.w	r1, #4294967295
 8001102:	4618      	mov	r0, r3
 8001104:	f005 fdc8 	bl	8006c98 <osSemaphoreWait>
	// Release mutex
	osMutexRelease(MutexPDHandle);
 8001108:	4b03      	ldr	r3, [pc, #12]	; (8001118 <startWritePD+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f005 fd59 	bl	8006bc4 <osMutexRelease>
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20001714 	.word	0x20001714
 800111c:	20001700 	.word	0x20001700
 8001120:	200016f8 	.word	0x200016f8

08001124 <endReadPD>:

/** Function to unlock panels data from read */
void endReadPD() {
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	// Lock mutex
	osMutexWait(MutexPDHandle, osWaitForever);
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <endReadPD+0x7c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f04f 31ff 	mov.w	r1, #4294967295
 8001130:	4618      	mov	r0, r3
 8001132:	f005 fcf9 	bl	8006b28 <osMutexWait>
	// Decrease readers counter and unlock semaphore if 0
	cpd.nr--;
 8001136:	4b1b      	ldr	r3, [pc, #108]	; (80011a4 <endReadPD+0x80>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3b01      	subs	r3, #1
 800113c:	4a19      	ldr	r2, [pc, #100]	; (80011a4 <endReadPD+0x80>)
 800113e:	6013      	str	r3, [r2, #0]
	if (!cpd.nr) {
 8001140:	4b18      	ldr	r3, [pc, #96]	; (80011a4 <endReadPD+0x80>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d124      	bne.n	8001192 <endReadPD+0x6e>
		if (cpd.nwW) {
 8001148:	4b16      	ldr	r3, [pc, #88]	; (80011a4 <endReadPD+0x80>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d01c      	beq.n	800118a <endReadPD+0x66>
			cpd.nwW--;
 8001150:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <endReadPD+0x80>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	3b01      	subs	r3, #1
 8001156:	4a13      	ldr	r2, [pc, #76]	; (80011a4 <endReadPD+0x80>)
 8001158:	60d3      	str	r3, [r2, #12]
			cpd.nw = 1;
 800115a:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <endReadPD+0x80>)
 800115c:	2201      	movs	r2, #1
 800115e:	605a      	str	r2, [r3, #4]
			osSemaphoreRelease(PanelsDataWriteHandle);
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <endReadPD+0x84>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4618      	mov	r0, r3
 8001166:	f005 fde5 	bl	8006d34 <osSemaphoreRelease>
 800116a:	e012      	b.n	8001192 <endReadPD+0x6e>
		} else while (cpd.nrW) {
			cpd.nrW--;
 800116c:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <endReadPD+0x80>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	3b01      	subs	r3, #1
 8001172:	4a0c      	ldr	r2, [pc, #48]	; (80011a4 <endReadPD+0x80>)
 8001174:	6093      	str	r3, [r2, #8]
			cpd.nr++;
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <endReadPD+0x80>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	3301      	adds	r3, #1
 800117c:	4a09      	ldr	r2, [pc, #36]	; (80011a4 <endReadPD+0x80>)
 800117e:	6013      	str	r3, [r2, #0]
			osSemaphoreRelease(PanelsDataReadHandle);
 8001180:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <endReadPD+0x88>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4618      	mov	r0, r3
 8001186:	f005 fdd5 	bl	8006d34 <osSemaphoreRelease>
		} else while (cpd.nrW) {
 800118a:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <endReadPD+0x80>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1ec      	bne.n	800116c <endReadPD+0x48>
		}
	}
	// Release mutex
	osMutexRelease(MutexPDHandle);
 8001192:	4b03      	ldr	r3, [pc, #12]	; (80011a0 <endReadPD+0x7c>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4618      	mov	r0, r3
 8001198:	f005 fd14 	bl	8006bc4 <osMutexRelease>
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20001714 	.word	0x20001714
 80011a4:	20001700 	.word	0x20001700
 80011a8:	200016f8 	.word	0x200016f8
 80011ac:	200016fc 	.word	0x200016fc

080011b0 <endWritePD>:

/** Function to unlock panels data from write */
void endWritePD() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	// Lock mutex
	osMutexWait(MutexPDHandle, osWaitForever);
 80011b4:	4b1a      	ldr	r3, [pc, #104]	; (8001220 <endWritePD+0x70>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f04f 31ff 	mov.w	r1, #4294967295
 80011bc:	4618      	mov	r0, r3
 80011be:	f005 fcb3 	bl	8006b28 <osMutexWait>
	// Unlock semaphore
	cpd.nw = 0;
 80011c2:	4b18      	ldr	r3, [pc, #96]	; (8001224 <endWritePD+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	605a      	str	r2, [r3, #4]
	if (cpd.nwW) {
 80011c8:	4b16      	ldr	r3, [pc, #88]	; (8001224 <endWritePD+0x74>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d01c      	beq.n	800120a <endWritePD+0x5a>
		cpd.nwW--;
 80011d0:	4b14      	ldr	r3, [pc, #80]	; (8001224 <endWritePD+0x74>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	4a13      	ldr	r2, [pc, #76]	; (8001224 <endWritePD+0x74>)
 80011d8:	60d3      	str	r3, [r2, #12]
		cpd.nw = 1;
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <endWritePD+0x74>)
 80011dc:	2201      	movs	r2, #1
 80011de:	605a      	str	r2, [r3, #4]
		osSemaphoreRelease(PanelsDataWriteHandle);
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <endWritePD+0x78>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f005 fda5 	bl	8006d34 <osSemaphoreRelease>
 80011ea:	e012      	b.n	8001212 <endWritePD+0x62>
	} else while (cpd.nrW) {
		cpd.nrW--;
 80011ec:	4b0d      	ldr	r3, [pc, #52]	; (8001224 <endWritePD+0x74>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	4a0c      	ldr	r2, [pc, #48]	; (8001224 <endWritePD+0x74>)
 80011f4:	6093      	str	r3, [r2, #8]
		cpd.nr++;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <endWritePD+0x74>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	3301      	adds	r3, #1
 80011fc:	4a09      	ldr	r2, [pc, #36]	; (8001224 <endWritePD+0x74>)
 80011fe:	6013      	str	r3, [r2, #0]
		osSemaphoreRelease(PanelsDataReadHandle);
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <endWritePD+0x7c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f005 fd95 	bl	8006d34 <osSemaphoreRelease>
	} else while (cpd.nrW) {
 800120a:	4b06      	ldr	r3, [pc, #24]	; (8001224 <endWritePD+0x74>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d1ec      	bne.n	80011ec <endWritePD+0x3c>
	}
	// Release mutex
	osMutexRelease(MutexPDHandle);
 8001212:	4b03      	ldr	r3, [pc, #12]	; (8001220 <endWritePD+0x70>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4618      	mov	r0, r3
 8001218:	f005 fcd4 	bl	8006bc4 <osMutexRelease>
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20001714 	.word	0x20001714
 8001224:	20001700 	.word	0x20001700
 8001228:	200016f8 	.word	0x200016f8
 800122c:	200016fc 	.word	0x200016fc

08001230 <StartReadPanels>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartReadPanels */
void StartReadPanels(void const * argument)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  // Get right panel value
	  HAL_ADC_Start(&hadc1);
 8001238:	481b      	ldr	r0, [pc, #108]	; (80012a8 <StartReadPanels+0x78>)
 800123a:	f001 f8a7 	bl	800238c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800123e:	f04f 31ff 	mov.w	r1, #4294967295
 8001242:	4819      	ldr	r0, [pc, #100]	; (80012a8 <StartReadPanels+0x78>)
 8001244:	f001 f95c 	bl	8002500 <HAL_ADC_PollForConversion>
	  uint16_t rightPanelValue = HAL_ADC_GetValue(&hadc1)*100/2400;
 8001248:	4817      	ldr	r0, [pc, #92]	; (80012a8 <StartReadPanels+0x78>)
 800124a:	f001 fa29 	bl	80026a0 <HAL_ADC_GetValue>
 800124e:	4602      	mov	r2, r0
 8001250:	2364      	movs	r3, #100	; 0x64
 8001252:	fb03 f302 	mul.w	r3, r3, r2
 8001256:	4a15      	ldr	r2, [pc, #84]	; (80012ac <StartReadPanels+0x7c>)
 8001258:	fba2 2303 	umull	r2, r3, r2, r3
 800125c:	0a1b      	lsrs	r3, r3, #8
 800125e:	81fb      	strh	r3, [r7, #14]

	  // Get left panel value
	  HAL_ADC_Start(&hadc2);
 8001260:	4813      	ldr	r0, [pc, #76]	; (80012b0 <StartReadPanels+0x80>)
 8001262:	f001 f893 	bl	800238c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001266:	f04f 31ff 	mov.w	r1, #4294967295
 800126a:	4811      	ldr	r0, [pc, #68]	; (80012b0 <StartReadPanels+0x80>)
 800126c:	f001 f948 	bl	8002500 <HAL_ADC_PollForConversion>
	  uint16_t leftPanelValue = HAL_ADC_GetValue(&hadc2)*100/2400;
 8001270:	480f      	ldr	r0, [pc, #60]	; (80012b0 <StartReadPanels+0x80>)
 8001272:	f001 fa15 	bl	80026a0 <HAL_ADC_GetValue>
 8001276:	4602      	mov	r2, r0
 8001278:	2364      	movs	r3, #100	; 0x64
 800127a:	fb03 f302 	mul.w	r3, r3, r2
 800127e:	4a0b      	ldr	r2, [pc, #44]	; (80012ac <StartReadPanels+0x7c>)
 8001280:	fba2 2303 	umull	r2, r3, r2, r3
 8001284:	0a1b      	lsrs	r3, r3, #8
 8001286:	81bb      	strh	r3, [r7, #12]

	  /** Update panel data structure values **/
	  // Lock data writes semaphore
	  startWritePD();
 8001288:	f7ff ff14 	bl	80010b4 <startWritePD>

	  // Change values
	  pd.rightPanelValue = rightPanelValue;
 800128c:	89fb      	ldrh	r3, [r7, #14]
 800128e:	4a09      	ldr	r2, [pc, #36]	; (80012b4 <StartReadPanels+0x84>)
 8001290:	6013      	str	r3, [r2, #0]
	  pd.leftPanelValue = leftPanelValue;
 8001292:	89bb      	ldrh	r3, [r7, #12]
 8001294:	4a07      	ldr	r2, [pc, #28]	; (80012b4 <StartReadPanels+0x84>)
 8001296:	6053      	str	r3, [r2, #4]

	  // Unlock data writes semaphore
	  endWritePD();
 8001298:	f7ff ff8a 	bl	80011b0 <endWritePD>
	  // Delay time (msec)
	  osDelay(1000);
 800129c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012a0:	f005 fc15 	bl	8006ace <osDelay>
  {
 80012a4:	e7c8      	b.n	8001238 <StartReadPanels+0x8>
 80012a6:	bf00      	nop
 80012a8:	20001604 	.word	0x20001604
 80012ac:	1b4e81b5 	.word	0x1b4e81b5
 80012b0:	200010dc 	.word	0x200010dc
 80012b4:	200016e8 	.word	0x200016e8

080012b8 <StartSerialDebug>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSerialDebug */
void StartSerialDebug(void const * argument)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b092      	sub	sp, #72	; 0x48
 80012bc:	af02      	add	r7, sp, #8
 80012be:	6078      	str	r0, [r7, #4]
  {
	char msg[50];

	/** Update panel data structure values **/
	// Lock data reads semaphore
  	startReadPD();
 80012c0:	f7ff fec2 	bl	8001048 <startReadPD>

  	// Get data
	sprintf(msg, "Light Panel Right = %hu\r\nLight Panel Left = %hu\r\nThresh = %hu\r\n", pd.rightPanelValue, pd.leftPanelValue, pd.threshold);
 80012c4:	4b10      	ldr	r3, [pc, #64]	; (8001308 <StartSerialDebug+0x50>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <StartSerialDebug+0x50>)
 80012ca:	6859      	ldr	r1, [r3, #4]
 80012cc:	4b0e      	ldr	r3, [pc, #56]	; (8001308 <StartSerialDebug+0x50>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f107 000c 	add.w	r0, r7, #12
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	460b      	mov	r3, r1
 80012d8:	490c      	ldr	r1, [pc, #48]	; (800130c <StartSerialDebug+0x54>)
 80012da:	f008 f815 	bl	8009308 <siprintf>

	// Unlock data reads semaphore
	endReadPD();
 80012de:	f7ff ff21 	bl	8001124 <endReadPD>

	// Print data
	HAL_UART_Transmit(&huart1, (uint8_t *) msg, strlen(msg), HAL_MAX_DELAY);
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ff72 	bl	80001d0 <strlen>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	f107 010c 	add.w	r1, r7, #12
 80012f4:	f04f 33ff 	mov.w	r3, #4294967295
 80012f8:	4805      	ldr	r0, [pc, #20]	; (8001310 <StartSerialDebug+0x58>)
 80012fa:	f004 fbe3 	bl	8005ac4 <HAL_UART_Transmit>

	// Delay time (msec)
	osDelay(3000);
 80012fe:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001302:	f005 fbe4 	bl	8006ace <osDelay>
  {
 8001306:	e7db      	b.n	80012c0 <StartSerialDebug+0x8>
 8001308:	200016e8 	.word	0x200016e8
 800130c:	08009bbc 	.word	0x08009bbc
 8001310:	20001668 	.word	0x20001668

08001314 <StartLedsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedsTask */
void StartLedsTask(void const * argument)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedsTask */
  /* Infinite loop */
  for(;;)
  {
	  // Lock data reads semaphore
	  startReadPD();
 800131c:	f7ff fe94 	bl	8001048 <startReadPD>
	  // Get data
	  int lpv = pd.leftPanelValue;
 8001320:	4b2e      	ldr	r3, [pc, #184]	; (80013dc <StartLedsTask+0xc8>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	617b      	str	r3, [r7, #20]
	  int rpv = pd.rightPanelValue;
 8001326:	4b2d      	ldr	r3, [pc, #180]	; (80013dc <StartLedsTask+0xc8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	613b      	str	r3, [r7, #16]
	  int var = pd.variation;
 800132c:	4b2b      	ldr	r3, [pc, #172]	; (80013dc <StartLedsTask+0xc8>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	60fb      	str	r3, [r7, #12]
	  int th = pd.threshold;
 8001332:	4b2a      	ldr	r3, [pc, #168]	; (80013dc <StartLedsTask+0xc8>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	60bb      	str	r3, [r7, #8]
	  // Unlock data reads semaphore
	  endReadPD();
 8001338:	f7ff fef4 	bl	8001124 <endReadPD>

	  // Check if light esposition is correct LED2 ON if OK else positional LEDS (BLUE or YELLOW) for directions
	  if (abs(rpv-lpv)<var || (rpv>th && lpv>th))
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b00      	cmp	r3, #0
 8001344:	bfb8      	it	lt
 8001346:	425b      	neglt	r3, r3
 8001348:	68fa      	ldr	r2, [r7, #12]
 800134a:	429a      	cmp	r2, r3
 800134c:	dc07      	bgt.n	800135e <StartLedsTask+0x4a>
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	429a      	cmp	r2, r3
 8001354:	dd0a      	ble.n	800136c <StartLedsTask+0x58>
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	429a      	cmp	r2, r3
 800135c:	dd06      	ble.n	800136c <StartLedsTask+0x58>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001364:	481e      	ldr	r0, [pc, #120]	; (80013e0 <StartLedsTask+0xcc>)
 8001366:	f002 f9d9 	bl	800371c <HAL_GPIO_WritePin>
 800136a:	e032      	b.n	80013d2 <StartLedsTask+0xbe>
	  else if (abs(rpv-lpv)>var && rpv>lpv) {
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	bfb8      	it	lt
 8001376:	425b      	neglt	r3, r3
 8001378:	68fa      	ldr	r2, [r7, #12]
 800137a:	429a      	cmp	r2, r3
 800137c:	da10      	bge.n	80013a0 <StartLedsTask+0x8c>
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	429a      	cmp	r2, r3
 8001384:	dd0c      	ble.n	80013a0 <StartLedsTask+0x8c>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001386:	2200      	movs	r2, #0
 8001388:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800138c:	4814      	ldr	r0, [pc, #80]	; (80013e0 <StartLedsTask+0xcc>)
 800138e:	f002 f9c5 	bl	800371c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_WIFI__LED4_BLE_GPIO_Port, LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_SET);
 8001392:	2201      	movs	r2, #1
 8001394:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001398:	4812      	ldr	r0, [pc, #72]	; (80013e4 <StartLedsTask+0xd0>)
 800139a:	f002 f9bf 	bl	800371c <HAL_GPIO_WritePin>
 800139e:	e018      	b.n	80013d2 <StartLedsTask+0xbe>
	  } else if (abs(rpv-lpv)>var && rpv<lpv) {
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	bfb8      	it	lt
 80013aa:	425b      	neglt	r3, r3
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	da0f      	bge.n	80013d2 <StartLedsTask+0xbe>
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	da0b      	bge.n	80013d2 <StartLedsTask+0xbe>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013c0:	4807      	ldr	r0, [pc, #28]	; (80013e0 <StartLedsTask+0xcc>)
 80013c2:	f002 f9ab 	bl	800371c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(LED3_WIFI__LED4_BLE_GPIO_Port, LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013cc:	4805      	ldr	r0, [pc, #20]	; (80013e4 <StartLedsTask+0xd0>)
 80013ce:	f002 f9a5 	bl	800371c <HAL_GPIO_WritePin>
	  }
	  // Delay time (msec)
	  osDelay(1000);
 80013d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013d6:	f005 fb7a 	bl	8006ace <osDelay>
  {
 80013da:	e79f      	b.n	800131c <StartLedsTask+0x8>
 80013dc:	200016e8 	.word	0x200016e8
 80013e0:	48000400 	.word	0x48000400
 80013e4:	48000800 	.word	0x48000800

080013e8 <StartSynkButton>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSynkButton */
void StartSynkButton(void const * argument)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSynkButton */
  /* Infinite loop */
  for(;;)
  {
	  if (blue_button_pressed) {
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <StartSynkButton+0x50>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d019      	beq.n	800142c <StartSynkButton+0x44>
		  // Reset button pressed variable
		  blue_button_pressed = 0;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <StartSynkButton+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
		  // Start semaphore
		  startWritePD();
 80013fe:	f7ff fe59 	bl	80010b4 <startWritePD>
		  // Set threshold
		  pd.threshold = pd.leftPanelValue<pd.rightPanelValue?pd.leftPanelValue:pd.rightPanelValue;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <StartSynkButton+0x54>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	4b0d      	ldr	r3, [pc, #52]	; (800143c <StartSynkButton+0x54>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	4293      	cmp	r3, r2
 800140c:	bfa8      	it	ge
 800140e:	4613      	movge	r3, r2
 8001410:	4a0a      	ldr	r2, [pc, #40]	; (800143c <StartSynkButton+0x54>)
 8001412:	6093      	str	r3, [r2, #8]
		  // Set variation
		  pd.variation = abs(pd.leftPanelValue - pd.rightPanelValue);
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <StartSynkButton+0x54>)
 8001416:	685a      	ldr	r2, [r3, #4]
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <StartSynkButton+0x54>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	bfb8      	it	lt
 8001422:	425b      	neglt	r3, r3
 8001424:	4a05      	ldr	r2, [pc, #20]	; (800143c <StartSynkButton+0x54>)
 8001426:	60d3      	str	r3, [r2, #12]
		  // Release semaphore
		  endWritePD();
 8001428:	f7ff fec2 	bl	80011b0 <endWritePD>
	  }
	  // Delay time (msec)
	  osDelay(1000);
 800142c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001430:	f005 fb4d 	bl	8006ace <osDelay>
	  if (blue_button_pressed) {
 8001434:	e7dc      	b.n	80013f0 <StartSynkButton+0x8>
 8001436:	bf00      	nop
 8001438:	200002ec 	.word	0x200002ec
 800143c:	200016e8 	.word	0x200016e8

08001440 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a04      	ldr	r2, [pc, #16]	; (8001460 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d101      	bne.n	8001456 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001452:	f000 fc31 	bl	8001cb8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40012c00 	.word	0x40012c00

08001464 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <HAL_MspInit+0x4c>)
 800147c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800147e:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <HAL_MspInit+0x4c>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6613      	str	r3, [r2, #96]	; 0x60
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <HAL_MspInit+0x4c>)
 8001488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <HAL_MspInit+0x4c>)
 8001494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001496:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <HAL_MspInit+0x4c>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800149c:	6593      	str	r3, [r2, #88]	; 0x58
 800149e:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <HAL_MspInit+0x4c>)
 80014a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	210f      	movs	r1, #15
 80014ae:	f06f 0001 	mvn.w	r0, #1
 80014b2:	f001 fe4b 	bl	800314c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40021000 	.word	0x40021000

080014c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08e      	sub	sp, #56	; 0x38
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a4b      	ldr	r2, [pc, #300]	; (8001610 <HAL_ADC_MspInit+0x14c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d15e      	bne.n	80015a4 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80014e6:	4b4b      	ldr	r3, [pc, #300]	; (8001614 <HAL_ADC_MspInit+0x150>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	3301      	adds	r3, #1
 80014ec:	4a49      	ldr	r2, [pc, #292]	; (8001614 <HAL_ADC_MspInit+0x150>)
 80014ee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80014f0:	4b48      	ldr	r3, [pc, #288]	; (8001614 <HAL_ADC_MspInit+0x150>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d10b      	bne.n	8001510 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 80014f8:	4b47      	ldr	r3, [pc, #284]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80014fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fc:	4a46      	ldr	r2, [pc, #280]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80014fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001502:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001504:	4b44      	ldr	r3, [pc, #272]	; (8001618 <HAL_ADC_MspInit+0x154>)
 8001506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001508:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800150c:	623b      	str	r3, [r7, #32]
 800150e:	6a3b      	ldr	r3, [r7, #32]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001510:	4b41      	ldr	r3, [pc, #260]	; (8001618 <HAL_ADC_MspInit+0x154>)
 8001512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001514:	4a40      	ldr	r2, [pc, #256]	; (8001618 <HAL_ADC_MspInit+0x154>)
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800151c:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <HAL_ADC_MspInit+0x154>)
 800151e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	61fb      	str	r3, [r7, #28]
 8001526:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001528:	4b3b      	ldr	r3, [pc, #236]	; (8001618 <HAL_ADC_MspInit+0x154>)
 800152a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152c:	4a3a      	ldr	r2, [pc, #232]	; (8001618 <HAL_ADC_MspInit+0x154>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001534:	4b38      	ldr	r3, [pc, #224]	; (8001618 <HAL_ADC_MspInit+0x154>)
 8001536:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001538:	f003 0301 	and.w	r3, r3, #1
 800153c:	61bb      	str	r3, [r7, #24]
 800153e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001540:	4b35      	ldr	r3, [pc, #212]	; (8001618 <HAL_ADC_MspInit+0x154>)
 8001542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001544:	4a34      	ldr	r2, [pc, #208]	; (8001618 <HAL_ADC_MspInit+0x154>)
 8001546:	f043 0302 	orr.w	r3, r3, #2
 800154a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800154c:	4b32      	ldr	r3, [pc, #200]	; (8001618 <HAL_ADC_MspInit+0x154>)
 800154e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	697b      	ldr	r3, [r7, #20]
    PA4     ------> ADC1_IN9
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1|ARD_A3_Pin|ARD_A2_Pin 
 8001558:	233f      	movs	r3, #63	; 0x3f
 800155a:	627b      	str	r3, [r7, #36]	; 0x24
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800155c:	230b      	movs	r3, #11
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001564:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001568:	4619      	mov	r1, r3
 800156a:	482c      	ldr	r0, [pc, #176]	; (800161c <HAL_ADC_MspInit+0x158>)
 800156c:	f001 ff2e 	bl	80033cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001570:	2310      	movs	r3, #16
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001574:	230b      	movs	r3, #11
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 800157c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001580:	4619      	mov	r1, r3
 8001582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001586:	f001 ff21 	bl	80033cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D6_Pin;
 800158a:	2302      	movs	r3, #2
 800158c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800158e:	230b      	movs	r3, #11
 8001590:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800159a:	4619      	mov	r1, r3
 800159c:	4820      	ldr	r0, [pc, #128]	; (8001620 <HAL_ADC_MspInit+0x15c>)
 800159e:	f001 ff15 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80015a2:	e031      	b.n	8001608 <HAL_ADC_MspInit+0x144>
  else if(hadc->Instance==ADC2)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a1e      	ldr	r2, [pc, #120]	; (8001624 <HAL_ADC_MspInit+0x160>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d12c      	bne.n	8001608 <HAL_ADC_MspInit+0x144>
    HAL_RCC_ADC_CLK_ENABLED++;
 80015ae:	4b19      	ldr	r3, [pc, #100]	; (8001614 <HAL_ADC_MspInit+0x150>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	3301      	adds	r3, #1
 80015b4:	4a17      	ldr	r2, [pc, #92]	; (8001614 <HAL_ADC_MspInit+0x150>)
 80015b6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <HAL_ADC_MspInit+0x150>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d10b      	bne.n	80015d8 <HAL_ADC_MspInit+0x114>
      __HAL_RCC_ADC_CLK_ENABLE();
 80015c0:	4b15      	ldr	r3, [pc, #84]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80015c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c4:	4a14      	ldr	r2, [pc, #80]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80015c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80015ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80015da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015dc:	4a0e      	ldr	r2, [pc, #56]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80015de:	f043 0304 	orr.w	r3, r3, #4
 80015e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <HAL_ADC_MspInit+0x154>)
 80015e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e8:	f003 0304 	and.w	r3, r3, #4
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015f0:	2302      	movs	r3, #2
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015f4:	230b      	movs	r3, #11
 80015f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001600:	4619      	mov	r1, r3
 8001602:	4806      	ldr	r0, [pc, #24]	; (800161c <HAL_ADC_MspInit+0x158>)
 8001604:	f001 fee2 	bl	80033cc <HAL_GPIO_Init>
}
 8001608:	bf00      	nop
 800160a:	3738      	adds	r7, #56	; 0x38
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	50040000 	.word	0x50040000
 8001614:	200002e4 	.word	0x200002e4
 8001618:	40021000 	.word	0x40021000
 800161c:	48000800 	.word	0x48000800
 8001620:	48000400 	.word	0x48000400
 8001624:	50040100 	.word	0x50040100

08001628 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001640:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <HAL_DFSDM_ChannelMspInit+0x7c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d128      	bne.n	800169a <HAL_DFSDM_ChannelMspInit+0x72>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001648:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <HAL_DFSDM_ChannelMspInit+0x80>)
 800164a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800164c:	4a16      	ldr	r2, [pc, #88]	; (80016a8 <HAL_DFSDM_ChannelMspInit+0x80>)
 800164e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001652:	6613      	str	r3, [r2, #96]	; 0x60
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001656:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001658:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800165c:	613b      	str	r3, [r7, #16]
 800165e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001664:	4a10      	ldr	r2, [pc, #64]	; (80016a8 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001666:	f043 0310 	orr.w	r3, r3, #16
 800166a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800166c:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <HAL_DFSDM_ChannelMspInit+0x80>)
 800166e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001670:	f003 0310 	and.w	r3, r3, #16
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration    
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT 
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001678:	f44f 7320 	mov.w	r3, #640	; 0x280
 800167c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167e:	2302      	movs	r3, #2
 8001680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	2300      	movs	r3, #0
 8001684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001686:	2300      	movs	r3, #0
 8001688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800168a:	2306      	movs	r3, #6
 800168c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800168e:	f107 0314 	add.w	r3, r7, #20
 8001692:	4619      	mov	r1, r3
 8001694:	4805      	ldr	r0, [pc, #20]	; (80016ac <HAL_DFSDM_ChannelMspInit+0x84>)
 8001696:	f001 fe99 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 800169a:	bf00      	nop
 800169c:	3728      	adds	r7, #40	; 0x28
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200002e8 	.word	0x200002e8
 80016a8:	40021000 	.word	0x40021000
 80016ac:	48001000 	.word	0x48001000

080016b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08a      	sub	sp, #40	; 0x28
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
 80016c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a17      	ldr	r2, [pc, #92]	; (800172c <HAL_I2C_MspInit+0x7c>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d128      	bne.n	8001724 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d2:	4b17      	ldr	r3, [pc, #92]	; (8001730 <HAL_I2C_MspInit+0x80>)
 80016d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d6:	4a16      	ldr	r2, [pc, #88]	; (8001730 <HAL_I2C_MspInit+0x80>)
 80016d8:	f043 0302 	orr.w	r3, r3, #2
 80016dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016de:	4b14      	ldr	r3, [pc, #80]	; (8001730 <HAL_I2C_MspInit+0x80>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80016ea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f0:	2312      	movs	r3, #18
 80016f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f8:	2303      	movs	r3, #3
 80016fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016fc:	2304      	movs	r3, #4
 80016fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	4619      	mov	r1, r3
 8001706:	480b      	ldr	r0, [pc, #44]	; (8001734 <HAL_I2C_MspInit+0x84>)
 8001708:	f001 fe60 	bl	80033cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <HAL_I2C_MspInit+0x80>)
 800170e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001710:	4a07      	ldr	r2, [pc, #28]	; (8001730 <HAL_I2C_MspInit+0x80>)
 8001712:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001716:	6593      	str	r3, [r2, #88]	; 0x58
 8001718:	4b05      	ldr	r3, [pc, #20]	; (8001730 <HAL_I2C_MspInit+0x80>)
 800171a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001724:	bf00      	nop
 8001726:	3728      	adds	r7, #40	; 0x28
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40005800 	.word	0x40005800
 8001730:	40021000 	.word	0x40021000
 8001734:	48000400 	.word	0x48000400

08001738 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08a      	sub	sp, #40	; 0x28
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001740:	f107 0314 	add.w	r3, r7, #20
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
 800174e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a17      	ldr	r2, [pc, #92]	; (80017b4 <HAL_QSPI_MspInit+0x7c>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d128      	bne.n	80017ac <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800175a:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <HAL_QSPI_MspInit+0x80>)
 800175c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800175e:	4a16      	ldr	r2, [pc, #88]	; (80017b8 <HAL_QSPI_MspInit+0x80>)
 8001760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001764:	6513      	str	r3, [r2, #80]	; 0x50
 8001766:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <HAL_QSPI_MspInit+0x80>)
 8001768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800176a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001772:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <HAL_QSPI_MspInit+0x80>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	4a10      	ldr	r2, [pc, #64]	; (80017b8 <HAL_QSPI_MspInit+0x80>)
 8001778:	f043 0310 	orr.w	r3, r3, #16
 800177c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800177e:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <HAL_QSPI_MspInit+0x80>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 800178a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800178e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001790:	2302      	movs	r3, #2
 8001792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001798:	2303      	movs	r3, #3
 800179a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800179c:	230a      	movs	r3, #10
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <HAL_QSPI_MspInit+0x84>)
 80017a8:	f001 fe10 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80017ac:	bf00      	nop
 80017ae:	3728      	adds	r7, #40	; 0x28
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	a0001000 	.word	0xa0001000
 80017b8:	40021000 	.word	0x40021000
 80017bc:	48001000 	.word	0x48001000

080017c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a17      	ldr	r2, [pc, #92]	; (800183c <HAL_SPI_MspInit+0x7c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d128      	bne.n	8001834 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017e2:	4b17      	ldr	r3, [pc, #92]	; (8001840 <HAL_SPI_MspInit+0x80>)
 80017e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e6:	4a16      	ldr	r2, [pc, #88]	; (8001840 <HAL_SPI_MspInit+0x80>)
 80017e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017ec:	6593      	str	r3, [r2, #88]	; 0x58
 80017ee:	4b14      	ldr	r3, [pc, #80]	; (8001840 <HAL_SPI_MspInit+0x80>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fa:	4b11      	ldr	r3, [pc, #68]	; (8001840 <HAL_SPI_MspInit+0x80>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fe:	4a10      	ldr	r2, [pc, #64]	; (8001840 <HAL_SPI_MspInit+0x80>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001806:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <HAL_SPI_MspInit+0x80>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001812:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	2303      	movs	r3, #3
 8001822:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001824:	2306      	movs	r3, #6
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	4619      	mov	r1, r3
 800182e:	4805      	ldr	r0, [pc, #20]	; (8001844 <HAL_SPI_MspInit+0x84>)
 8001830:	f001 fdcc 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001834:	bf00      	nop
 8001836:	3728      	adds	r7, #40	; 0x28
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40003c00 	.word	0x40003c00
 8001840:	40021000 	.word	0x40021000
 8001844:	48000800 	.word	0x48000800

08001848 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08c      	sub	sp, #48	; 0x30
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a2e      	ldr	r2, [pc, #184]	; (8001920 <HAL_UART_MspInit+0xd8>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d128      	bne.n	80018bc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800186a:	4b2e      	ldr	r3, [pc, #184]	; (8001924 <HAL_UART_MspInit+0xdc>)
 800186c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800186e:	4a2d      	ldr	r2, [pc, #180]	; (8001924 <HAL_UART_MspInit+0xdc>)
 8001870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001874:	6613      	str	r3, [r2, #96]	; 0x60
 8001876:	4b2b      	ldr	r3, [pc, #172]	; (8001924 <HAL_UART_MspInit+0xdc>)
 8001878:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800187e:	61bb      	str	r3, [r7, #24]
 8001880:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001882:	4b28      	ldr	r3, [pc, #160]	; (8001924 <HAL_UART_MspInit+0xdc>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001886:	4a27      	ldr	r2, [pc, #156]	; (8001924 <HAL_UART_MspInit+0xdc>)
 8001888:	f043 0302 	orr.w	r3, r3, #2
 800188c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188e:	4b25      	ldr	r3, [pc, #148]	; (8001924 <HAL_UART_MspInit+0xdc>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800189a:	23c0      	movs	r3, #192	; 0xc0
 800189c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189e:	2302      	movs	r3, #2
 80018a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018aa:	2307      	movs	r3, #7
 80018ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ae:	f107 031c 	add.w	r3, r7, #28
 80018b2:	4619      	mov	r1, r3
 80018b4:	481c      	ldr	r0, [pc, #112]	; (8001928 <HAL_UART_MspInit+0xe0>)
 80018b6:	f001 fd89 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018ba:	e02d      	b.n	8001918 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a1a      	ldr	r2, [pc, #104]	; (800192c <HAL_UART_MspInit+0xe4>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d128      	bne.n	8001918 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018c6:	4b17      	ldr	r3, [pc, #92]	; (8001924 <HAL_UART_MspInit+0xdc>)
 80018c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ca:	4a16      	ldr	r2, [pc, #88]	; (8001924 <HAL_UART_MspInit+0xdc>)
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d0:	6593      	str	r3, [r2, #88]	; 0x58
 80018d2:	4b14      	ldr	r3, [pc, #80]	; (8001924 <HAL_UART_MspInit+0xdc>)
 80018d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018de:	4b11      	ldr	r3, [pc, #68]	; (8001924 <HAL_UART_MspInit+0xdc>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e2:	4a10      	ldr	r2, [pc, #64]	; (8001924 <HAL_UART_MspInit+0xdc>)
 80018e4:	f043 0308 	orr.w	r3, r3, #8
 80018e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ea:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <HAL_UART_MspInit+0xdc>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80018f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fc:	2302      	movs	r3, #2
 80018fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001908:	2307      	movs	r3, #7
 800190a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800190c:	f107 031c 	add.w	r3, r7, #28
 8001910:	4619      	mov	r1, r3
 8001912:	4807      	ldr	r0, [pc, #28]	; (8001930 <HAL_UART_MspInit+0xe8>)
 8001914:	f001 fd5a 	bl	80033cc <HAL_GPIO_Init>
}
 8001918:	bf00      	nop
 800191a:	3730      	adds	r7, #48	; 0x30
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40013800 	.word	0x40013800
 8001924:	40021000 	.word	0x40021000
 8001928:	48000400 	.word	0x48000400
 800192c:	40004800 	.word	0x40004800
 8001930:	48000c00 	.word	0x48000c00

08001934 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08a      	sub	sp, #40	; 0x28
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001954:	d154      	bne.n	8001a00 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	4b2c      	ldr	r3, [pc, #176]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	4a2b      	ldr	r2, [pc, #172]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001962:	4b29      	ldr	r3, [pc, #164]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800196e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001974:	2300      	movs	r3, #0
 8001976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4619      	mov	r1, r3
 8001982:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001986:	f001 fd21 	bl	80033cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800198a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800198e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001998:	2303      	movs	r3, #3
 800199a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800199c:	230a      	movs	r3, #10
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019aa:	f001 fd0f 	bl	80033cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80019ae:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b2:	4a15      	ldr	r2, [pc, #84]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ba:	4b13      	ldr	r3, [pc, #76]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019c6:	4b10      	ldr	r3, [pc, #64]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d114      	bne.n	80019fc <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d2:	4b0d      	ldr	r3, [pc, #52]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d6:	4a0c      	ldr	r2, [pc, #48]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019dc:	6593      	str	r3, [r2, #88]	; 0x58
 80019de:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80019ea:	f002 f9b5 	bl	8003d58 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80019ee:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f2:	4a05      	ldr	r2, [pc, #20]	; (8001a08 <HAL_PCD_MspInit+0xd4>)
 80019f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019f8:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80019fa:	e001      	b.n	8001a00 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 80019fc:	f002 f9ac 	bl	8003d58 <HAL_PWREx_EnableVddUSB>
}
 8001a00:	bf00      	nop
 8001a02:	3728      	adds	r7, #40	; 0x28
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40021000 	.word	0x40021000

08001a0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08c      	sub	sp, #48	; 0x30
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	2019      	movs	r0, #25
 8001a22:	f001 fb93 	bl	800314c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8001a26:	2019      	movs	r0, #25
 8001a28:	f001 fbac 	bl	8003184 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a2c:	4b1e      	ldr	r3, [pc, #120]	; (8001aa8 <HAL_InitTick+0x9c>)
 8001a2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a30:	4a1d      	ldr	r2, [pc, #116]	; (8001aa8 <HAL_InitTick+0x9c>)
 8001a32:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a36:	6613      	str	r3, [r2, #96]	; 0x60
 8001a38:	4b1b      	ldr	r3, [pc, #108]	; (8001aa8 <HAL_InitTick+0x9c>)
 8001a3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a44:	f107 0210 	add.w	r2, r7, #16
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	4611      	mov	r1, r2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f002 ffae 	bl	80049b0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a54:	f002 ff96 	bl	8004984 <HAL_RCC_GetPCLK2Freq>
 8001a58:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a5c:	4a13      	ldr	r2, [pc, #76]	; (8001aac <HAL_InitTick+0xa0>)
 8001a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a62:	0c9b      	lsrs	r3, r3, #18
 8001a64:	3b01      	subs	r3, #1
 8001a66:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a68:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <HAL_InitTick+0xa4>)
 8001a6a:	4a12      	ldr	r2, [pc, #72]	; (8001ab4 <HAL_InitTick+0xa8>)
 8001a6c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001a6e:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <HAL_InitTick+0xa4>)
 8001a70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a74:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001a76:	4a0e      	ldr	r2, [pc, #56]	; (8001ab0 <HAL_InitTick+0xa4>)
 8001a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001a7c:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <HAL_InitTick+0xa4>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_InitTick+0xa4>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001a88:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <HAL_InitTick+0xa4>)
 8001a8a:	f003 fd6d 	bl	8005568 <HAL_TIM_Base_Init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d104      	bne.n	8001a9e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001a94:	4806      	ldr	r0, [pc, #24]	; (8001ab0 <HAL_InitTick+0xa4>)
 8001a96:	f003 fd9d 	bl	80055d4 <HAL_TIM_Base_Start_IT>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	e000      	b.n	8001aa0 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3730      	adds	r7, #48	; 0x30
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	431bde83 	.word	0x431bde83
 8001ab0:	2000175c 	.word	0x2000175c
 8001ab4:	40012c00 	.word	0x40012c00

08001ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001af0:	2020      	movs	r0, #32
 8001af2:	f001 fe2b 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001af6:	2040      	movs	r0, #64	; 0x40
 8001af8:	f001 fe28 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001afc:	2080      	movs	r0, #128	; 0x80
 8001afe:	f001 fe25 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001b02:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001b06:	f001 fe21 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b14:	4802      	ldr	r0, [pc, #8]	; (8001b20 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001b16:	f003 fd87 	bl	8005628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	2000175c 	.word	0x2000175c

08001b24 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 8001b28:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <EXTI15_10_IRQHandler+0x44>)
 8001b2a:	695b      	ldr	r3, [r3, #20]
 8001b2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d002      	beq.n	8001b3a <EXTI15_10_IRQHandler+0x16>
	  blue_button_pressed = 1; // toggle blue button pressed
 8001b34:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <EXTI15_10_IRQHandler+0x48>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001b3a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001b3e:	f001 fe05 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001b42:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001b46:	f001 fe01 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001b4a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b4e:	f001 fdfd 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001b52:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b56:	f001 fdf9 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001b5a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001b5e:	f001 fdf5 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40010400 	.word	0x40010400
 8001b6c:	200002ec 	.word	0x200002ec

08001b70 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <_sbrk+0x50>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d102      	bne.n	8001b86 <_sbrk+0x16>
		heap_end = &end;
 8001b80:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <_sbrk+0x50>)
 8001b82:	4a10      	ldr	r2, [pc, #64]	; (8001bc4 <_sbrk+0x54>)
 8001b84:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <_sbrk+0x50>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <_sbrk+0x50>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4413      	add	r3, r2
 8001b94:	466a      	mov	r2, sp
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d907      	bls.n	8001baa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001b9a:	f007 fb77 	bl	800928c <__errno>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	230c      	movs	r3, #12
 8001ba2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba8:	e006      	b.n	8001bb8 <_sbrk+0x48>
	}

	heap_end += incr;
 8001baa:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <_sbrk+0x50>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a03      	ldr	r2, [pc, #12]	; (8001bc0 <_sbrk+0x50>)
 8001bb4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	200002f0 	.word	0x200002f0
 8001bc4:	200017a8 	.word	0x200017a8

08001bc8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bcc:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <SystemInit+0x64>)
 8001bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bd2:	4a16      	ldr	r2, [pc, #88]	; (8001c2c <SystemInit+0x64>)
 8001bd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001bdc:	4b14      	ldr	r3, [pc, #80]	; (8001c30 <SystemInit+0x68>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a13      	ldr	r2, [pc, #76]	; (8001c30 <SystemInit+0x68>)
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <SystemInit+0x68>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <SystemInit+0x68>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a0f      	ldr	r2, [pc, #60]	; (8001c30 <SystemInit+0x68>)
 8001bf4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001bf8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001bfc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001bfe:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <SystemInit+0x68>)
 8001c00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c04:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c06:	4b0a      	ldr	r3, [pc, #40]	; (8001c30 <SystemInit+0x68>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a09      	ldr	r2, [pc, #36]	; (8001c30 <SystemInit+0x68>)
 8001c0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c10:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001c12:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <SystemInit+0x68>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c18:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <SystemInit+0x64>)
 8001c1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c1e:	609a      	str	r2, [r3, #8]
#endif
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00
 8001c30:	40021000 	.word	0x40021000

08001c34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c6c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001c38:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001c3a:	e003      	b.n	8001c44 <LoopCopyDataInit>

08001c3c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001c3e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001c40:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001c42:	3104      	adds	r1, #4

08001c44 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001c44:	480b      	ldr	r0, [pc, #44]	; (8001c74 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001c46:	4b0c      	ldr	r3, [pc, #48]	; (8001c78 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001c48:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001c4a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001c4c:	d3f6      	bcc.n	8001c3c <CopyDataInit>
	ldr	r2, =_sbss
 8001c4e:	4a0b      	ldr	r2, [pc, #44]	; (8001c7c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001c50:	e002      	b.n	8001c58 <LoopFillZerobss>

08001c52 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001c52:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001c54:	f842 3b04 	str.w	r3, [r2], #4

08001c58 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001c58:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <LoopForever+0x16>)
	cmp	r2, r3
 8001c5a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001c5c:	d3f9      	bcc.n	8001c52 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c5e:	f7ff ffb3 	bl	8001bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c62:	f007 fb19 	bl	8009298 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c66:	f7fe fcd3 	bl	8000610 <main>

08001c6a <LoopForever>:

LoopForever:
    b LoopForever
 8001c6a:	e7fe      	b.n	8001c6a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c6c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001c70:	08009c90 	.word	0x08009c90
	ldr	r0, =_sdata
 8001c74:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001c78:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001c7c:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001c80:	200017a4 	.word	0x200017a4

08001c84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c84:	e7fe      	b.n	8001c84 <ADC1_2_IRQHandler>

08001c86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c90:	2003      	movs	r0, #3
 8001c92:	f001 fa50 	bl	8003136 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c96:	2000      	movs	r0, #0
 8001c98:	f7ff feb8 	bl	8001a0c <HAL_InitTick>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d002      	beq.n	8001ca8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	71fb      	strb	r3, [r7, #7]
 8001ca6:	e001      	b.n	8001cac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ca8:	f7ff fbe4 	bl	8001474 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cac:	79fb      	ldrb	r3, [r7, #7]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_IncTick+0x1c>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <HAL_IncTick+0x20>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	4a03      	ldr	r2, [pc, #12]	; (8001cd4 <HAL_IncTick+0x1c>)
 8001cc8:	6013      	str	r3, [r2, #0]
}
 8001cca:	bf00      	nop
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	2000179c 	.word	0x2000179c
 8001cd8:	20000008 	.word	0x20000008

08001cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce0:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <HAL_GetTick+0x14>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	2000179c 	.word	0x2000179c

08001cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cfc:	f7ff ffee 	bl	8001cdc <HAL_GetTick>
 8001d00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d0c:	d004      	beq.n	8001d18 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d0e:	4b09      	ldr	r3, [pc, #36]	; (8001d34 <HAL_Delay+0x40>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	4413      	add	r3, r2
 8001d16:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d18:	bf00      	nop
 8001d1a:	f7ff ffdf 	bl	8001cdc <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d8f7      	bhi.n	8001d1a <HAL_Delay+0x26>
  {
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000008 	.word	0x20000008

08001d38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	609a      	str	r2, [r3, #8]
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
 8001d66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	609a      	str	r2, [r3, #8]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001da0:	b490      	push	{r4, r7}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
 8001dac:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	3360      	adds	r3, #96	; 0x60
 8001db2:	461a      	mov	r2, r3
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001dbc:	6822      	ldr	r2, [r4, #0]
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <LL_ADC_SetOffset+0x40>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001dc8:	683a      	ldr	r2, [r7, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001dd2:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001dd4:	bf00      	nop
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc90      	pop	{r4, r7}
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	03fff000 	.word	0x03fff000

08001de4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001de4:	b490      	push	{r4, r7}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	3360      	adds	r3, #96	; 0x60
 8001df2:	461a      	mov	r2, r3
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001dfc:	6823      	ldr	r3, [r4, #0]
 8001dfe:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc90      	pop	{r4, r7}
 8001e0a:	4770      	bx	lr

08001e0c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e0c:	b490      	push	{r4, r7}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	3360      	adds	r3, #96	; 0x60
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001e26:	6823      	ldr	r3, [r4, #0]
 8001e28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc90      	pop	{r4, r7}
 8001e3a:	4770      	bx	lr

08001e3c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e50:	2301      	movs	r3, #1
 8001e52:	e000      	b.n	8001e56 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e62:	b490      	push	{r4, r7}
 8001e64:	b084      	sub	sp, #16
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	60f8      	str	r0, [r7, #12]
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	3330      	adds	r3, #48	; 0x30
 8001e72:	461a      	mov	r2, r3
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	0a1b      	lsrs	r3, r3, #8
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	f003 030c 	and.w	r3, r3, #12
 8001e7e:	4413      	add	r3, r2
 8001e80:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001e82:	6822      	ldr	r2, [r4, #0]
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	211f      	movs	r1, #31
 8001e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e90:	43db      	mvns	r3, r3
 8001e92:	401a      	ands	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	0e9b      	lsrs	r3, r3, #26
 8001e98:	f003 011f 	and.w	r1, r3, #31
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f003 031f 	and.w	r3, r3, #31
 8001ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001eaa:	bf00      	nop
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc90      	pop	{r4, r7}
 8001eb2:	4770      	bx	lr

08001eb4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001eb4:	b490      	push	{r4, r7}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	3314      	adds	r3, #20
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	0e5b      	lsrs	r3, r3, #25
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	4413      	add	r3, r2
 8001ed2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001ed4:	6822      	ldr	r2, [r4, #0]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	0d1b      	lsrs	r3, r3, #20
 8001eda:	f003 031f 	and.w	r3, r3, #31
 8001ede:	2107      	movs	r1, #7
 8001ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	0d1b      	lsrs	r3, r3, #20
 8001eec:	f003 031f 	and.w	r3, r3, #31
 8001ef0:	6879      	ldr	r1, [r7, #4]
 8001ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001efa:	bf00      	nop
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc90      	pop	{r4, r7}
 8001f02:	4770      	bx	lr

08001f04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	401a      	ands	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f003 0318 	and.w	r3, r3, #24
 8001f26:	4908      	ldr	r1, [pc, #32]	; (8001f48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f28:	40d9      	lsrs	r1, r3
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	400b      	ands	r3, r1
 8001f2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f32:	431a      	orrs	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f3a:	bf00      	nop
 8001f3c:	3714      	adds	r7, #20
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	0007ffff 	.word	0x0007ffff

08001f4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f003 031f 	and.w	r3, r3, #31
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001f94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6093      	str	r3, [r2, #8]
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001fb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001fbc:	d101      	bne.n	8001fc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001fe0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fe4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002008:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800200c:	d101      	bne.n	8002012 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800200e:	2301      	movs	r3, #1
 8002010:	e000      	b.n	8002014 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002030:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002034:	f043 0201 	orr.w	r2, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <LL_ADC_IsEnabled+0x18>
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <LL_ADC_IsEnabled+0x1a>
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800207e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002082:	f043 0204 	orr.w	r2, r3, #4
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 0304 	and.w	r3, r3, #4
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	d101      	bne.n	80020ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80020aa:	2301      	movs	r3, #1
 80020ac:	e000      	b.n	80020b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b08      	cmp	r3, #8
 80020ce:	d101      	bne.n	80020d4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
	...

080020e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020e4:	b590      	push	{r4, r7, lr}
 80020e6:	b089      	sub	sp, #36	; 0x24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d101      	bne.n	80020fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e134      	b.n	8002368 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002108:	2b00      	cmp	r3, #0
 800210a:	d109      	bne.n	8002120 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7ff f9d9 	bl	80014c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff ff3f 	bl	8001fa8 <LL_ADC_IsDeepPowerDownEnabled>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d004      	beq.n	800213a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff ff25 	bl	8001f84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff ff5a 	bl	8001ff8 <LL_ADC_IsInternalRegulatorEnabled>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d113      	bne.n	8002172 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff ff3e 	bl	8001fd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002154:	4b86      	ldr	r3, [pc, #536]	; (8002370 <HAL_ADC_Init+0x28c>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	099b      	lsrs	r3, r3, #6
 800215a:	4a86      	ldr	r2, [pc, #536]	; (8002374 <HAL_ADC_Init+0x290>)
 800215c:	fba2 2303 	umull	r2, r3, r2, r3
 8002160:	099b      	lsrs	r3, r3, #6
 8002162:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002164:	e002      	b.n	800216c <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	3b01      	subs	r3, #1
 800216a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1f9      	bne.n	8002166 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff ff3e 	bl	8001ff8 <LL_ADC_IsInternalRegulatorEnabled>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10d      	bne.n	800219e <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002186:	f043 0210 	orr.w	r2, r3, #16
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002192:	f043 0201 	orr.w	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff ff77 	bl	8002096 <LL_ADC_REG_IsConversionOngoing>
 80021a8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ae:	f003 0310 	and.w	r3, r3, #16
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f040 80cf 	bne.w	8002356 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f040 80cb 	bne.w	8002356 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021c4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80021c8:	f043 0202 	orr.w	r2, r3, #2
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff ff37 	bl	8002048 <LL_ADC_IsEnabled>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d115      	bne.n	800220c <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021e0:	4865      	ldr	r0, [pc, #404]	; (8002378 <HAL_ADC_Init+0x294>)
 80021e2:	f7ff ff31 	bl	8002048 <LL_ADC_IsEnabled>
 80021e6:	4604      	mov	r4, r0
 80021e8:	4864      	ldr	r0, [pc, #400]	; (800237c <HAL_ADC_Init+0x298>)
 80021ea:	f7ff ff2d 	bl	8002048 <LL_ADC_IsEnabled>
 80021ee:	4603      	mov	r3, r0
 80021f0:	431c      	orrs	r4, r3
 80021f2:	4863      	ldr	r0, [pc, #396]	; (8002380 <HAL_ADC_Init+0x29c>)
 80021f4:	f7ff ff28 	bl	8002048 <LL_ADC_IsEnabled>
 80021f8:	4603      	mov	r3, r0
 80021fa:	4323      	orrs	r3, r4
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d105      	bne.n	800220c <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	4619      	mov	r1, r3
 8002206:	485f      	ldr	r0, [pc, #380]	; (8002384 <HAL_ADC_Init+0x2a0>)
 8002208:	f7ff fd96 	bl	8001d38 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7e5b      	ldrb	r3, [r3, #25]
 8002210:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002216:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800221c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002222:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3020 	ldrb.w	r3, [r3, #32]
 800222a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800222c:	4313      	orrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d106      	bne.n	8002248 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223e:	3b01      	subs	r3, #1
 8002240:	045b      	lsls	r3, r3, #17
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	4313      	orrs	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224c:	2b00      	cmp	r3, #0
 800224e:	d009      	beq.n	8002264 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	4b47      	ldr	r3, [pc, #284]	; (8002388 <HAL_ADC_Init+0x2a4>)
 800226c:	4013      	ands	r3, r2
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6812      	ldr	r2, [r2, #0]
 8002272:	69b9      	ldr	r1, [r7, #24]
 8002274:	430b      	orrs	r3, r1
 8002276:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff0a 	bl	8002096 <LL_ADC_REG_IsConversionOngoing>
 8002282:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff ff17 	bl	80020bc <LL_ADC_INJ_IsConversionOngoing>
 800228e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d13d      	bne.n	8002312 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d13a      	bne.n	8002312 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80022a0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022a8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80022aa:	4313      	orrs	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022b8:	f023 0302 	bic.w	r3, r3, #2
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	69b9      	ldr	r1, [r7, #24]
 80022c2:	430b      	orrs	r3, r1
 80022c4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d118      	bne.n	8002302 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80022da:	f023 0304 	bic.w	r3, r3, #4
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80022e6:	4311      	orrs	r1, r2
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80022ec:	4311      	orrs	r1, r2
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80022f2:	430a      	orrs	r2, r1
 80022f4:	431a      	orrs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 0201 	orr.w	r2, r2, #1
 80022fe:	611a      	str	r2, [r3, #16]
 8002300:	e007      	b.n	8002312 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	691a      	ldr	r2, [r3, #16]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0201 	bic.w	r2, r2, #1
 8002310:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d10c      	bne.n	8002334 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002320:	f023 010f 	bic.w	r1, r3, #15
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	1e5a      	subs	r2, r3, #1
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	430a      	orrs	r2, r1
 8002330:	631a      	str	r2, [r3, #48]	; 0x30
 8002332:	e007      	b.n	8002344 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 020f 	bic.w	r2, r2, #15
 8002342:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002348:	f023 0303 	bic.w	r3, r3, #3
 800234c:	f043 0201 	orr.w	r2, r3, #1
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	655a      	str	r2, [r3, #84]	; 0x54
 8002354:	e007      	b.n	8002366 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800235a:	f043 0210 	orr.w	r2, r3, #16
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002366:	7ffb      	ldrb	r3, [r7, #31]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3724      	adds	r7, #36	; 0x24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd90      	pop	{r4, r7, pc}
 8002370:	20000000 	.word	0x20000000
 8002374:	053e2d63 	.word	0x053e2d63
 8002378:	50040000 	.word	0x50040000
 800237c:	50040100 	.word	0x50040100
 8002380:	50040200 	.word	0x50040200
 8002384:	50040300 	.word	0x50040300
 8002388:	fff0c007 	.word	0xfff0c007

0800238c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002394:	4857      	ldr	r0, [pc, #348]	; (80024f4 <HAL_ADC_Start+0x168>)
 8002396:	f7ff fdd9 	bl	8001f4c <LL_ADC_GetMultimode>
 800239a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff fe78 	bl	8002096 <LL_ADC_REG_IsConversionOngoing>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f040 809c 	bne.w	80024e6 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d101      	bne.n	80023bc <HAL_ADC_Start+0x30>
 80023b8:	2302      	movs	r3, #2
 80023ba:	e097      	b.n	80024ec <HAL_ADC_Start+0x160>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 fcdd 	bl	8002d84 <ADC_Enable>
 80023ca:	4603      	mov	r3, r0
 80023cc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023ce:	7dfb      	ldrb	r3, [r7, #23]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f040 8083 	bne.w	80024dc <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80023de:	f023 0301 	bic.w	r3, r3, #1
 80023e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a42      	ldr	r2, [pc, #264]	; (80024f8 <HAL_ADC_Start+0x16c>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d002      	beq.n	80023fa <HAL_ADC_Start+0x6e>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	e000      	b.n	80023fc <HAL_ADC_Start+0x70>
 80023fa:	4b40      	ldr	r3, [pc, #256]	; (80024fc <HAL_ADC_Start+0x170>)
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6812      	ldr	r2, [r2, #0]
 8002400:	4293      	cmp	r3, r2
 8002402:	d002      	beq.n	800240a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d105      	bne.n	8002416 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800241a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800241e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002422:	d106      	bne.n	8002432 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002428:	f023 0206 	bic.w	r2, r3, #6
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	659a      	str	r2, [r3, #88]	; 0x58
 8002430:	e002      	b.n	8002438 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	221c      	movs	r2, #28
 800243e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a2a      	ldr	r2, [pc, #168]	; (80024f8 <HAL_ADC_Start+0x16c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d002      	beq.n	8002458 <HAL_ADC_Start+0xcc>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	e000      	b.n	800245a <HAL_ADC_Start+0xce>
 8002458:	4b28      	ldr	r3, [pc, #160]	; (80024fc <HAL_ADC_Start+0x170>)
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	4293      	cmp	r3, r2
 8002460:	d008      	beq.n	8002474 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	2b05      	cmp	r3, #5
 800246c:	d002      	beq.n	8002474 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	2b09      	cmp	r3, #9
 8002472:	d114      	bne.n	800249e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d007      	beq.n	8002492 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002486:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800248a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fde9 	bl	800206e <LL_ADC_REG_StartConversion>
 800249c:	e025      	b.n	80024ea <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a12      	ldr	r2, [pc, #72]	; (80024f8 <HAL_ADC_Start+0x16c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d002      	beq.n	80024ba <HAL_ADC_Start+0x12e>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	e000      	b.n	80024bc <HAL_ADC_Start+0x130>
 80024ba:	4b10      	ldr	r3, [pc, #64]	; (80024fc <HAL_ADC_Start+0x170>)
 80024bc:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00f      	beq.n	80024ea <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	655a      	str	r2, [r3, #84]	; 0x54
 80024da:	e006      	b.n	80024ea <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80024e4:	e001      	b.n	80024ea <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80024e6:	2302      	movs	r3, #2
 80024e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80024ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	50040300 	.word	0x50040300
 80024f8:	50040100 	.word	0x50040100
 80024fc:	50040000 	.word	0x50040000

08002500 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800250a:	4862      	ldr	r0, [pc, #392]	; (8002694 <HAL_ADC_PollForConversion+0x194>)
 800250c:	f7ff fd1e 	bl	8001f4c <LL_ADC_GetMultimode>
 8002510:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	2b08      	cmp	r3, #8
 8002518:	d102      	bne.n	8002520 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800251a:	2308      	movs	r3, #8
 800251c:	61fb      	str	r3, [r7, #28]
 800251e:	e02a      	b.n	8002576 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d005      	beq.n	8002532 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	2b05      	cmp	r3, #5
 800252a:	d002      	beq.n	8002532 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	2b09      	cmp	r3, #9
 8002530:	d111      	bne.n	8002556 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b00      	cmp	r3, #0
 800253e:	d007      	beq.n	8002550 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002544:	f043 0220 	orr.w	r2, r3, #32
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e09d      	b.n	800268c <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002550:	2304      	movs	r3, #4
 8002552:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002554:	e00f      	b.n	8002576 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002556:	484f      	ldr	r0, [pc, #316]	; (8002694 <HAL_ADC_PollForConversion+0x194>)
 8002558:	f7ff fd06 	bl	8001f68 <LL_ADC_GetMultiDMATransfer>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002566:	f043 0220 	orr.w	r2, r3, #32
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e08c      	b.n	800268c <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002572:	2304      	movs	r3, #4
 8002574:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002576:	f7ff fbb1 	bl	8001cdc <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800257c:	e01a      	b.n	80025b4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002584:	d016      	beq.n	80025b4 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002586:	f7ff fba9 	bl	8001cdc <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	429a      	cmp	r2, r3
 8002594:	d302      	bcc.n	800259c <HAL_ADC_PollForConversion+0x9c>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d10b      	bne.n	80025b4 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a0:	f043 0204 	orr.w	r2, r3, #4
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e06b      	b.n	800268c <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	4013      	ands	r3, r2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0dd      	beq.n	800257e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff fc32 	bl	8001e3c <LL_ADC_REG_IsTriggerSourceSWStart>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d01c      	beq.n	8002618 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	7e5b      	ldrb	r3, [r3, #25]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d118      	bne.n	8002618 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0308 	and.w	r3, r3, #8
 80025f0:	2b08      	cmp	r3, #8
 80025f2:	d111      	bne.n	8002618 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002604:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d105      	bne.n	8002618 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002610:	f043 0201 	orr.w	r2, r3, #1
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a1e      	ldr	r2, [pc, #120]	; (8002698 <HAL_ADC_PollForConversion+0x198>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d002      	beq.n	8002628 <HAL_ADC_PollForConversion+0x128>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	e000      	b.n	800262a <HAL_ADC_PollForConversion+0x12a>
 8002628:	4b1c      	ldr	r3, [pc, #112]	; (800269c <HAL_ADC_PollForConversion+0x19c>)
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	4293      	cmp	r3, r2
 8002630:	d008      	beq.n	8002644 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2b05      	cmp	r3, #5
 800263c:	d002      	beq.n	8002644 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2b09      	cmp	r3, #9
 8002642:	d104      	bne.n	800264e <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	61bb      	str	r3, [r7, #24]
 800264c:	e00c      	b.n	8002668 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a11      	ldr	r2, [pc, #68]	; (8002698 <HAL_ADC_PollForConversion+0x198>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d002      	beq.n	800265e <HAL_ADC_PollForConversion+0x15e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	e000      	b.n	8002660 <HAL_ADC_PollForConversion+0x160>
 800265e:	4b0f      	ldr	r3, [pc, #60]	; (800269c <HAL_ADC_PollForConversion+0x19c>)
 8002660:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	2b08      	cmp	r3, #8
 800266c:	d104      	bne.n	8002678 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2208      	movs	r2, #8
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e008      	b.n	800268a <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d103      	bne.n	800268a <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	220c      	movs	r2, #12
 8002688:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3720      	adds	r7, #32
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	50040300 	.word	0x50040300
 8002698:	50040100 	.word	0x50040100
 800269c:	50040000 	.word	0x50040000

080026a0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
	...

080026bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b0a6      	sub	sp, #152	; 0x98
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d101      	bne.n	80026de <HAL_ADC_ConfigChannel+0x22>
 80026da:	2302      	movs	r3, #2
 80026dc:	e348      	b.n	8002d70 <HAL_ADC_ConfigChannel+0x6b4>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff fcd3 	bl	8002096 <LL_ADC_REG_IsConversionOngoing>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f040 8329 	bne.w	8002d4a <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	2b05      	cmp	r3, #5
 80026fe:	d824      	bhi.n	800274a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	3b02      	subs	r3, #2
 8002706:	2b03      	cmp	r3, #3
 8002708:	d81b      	bhi.n	8002742 <HAL_ADC_ConfigChannel+0x86>
 800270a:	a201      	add	r2, pc, #4	; (adr r2, 8002710 <HAL_ADC_ConfigChannel+0x54>)
 800270c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002710:	08002721 	.word	0x08002721
 8002714:	08002729 	.word	0x08002729
 8002718:	08002731 	.word	0x08002731
 800271c:	08002739 	.word	0x08002739
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	220c      	movs	r2, #12
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	e011      	b.n	800274c <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2212      	movs	r2, #18
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	e00d      	b.n	800274c <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	2218      	movs	r2, #24
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	e009      	b.n	800274c <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800273e:	605a      	str	r2, [r3, #4]
 8002740:	e004      	b.n	800274c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	2206      	movs	r2, #6
 8002746:	605a      	str	r2, [r3, #4]
 8002748:	e000      	b.n	800274c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800274a:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6818      	ldr	r0, [r3, #0]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	6859      	ldr	r1, [r3, #4]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	461a      	mov	r2, r3
 800275a:	f7ff fb82 	bl	8001e62 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff fc97 	bl	8002096 <LL_ADC_REG_IsConversionOngoing>
 8002768:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fca3 	bl	80020bc <LL_ADC_INJ_IsConversionOngoing>
 8002776:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800277a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800277e:	2b00      	cmp	r3, #0
 8002780:	f040 8148 	bne.w	8002a14 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002784:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002788:	2b00      	cmp	r3, #0
 800278a:	f040 8143 	bne.w	8002a14 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6818      	ldr	r0, [r3, #0]
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	6819      	ldr	r1, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	461a      	mov	r2, r3
 800279c:	f7ff fb8a 	bl	8001eb4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	695a      	ldr	r2, [r3, #20]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	08db      	lsrs	r3, r3, #3
 80027ac:	f003 0303 	and.w	r3, r3, #3
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d00a      	beq.n	80027d8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	6919      	ldr	r1, [r3, #16]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027d2:	f7ff fae5 	bl	8001da0 <LL_ADC_SetOffset>
 80027d6:	e11d      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fb00 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 80027e4:	4603      	mov	r3, r0
 80027e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10a      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x148>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2100      	movs	r1, #0
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff faf5 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 80027fa:	4603      	mov	r3, r0
 80027fc:	0e9b      	lsrs	r3, r3, #26
 80027fe:	f003 021f 	and.w	r2, r3, #31
 8002802:	e012      	b.n	800282a <HAL_ADC_ConfigChannel+0x16e>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2100      	movs	r1, #0
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff faea 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002810:	4603      	mov	r3, r0
 8002812:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002816:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800281a:	fa93 f3a3 	rbit	r3, r3
 800281e:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002820:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002822:	fab3 f383 	clz	r3, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	461a      	mov	r2, r3
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002832:	2b00      	cmp	r3, #0
 8002834:	d105      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x186>
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	0e9b      	lsrs	r3, r3, #26
 800283c:	f003 031f 	and.w	r3, r3, #31
 8002840:	e00a      	b.n	8002858 <HAL_ADC_ConfigChannel+0x19c>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8002850:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002852:	fab3 f383 	clz	r3, r3
 8002856:	b2db      	uxtb	r3, r3
 8002858:	429a      	cmp	r2, r3
 800285a:	d106      	bne.n	800286a <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2200      	movs	r2, #0
 8002862:	2100      	movs	r1, #0
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff fad1 	bl	8001e0c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2101      	movs	r1, #1
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff fab7 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002876:	4603      	mov	r3, r0
 8002878:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10a      	bne.n	8002896 <HAL_ADC_ConfigChannel+0x1da>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2101      	movs	r1, #1
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff faac 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 800288c:	4603      	mov	r3, r0
 800288e:	0e9b      	lsrs	r3, r3, #26
 8002890:	f003 021f 	and.w	r2, r3, #31
 8002894:	e010      	b.n	80028b8 <HAL_ADC_ConfigChannel+0x1fc>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2101      	movs	r1, #1
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff faa1 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 80028a2:	4603      	mov	r3, r0
 80028a4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80028a8:	fa93 f3a3 	rbit	r3, r3
 80028ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80028ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028b0:	fab3 f383 	clz	r3, r3
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	461a      	mov	r2, r3
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d105      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x214>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	0e9b      	lsrs	r3, r3, #26
 80028ca:	f003 031f 	and.w	r3, r3, #31
 80028ce:	e00a      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x22a>
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80028d8:	fa93 f3a3 	rbit	r3, r3
 80028dc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80028de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d106      	bne.n	80028f8 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2200      	movs	r2, #0
 80028f0:	2101      	movs	r1, #1
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff fa8a 	bl	8001e0c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2102      	movs	r1, #2
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff fa70 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002904:	4603      	mov	r3, r0
 8002906:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10a      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x268>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2102      	movs	r1, #2
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fa65 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	0e9b      	lsrs	r3, r3, #26
 800291e:	f003 021f 	and.w	r2, r3, #31
 8002922:	e010      	b.n	8002946 <HAL_ADC_ConfigChannel+0x28a>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2102      	movs	r1, #2
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff fa5a 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002930:	4603      	mov	r3, r0
 8002932:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002934:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002936:	fa93 f3a3 	rbit	r3, r3
 800293a:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800293c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800293e:	fab3 f383 	clz	r3, r3
 8002942:	b2db      	uxtb	r3, r3
 8002944:	461a      	mov	r2, r3
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800294e:	2b00      	cmp	r3, #0
 8002950:	d105      	bne.n	800295e <HAL_ADC_ConfigChannel+0x2a2>
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	0e9b      	lsrs	r3, r3, #26
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	e00a      	b.n	8002974 <HAL_ADC_ConfigChannel+0x2b8>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002964:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800296c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800296e:	fab3 f383 	clz	r3, r3
 8002972:	b2db      	uxtb	r3, r3
 8002974:	429a      	cmp	r2, r3
 8002976:	d106      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2200      	movs	r2, #0
 800297e:	2102      	movs	r1, #2
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff fa43 	bl	8001e0c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2103      	movs	r1, #3
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff fa29 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002992:	4603      	mov	r3, r0
 8002994:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10a      	bne.n	80029b2 <HAL_ADC_ConfigChannel+0x2f6>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2103      	movs	r1, #3
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fa1e 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 80029a8:	4603      	mov	r3, r0
 80029aa:	0e9b      	lsrs	r3, r3, #26
 80029ac:	f003 021f 	and.w	r2, r3, #31
 80029b0:	e010      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x318>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2103      	movs	r1, #3
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff fa13 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 80029be:	4603      	mov	r3, r0
 80029c0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029c4:	fa93 f3a3 	rbit	r3, r3
 80029c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80029ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029cc:	fab3 f383 	clz	r3, r3
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	461a      	mov	r2, r3
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d105      	bne.n	80029ec <HAL_ADC_ConfigChannel+0x330>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	0e9b      	lsrs	r3, r3, #26
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	e00a      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x346>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029f4:	fa93 f3a3 	rbit	r3, r3
 80029f8:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80029fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d106      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2103      	movs	r1, #3
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff f9fc 	bl	8001e0c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff fb15 	bl	8002048 <LL_ADC_IsEnabled>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f040 810c 	bne.w	8002c3e <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6818      	ldr	r0, [r3, #0]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	6819      	ldr	r1, [r3, #0]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	461a      	mov	r2, r3
 8002a34:	f7ff fa66 	bl	8001f04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	4aad      	ldr	r2, [pc, #692]	; (8002cf4 <HAL_ADC_ConfigChannel+0x638>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	f040 80fd 	bne.w	8002c3e <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d10b      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x3b0>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	0e9b      	lsrs	r3, r3, #26
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	f003 031f 	and.w	r3, r3, #31
 8002a60:	2b09      	cmp	r3, #9
 8002a62:	bf94      	ite	ls
 8002a64:	2301      	movls	r3, #1
 8002a66:	2300      	movhi	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	e012      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x3d6>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a74:	fa93 f3a3 	rbit	r3, r3
 8002a78:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a7c:	fab3 f383 	clz	r3, r3
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	3301      	adds	r3, #1
 8002a84:	f003 031f 	and.w	r3, r3, #31
 8002a88:	2b09      	cmp	r3, #9
 8002a8a:	bf94      	ite	ls
 8002a8c:	2301      	movls	r3, #1
 8002a8e:	2300      	movhi	r3, #0
 8002a90:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d064      	beq.n	8002b60 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d107      	bne.n	8002ab2 <HAL_ADC_ConfigChannel+0x3f6>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	0e9b      	lsrs	r3, r3, #26
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	069b      	lsls	r3, r3, #26
 8002aac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ab0:	e00e      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x414>
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aba:	fa93 f3a3 	rbit	r3, r3
 8002abe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	3301      	adds	r3, #1
 8002aca:	069b      	lsls	r3, r3, #26
 8002acc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d109      	bne.n	8002af0 <HAL_ADC_ConfigChannel+0x434>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	0e9b      	lsrs	r3, r3, #26
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	2101      	movs	r1, #1
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	e010      	b.n	8002b12 <HAL_ADC_ConfigChannel+0x456>
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af8:	fa93 f3a3 	rbit	r3, r3
 8002afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b00:	fab3 f383 	clz	r3, r3
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	3301      	adds	r3, #1
 8002b08:	f003 031f 	and.w	r3, r3, #31
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b12:	ea42 0103 	orr.w	r1, r2, r3
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10a      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x47c>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	0e9b      	lsrs	r3, r3, #26
 8002b28:	3301      	adds	r3, #1
 8002b2a:	f003 021f 	and.w	r2, r3, #31
 8002b2e:	4613      	mov	r3, r2
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	4413      	add	r3, r2
 8002b34:	051b      	lsls	r3, r3, #20
 8002b36:	e011      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x4a0>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b40:	fa93 f3a3 	rbit	r3, r3
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b48:	fab3 f383 	clz	r3, r3
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	3301      	adds	r3, #1
 8002b50:	f003 021f 	and.w	r2, r3, #31
 8002b54:	4613      	mov	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	4413      	add	r3, r2
 8002b5a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b5c:	430b      	orrs	r3, r1
 8002b5e:	e069      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d107      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x4c0>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	0e9b      	lsrs	r3, r3, #26
 8002b72:	3301      	adds	r3, #1
 8002b74:	069b      	lsls	r3, r3, #26
 8002b76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b7a:	e00e      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x4de>
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b82:	6a3b      	ldr	r3, [r7, #32]
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	61fb      	str	r3, [r7, #28]
  return result;
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	fab3 f383 	clz	r3, r3
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	3301      	adds	r3, #1
 8002b94:	069b      	lsls	r3, r3, #26
 8002b96:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d109      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x4fe>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	0e9b      	lsrs	r3, r3, #26
 8002bac:	3301      	adds	r3, #1
 8002bae:	f003 031f 	and.w	r3, r3, #31
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb8:	e010      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x520>
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	fa93 f3a3 	rbit	r3, r3
 8002bc6:	617b      	str	r3, [r7, #20]
  return result;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fab3 f383 	clz	r3, r3
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	f003 031f 	and.w	r3, r3, #31
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bdc:	ea42 0103 	orr.w	r1, r2, r3
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10d      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x54c>
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	0e9b      	lsrs	r3, r3, #26
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	f003 021f 	and.w	r2, r3, #31
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	4413      	add	r3, r2
 8002bfe:	3b1e      	subs	r3, #30
 8002c00:	051b      	lsls	r3, r3, #20
 8002c02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c06:	e014      	b.n	8002c32 <HAL_ADC_ConfigChannel+0x576>
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	fa93 f3a3 	rbit	r3, r3
 8002c14:	60fb      	str	r3, [r7, #12]
  return result;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	fab3 f383 	clz	r3, r3
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	3301      	adds	r3, #1
 8002c20:	f003 021f 	and.w	r2, r3, #31
 8002c24:	4613      	mov	r3, r2
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	4413      	add	r3, r2
 8002c2a:	3b1e      	subs	r3, #30
 8002c2c:	051b      	lsls	r3, r3, #20
 8002c2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c32:	430b      	orrs	r3, r1
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	6892      	ldr	r2, [r2, #8]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f7ff f93b 	bl	8001eb4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	4b2d      	ldr	r3, [pc, #180]	; (8002cf8 <HAL_ADC_ConfigChannel+0x63c>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 808c 	beq.w	8002d64 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c4c:	482b      	ldr	r0, [pc, #172]	; (8002cfc <HAL_ADC_ConfigChannel+0x640>)
 8002c4e:	f7ff f899 	bl	8001d84 <LL_ADC_GetCommonPathInternalCh>
 8002c52:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a29      	ldr	r2, [pc, #164]	; (8002d00 <HAL_ADC_ConfigChannel+0x644>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d12b      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x5fc>
 8002c60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d125      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a24      	ldr	r2, [pc, #144]	; (8002d04 <HAL_ADC_ConfigChannel+0x648>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d004      	beq.n	8002c80 <HAL_ADC_ConfigChannel+0x5c4>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a23      	ldr	r2, [pc, #140]	; (8002d08 <HAL_ADC_ConfigChannel+0x64c>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d16e      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c88:	4619      	mov	r1, r3
 8002c8a:	481c      	ldr	r0, [pc, #112]	; (8002cfc <HAL_ADC_ConfigChannel+0x640>)
 8002c8c:	f7ff f867 	bl	8001d5e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002c90:	4b1e      	ldr	r3, [pc, #120]	; (8002d0c <HAL_ADC_ConfigChannel+0x650>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	099b      	lsrs	r3, r3, #6
 8002c96:	4a1e      	ldr	r2, [pc, #120]	; (8002d10 <HAL_ADC_ConfigChannel+0x654>)
 8002c98:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9c:	099a      	lsrs	r2, r3, #6
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	4413      	add	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002ca8:	e002      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1f9      	bne.n	8002caa <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cb6:	e052      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a15      	ldr	r2, [pc, #84]	; (8002d14 <HAL_ADC_ConfigChannel+0x658>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d12a      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x65c>
 8002cc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d124      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a0c      	ldr	r2, [pc, #48]	; (8002d04 <HAL_ADC_ConfigChannel+0x648>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d004      	beq.n	8002ce2 <HAL_ADC_ConfigChannel+0x626>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a0a      	ldr	r2, [pc, #40]	; (8002d08 <HAL_ADC_ConfigChannel+0x64c>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d13f      	bne.n	8002d62 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ce2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ce6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cea:	4619      	mov	r1, r3
 8002cec:	4803      	ldr	r0, [pc, #12]	; (8002cfc <HAL_ADC_ConfigChannel+0x640>)
 8002cee:	f7ff f836 	bl	8001d5e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cf2:	e036      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x6a6>
 8002cf4:	407f0000 	.word	0x407f0000
 8002cf8:	80080000 	.word	0x80080000
 8002cfc:	50040300 	.word	0x50040300
 8002d00:	c7520000 	.word	0xc7520000
 8002d04:	50040000 	.word	0x50040000
 8002d08:	50040200 	.word	0x50040200
 8002d0c:	20000000 	.word	0x20000000
 8002d10:	053e2d63 	.word	0x053e2d63
 8002d14:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a16      	ldr	r2, [pc, #88]	; (8002d78 <HAL_ADC_ConfigChannel+0x6bc>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d120      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d11a      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a12      	ldr	r2, [pc, #72]	; (8002d7c <HAL_ADC_ConfigChannel+0x6c0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d115      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d40:	4619      	mov	r1, r3
 8002d42:	480f      	ldr	r0, [pc, #60]	; (8002d80 <HAL_ADC_ConfigChannel+0x6c4>)
 8002d44:	f7ff f80b 	bl	8001d5e <LL_ADC_SetCommonPathInternalCh>
 8002d48:	e00c      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d4e:	f043 0220 	orr.w	r2, r3, #32
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002d5c:	e002      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d5e:	bf00      	nop
 8002d60:	e000      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d62:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d6c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3798      	adds	r7, #152	; 0x98
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	80000001 	.word	0x80000001
 8002d7c:	50040000 	.word	0x50040000
 8002d80:	50040300 	.word	0x50040300

08002d84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff f959 	bl	8002048 <LL_ADC_IsEnabled>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d146      	bne.n	8002e2a <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689a      	ldr	r2, [r3, #8]
 8002da2:	4b24      	ldr	r3, [pc, #144]	; (8002e34 <ADC_Enable+0xb0>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00d      	beq.n	8002dc6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dae:	f043 0210 	orr.w	r2, r3, #16
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dba:	f043 0201 	orr.w	r2, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e032      	b.n	8002e2c <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff f928 	bl	8002020 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002dd0:	f7fe ff84 	bl	8001cdc <HAL_GetTick>
 8002dd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dd6:	e021      	b.n	8002e1c <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff f933 	bl	8002048 <LL_ADC_IsEnabled>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d104      	bne.n	8002df2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff f917 	bl	8002020 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002df2:	f7fe ff73 	bl	8001cdc <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d90d      	bls.n	8002e1c <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e04:	f043 0210 	orr.w	r2, r3, #16
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e10:	f043 0201 	orr.w	r2, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e007      	b.n	8002e2c <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d1d6      	bne.n	8002dd8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	8000003f 	.word	0x8000003f

08002e38 <LL_ADC_IsEnabled>:
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <LL_ADC_IsEnabled+0x18>
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e000      	b.n	8002e52 <LL_ADC_IsEnabled+0x1a>
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <LL_ADC_REG_IsConversionOngoing>:
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 0304 	and.w	r3, r3, #4
 8002e6e:	2b04      	cmp	r3, #4
 8002e70:	d101      	bne.n	8002e76 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e72:	2301      	movs	r3, #1
 8002e74:	e000      	b.n	8002e78 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002e84:	b590      	push	{r4, r7, lr}
 8002e86:	b09f      	sub	sp, #124	; 0x7c
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e08f      	b.n	8002fc2 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a47      	ldr	r2, [pc, #284]	; (8002fcc <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d102      	bne.n	8002eba <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002eb4:	4b46      	ldr	r3, [pc, #280]	; (8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002eb6:	60bb      	str	r3, [r7, #8]
 8002eb8:	e001      	b.n	8002ebe <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10b      	bne.n	8002edc <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec8:	f043 0220 	orr.w	r2, r3, #32
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e072      	b.n	8002fc2 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff ffbd 	bl	8002e5e <LL_ADC_REG_IsConversionOngoing>
 8002ee4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff ffb7 	bl	8002e5e <LL_ADC_REG_IsConversionOngoing>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d154      	bne.n	8002fa0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002ef6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d151      	bne.n	8002fa0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002efc:	4b35      	ldr	r3, [pc, #212]	; (8002fd4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002efe:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d02c      	beq.n	8002f62 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002f08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	6859      	ldr	r1, [r3, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f1a:	035b      	lsls	r3, r3, #13
 8002f1c:	430b      	orrs	r3, r1
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f22:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f24:	4829      	ldr	r0, [pc, #164]	; (8002fcc <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002f26:	f7ff ff87 	bl	8002e38 <LL_ADC_IsEnabled>
 8002f2a:	4604      	mov	r4, r0
 8002f2c:	4828      	ldr	r0, [pc, #160]	; (8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002f2e:	f7ff ff83 	bl	8002e38 <LL_ADC_IsEnabled>
 8002f32:	4603      	mov	r3, r0
 8002f34:	431c      	orrs	r4, r3
 8002f36:	4828      	ldr	r0, [pc, #160]	; (8002fd8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f38:	f7ff ff7e 	bl	8002e38 <LL_ADC_IsEnabled>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	4323      	orrs	r3, r4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d137      	bne.n	8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f4c:	f023 030f 	bic.w	r3, r3, #15
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	6811      	ldr	r1, [r2, #0]
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	6892      	ldr	r2, [r2, #8]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f5e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f60:	e028      	b.n	8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f6c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f6e:	4817      	ldr	r0, [pc, #92]	; (8002fcc <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002f70:	f7ff ff62 	bl	8002e38 <LL_ADC_IsEnabled>
 8002f74:	4604      	mov	r4, r0
 8002f76:	4816      	ldr	r0, [pc, #88]	; (8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002f78:	f7ff ff5e 	bl	8002e38 <LL_ADC_IsEnabled>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	431c      	orrs	r4, r3
 8002f80:	4815      	ldr	r0, [pc, #84]	; (8002fd8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f82:	f7ff ff59 	bl	8002e38 <LL_ADC_IsEnabled>
 8002f86:	4603      	mov	r3, r0
 8002f88:	4323      	orrs	r3, r4
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d112      	bne.n	8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f96:	f023 030f 	bic.w	r3, r3, #15
 8002f9a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002f9c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f9e:	e009      	b.n	8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa4:	f043 0220 	orr.w	r2, r3, #32
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002fb2:	e000      	b.n	8002fb6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fb4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fbe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	377c      	adds	r7, #124	; 0x7c
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd90      	pop	{r4, r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	50040000 	.word	0x50040000
 8002fd0:	50040100 	.word	0x50040100
 8002fd4:	50040300 	.word	0x50040300
 8002fd8:	50040200 	.word	0x50040200

08002fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fec:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <__NVIC_SetPriorityGrouping+0x44>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003004:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800300c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800300e:	4a04      	ldr	r2, [pc, #16]	; (8003020 <__NVIC_SetPriorityGrouping+0x44>)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	60d3      	str	r3, [r2, #12]
}
 8003014:	bf00      	nop
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003028:	4b04      	ldr	r3, [pc, #16]	; (800303c <__NVIC_GetPriorityGrouping+0x18>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	0a1b      	lsrs	r3, r3, #8
 800302e:	f003 0307 	and.w	r3, r3, #7
}
 8003032:	4618      	mov	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr
 800303c:	e000ed00 	.word	0xe000ed00

08003040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800304a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304e:	2b00      	cmp	r3, #0
 8003050:	db0b      	blt.n	800306a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	f003 021f 	and.w	r2, r3, #31
 8003058:	4907      	ldr	r1, [pc, #28]	; (8003078 <__NVIC_EnableIRQ+0x38>)
 800305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	2001      	movs	r0, #1
 8003062:	fa00 f202 	lsl.w	r2, r0, r2
 8003066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	e000e100 	.word	0xe000e100

0800307c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	4603      	mov	r3, r0
 8003084:	6039      	str	r1, [r7, #0]
 8003086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308c:	2b00      	cmp	r3, #0
 800308e:	db0a      	blt.n	80030a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	b2da      	uxtb	r2, r3
 8003094:	490c      	ldr	r1, [pc, #48]	; (80030c8 <__NVIC_SetPriority+0x4c>)
 8003096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309a:	0112      	lsls	r2, r2, #4
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	440b      	add	r3, r1
 80030a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a4:	e00a      	b.n	80030bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	4908      	ldr	r1, [pc, #32]	; (80030cc <__NVIC_SetPriority+0x50>)
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	3b04      	subs	r3, #4
 80030b4:	0112      	lsls	r2, r2, #4
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	440b      	add	r3, r1
 80030ba:	761a      	strb	r2, [r3, #24]
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	e000e100 	.word	0xe000e100
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b089      	sub	sp, #36	; 0x24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	f1c3 0307 	rsb	r3, r3, #7
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	bf28      	it	cs
 80030ee:	2304      	movcs	r3, #4
 80030f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	3304      	adds	r3, #4
 80030f6:	2b06      	cmp	r3, #6
 80030f8:	d902      	bls.n	8003100 <NVIC_EncodePriority+0x30>
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3b03      	subs	r3, #3
 80030fe:	e000      	b.n	8003102 <NVIC_EncodePriority+0x32>
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003104:	f04f 32ff 	mov.w	r2, #4294967295
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43da      	mvns	r2, r3
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	401a      	ands	r2, r3
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003118:	f04f 31ff 	mov.w	r1, #4294967295
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	fa01 f303 	lsl.w	r3, r1, r3
 8003122:	43d9      	mvns	r1, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003128:	4313      	orrs	r3, r2
         );
}
 800312a:	4618      	mov	r0, r3
 800312c:	3724      	adds	r7, #36	; 0x24
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7ff ff4c 	bl	8002fdc <__NVIC_SetPriorityGrouping>
}
 8003144:	bf00      	nop
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	4603      	mov	r3, r0
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800315a:	2300      	movs	r3, #0
 800315c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800315e:	f7ff ff61 	bl	8003024 <__NVIC_GetPriorityGrouping>
 8003162:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	68b9      	ldr	r1, [r7, #8]
 8003168:	6978      	ldr	r0, [r7, #20]
 800316a:	f7ff ffb1 	bl	80030d0 <NVIC_EncodePriority>
 800316e:	4602      	mov	r2, r0
 8003170:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003174:	4611      	mov	r1, r2
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ff80 	bl	800307c <__NVIC_SetPriority>
}
 800317c:	bf00      	nop
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800318e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff ff54 	bl	8003040 <__NVIC_EnableIRQ>
}
 8003198:	bf00      	nop
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e0ac      	b.n	800330c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 f8b2 	bl	8003320 <DFSDM_GetChannelFromInstance>
 80031bc:	4602      	mov	r2, r0
 80031be:	4b55      	ldr	r3, [pc, #340]	; (8003314 <HAL_DFSDM_ChannelInit+0x174>)
 80031c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e09f      	b.n	800330c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f7fe fa2b 	bl	8001628 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80031d2:	4b51      	ldr	r3, [pc, #324]	; (8003318 <HAL_DFSDM_ChannelInit+0x178>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	3301      	adds	r3, #1
 80031d8:	4a4f      	ldr	r2, [pc, #316]	; (8003318 <HAL_DFSDM_ChannelInit+0x178>)
 80031da:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80031dc:	4b4e      	ldr	r3, [pc, #312]	; (8003318 <HAL_DFSDM_ChannelInit+0x178>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d125      	bne.n	8003230 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80031e4:	4b4d      	ldr	r3, [pc, #308]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a4c      	ldr	r2, [pc, #304]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 80031ea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80031ee:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80031f0:	4b4a      	ldr	r3, [pc, #296]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	4948      	ldr	r1, [pc, #288]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80031fe:	4b47      	ldr	r3, [pc, #284]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a46      	ldr	r2, [pc, #280]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 8003204:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003208:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	791b      	ldrb	r3, [r3, #4]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d108      	bne.n	8003224 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003212:	4b42      	ldr	r3, [pc, #264]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	3b01      	subs	r3, #1
 800321c:	041b      	lsls	r3, r3, #16
 800321e:	493f      	ldr	r1, [pc, #252]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 8003220:	4313      	orrs	r3, r2
 8003222:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003224:	4b3d      	ldr	r3, [pc, #244]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a3c      	ldr	r2, [pc, #240]	; (800331c <HAL_DFSDM_ChannelInit+0x17c>)
 800322a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800322e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800323e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6819      	ldr	r1, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800324e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003254:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 020f 	bic.w	r2, r2, #15
 800326c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6819      	ldr	r1, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689a      	ldr	r2, [r3, #8]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003294:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6899      	ldr	r1, [r3, #8]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a4:	3b01      	subs	r3, #1
 80032a6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f002 0207 	and.w	r2, r2, #7
 80032c0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6859      	ldr	r1, [r3, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80032d4:	431a      	orrs	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032ec:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f000 f810 	bl	8003320 <DFSDM_GetChannelFromInstance>
 8003300:	4601      	mov	r1, r0
 8003302:	4a04      	ldr	r2, [pc, #16]	; (8003314 <HAL_DFSDM_ChannelInit+0x174>)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	200002f8 	.word	0x200002f8
 8003318:	200002f4 	.word	0x200002f4
 800331c:	40016000 	.word	0x40016000

08003320 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a20      	ldr	r2, [pc, #128]	; (80033ac <DFSDM_GetChannelFromInstance+0x8c>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d102      	bne.n	8003336 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003330:	2300      	movs	r3, #0
 8003332:	60fb      	str	r3, [r7, #12]
 8003334:	e032      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel1)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a1d      	ldr	r2, [pc, #116]	; (80033b0 <DFSDM_GetChannelFromInstance+0x90>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d102      	bne.n	8003344 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800333e:	2301      	movs	r3, #1
 8003340:	60fb      	str	r3, [r7, #12]
 8003342:	e02b      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel2)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a1b      	ldr	r2, [pc, #108]	; (80033b4 <DFSDM_GetChannelFromInstance+0x94>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d102      	bne.n	8003352 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800334c:	2302      	movs	r3, #2
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	e024      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel3)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a18      	ldr	r2, [pc, #96]	; (80033b8 <DFSDM_GetChannelFromInstance+0x98>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d102      	bne.n	8003360 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 3;
 800335a:	2303      	movs	r3, #3
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	e01d      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a16      	ldr	r2, [pc, #88]	; (80033bc <DFSDM_GetChannelFromInstance+0x9c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d102      	bne.n	800336e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 4;
 8003368:	2304      	movs	r3, #4
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	e016      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel5)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a13      	ldr	r2, [pc, #76]	; (80033c0 <DFSDM_GetChannelFromInstance+0xa0>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d102      	bne.n	800337c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 5;
 8003376:	2305      	movs	r3, #5
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	e00f      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel6)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a11      	ldr	r2, [pc, #68]	; (80033c4 <DFSDM_GetChannelFromInstance+0xa4>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d102      	bne.n	800338a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 6;
 8003384:	2306      	movs	r3, #6
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	e008      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel7)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a0e      	ldr	r2, [pc, #56]	; (80033c8 <DFSDM_GetChannelFromInstance+0xa8>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d102      	bne.n	8003398 <DFSDM_GetChannelFromInstance+0x78>
  {
    channel = 7;
 8003392:	2307      	movs	r3, #7
 8003394:	60fb      	str	r3, [r7, #12]
 8003396:	e001      	b.n	800339c <DFSDM_GetChannelFromInstance+0x7c>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    channel = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800339c:	68fb      	ldr	r3, [r7, #12]
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40016000 	.word	0x40016000
 80033b0:	40016020 	.word	0x40016020
 80033b4:	40016040 	.word	0x40016040
 80033b8:	40016060 	.word	0x40016060
 80033bc:	40016080 	.word	0x40016080
 80033c0:	400160a0 	.word	0x400160a0
 80033c4:	400160c0 	.word	0x400160c0
 80033c8:	400160e0 	.word	0x400160e0

080033cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033da:	e17f      	b.n	80036dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	2101      	movs	r1, #1
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	fa01 f303 	lsl.w	r3, r1, r3
 80033e8:	4013      	ands	r3, r2
 80033ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 8171 	beq.w	80036d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d003      	beq.n	8003404 <HAL_GPIO_Init+0x38>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b12      	cmp	r3, #18
 8003402:	d123      	bne.n	800344c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	08da      	lsrs	r2, r3, #3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3208      	adds	r2, #8
 800340c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	220f      	movs	r2, #15
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	43db      	mvns	r3, r3
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4013      	ands	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	691a      	ldr	r2, [r3, #16]
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	08da      	lsrs	r2, r3, #3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3208      	adds	r2, #8
 8003446:	6939      	ldr	r1, [r7, #16]
 8003448:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	2203      	movs	r2, #3
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	43db      	mvns	r3, r3
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	4013      	ands	r3, r2
 8003462:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 0203 	and.w	r2, r3, #3
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d00b      	beq.n	80034a0 <HAL_GPIO_Init+0xd4>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b02      	cmp	r3, #2
 800348e:	d007      	beq.n	80034a0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003494:	2b11      	cmp	r3, #17
 8003496:	d003      	beq.n	80034a0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b12      	cmp	r3, #18
 800349e:	d130      	bne.n	8003502 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	2203      	movs	r2, #3
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4013      	ands	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68da      	ldr	r2, [r3, #12]
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034d6:	2201      	movs	r2, #1
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43db      	mvns	r3, r3
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4013      	ands	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	091b      	lsrs	r3, r3, #4
 80034ec:	f003 0201 	and.w	r2, r3, #1
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f003 0303 	and.w	r3, r3, #3
 800350a:	2b03      	cmp	r3, #3
 800350c:	d118      	bne.n	8003540 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003514:	2201      	movs	r2, #1
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4013      	ands	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	08db      	lsrs	r3, r3, #3
 800352a:	f003 0201 	and.w	r2, r3, #1
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	2203      	movs	r2, #3
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	43db      	mvns	r3, r3
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4013      	ands	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4313      	orrs	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 80ac 	beq.w	80036d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357e:	4b5e      	ldr	r3, [pc, #376]	; (80036f8 <HAL_GPIO_Init+0x32c>)
 8003580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003582:	4a5d      	ldr	r2, [pc, #372]	; (80036f8 <HAL_GPIO_Init+0x32c>)
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	6613      	str	r3, [r2, #96]	; 0x60
 800358a:	4b5b      	ldr	r3, [pc, #364]	; (80036f8 <HAL_GPIO_Init+0x32c>)
 800358c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	60bb      	str	r3, [r7, #8]
 8003594:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003596:	4a59      	ldr	r2, [pc, #356]	; (80036fc <HAL_GPIO_Init+0x330>)
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	3302      	adds	r3, #2
 800359e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	220f      	movs	r2, #15
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	4013      	ands	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80035c0:	d025      	beq.n	800360e <HAL_GPIO_Init+0x242>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a4e      	ldr	r2, [pc, #312]	; (8003700 <HAL_GPIO_Init+0x334>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d01f      	beq.n	800360a <HAL_GPIO_Init+0x23e>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a4d      	ldr	r2, [pc, #308]	; (8003704 <HAL_GPIO_Init+0x338>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d019      	beq.n	8003606 <HAL_GPIO_Init+0x23a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a4c      	ldr	r2, [pc, #304]	; (8003708 <HAL_GPIO_Init+0x33c>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d013      	beq.n	8003602 <HAL_GPIO_Init+0x236>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a4b      	ldr	r2, [pc, #300]	; (800370c <HAL_GPIO_Init+0x340>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d00d      	beq.n	80035fe <HAL_GPIO_Init+0x232>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a4a      	ldr	r2, [pc, #296]	; (8003710 <HAL_GPIO_Init+0x344>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d007      	beq.n	80035fa <HAL_GPIO_Init+0x22e>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a49      	ldr	r2, [pc, #292]	; (8003714 <HAL_GPIO_Init+0x348>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d101      	bne.n	80035f6 <HAL_GPIO_Init+0x22a>
 80035f2:	2306      	movs	r3, #6
 80035f4:	e00c      	b.n	8003610 <HAL_GPIO_Init+0x244>
 80035f6:	2307      	movs	r3, #7
 80035f8:	e00a      	b.n	8003610 <HAL_GPIO_Init+0x244>
 80035fa:	2305      	movs	r3, #5
 80035fc:	e008      	b.n	8003610 <HAL_GPIO_Init+0x244>
 80035fe:	2304      	movs	r3, #4
 8003600:	e006      	b.n	8003610 <HAL_GPIO_Init+0x244>
 8003602:	2303      	movs	r3, #3
 8003604:	e004      	b.n	8003610 <HAL_GPIO_Init+0x244>
 8003606:	2302      	movs	r3, #2
 8003608:	e002      	b.n	8003610 <HAL_GPIO_Init+0x244>
 800360a:	2301      	movs	r3, #1
 800360c:	e000      	b.n	8003610 <HAL_GPIO_Init+0x244>
 800360e:	2300      	movs	r3, #0
 8003610:	697a      	ldr	r2, [r7, #20]
 8003612:	f002 0203 	and.w	r2, r2, #3
 8003616:	0092      	lsls	r2, r2, #2
 8003618:	4093      	lsls	r3, r2
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	4313      	orrs	r3, r2
 800361e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003620:	4936      	ldr	r1, [pc, #216]	; (80036fc <HAL_GPIO_Init+0x330>)
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	089b      	lsrs	r3, r3, #2
 8003626:	3302      	adds	r3, #2
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800362e:	4b3a      	ldr	r3, [pc, #232]	; (8003718 <HAL_GPIO_Init+0x34c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	43db      	mvns	r3, r3
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4013      	ands	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d003      	beq.n	8003652 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4313      	orrs	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003652:	4a31      	ldr	r2, [pc, #196]	; (8003718 <HAL_GPIO_Init+0x34c>)
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003658:	4b2f      	ldr	r3, [pc, #188]	; (8003718 <HAL_GPIO_Init+0x34c>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	43db      	mvns	r3, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4013      	ands	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4313      	orrs	r3, r2
 800367a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800367c:	4a26      	ldr	r2, [pc, #152]	; (8003718 <HAL_GPIO_Init+0x34c>)
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003682:	4b25      	ldr	r3, [pc, #148]	; (8003718 <HAL_GPIO_Init+0x34c>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	43db      	mvns	r3, r3
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036a6:	4a1c      	ldr	r2, [pc, #112]	; (8003718 <HAL_GPIO_Init+0x34c>)
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036ac:	4b1a      	ldr	r3, [pc, #104]	; (8003718 <HAL_GPIO_Init+0x34c>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	43db      	mvns	r3, r3
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4013      	ands	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036d0:	4a11      	ldr	r2, [pc, #68]	; (8003718 <HAL_GPIO_Init+0x34c>)
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	3301      	adds	r3, #1
 80036da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	fa22 f303 	lsr.w	r3, r2, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f47f ae78 	bne.w	80033dc <HAL_GPIO_Init+0x10>
  }
}
 80036ec:	bf00      	nop
 80036ee:	371c      	adds	r7, #28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	40021000 	.word	0x40021000
 80036fc:	40010000 	.word	0x40010000
 8003700:	48000400 	.word	0x48000400
 8003704:	48000800 	.word	0x48000800
 8003708:	48000c00 	.word	0x48000c00
 800370c:	48001000 	.word	0x48001000
 8003710:	48001400 	.word	0x48001400
 8003714:	48001800 	.word	0x48001800
 8003718:	40010400 	.word	0x40010400

0800371c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
 8003728:	4613      	mov	r3, r2
 800372a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800372c:	787b      	ldrb	r3, [r7, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003738:	e002      	b.n	8003740 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800373a:	887a      	ldrh	r2, [r7, #2]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003756:	4b08      	ldr	r3, [pc, #32]	; (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003758:	695a      	ldr	r2, [r3, #20]
 800375a:	88fb      	ldrh	r3, [r7, #6]
 800375c:	4013      	ands	r3, r2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d006      	beq.n	8003770 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003762:	4a05      	ldr	r2, [pc, #20]	; (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003764:	88fb      	ldrh	r3, [r7, #6]
 8003766:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f806 	bl	800377c <HAL_GPIO_EXTI_Callback>
  }
}
 8003770:	bf00      	nop
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40010400 	.word	0x40010400

0800377c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr

08003792 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b082      	sub	sp, #8
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d101      	bne.n	80037a4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e081      	b.n	80038a8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d106      	bne.n	80037be <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7fd ff79 	bl	80016b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2224      	movs	r2, #36	; 0x24
 80037c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0201 	bic.w	r2, r2, #1
 80037d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d107      	bne.n	800380c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003808:	609a      	str	r2, [r3, #8]
 800380a:	e006      	b.n	800381a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003818:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	2b02      	cmp	r3, #2
 8003820:	d104      	bne.n	800382c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800382a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	6812      	ldr	r2, [r2, #0]
 8003836:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800383a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800383e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800384e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	691a      	ldr	r2, [r3, #16]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	ea42 0103 	orr.w	r1, r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	021a      	lsls	r2, r3, #8
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69d9      	ldr	r1, [r3, #28]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a1a      	ldr	r2, [r3, #32]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f042 0201 	orr.w	r2, r2, #1
 8003888:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b20      	cmp	r3, #32
 80038c4:	d138      	bne.n	8003938 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d101      	bne.n	80038d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e032      	b.n	800393a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2224      	movs	r2, #36	; 0x24
 80038e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0201 	bic.w	r2, r2, #1
 80038f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003902:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6819      	ldr	r1, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	683a      	ldr	r2, [r7, #0]
 8003910:	430a      	orrs	r2, r1
 8003912:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f042 0201 	orr.w	r2, r2, #1
 8003922:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003934:	2300      	movs	r3, #0
 8003936:	e000      	b.n	800393a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003938:	2302      	movs	r3, #2
  }
}
 800393a:	4618      	mov	r0, r3
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003946:	b480      	push	{r7}
 8003948:	b085      	sub	sp, #20
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
 800394e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b20      	cmp	r3, #32
 800395a:	d139      	bne.n	80039d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003962:	2b01      	cmp	r3, #1
 8003964:	d101      	bne.n	800396a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003966:	2302      	movs	r3, #2
 8003968:	e033      	b.n	80039d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2224      	movs	r2, #36	; 0x24
 8003976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0201 	bic.w	r2, r2, #1
 8003988:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003998:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f042 0201 	orr.w	r2, r2, #1
 80039ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2220      	movs	r2, #32
 80039c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039cc:	2300      	movs	r3, #0
 80039ce:	e000      	b.n	80039d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80039d0:	2302      	movs	r3, #2
  }
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3714      	adds	r7, #20
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80039de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039e0:	b08f      	sub	sp, #60	; 0x3c
 80039e2:	af0a      	add	r7, sp, #40	; 0x28
 80039e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e116      	b.n	8003c1e <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7fd ff92 	bl	8001934 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2203      	movs	r2, #3
 8003a14:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d102      	bne.n	8003a2a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f002 fda5 	bl	800657e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	603b      	str	r3, [r7, #0]
 8003a3a:	687e      	ldr	r6, [r7, #4]
 8003a3c:	466d      	mov	r5, sp
 8003a3e:	f106 0410 	add.w	r4, r6, #16
 8003a42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a4a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a4e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003a52:	1d33      	adds	r3, r6, #4
 8003a54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a56:	6838      	ldr	r0, [r7, #0]
 8003a58:	f002 fd3f 	bl	80064da <USB_CoreInit>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d005      	beq.n	8003a6e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2202      	movs	r2, #2
 8003a66:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e0d7      	b.n	8003c1e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2100      	movs	r1, #0
 8003a74:	4618      	mov	r0, r3
 8003a76:	f002 fd93 	bl	80065a0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	73fb      	strb	r3, [r7, #15]
 8003a7e:	e04a      	b.n	8003b16 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a80:	7bfa      	ldrb	r2, [r7, #15]
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	4613      	mov	r3, r2
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	1a9b      	subs	r3, r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	440b      	add	r3, r1
 8003a8e:	333d      	adds	r3, #61	; 0x3d
 8003a90:	2201      	movs	r2, #1
 8003a92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a94:	7bfa      	ldrb	r2, [r7, #15]
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	4613      	mov	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	1a9b      	subs	r3, r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	440b      	add	r3, r1
 8003aa2:	333c      	adds	r3, #60	; 0x3c
 8003aa4:	7bfa      	ldrb	r2, [r7, #15]
 8003aa6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003aa8:	7bfa      	ldrb	r2, [r7, #15]
 8003aaa:	7bfb      	ldrb	r3, [r7, #15]
 8003aac:	b298      	uxth	r0, r3
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	1a9b      	subs	r3, r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	3342      	adds	r3, #66	; 0x42
 8003abc:	4602      	mov	r2, r0
 8003abe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003ac0:	7bfa      	ldrb	r2, [r7, #15]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	1a9b      	subs	r3, r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	333f      	adds	r3, #63	; 0x3f
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003ad4:	7bfa      	ldrb	r2, [r7, #15]
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	1a9b      	subs	r3, r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	3344      	adds	r3, #68	; 0x44
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ae8:	7bfa      	ldrb	r2, [r7, #15]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	1a9b      	subs	r3, r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	440b      	add	r3, r1
 8003af6:	3348      	adds	r3, #72	; 0x48
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003afc:	7bfa      	ldrb	r2, [r7, #15]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	3350      	adds	r3, #80	; 0x50
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
 8003b12:	3301      	adds	r3, #1
 8003b14:	73fb      	strb	r3, [r7, #15]
 8003b16:	7bfa      	ldrb	r2, [r7, #15]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d3af      	bcc.n	8003a80 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b20:	2300      	movs	r3, #0
 8003b22:	73fb      	strb	r3, [r7, #15]
 8003b24:	e044      	b.n	8003bb0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b26:	7bfa      	ldrb	r2, [r7, #15]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	1a9b      	subs	r3, r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003b38:	2200      	movs	r2, #0
 8003b3a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b3c:	7bfa      	ldrb	r2, [r7, #15]
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	1a9b      	subs	r3, r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003b4e:	7bfa      	ldrb	r2, [r7, #15]
 8003b50:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b52:	7bfa      	ldrb	r2, [r7, #15]
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	4613      	mov	r3, r2
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	1a9b      	subs	r3, r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	440b      	add	r3, r1
 8003b60:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003b64:	2200      	movs	r2, #0
 8003b66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b68:	7bfa      	ldrb	r2, [r7, #15]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	1a9b      	subs	r3, r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b7e:	7bfa      	ldrb	r2, [r7, #15]
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	4613      	mov	r3, r2
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	1a9b      	subs	r3, r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b90:	2200      	movs	r2, #0
 8003b92:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b94:	7bfa      	ldrb	r2, [r7, #15]
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	1a9b      	subs	r3, r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	3301      	adds	r3, #1
 8003bae:	73fb      	strb	r3, [r7, #15]
 8003bb0:	7bfa      	ldrb	r2, [r7, #15]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d3b5      	bcc.n	8003b26 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	603b      	str	r3, [r7, #0]
 8003bc0:	687e      	ldr	r6, [r7, #4]
 8003bc2:	466d      	mov	r5, sp
 8003bc4:	f106 0410 	add.w	r4, r6, #16
 8003bc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bcc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bd0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003bd4:	e885 0003 	stmia.w	r5, {r0, r1}
 8003bd8:	1d33      	adds	r3, r6, #4
 8003bda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bdc:	6838      	ldr	r0, [r7, #0]
 8003bde:	f002 fd09 	bl	80065f4 <USB_DevInit>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d005      	beq.n	8003bf4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2202      	movs	r2, #2
 8003bec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e014      	b.n	8003c1e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d102      	bne.n	8003c12 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f80a 	bl	8003c26 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f002 fe8f 	bl	800693a <USB_DevDisconnect>

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c26 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b085      	sub	sp, #20
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c58:	f043 0303 	orr.w	r3, r3, #3
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3714      	adds	r7, #20
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
	...

08003c70 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c74:	4b05      	ldr	r3, [pc, #20]	; (8003c8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a04      	ldr	r2, [pc, #16]	; (8003c8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c7e:	6013      	str	r3, [r2, #0]
}
 8003c80:	bf00      	nop
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	40007000 	.word	0x40007000

08003c90 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003c94:	4b04      	ldr	r3, [pc, #16]	; (8003ca8 <HAL_PWREx_GetVoltageRange+0x18>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	40007000 	.word	0x40007000

08003cac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cba:	d130      	bne.n	8003d1e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cbc:	4b23      	ldr	r3, [pc, #140]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cc8:	d038      	beq.n	8003d3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cca:	4b20      	ldr	r3, [pc, #128]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cd2:	4a1e      	ldr	r2, [pc, #120]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cd8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003cda:	4b1d      	ldr	r3, [pc, #116]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2232      	movs	r2, #50	; 0x32
 8003ce0:	fb02 f303 	mul.w	r3, r2, r3
 8003ce4:	4a1b      	ldr	r2, [pc, #108]	; (8003d54 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cea:	0c9b      	lsrs	r3, r3, #18
 8003cec:	3301      	adds	r3, #1
 8003cee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cf0:	e002      	b.n	8003cf8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cf8:	4b14      	ldr	r3, [pc, #80]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d04:	d102      	bne.n	8003d0c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1f2      	bne.n	8003cf2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d0c:	4b0f      	ldr	r3, [pc, #60]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d18:	d110      	bne.n	8003d3c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e00f      	b.n	8003d3e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d1e:	4b0b      	ldr	r3, [pc, #44]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d2a:	d007      	beq.n	8003d3c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d2c:	4b07      	ldr	r3, [pc, #28]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d34:	4a05      	ldr	r2, [pc, #20]	; (8003d4c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d3a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	40007000 	.word	0x40007000
 8003d50:	20000000 	.word	0x20000000
 8003d54:	431bde83 	.word	0x431bde83

08003d58 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003d5c:	4b05      	ldr	r3, [pc, #20]	; (8003d74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4a04      	ldr	r2, [pc, #16]	; (8003d74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003d62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d66:	6053      	str	r3, [r2, #4]
}
 8003d68:	bf00      	nop
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40007000 	.word	0x40007000

08003d78 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003d80:	f7fd ffac 	bl	8001cdc <HAL_GetTick>
 8003d84:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e06f      	b.n	8003e70 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d101      	bne.n	8003da0 <HAL_QSPI_Init+0x28>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	e067      	b.n	8003e70 <HAL_QSPI_Init+0xf8>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10b      	bne.n	8003dcc <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7fd fcbb 	bl	8001738 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003dc2:	f241 3188 	movw	r1, #5000	; 0x1388
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 f858 	bl	8003e7c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	021a      	lsls	r2, r3, #8
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	2120      	movs	r1, #32
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 f850 	bl	8003e98 <QSPI_WaitFlagStateUntilTimeout>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003dfc:	7afb      	ldrb	r3, [r7, #11]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d131      	bne.n	8003e66 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003e0c:	f023 0310 	bic.w	r3, r3, #16
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6852      	ldr	r2, [r2, #4]
 8003e14:	0611      	lsls	r1, r2, #24
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	68d2      	ldr	r2, [r2, #12]
 8003e1a:	4311      	orrs	r1, r2
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6812      	ldr	r2, [r2, #0]
 8003e20:	430b      	orrs	r3, r1
 8003e22:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	4b13      	ldr	r3, [pc, #76]	; (8003e78 <HAL_QSPI_Init+0x100>)
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6912      	ldr	r2, [r2, #16]
 8003e32:	0411      	lsls	r1, r2, #16
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6952      	ldr	r2, [r2, #20]
 8003e38:	4311      	orrs	r1, r2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6992      	ldr	r2, [r2, #24]
 8003e3e:	4311      	orrs	r1, r2
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	6812      	ldr	r2, [r2, #0]
 8003e44:	430b      	orrs	r3, r1
 8003e46:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0201 	orr.w	r2, r2, #1
 8003e56:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003e6e:	7afb      	ldrb	r3, [r7, #11]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	ffe0f8fe 	.word	0xffe0f8fe

08003e7c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	603b      	str	r3, [r7, #0]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003ea8:	e01a      	b.n	8003ee0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb0:	d016      	beq.n	8003ee0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb2:	f7fd ff13 	bl	8001cdc <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d302      	bcc.n	8003ec8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10b      	bne.n	8003ee0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2204      	movs	r2, #4
 8003ecc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ed4:	f043 0201 	orr.w	r2, r3, #1
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e00e      	b.n	8003efe <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	bf14      	ite	ne
 8003eee:	2301      	movne	r3, #1
 8003ef0:	2300      	moveq	r3, #0
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	79fb      	ldrb	r3, [r7, #7]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d1d6      	bne.n	8003eaa <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
	...

08003f08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b088      	sub	sp, #32
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e39d      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f1a:	4ba4      	ldr	r3, [pc, #656]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 030c 	and.w	r3, r3, #12
 8003f22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f24:	4ba1      	ldr	r3, [pc, #644]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	f003 0303 	and.w	r3, r3, #3
 8003f2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0310 	and.w	r3, r3, #16
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 80e1 	beq.w	80040fe <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d007      	beq.n	8003f52 <HAL_RCC_OscConfig+0x4a>
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	2b0c      	cmp	r3, #12
 8003f46:	f040 8088 	bne.w	800405a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	f040 8084 	bne.w	800405a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f52:	4b96      	ldr	r3, [pc, #600]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d005      	beq.n	8003f6a <HAL_RCC_OscConfig+0x62>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e375      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1a      	ldr	r2, [r3, #32]
 8003f6e:	4b8f      	ldr	r3, [pc, #572]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0308 	and.w	r3, r3, #8
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d004      	beq.n	8003f84 <HAL_RCC_OscConfig+0x7c>
 8003f7a:	4b8c      	ldr	r3, [pc, #560]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f82:	e005      	b.n	8003f90 <HAL_RCC_OscConfig+0x88>
 8003f84:	4b89      	ldr	r3, [pc, #548]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f8a:	091b      	lsrs	r3, r3, #4
 8003f8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d223      	bcs.n	8003fdc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 fd3b 	bl	8004a14 <RCC_SetFlashLatencyFromMSIRange>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e356      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fa8:	4b80      	ldr	r3, [pc, #512]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a7f      	ldr	r2, [pc, #508]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fae:	f043 0308 	orr.w	r3, r3, #8
 8003fb2:	6013      	str	r3, [r2, #0]
 8003fb4:	4b7d      	ldr	r3, [pc, #500]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	497a      	ldr	r1, [pc, #488]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fc6:	4b79      	ldr	r3, [pc, #484]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	021b      	lsls	r3, r3, #8
 8003fd4:	4975      	ldr	r1, [pc, #468]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	604b      	str	r3, [r1, #4]
 8003fda:	e022      	b.n	8004022 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003fdc:	4b73      	ldr	r3, [pc, #460]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a72      	ldr	r2, [pc, #456]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fe2:	f043 0308 	orr.w	r3, r3, #8
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	4b70      	ldr	r3, [pc, #448]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	496d      	ldr	r1, [pc, #436]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ffa:	4b6c      	ldr	r3, [pc, #432]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	69db      	ldr	r3, [r3, #28]
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	4968      	ldr	r1, [pc, #416]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 800400a:	4313      	orrs	r3, r2
 800400c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	4618      	mov	r0, r3
 8004014:	f000 fcfe 	bl	8004a14 <RCC_SetFlashLatencyFromMSIRange>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e319      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004022:	f000 fc03 	bl	800482c <HAL_RCC_GetSysClockFreq>
 8004026:	4601      	mov	r1, r0
 8004028:	4b60      	ldr	r3, [pc, #384]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	091b      	lsrs	r3, r3, #4
 800402e:	f003 030f 	and.w	r3, r3, #15
 8004032:	4a5f      	ldr	r2, [pc, #380]	; (80041b0 <HAL_RCC_OscConfig+0x2a8>)
 8004034:	5cd3      	ldrb	r3, [r2, r3]
 8004036:	f003 031f 	and.w	r3, r3, #31
 800403a:	fa21 f303 	lsr.w	r3, r1, r3
 800403e:	4a5d      	ldr	r2, [pc, #372]	; (80041b4 <HAL_RCC_OscConfig+0x2ac>)
 8004040:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004042:	4b5d      	ldr	r3, [pc, #372]	; (80041b8 <HAL_RCC_OscConfig+0x2b0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f7fd fce0 	bl	8001a0c <HAL_InitTick>
 800404c:	4603      	mov	r3, r0
 800404e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004050:	7bfb      	ldrb	r3, [r7, #15]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d052      	beq.n	80040fc <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8004056:	7bfb      	ldrb	r3, [r7, #15]
 8004058:	e2fd      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d032      	beq.n	80040c8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004062:	4b52      	ldr	r3, [pc, #328]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a51      	ldr	r2, [pc, #324]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004068:	f043 0301 	orr.w	r3, r3, #1
 800406c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800406e:	f7fd fe35 	bl	8001cdc <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004076:	f7fd fe31 	bl	8001cdc <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e2e6      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004088:	4b48      	ldr	r3, [pc, #288]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d0f0      	beq.n	8004076 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004094:	4b45      	ldr	r3, [pc, #276]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a44      	ldr	r2, [pc, #272]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 800409a:	f043 0308 	orr.w	r3, r3, #8
 800409e:	6013      	str	r3, [r2, #0]
 80040a0:	4b42      	ldr	r3, [pc, #264]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	493f      	ldr	r1, [pc, #252]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040b2:	4b3e      	ldr	r3, [pc, #248]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	021b      	lsls	r3, r3, #8
 80040c0:	493a      	ldr	r1, [pc, #232]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	604b      	str	r3, [r1, #4]
 80040c6:	e01a      	b.n	80040fe <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80040c8:	4b38      	ldr	r3, [pc, #224]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a37      	ldr	r2, [pc, #220]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 80040ce:	f023 0301 	bic.w	r3, r3, #1
 80040d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80040d4:	f7fd fe02 	bl	8001cdc <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040dc:	f7fd fdfe 	bl	8001cdc <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e2b3      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80040ee:	4b2f      	ldr	r3, [pc, #188]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1f0      	bne.n	80040dc <HAL_RCC_OscConfig+0x1d4>
 80040fa:	e000      	b.n	80040fe <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d074      	beq.n	80041f4 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	2b08      	cmp	r3, #8
 800410e:	d005      	beq.n	800411c <HAL_RCC_OscConfig+0x214>
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	2b0c      	cmp	r3, #12
 8004114:	d10e      	bne.n	8004134 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	2b03      	cmp	r3, #3
 800411a:	d10b      	bne.n	8004134 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800411c:	4b23      	ldr	r3, [pc, #140]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d064      	beq.n	80041f2 <HAL_RCC_OscConfig+0x2ea>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d160      	bne.n	80041f2 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e290      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800413c:	d106      	bne.n	800414c <HAL_RCC_OscConfig+0x244>
 800413e:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a1a      	ldr	r2, [pc, #104]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004144:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	e01d      	b.n	8004188 <HAL_RCC_OscConfig+0x280>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004154:	d10c      	bne.n	8004170 <HAL_RCC_OscConfig+0x268>
 8004156:	4b15      	ldr	r3, [pc, #84]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a14      	ldr	r2, [pc, #80]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 800415c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004160:	6013      	str	r3, [r2, #0]
 8004162:	4b12      	ldr	r3, [pc, #72]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a11      	ldr	r2, [pc, #68]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800416c:	6013      	str	r3, [r2, #0]
 800416e:	e00b      	b.n	8004188 <HAL_RCC_OscConfig+0x280>
 8004170:	4b0e      	ldr	r3, [pc, #56]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a0d      	ldr	r2, [pc, #52]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800417a:	6013      	str	r3, [r2, #0]
 800417c:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a0a      	ldr	r2, [pc, #40]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004182:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004186:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d01c      	beq.n	80041ca <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004190:	f7fd fda4 	bl	8001cdc <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004196:	e011      	b.n	80041bc <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004198:	f7fd fda0 	bl	8001cdc <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b64      	cmp	r3, #100	; 0x64
 80041a4:	d90a      	bls.n	80041bc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e255      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
 80041aa:	bf00      	nop
 80041ac:	40021000 	.word	0x40021000
 80041b0:	08009c04 	.word	0x08009c04
 80041b4:	20000000 	.word	0x20000000
 80041b8:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041bc:	4bae      	ldr	r3, [pc, #696]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0e7      	beq.n	8004198 <HAL_RCC_OscConfig+0x290>
 80041c8:	e014      	b.n	80041f4 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ca:	f7fd fd87 	bl	8001cdc <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041d2:	f7fd fd83 	bl	8001cdc <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b64      	cmp	r3, #100	; 0x64
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e238      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041e4:	4ba4      	ldr	r3, [pc, #656]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1f0      	bne.n	80041d2 <HAL_RCC_OscConfig+0x2ca>
 80041f0:	e000      	b.n	80041f4 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d060      	beq.n	80042c2 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	2b04      	cmp	r3, #4
 8004204:	d005      	beq.n	8004212 <HAL_RCC_OscConfig+0x30a>
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	2b0c      	cmp	r3, #12
 800420a:	d119      	bne.n	8004240 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d116      	bne.n	8004240 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004212:	4b99      	ldr	r3, [pc, #612]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800421a:	2b00      	cmp	r3, #0
 800421c:	d005      	beq.n	800422a <HAL_RCC_OscConfig+0x322>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e215      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800422a:	4b93      	ldr	r3, [pc, #588]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	061b      	lsls	r3, r3, #24
 8004238:	498f      	ldr	r1, [pc, #572]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800423a:	4313      	orrs	r3, r2
 800423c:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800423e:	e040      	b.n	80042c2 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d023      	beq.n	8004290 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004248:	4b8b      	ldr	r3, [pc, #556]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a8a      	ldr	r2, [pc, #552]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800424e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004252:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004254:	f7fd fd42 	bl	8001cdc <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800425c:	f7fd fd3e 	bl	8001cdc <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e1f3      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800426e:	4b82      	ldr	r3, [pc, #520]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0f0      	beq.n	800425c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800427a:	4b7f      	ldr	r3, [pc, #508]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	061b      	lsls	r3, r3, #24
 8004288:	497b      	ldr	r1, [pc, #492]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800428a:	4313      	orrs	r3, r2
 800428c:	604b      	str	r3, [r1, #4]
 800428e:	e018      	b.n	80042c2 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004290:	4b79      	ldr	r3, [pc, #484]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a78      	ldr	r2, [pc, #480]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004296:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800429a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429c:	f7fd fd1e 	bl	8001cdc <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042a4:	f7fd fd1a 	bl	8001cdc <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e1cf      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042b6:	4b70      	ldr	r3, [pc, #448]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1f0      	bne.n	80042a4 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d03c      	beq.n	8004348 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d01c      	beq.n	8004310 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042d6:	4b68      	ldr	r3, [pc, #416]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80042d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042dc:	4a66      	ldr	r2, [pc, #408]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e6:	f7fd fcf9 	bl	8001cdc <HAL_GetTick>
 80042ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042ec:	e008      	b.n	8004300 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ee:	f7fd fcf5 	bl	8001cdc <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d901      	bls.n	8004300 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e1aa      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004300:	4b5d      	ldr	r3, [pc, #372]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004302:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0ef      	beq.n	80042ee <HAL_RCC_OscConfig+0x3e6>
 800430e:	e01b      	b.n	8004348 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004310:	4b59      	ldr	r3, [pc, #356]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004312:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004316:	4a58      	ldr	r2, [pc, #352]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004318:	f023 0301 	bic.w	r3, r3, #1
 800431c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004320:	f7fd fcdc 	bl	8001cdc <HAL_GetTick>
 8004324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004328:	f7fd fcd8 	bl	8001cdc <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e18d      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800433a:	4b4f      	ldr	r3, [pc, #316]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800433c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1ef      	bne.n	8004328 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 80a5 	beq.w	80044a0 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004356:	2300      	movs	r3, #0
 8004358:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800435a:	4b47      	ldr	r3, [pc, #284]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800435c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10d      	bne.n	8004382 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004366:	4b44      	ldr	r3, [pc, #272]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436a:	4a43      	ldr	r2, [pc, #268]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800436c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004370:	6593      	str	r3, [r2, #88]	; 0x58
 8004372:	4b41      	ldr	r3, [pc, #260]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437a:	60bb      	str	r3, [r7, #8]
 800437c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800437e:	2301      	movs	r3, #1
 8004380:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004382:	4b3e      	ldr	r3, [pc, #248]	; (800447c <HAL_RCC_OscConfig+0x574>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438a:	2b00      	cmp	r3, #0
 800438c:	d118      	bne.n	80043c0 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800438e:	4b3b      	ldr	r3, [pc, #236]	; (800447c <HAL_RCC_OscConfig+0x574>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a3a      	ldr	r2, [pc, #232]	; (800447c <HAL_RCC_OscConfig+0x574>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800439a:	f7fd fc9f 	bl	8001cdc <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a2:	f7fd fc9b 	bl	8001cdc <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e150      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043b4:	4b31      	ldr	r3, [pc, #196]	; (800447c <HAL_RCC_OscConfig+0x574>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d108      	bne.n	80043da <HAL_RCC_OscConfig+0x4d2>
 80043c8:	4b2b      	ldr	r3, [pc, #172]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80043ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ce:	4a2a      	ldr	r2, [pc, #168]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043d8:	e024      	b.n	8004424 <HAL_RCC_OscConfig+0x51c>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	2b05      	cmp	r3, #5
 80043e0:	d110      	bne.n	8004404 <HAL_RCC_OscConfig+0x4fc>
 80043e2:	4b25      	ldr	r3, [pc, #148]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80043e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e8:	4a23      	ldr	r2, [pc, #140]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80043ea:	f043 0304 	orr.w	r3, r3, #4
 80043ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043f2:	4b21      	ldr	r3, [pc, #132]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80043f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f8:	4a1f      	ldr	r2, [pc, #124]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 80043fa:	f043 0301 	orr.w	r3, r3, #1
 80043fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004402:	e00f      	b.n	8004424 <HAL_RCC_OscConfig+0x51c>
 8004404:	4b1c      	ldr	r3, [pc, #112]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800440a:	4a1b      	ldr	r2, [pc, #108]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800440c:	f023 0301 	bic.w	r3, r3, #1
 8004410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004414:	4b18      	ldr	r3, [pc, #96]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 8004416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800441a:	4a17      	ldr	r2, [pc, #92]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800441c:	f023 0304 	bic.w	r3, r3, #4
 8004420:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d016      	beq.n	800445a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442c:	f7fd fc56 	bl	8001cdc <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004432:	e00a      	b.n	800444a <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004434:	f7fd fc52 	bl	8001cdc <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004442:	4293      	cmp	r3, r2
 8004444:	d901      	bls.n	800444a <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e105      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800444a:	4b0b      	ldr	r3, [pc, #44]	; (8004478 <HAL_RCC_OscConfig+0x570>)
 800444c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0ed      	beq.n	8004434 <HAL_RCC_OscConfig+0x52c>
 8004458:	e019      	b.n	800448e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800445a:	f7fd fc3f 	bl	8001cdc <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004460:	e00e      	b.n	8004480 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004462:	f7fd fc3b 	bl	8001cdc <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004470:	4293      	cmp	r3, r2
 8004472:	d905      	bls.n	8004480 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e0ee      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
 8004478:	40021000 	.word	0x40021000
 800447c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004480:	4b77      	ldr	r3, [pc, #476]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1e9      	bne.n	8004462 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800448e:	7ffb      	ldrb	r3, [r7, #31]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d105      	bne.n	80044a0 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004494:	4b72      	ldr	r3, [pc, #456]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004498:	4a71      	ldr	r2, [pc, #452]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 800449a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800449e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f000 80d5 	beq.w	8004654 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	2b0c      	cmp	r3, #12
 80044ae:	f000 808e 	beq.w	80045ce <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d15b      	bne.n	8004572 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ba:	4b69      	ldr	r3, [pc, #420]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a68      	ldr	r2, [pc, #416]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 80044c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c6:	f7fd fc09 	bl	8001cdc <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044cc:	e008      	b.n	80044e0 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ce:	f7fd fc05 	bl	8001cdc <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e0ba      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044e0:	4b5f      	ldr	r3, [pc, #380]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1f0      	bne.n	80044ce <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044ec:	4b5c      	ldr	r3, [pc, #368]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	4b5c      	ldr	r3, [pc, #368]	; (8004664 <HAL_RCC_OscConfig+0x75c>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80044fc:	3a01      	subs	r2, #1
 80044fe:	0112      	lsls	r2, r2, #4
 8004500:	4311      	orrs	r1, r2
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004506:	0212      	lsls	r2, r2, #8
 8004508:	4311      	orrs	r1, r2
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800450e:	0852      	lsrs	r2, r2, #1
 8004510:	3a01      	subs	r2, #1
 8004512:	0552      	lsls	r2, r2, #21
 8004514:	4311      	orrs	r1, r2
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800451a:	0852      	lsrs	r2, r2, #1
 800451c:	3a01      	subs	r2, #1
 800451e:	0652      	lsls	r2, r2, #25
 8004520:	4311      	orrs	r1, r2
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004526:	0912      	lsrs	r2, r2, #4
 8004528:	0452      	lsls	r2, r2, #17
 800452a:	430a      	orrs	r2, r1
 800452c:	494c      	ldr	r1, [pc, #304]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 800452e:	4313      	orrs	r3, r2
 8004530:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004532:	4b4b      	ldr	r3, [pc, #300]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a4a      	ldr	r2, [pc, #296]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004538:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800453c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800453e:	4b48      	ldr	r3, [pc, #288]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	4a47      	ldr	r2, [pc, #284]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004544:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004548:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454a:	f7fd fbc7 	bl	8001cdc <HAL_GetTick>
 800454e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004550:	e008      	b.n	8004564 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004552:	f7fd fbc3 	bl	8001cdc <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d901      	bls.n	8004564 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e078      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004564:	4b3e      	ldr	r3, [pc, #248]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0f0      	beq.n	8004552 <HAL_RCC_OscConfig+0x64a>
 8004570:	e070      	b.n	8004654 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004572:	4b3b      	ldr	r3, [pc, #236]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a3a      	ldr	r2, [pc, #232]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004578:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800457c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800457e:	4b38      	ldr	r3, [pc, #224]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d105      	bne.n	8004596 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800458a:	4b35      	ldr	r3, [pc, #212]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	4a34      	ldr	r2, [pc, #208]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004590:	f023 0303 	bic.w	r3, r3, #3
 8004594:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004596:	4b32      	ldr	r3, [pc, #200]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	4a31      	ldr	r2, [pc, #196]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 800459c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80045a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a6:	f7fd fb99 	bl	8001cdc <HAL_GetTick>
 80045aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ae:	f7fd fb95 	bl	8001cdc <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e04a      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045c0:	4b27      	ldr	r3, [pc, #156]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1f0      	bne.n	80045ae <HAL_RCC_OscConfig+0x6a6>
 80045cc:	e042      	b.n	8004654 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d101      	bne.n	80045da <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e03d      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80045da:	4b21      	ldr	r3, [pc, #132]	; (8004660 <HAL_RCC_OscConfig+0x758>)
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	f003 0203 	and.w	r2, r3, #3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d130      	bne.n	8004650 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f8:	3b01      	subs	r3, #1
 80045fa:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d127      	bne.n	8004650 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800460a:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800460c:	429a      	cmp	r2, r3
 800460e:	d11f      	bne.n	8004650 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800461a:	2a07      	cmp	r2, #7
 800461c:	bf14      	ite	ne
 800461e:	2201      	movne	r2, #1
 8004620:	2200      	moveq	r2, #0
 8004622:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004624:	4293      	cmp	r3, r2
 8004626:	d113      	bne.n	8004650 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004632:	085b      	lsrs	r3, r3, #1
 8004634:	3b01      	subs	r3, #1
 8004636:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004638:	429a      	cmp	r2, r3
 800463a:	d109      	bne.n	8004650 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	085b      	lsrs	r3, r3, #1
 8004648:	3b01      	subs	r3, #1
 800464a:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d001      	beq.n	8004654 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3720      	adds	r7, #32
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40021000 	.word	0x40021000
 8004664:	f99d808c 	.word	0xf99d808c

08004668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e0c8      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800467c:	4b66      	ldr	r3, [pc, #408]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	429a      	cmp	r2, r3
 8004688:	d910      	bls.n	80046ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800468a:	4b63      	ldr	r3, [pc, #396]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f023 0207 	bic.w	r2, r3, #7
 8004692:	4961      	ldr	r1, [pc, #388]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	4313      	orrs	r3, r2
 8004698:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800469a:	4b5f      	ldr	r3, [pc, #380]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	683a      	ldr	r2, [r7, #0]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d001      	beq.n	80046ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e0b0      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d04c      	beq.n	8004752 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b03      	cmp	r3, #3
 80046be:	d107      	bne.n	80046d0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046c0:	4b56      	ldr	r3, [pc, #344]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d121      	bne.n	8004710 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e09e      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d107      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046d8:	4b50      	ldr	r3, [pc, #320]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d115      	bne.n	8004710 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e092      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d107      	bne.n	8004700 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046f0:	4b4a      	ldr	r3, [pc, #296]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d109      	bne.n	8004710 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e086      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004700:	4b46      	ldr	r3, [pc, #280]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e07e      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004710:	4b42      	ldr	r3, [pc, #264]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f023 0203 	bic.w	r2, r3, #3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	493f      	ldr	r1, [pc, #252]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 800471e:	4313      	orrs	r3, r2
 8004720:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004722:	f7fd fadb 	bl	8001cdc <HAL_GetTick>
 8004726:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004728:	e00a      	b.n	8004740 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800472a:	f7fd fad7 	bl	8001cdc <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	f241 3288 	movw	r2, #5000	; 0x1388
 8004738:	4293      	cmp	r3, r2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e066      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004740:	4b36      	ldr	r3, [pc, #216]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f003 020c 	and.w	r2, r3, #12
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	429a      	cmp	r2, r3
 8004750:	d1eb      	bne.n	800472a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d008      	beq.n	8004770 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800475e:	4b2f      	ldr	r3, [pc, #188]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	492c      	ldr	r1, [pc, #176]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 800476c:	4313      	orrs	r3, r2
 800476e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004770:	4b29      	ldr	r3, [pc, #164]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0307 	and.w	r3, r3, #7
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	429a      	cmp	r2, r3
 800477c:	d210      	bcs.n	80047a0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477e:	4b26      	ldr	r3, [pc, #152]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f023 0207 	bic.w	r2, r3, #7
 8004786:	4924      	ldr	r1, [pc, #144]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	4313      	orrs	r3, r2
 800478c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478e:	4b22      	ldr	r3, [pc, #136]	; (8004818 <HAL_RCC_ClockConfig+0x1b0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0307 	and.w	r3, r3, #7
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e036      	b.n	800480e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0304 	and.w	r3, r3, #4
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d008      	beq.n	80047be <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047ac:	4b1b      	ldr	r3, [pc, #108]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	4918      	ldr	r1, [pc, #96]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0308 	and.w	r3, r3, #8
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d009      	beq.n	80047de <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ca:	4b14      	ldr	r3, [pc, #80]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	00db      	lsls	r3, r3, #3
 80047d8:	4910      	ldr	r1, [pc, #64]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047de:	f000 f825 	bl	800482c <HAL_RCC_GetSysClockFreq>
 80047e2:	4601      	mov	r1, r0
 80047e4:	4b0d      	ldr	r3, [pc, #52]	; (800481c <HAL_RCC_ClockConfig+0x1b4>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	091b      	lsrs	r3, r3, #4
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	4a0c      	ldr	r2, [pc, #48]	; (8004820 <HAL_RCC_ClockConfig+0x1b8>)
 80047f0:	5cd3      	ldrb	r3, [r2, r3]
 80047f2:	f003 031f 	and.w	r3, r3, #31
 80047f6:	fa21 f303 	lsr.w	r3, r1, r3
 80047fa:	4a0a      	ldr	r2, [pc, #40]	; (8004824 <HAL_RCC_ClockConfig+0x1bc>)
 80047fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80047fe:	4b0a      	ldr	r3, [pc, #40]	; (8004828 <HAL_RCC_ClockConfig+0x1c0>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f7fd f902 	bl	8001a0c <HAL_InitTick>
 8004808:	4603      	mov	r3, r0
 800480a:	72fb      	strb	r3, [r7, #11]

  return status;
 800480c:	7afb      	ldrb	r3, [r7, #11]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40022000 	.word	0x40022000
 800481c:	40021000 	.word	0x40021000
 8004820:	08009c04 	.word	0x08009c04
 8004824:	20000000 	.word	0x20000000
 8004828:	20000004 	.word	0x20000004

0800482c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800482c:	b480      	push	{r7}
 800482e:	b089      	sub	sp, #36	; 0x24
 8004830:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004832:	2300      	movs	r3, #0
 8004834:	61fb      	str	r3, [r7, #28]
 8004836:	2300      	movs	r3, #0
 8004838:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800483a:	4b3d      	ldr	r3, [pc, #244]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 030c 	and.w	r3, r3, #12
 8004842:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004844:	4b3a      	ldr	r3, [pc, #232]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f003 0303 	and.w	r3, r3, #3
 800484c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <HAL_RCC_GetSysClockFreq+0x34>
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	2b0c      	cmp	r3, #12
 8004858:	d121      	bne.n	800489e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d11e      	bne.n	800489e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004860:	4b33      	ldr	r3, [pc, #204]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0308 	and.w	r3, r3, #8
 8004868:	2b00      	cmp	r3, #0
 800486a:	d107      	bne.n	800487c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800486c:	4b30      	ldr	r3, [pc, #192]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 800486e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004872:	0a1b      	lsrs	r3, r3, #8
 8004874:	f003 030f 	and.w	r3, r3, #15
 8004878:	61fb      	str	r3, [r7, #28]
 800487a:	e005      	b.n	8004888 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800487c:	4b2c      	ldr	r3, [pc, #176]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	091b      	lsrs	r3, r3, #4
 8004882:	f003 030f 	and.w	r3, r3, #15
 8004886:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004888:	4a2a      	ldr	r2, [pc, #168]	; (8004934 <HAL_RCC_GetSysClockFreq+0x108>)
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004890:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10d      	bne.n	80048b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800489c:	e00a      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d102      	bne.n	80048aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80048a4:	4b24      	ldr	r3, [pc, #144]	; (8004938 <HAL_RCC_GetSysClockFreq+0x10c>)
 80048a6:	61bb      	str	r3, [r7, #24]
 80048a8:	e004      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d101      	bne.n	80048b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048b0:	4b22      	ldr	r3, [pc, #136]	; (800493c <HAL_RCC_GetSysClockFreq+0x110>)
 80048b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	2b0c      	cmp	r3, #12
 80048b8:	d133      	bne.n	8004922 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80048ba:	4b1d      	ldr	r3, [pc, #116]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d002      	beq.n	80048d0 <HAL_RCC_GetSysClockFreq+0xa4>
 80048ca:	2b03      	cmp	r3, #3
 80048cc:	d003      	beq.n	80048d6 <HAL_RCC_GetSysClockFreq+0xaa>
 80048ce:	e005      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80048d0:	4b19      	ldr	r3, [pc, #100]	; (8004938 <HAL_RCC_GetSysClockFreq+0x10c>)
 80048d2:	617b      	str	r3, [r7, #20]
      break;
 80048d4:	e005      	b.n	80048e2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80048d6:	4b19      	ldr	r3, [pc, #100]	; (800493c <HAL_RCC_GetSysClockFreq+0x110>)
 80048d8:	617b      	str	r3, [r7, #20]
      break;
 80048da:	e002      	b.n	80048e2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	617b      	str	r3, [r7, #20]
      break;
 80048e0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048e2:	4b13      	ldr	r3, [pc, #76]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	091b      	lsrs	r3, r3, #4
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	3301      	adds	r3, #1
 80048ee:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80048f0:	4b0f      	ldr	r3, [pc, #60]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	0a1b      	lsrs	r3, r3, #8
 80048f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	fb02 f203 	mul.w	r2, r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	fbb2 f3f3 	udiv	r3, r2, r3
 8004906:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004908:	4b09      	ldr	r3, [pc, #36]	; (8004930 <HAL_RCC_GetSysClockFreq+0x104>)
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	0e5b      	lsrs	r3, r3, #25
 800490e:	f003 0303 	and.w	r3, r3, #3
 8004912:	3301      	adds	r3, #1
 8004914:	005b      	lsls	r3, r3, #1
 8004916:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004920:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004922:	69bb      	ldr	r3, [r7, #24]
}
 8004924:	4618      	mov	r0, r3
 8004926:	3724      	adds	r7, #36	; 0x24
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	40021000 	.word	0x40021000
 8004934:	08009c1c 	.word	0x08009c1c
 8004938:	00f42400 	.word	0x00f42400
 800493c:	007a1200 	.word	0x007a1200

08004940 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004944:	4b03      	ldr	r3, [pc, #12]	; (8004954 <HAL_RCC_GetHCLKFreq+0x14>)
 8004946:	681b      	ldr	r3, [r3, #0]
}
 8004948:	4618      	mov	r0, r3
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	20000000 	.word	0x20000000

08004958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800495c:	f7ff fff0 	bl	8004940 <HAL_RCC_GetHCLKFreq>
 8004960:	4601      	mov	r1, r0
 8004962:	4b06      	ldr	r3, [pc, #24]	; (800497c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	0a1b      	lsrs	r3, r3, #8
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	4a04      	ldr	r2, [pc, #16]	; (8004980 <HAL_RCC_GetPCLK1Freq+0x28>)
 800496e:	5cd3      	ldrb	r3, [r2, r3]
 8004970:	f003 031f 	and.w	r3, r3, #31
 8004974:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004978:	4618      	mov	r0, r3
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40021000 	.word	0x40021000
 8004980:	08009c14 	.word	0x08009c14

08004984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004988:	f7ff ffda 	bl	8004940 <HAL_RCC_GetHCLKFreq>
 800498c:	4601      	mov	r1, r0
 800498e:	4b06      	ldr	r3, [pc, #24]	; (80049a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	0adb      	lsrs	r3, r3, #11
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	4a04      	ldr	r2, [pc, #16]	; (80049ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800499a:	5cd3      	ldrb	r3, [r2, r3]
 800499c:	f003 031f 	and.w	r3, r3, #31
 80049a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40021000 	.word	0x40021000
 80049ac:	08009c14 	.word	0x08009c14

080049b0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	220f      	movs	r2, #15
 80049be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80049c0:	4b12      	ldr	r3, [pc, #72]	; (8004a0c <HAL_RCC_GetClockConfig+0x5c>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f003 0203 	and.w	r2, r3, #3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80049cc:	4b0f      	ldr	r3, [pc, #60]	; (8004a0c <HAL_RCC_GetClockConfig+0x5c>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80049d8:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <HAL_RCC_GetClockConfig+0x5c>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80049e4:	4b09      	ldr	r3, [pc, #36]	; (8004a0c <HAL_RCC_GetClockConfig+0x5c>)
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	08db      	lsrs	r3, r3, #3
 80049ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80049f2:	4b07      	ldr	r3, [pc, #28]	; (8004a10 <HAL_RCC_GetClockConfig+0x60>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0207 	and.w	r2, r3, #7
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	601a      	str	r2, [r3, #0]
}
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	40022000 	.word	0x40022000

08004a14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004a20:	4b2a      	ldr	r3, [pc, #168]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004a2c:	f7ff f930 	bl	8003c90 <HAL_PWREx_GetVoltageRange>
 8004a30:	6178      	str	r0, [r7, #20]
 8004a32:	e014      	b.n	8004a5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a34:	4b25      	ldr	r3, [pc, #148]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a38:	4a24      	ldr	r2, [pc, #144]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a3e:	6593      	str	r3, [r2, #88]	; 0x58
 8004a40:	4b22      	ldr	r3, [pc, #136]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a48:	60fb      	str	r3, [r7, #12]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004a4c:	f7ff f920 	bl	8003c90 <HAL_PWREx_GetVoltageRange>
 8004a50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004a52:	4b1e      	ldr	r3, [pc, #120]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a56:	4a1d      	ldr	r2, [pc, #116]	; (8004acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a5c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a64:	d10b      	bne.n	8004a7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b80      	cmp	r3, #128	; 0x80
 8004a6a:	d919      	bls.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2ba0      	cmp	r3, #160	; 0xa0
 8004a70:	d902      	bls.n	8004a78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a72:	2302      	movs	r3, #2
 8004a74:	613b      	str	r3, [r7, #16]
 8004a76:	e013      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a78:	2301      	movs	r3, #1
 8004a7a:	613b      	str	r3, [r7, #16]
 8004a7c:	e010      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2b80      	cmp	r3, #128	; 0x80
 8004a82:	d902      	bls.n	8004a8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004a84:	2303      	movs	r3, #3
 8004a86:	613b      	str	r3, [r7, #16]
 8004a88:	e00a      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b80      	cmp	r3, #128	; 0x80
 8004a8e:	d102      	bne.n	8004a96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a90:	2302      	movs	r3, #2
 8004a92:	613b      	str	r3, [r7, #16]
 8004a94:	e004      	b.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b70      	cmp	r3, #112	; 0x70
 8004a9a:	d101      	bne.n	8004aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004aa0:	4b0b      	ldr	r3, [pc, #44]	; (8004ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f023 0207 	bic.w	r2, r3, #7
 8004aa8:	4909      	ldr	r1, [pc, #36]	; (8004ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d001      	beq.n	8004ac2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e000      	b.n	8004ac4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	40022000 	.word	0x40022000

08004ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004adc:	2300      	movs	r3, #0
 8004ade:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d03f      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004af4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004af8:	d01c      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8004afa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004afe:	d802      	bhi.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00e      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004b04:	e01f      	b.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004b06:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b0a:	d003      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004b0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004b10:	d01c      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004b12:	e018      	b.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b14:	4b85      	ldr	r3, [pc, #532]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	4a84      	ldr	r2, [pc, #528]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b1e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b20:	e015      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3304      	adds	r3, #4
 8004b26:	2100      	movs	r1, #0
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 fac9 	bl	80050c0 <RCCEx_PLLSAI1_Config>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b32:	e00c      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3320      	adds	r3, #32
 8004b38:	2100      	movs	r1, #0
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fbb0 	bl	80052a0 <RCCEx_PLLSAI2_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b44:	e003      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	74fb      	strb	r3, [r7, #19]
      break;
 8004b4a:	e000      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004b4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b4e:	7cfb      	ldrb	r3, [r7, #19]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10b      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b54:	4b75      	ldr	r3, [pc, #468]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b62:	4972      	ldr	r1, [pc, #456]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004b6a:	e001      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b6c:	7cfb      	ldrb	r3, [r7, #19]
 8004b6e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d03f      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b84:	d01c      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004b86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b8a:	d802      	bhi.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00e      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004b90:	e01f      	b.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004b92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b96:	d003      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004b98:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004b9c:	d01c      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004b9e:	e018      	b.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ba0:	4b62      	ldr	r3, [pc, #392]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	4a61      	ldr	r2, [pc, #388]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004baa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bac:	e015      	b.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	2100      	movs	r1, #0
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f000 fa83 	bl	80050c0 <RCCEx_PLLSAI1_Config>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bbe:	e00c      	b.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	3320      	adds	r3, #32
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 fb6a 	bl	80052a0 <RCCEx_PLLSAI2_Config>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bd0:	e003      	b.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	74fb      	strb	r3, [r7, #19]
      break;
 8004bd6:	e000      	b.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004bd8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bda:	7cfb      	ldrb	r3, [r7, #19]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d10b      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004be0:	4b52      	ldr	r3, [pc, #328]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bee:	494f      	ldr	r1, [pc, #316]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004bf6:	e001      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bf8:	7cfb      	ldrb	r3, [r7, #19]
 8004bfa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f000 80a0 	beq.w	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c0e:	4b47      	ldr	r3, [pc, #284]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e000      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004c1e:	2300      	movs	r3, #0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00d      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c24:	4b41      	ldr	r3, [pc, #260]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c28:	4a40      	ldr	r2, [pc, #256]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c2e:	6593      	str	r3, [r2, #88]	; 0x58
 8004c30:	4b3e      	ldr	r3, [pc, #248]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c38:	60bb      	str	r3, [r7, #8]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c40:	4b3b      	ldr	r3, [pc, #236]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a3a      	ldr	r2, [pc, #232]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c4c:	f7fd f846 	bl	8001cdc <HAL_GetTick>
 8004c50:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c52:	e009      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c54:	f7fd f842 	bl	8001cdc <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d902      	bls.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	74fb      	strb	r3, [r7, #19]
        break;
 8004c66:	e005      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c68:	4b31      	ldr	r3, [pc, #196]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d0ef      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004c74:	7cfb      	ldrb	r3, [r7, #19]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d15c      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c7a:	4b2c      	ldr	r3, [pc, #176]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c84:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d01f      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d019      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c98:	4b24      	ldr	r3, [pc, #144]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ca4:	4b21      	ldr	r3, [pc, #132]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004caa:	4a20      	ldr	r2, [pc, #128]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004cac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cb4:	4b1d      	ldr	r3, [pc, #116]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cba:	4a1c      	ldr	r2, [pc, #112]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cc4:	4a19      	ldr	r2, [pc, #100]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d016      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd6:	f7fd f801 	bl	8001cdc <HAL_GetTick>
 8004cda:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cdc:	e00b      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cde:	f7fc fffd 	bl	8001cdc <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d902      	bls.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	74fb      	strb	r3, [r7, #19]
            break;
 8004cf4:	e006      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cf6:	4b0d      	ldr	r3, [pc, #52]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0ec      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004d04:	7cfb      	ldrb	r3, [r7, #19]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10c      	bne.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d0a:	4b08      	ldr	r3, [pc, #32]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d1a:	4904      	ldr	r1, [pc, #16]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d22:	e009      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d24:	7cfb      	ldrb	r3, [r7, #19]
 8004d26:	74bb      	strb	r3, [r7, #18]
 8004d28:	e006      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004d2a:	bf00      	nop
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d34:	7cfb      	ldrb	r3, [r7, #19]
 8004d36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d38:	7c7b      	ldrb	r3, [r7, #17]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d105      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d3e:	4b9e      	ldr	r3, [pc, #632]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d42:	4a9d      	ldr	r2, [pc, #628]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d48:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00a      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d56:	4b98      	ldr	r3, [pc, #608]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5c:	f023 0203 	bic.w	r2, r3, #3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d64:	4994      	ldr	r1, [pc, #592]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d78:	4b8f      	ldr	r3, [pc, #572]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d7e:	f023 020c 	bic.w	r2, r3, #12
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d86:	498c      	ldr	r1, [pc, #560]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0304 	and.w	r3, r3, #4
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00a      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d9a:	4b87      	ldr	r3, [pc, #540]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da8:	4983      	ldr	r1, [pc, #524]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00a      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dbc:	4b7e      	ldr	r3, [pc, #504]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dca:	497b      	ldr	r1, [pc, #492]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0310 	and.w	r3, r3, #16
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004dde:	4b76      	ldr	r3, [pc, #472]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dec:	4972      	ldr	r1, [pc, #456]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0320 	and.w	r3, r3, #32
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00a      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e00:	4b6d      	ldr	r3, [pc, #436]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e06:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0e:	496a      	ldr	r1, [pc, #424]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00a      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e22:	4b65      	ldr	r3, [pc, #404]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e30:	4961      	ldr	r1, [pc, #388]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00a      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e44:	4b5c      	ldr	r3, [pc, #368]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e52:	4959      	ldr	r1, [pc, #356]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00a      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e66:	4b54      	ldr	r3, [pc, #336]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e6c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e74:	4950      	ldr	r1, [pc, #320]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00a      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e88:	4b4b      	ldr	r3, [pc, #300]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e96:	4948      	ldr	r1, [pc, #288]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00a      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004eaa:	4b43      	ldr	r3, [pc, #268]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eb8:	493f      	ldr	r1, [pc, #252]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d028      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ecc:	4b3a      	ldr	r3, [pc, #232]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004eda:	4937      	ldr	r1, [pc, #220]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ee6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004eea:	d106      	bne.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004eec:	4b32      	ldr	r3, [pc, #200]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	4a31      	ldr	r2, [pc, #196]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ef2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ef6:	60d3      	str	r3, [r2, #12]
 8004ef8:	e011      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004efe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f02:	d10c      	bne.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	3304      	adds	r3, #4
 8004f08:	2101      	movs	r1, #1
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 f8d8 	bl	80050c0 <RCCEx_PLLSAI1_Config>
 8004f10:	4603      	mov	r3, r0
 8004f12:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f14:	7cfb      	ldrb	r3, [r7, #19]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004f1a:	7cfb      	ldrb	r3, [r7, #19]
 8004f1c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d028      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f2a:	4b23      	ldr	r3, [pc, #140]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f30:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f38:	491f      	ldr	r1, [pc, #124]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f48:	d106      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f4a:	4b1b      	ldr	r3, [pc, #108]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	4a1a      	ldr	r2, [pc, #104]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004f50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f54:	60d3      	str	r3, [r2, #12]
 8004f56:	e011      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f60:	d10c      	bne.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	3304      	adds	r3, #4
 8004f66:	2101      	movs	r1, #1
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f000 f8a9 	bl	80050c0 <RCCEx_PLLSAI1_Config>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f72:	7cfb      	ldrb	r3, [r7, #19]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004f78:	7cfb      	ldrb	r3, [r7, #19]
 8004f7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d02b      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f88:	4b0b      	ldr	r3, [pc, #44]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f96:	4908      	ldr	r1, [pc, #32]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fa6:	d109      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fa8:	4b03      	ldr	r3, [pc, #12]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	4a02      	ldr	r2, [pc, #8]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004fae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fb2:	60d3      	str	r3, [r2, #12]
 8004fb4:	e014      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004fb6:	bf00      	nop
 8004fb8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fc0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fc4:	d10c      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	3304      	adds	r3, #4
 8004fca:	2101      	movs	r1, #1
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 f877 	bl	80050c0 <RCCEx_PLLSAI1_Config>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fd6:	7cfb      	ldrb	r3, [r7, #19]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004fdc:	7cfb      	ldrb	r3, [r7, #19]
 8004fde:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d02f      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fec:	4b2b      	ldr	r3, [pc, #172]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ffa:	4928      	ldr	r1, [pc, #160]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005006:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800500a:	d10d      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	3304      	adds	r3, #4
 8005010:	2102      	movs	r1, #2
 8005012:	4618      	mov	r0, r3
 8005014:	f000 f854 	bl	80050c0 <RCCEx_PLLSAI1_Config>
 8005018:	4603      	mov	r3, r0
 800501a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800501c:	7cfb      	ldrb	r3, [r7, #19]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d014      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005022:	7cfb      	ldrb	r3, [r7, #19]
 8005024:	74bb      	strb	r3, [r7, #18]
 8005026:	e011      	b.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800502c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005030:	d10c      	bne.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	3320      	adds	r3, #32
 8005036:	2102      	movs	r1, #2
 8005038:	4618      	mov	r0, r3
 800503a:	f000 f931 	bl	80052a0 <RCCEx_PLLSAI2_Config>
 800503e:	4603      	mov	r3, r0
 8005040:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005042:	7cfb      	ldrb	r3, [r7, #19]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d001      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005048:	7cfb      	ldrb	r3, [r7, #19]
 800504a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00a      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005058:	4b10      	ldr	r3, [pc, #64]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800505a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005066:	490d      	ldr	r1, [pc, #52]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005068:	4313      	orrs	r3, r2
 800506a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00b      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800507a:	4b08      	ldr	r3, [pc, #32]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800507c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005080:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800508a:	4904      	ldr	r1, [pc, #16]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800508c:	4313      	orrs	r3, r2
 800508e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005092:	7cbb      	ldrb	r3, [r7, #18]
}
 8005094:	4618      	mov	r0, r3
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	40021000 	.word	0x40021000

080050a0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a04      	ldr	r2, [pc, #16]	; (80050bc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80050aa:	f043 0304 	orr.w	r3, r3, #4
 80050ae:	6013      	str	r3, [r2, #0]
}
 80050b0:	bf00      	nop
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	40021000 	.word	0x40021000

080050c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050ce:	4b73      	ldr	r3, [pc, #460]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f003 0303 	and.w	r3, r3, #3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d018      	beq.n	800510c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80050da:	4b70      	ldr	r3, [pc, #448]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f003 0203 	and.w	r2, r3, #3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d10d      	bne.n	8005106 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
       ||
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d009      	beq.n	8005106 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80050f2:	4b6a      	ldr	r3, [pc, #424]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	091b      	lsrs	r3, r3, #4
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
       ||
 8005102:	429a      	cmp	r2, r3
 8005104:	d044      	beq.n	8005190 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	73fb      	strb	r3, [r7, #15]
 800510a:	e041      	b.n	8005190 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2b02      	cmp	r3, #2
 8005112:	d00c      	beq.n	800512e <RCCEx_PLLSAI1_Config+0x6e>
 8005114:	2b03      	cmp	r3, #3
 8005116:	d013      	beq.n	8005140 <RCCEx_PLLSAI1_Config+0x80>
 8005118:	2b01      	cmp	r3, #1
 800511a:	d120      	bne.n	800515e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800511c:	4b5f      	ldr	r3, [pc, #380]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0302 	and.w	r3, r3, #2
 8005124:	2b00      	cmp	r3, #0
 8005126:	d11d      	bne.n	8005164 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800512c:	e01a      	b.n	8005164 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800512e:	4b5b      	ldr	r3, [pc, #364]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005136:	2b00      	cmp	r3, #0
 8005138:	d116      	bne.n	8005168 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800513e:	e013      	b.n	8005168 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005140:	4b56      	ldr	r3, [pc, #344]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10f      	bne.n	800516c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800514c:	4b53      	ldr	r3, [pc, #332]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d109      	bne.n	800516c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800515c:	e006      	b.n	800516c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	73fb      	strb	r3, [r7, #15]
      break;
 8005162:	e004      	b.n	800516e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005164:	bf00      	nop
 8005166:	e002      	b.n	800516e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005168:	bf00      	nop
 800516a:	e000      	b.n	800516e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800516c:	bf00      	nop
    }

    if(status == HAL_OK)
 800516e:	7bfb      	ldrb	r3, [r7, #15]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10d      	bne.n	8005190 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005174:	4b49      	ldr	r3, [pc, #292]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6819      	ldr	r1, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	3b01      	subs	r3, #1
 8005186:	011b      	lsls	r3, r3, #4
 8005188:	430b      	orrs	r3, r1
 800518a:	4944      	ldr	r1, [pc, #272]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 800518c:	4313      	orrs	r3, r2
 800518e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005190:	7bfb      	ldrb	r3, [r7, #15]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d17d      	bne.n	8005292 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005196:	4b41      	ldr	r3, [pc, #260]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a40      	ldr	r2, [pc, #256]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 800519c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80051a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a2:	f7fc fd9b 	bl	8001cdc <HAL_GetTick>
 80051a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051a8:	e009      	b.n	80051be <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051aa:	f7fc fd97 	bl	8001cdc <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d902      	bls.n	80051be <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	73fb      	strb	r3, [r7, #15]
        break;
 80051bc:	e005      	b.n	80051ca <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051be:	4b37      	ldr	r3, [pc, #220]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1ef      	bne.n	80051aa <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80051ca:	7bfb      	ldrb	r3, [r7, #15]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d160      	bne.n	8005292 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d111      	bne.n	80051fa <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051d6:	4b31      	ldr	r3, [pc, #196]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80051de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6892      	ldr	r2, [r2, #8]
 80051e6:	0211      	lsls	r1, r2, #8
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	68d2      	ldr	r2, [r2, #12]
 80051ec:	0912      	lsrs	r2, r2, #4
 80051ee:	0452      	lsls	r2, r2, #17
 80051f0:	430a      	orrs	r2, r1
 80051f2:	492a      	ldr	r1, [pc, #168]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	610b      	str	r3, [r1, #16]
 80051f8:	e027      	b.n	800524a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d112      	bne.n	8005226 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005200:	4b26      	ldr	r3, [pc, #152]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005208:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6892      	ldr	r2, [r2, #8]
 8005210:	0211      	lsls	r1, r2, #8
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6912      	ldr	r2, [r2, #16]
 8005216:	0852      	lsrs	r2, r2, #1
 8005218:	3a01      	subs	r2, #1
 800521a:	0552      	lsls	r2, r2, #21
 800521c:	430a      	orrs	r2, r1
 800521e:	491f      	ldr	r1, [pc, #124]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005220:	4313      	orrs	r3, r2
 8005222:	610b      	str	r3, [r1, #16]
 8005224:	e011      	b.n	800524a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005226:	4b1d      	ldr	r3, [pc, #116]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800522e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6892      	ldr	r2, [r2, #8]
 8005236:	0211      	lsls	r1, r2, #8
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6952      	ldr	r2, [r2, #20]
 800523c:	0852      	lsrs	r2, r2, #1
 800523e:	3a01      	subs	r2, #1
 8005240:	0652      	lsls	r2, r2, #25
 8005242:	430a      	orrs	r2, r1
 8005244:	4915      	ldr	r1, [pc, #84]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005246:	4313      	orrs	r3, r2
 8005248:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800524a:	4b14      	ldr	r3, [pc, #80]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a13      	ldr	r2, [pc, #76]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005250:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005254:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005256:	f7fc fd41 	bl	8001cdc <HAL_GetTick>
 800525a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800525c:	e009      	b.n	8005272 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800525e:	f7fc fd3d 	bl	8001cdc <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d902      	bls.n	8005272 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	73fb      	strb	r3, [r7, #15]
          break;
 8005270:	e005      	b.n	800527e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005272:	4b0a      	ldr	r3, [pc, #40]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0ef      	beq.n	800525e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800527e:	7bfb      	ldrb	r3, [r7, #15]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d106      	bne.n	8005292 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005284:	4b05      	ldr	r3, [pc, #20]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005286:	691a      	ldr	r2, [r3, #16]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	4903      	ldr	r1, [pc, #12]	; (800529c <RCCEx_PLLSAI1_Config+0x1dc>)
 800528e:	4313      	orrs	r3, r2
 8005290:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005292:	7bfb      	ldrb	r3, [r7, #15]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40021000 	.word	0x40021000

080052a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052aa:	2300      	movs	r3, #0
 80052ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052ae:	4b68      	ldr	r3, [pc, #416]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d018      	beq.n	80052ec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80052ba:	4b65      	ldr	r3, [pc, #404]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	f003 0203 	and.w	r2, r3, #3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d10d      	bne.n	80052e6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
       ||
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d009      	beq.n	80052e6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80052d2:	4b5f      	ldr	r3, [pc, #380]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	091b      	lsrs	r3, r3, #4
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
       ||
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d044      	beq.n	8005370 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	73fb      	strb	r3, [r7, #15]
 80052ea:	e041      	b.n	8005370 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d00c      	beq.n	800530e <RCCEx_PLLSAI2_Config+0x6e>
 80052f4:	2b03      	cmp	r3, #3
 80052f6:	d013      	beq.n	8005320 <RCCEx_PLLSAI2_Config+0x80>
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d120      	bne.n	800533e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052fc:	4b54      	ldr	r3, [pc, #336]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d11d      	bne.n	8005344 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800530c:	e01a      	b.n	8005344 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800530e:	4b50      	ldr	r3, [pc, #320]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005316:	2b00      	cmp	r3, #0
 8005318:	d116      	bne.n	8005348 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800531e:	e013      	b.n	8005348 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005320:	4b4b      	ldr	r3, [pc, #300]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10f      	bne.n	800534c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800532c:	4b48      	ldr	r3, [pc, #288]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d109      	bne.n	800534c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800533c:	e006      	b.n	800534c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	73fb      	strb	r3, [r7, #15]
      break;
 8005342:	e004      	b.n	800534e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005344:	bf00      	nop
 8005346:	e002      	b.n	800534e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005348:	bf00      	nop
 800534a:	e000      	b.n	800534e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800534c:	bf00      	nop
    }

    if(status == HAL_OK)
 800534e:	7bfb      	ldrb	r3, [r7, #15]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10d      	bne.n	8005370 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005354:	4b3e      	ldr	r3, [pc, #248]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6819      	ldr	r1, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	3b01      	subs	r3, #1
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	430b      	orrs	r3, r1
 800536a:	4939      	ldr	r1, [pc, #228]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800536c:	4313      	orrs	r3, r2
 800536e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005370:	7bfb      	ldrb	r3, [r7, #15]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d167      	bne.n	8005446 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005376:	4b36      	ldr	r3, [pc, #216]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a35      	ldr	r2, [pc, #212]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800537c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005380:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005382:	f7fc fcab 	bl	8001cdc <HAL_GetTick>
 8005386:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005388:	e009      	b.n	800539e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800538a:	f7fc fca7 	bl	8001cdc <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d902      	bls.n	800539e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	73fb      	strb	r3, [r7, #15]
        break;
 800539c:	e005      	b.n	80053aa <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800539e:	4b2c      	ldr	r3, [pc, #176]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1ef      	bne.n	800538a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80053aa:	7bfb      	ldrb	r3, [r7, #15]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d14a      	bne.n	8005446 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d111      	bne.n	80053da <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053b6:	4b26      	ldr	r3, [pc, #152]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80053be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6892      	ldr	r2, [r2, #8]
 80053c6:	0211      	lsls	r1, r2, #8
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	68d2      	ldr	r2, [r2, #12]
 80053cc:	0912      	lsrs	r2, r2, #4
 80053ce:	0452      	lsls	r2, r2, #17
 80053d0:	430a      	orrs	r2, r1
 80053d2:	491f      	ldr	r1, [pc, #124]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	614b      	str	r3, [r1, #20]
 80053d8:	e011      	b.n	80053fe <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80053da:	4b1d      	ldr	r3, [pc, #116]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80053e2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	6892      	ldr	r2, [r2, #8]
 80053ea:	0211      	lsls	r1, r2, #8
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6912      	ldr	r2, [r2, #16]
 80053f0:	0852      	lsrs	r2, r2, #1
 80053f2:	3a01      	subs	r2, #1
 80053f4:	0652      	lsls	r2, r2, #25
 80053f6:	430a      	orrs	r2, r1
 80053f8:	4915      	ldr	r1, [pc, #84]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 80053fa:	4313      	orrs	r3, r2
 80053fc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80053fe:	4b14      	ldr	r3, [pc, #80]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a13      	ldr	r2, [pc, #76]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005408:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800540a:	f7fc fc67 	bl	8001cdc <HAL_GetTick>
 800540e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005410:	e009      	b.n	8005426 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005412:	f7fc fc63 	bl	8001cdc <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d902      	bls.n	8005426 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	73fb      	strb	r3, [r7, #15]
          break;
 8005424:	e005      	b.n	8005432 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005426:	4b0a      	ldr	r3, [pc, #40]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d0ef      	beq.n	8005412 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005432:	7bfb      	ldrb	r3, [r7, #15]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d106      	bne.n	8005446 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005438:	4b05      	ldr	r3, [pc, #20]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 800543a:	695a      	ldr	r2, [r3, #20]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	4903      	ldr	r1, [pc, #12]	; (8005450 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005442:	4313      	orrs	r3, r2
 8005444:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005446:	7bfb      	ldrb	r3, [r7, #15]
}
 8005448:	4618      	mov	r0, r3
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	40021000 	.word	0x40021000

08005454 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e07c      	b.n	8005560 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d106      	bne.n	8005486 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f7fc f99d 	bl	80017c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2202      	movs	r2, #2
 800548a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800549c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054a6:	d902      	bls.n	80054ae <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80054a8:	2300      	movs	r3, #0
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	e002      	b.n	80054b4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80054ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054b2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80054bc:	d007      	beq.n	80054ce <HAL_SPI_Init+0x7a>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054c6:	d002      	beq.n	80054ce <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10b      	bne.n	80054ee <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054de:	d903      	bls.n	80054e8 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	631a      	str	r2, [r3, #48]	; 0x30
 80054e6:	e002      	b.n	80054ee <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	431a      	orrs	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	695b      	ldr	r3, [r3, #20]
 8005502:	431a      	orrs	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800550c:	431a      	orrs	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	ea42 0103 	orr.w	r1, r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	0c1b      	lsrs	r3, r3, #16
 800552e:	f003 0204 	and.w	r2, r3, #4
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	431a      	orrs	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800553c:	431a      	orrs	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	ea42 0103 	orr.w	r1, r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	430a      	orrs	r2, r1
 800554e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d101      	bne.n	800557a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e01d      	b.n	80055b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005580:	b2db      	uxtb	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d106      	bne.n	8005594 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f815 	bl	80055be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2202      	movs	r2, #2
 8005598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	3304      	adds	r3, #4
 80055a4:	4619      	mov	r1, r3
 80055a6:	4610      	mov	r0, r2
 80055a8:	f000 f986 	bl	80058b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80055be:	b480      	push	{r7}
 80055c0:	b083      	sub	sp, #12
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80055c6:	bf00      	nop
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
	...

080055d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0201 	orr.w	r2, r2, #1
 80055ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <HAL_TIM_Base_Start_IT+0x50>)
 80055f4:	4013      	ands	r3, r2
 80055f6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b06      	cmp	r3, #6
 80055fc:	d00b      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x42>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005604:	d007      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f042 0201 	orr.w	r2, r2, #1
 8005614:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	00010007 	.word	0x00010007

08005628 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b02      	cmp	r3, #2
 800563c:	d122      	bne.n	8005684 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b02      	cmp	r3, #2
 800564a:	d11b      	bne.n	8005684 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f06f 0202 	mvn.w	r2, #2
 8005654:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2201      	movs	r2, #1
 800565a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	f003 0303 	and.w	r3, r3, #3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d003      	beq.n	8005672 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 f905 	bl	800587a <HAL_TIM_IC_CaptureCallback>
 8005670:	e005      	b.n	800567e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f8f7 	bl	8005866 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 f908 	bl	800588e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	f003 0304 	and.w	r3, r3, #4
 800568e:	2b04      	cmp	r3, #4
 8005690:	d122      	bne.n	80056d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f003 0304 	and.w	r3, r3, #4
 800569c:	2b04      	cmp	r3, #4
 800569e:	d11b      	bne.n	80056d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f06f 0204 	mvn.w	r2, #4
 80056a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2202      	movs	r2, #2
 80056ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d003      	beq.n	80056c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 f8db 	bl	800587a <HAL_TIM_IC_CaptureCallback>
 80056c4:	e005      	b.n	80056d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f8cd 	bl	8005866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f8de 	bl	800588e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	f003 0308 	and.w	r3, r3, #8
 80056e2:	2b08      	cmp	r3, #8
 80056e4:	d122      	bne.n	800572c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	f003 0308 	and.w	r3, r3, #8
 80056f0:	2b08      	cmp	r3, #8
 80056f2:	d11b      	bne.n	800572c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f06f 0208 	mvn.w	r2, #8
 80056fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2204      	movs	r2, #4
 8005702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	69db      	ldr	r3, [r3, #28]
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d003      	beq.n	800571a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f8b1 	bl	800587a <HAL_TIM_IC_CaptureCallback>
 8005718:	e005      	b.n	8005726 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f8a3 	bl	8005866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f8b4 	bl	800588e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	f003 0310 	and.w	r3, r3, #16
 8005736:	2b10      	cmp	r3, #16
 8005738:	d122      	bne.n	8005780 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f003 0310 	and.w	r3, r3, #16
 8005744:	2b10      	cmp	r3, #16
 8005746:	d11b      	bne.n	8005780 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f06f 0210 	mvn.w	r2, #16
 8005750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2208      	movs	r2, #8
 8005756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	69db      	ldr	r3, [r3, #28]
 800575e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f887 	bl	800587a <HAL_TIM_IC_CaptureCallback>
 800576c:	e005      	b.n	800577a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f879 	bl	8005866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 f88a 	bl	800588e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b01      	cmp	r3, #1
 800578c:	d10e      	bne.n	80057ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b01      	cmp	r3, #1
 800579a:	d107      	bne.n	80057ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f06f 0201 	mvn.w	r2, #1
 80057a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7fb fe4a 	bl	8001440 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057b6:	2b80      	cmp	r3, #128	; 0x80
 80057b8:	d10e      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c4:	2b80      	cmp	r3, #128	; 0x80
 80057c6:	d107      	bne.n	80057d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 f914 	bl	8005a00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057e6:	d10e      	bne.n	8005806 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f2:	2b80      	cmp	r3, #128	; 0x80
 80057f4:	d107      	bne.n	8005806 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80057fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f907 	bl	8005a14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005810:	2b40      	cmp	r3, #64	; 0x40
 8005812:	d10e      	bne.n	8005832 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800581e:	2b40      	cmp	r3, #64	; 0x40
 8005820:	d107      	bne.n	8005832 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800582a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f000 f838 	bl	80058a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	691b      	ldr	r3, [r3, #16]
 8005838:	f003 0320 	and.w	r3, r3, #32
 800583c:	2b20      	cmp	r3, #32
 800583e:	d10e      	bne.n	800585e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	f003 0320 	and.w	r3, r3, #32
 800584a:	2b20      	cmp	r3, #32
 800584c:	d107      	bne.n	800585e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f06f 0220 	mvn.w	r2, #32
 8005856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 f8c7 	bl	80059ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800585e:	bf00      	nop
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005866:	b480      	push	{r7}
 8005868:	b083      	sub	sp, #12
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800586e:	bf00      	nop
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800587a:	b480      	push	{r7}
 800587c:	b083      	sub	sp, #12
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005882:	bf00      	nop
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005896:	bf00      	nop
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr

080058a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
	...

080058b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a40      	ldr	r2, [pc, #256]	; (80059cc <TIM_Base_SetConfig+0x114>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d013      	beq.n	80058f8 <TIM_Base_SetConfig+0x40>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058d6:	d00f      	beq.n	80058f8 <TIM_Base_SetConfig+0x40>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a3d      	ldr	r2, [pc, #244]	; (80059d0 <TIM_Base_SetConfig+0x118>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d00b      	beq.n	80058f8 <TIM_Base_SetConfig+0x40>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a3c      	ldr	r2, [pc, #240]	; (80059d4 <TIM_Base_SetConfig+0x11c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d007      	beq.n	80058f8 <TIM_Base_SetConfig+0x40>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a3b      	ldr	r2, [pc, #236]	; (80059d8 <TIM_Base_SetConfig+0x120>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d003      	beq.n	80058f8 <TIM_Base_SetConfig+0x40>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a3a      	ldr	r2, [pc, #232]	; (80059dc <TIM_Base_SetConfig+0x124>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d108      	bne.n	800590a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	4313      	orrs	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a2f      	ldr	r2, [pc, #188]	; (80059cc <TIM_Base_SetConfig+0x114>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d01f      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005918:	d01b      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a2c      	ldr	r2, [pc, #176]	; (80059d0 <TIM_Base_SetConfig+0x118>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d017      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a2b      	ldr	r2, [pc, #172]	; (80059d4 <TIM_Base_SetConfig+0x11c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d013      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a2a      	ldr	r2, [pc, #168]	; (80059d8 <TIM_Base_SetConfig+0x120>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d00f      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a29      	ldr	r2, [pc, #164]	; (80059dc <TIM_Base_SetConfig+0x124>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d00b      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a28      	ldr	r2, [pc, #160]	; (80059e0 <TIM_Base_SetConfig+0x128>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d007      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a27      	ldr	r2, [pc, #156]	; (80059e4 <TIM_Base_SetConfig+0x12c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d003      	beq.n	8005952 <TIM_Base_SetConfig+0x9a>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a26      	ldr	r2, [pc, #152]	; (80059e8 <TIM_Base_SetConfig+0x130>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d108      	bne.n	8005964 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	4313      	orrs	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	689a      	ldr	r2, [r3, #8]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a10      	ldr	r2, [pc, #64]	; (80059cc <TIM_Base_SetConfig+0x114>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d00f      	beq.n	80059b0 <TIM_Base_SetConfig+0xf8>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a12      	ldr	r2, [pc, #72]	; (80059dc <TIM_Base_SetConfig+0x124>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d00b      	beq.n	80059b0 <TIM_Base_SetConfig+0xf8>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a11      	ldr	r2, [pc, #68]	; (80059e0 <TIM_Base_SetConfig+0x128>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d007      	beq.n	80059b0 <TIM_Base_SetConfig+0xf8>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a10      	ldr	r2, [pc, #64]	; (80059e4 <TIM_Base_SetConfig+0x12c>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d003      	beq.n	80059b0 <TIM_Base_SetConfig+0xf8>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a0f      	ldr	r2, [pc, #60]	; (80059e8 <TIM_Base_SetConfig+0x130>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d103      	bne.n	80059b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	691a      	ldr	r2, [r3, #16]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	615a      	str	r2, [r3, #20]
}
 80059be:	bf00      	nop
 80059c0:	3714      	adds	r7, #20
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	40012c00 	.word	0x40012c00
 80059d0:	40000400 	.word	0x40000400
 80059d4:	40000800 	.word	0x40000800
 80059d8:	40000c00 	.word	0x40000c00
 80059dc:	40013400 	.word	0x40013400
 80059e0:	40014000 	.word	0x40014000
 80059e4:	40014400 	.word	0x40014400
 80059e8:	40014800 	.word	0x40014800

080059ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e040      	b.n	8005abc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d106      	bne.n	8005a50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f7fb fefc 	bl	8001848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2224      	movs	r2, #36	; 0x24
 8005a54:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 0201 	bic.w	r2, r2, #1
 8005a64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f8c0 	bl	8005bec <UART_SetConfig>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e022      	b.n	8005abc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d002      	beq.n	8005a84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 fbfc 	bl	800627c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005aa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 fc83 	bl	80063c0 <UART_CheckIdleState>
 8005aba:	4603      	mov	r3, r0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	; 0x28
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	f040 8081 	bne.w	8005be0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <HAL_UART_Transmit+0x26>
 8005ae4:	88fb      	ldrh	r3, [r7, #6]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e079      	b.n	8005be2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_UART_Transmit+0x38>
 8005af8:	2302      	movs	r3, #2
 8005afa:	e072      	b.n	8005be2 <HAL_UART_Transmit+0x11e>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2221      	movs	r2, #33	; 0x21
 8005b0e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005b10:	f7fc f8e4 	bl	8001cdc <HAL_GetTick>
 8005b14:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	88fa      	ldrh	r2, [r7, #6]
 8005b1a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	88fa      	ldrh	r2, [r7, #6]
 8005b22:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b2e:	d108      	bne.n	8005b42 <HAL_UART_Transmit+0x7e>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d104      	bne.n	8005b42 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	61bb      	str	r3, [r7, #24]
 8005b40:	e003      	b.n	8005b4a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b46:	2300      	movs	r3, #0
 8005b48:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b4a:	e02d      	b.n	8005ba8 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	9300      	str	r3, [sp, #0]
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	2200      	movs	r2, #0
 8005b54:	2180      	movs	r1, #128	; 0x80
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 fc77 	bl	800644a <UART_WaitOnFlagUntilTimeout>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e03d      	b.n	8005be2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10b      	bne.n	8005b84 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	881a      	ldrh	r2, [r3, #0]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b78:	b292      	uxth	r2, r2
 8005b7a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	3302      	adds	r3, #2
 8005b80:	61bb      	str	r3, [r7, #24]
 8005b82:	e008      	b.n	8005b96 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	781a      	ldrb	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	b292      	uxth	r2, r2
 8005b8e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	3301      	adds	r3, #1
 8005b94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1cb      	bne.n	8005b4c <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2140      	movs	r1, #64	; 0x40
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 fc43 	bl	800644a <UART_WaitOnFlagUntilTimeout>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d001      	beq.n	8005bce <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e009      	b.n	8005be2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	e000      	b.n	8005be2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005be0:	2302      	movs	r3, #2
  }
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3720      	adds	r7, #32
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
	...

08005bec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bec:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005bf0:	b088      	sub	sp, #32
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	689a      	ldr	r2, [r3, #8]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	431a      	orrs	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	4bac      	ldr	r3, [pc, #688]	; (8005ed4 <UART_SetConfig+0x2e8>)
 8005c22:	4013      	ands	r3, r2
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6812      	ldr	r2, [r2, #0]
 8005c28:	69f9      	ldr	r1, [r7, #28]
 8005c2a:	430b      	orrs	r3, r1
 8005c2c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4aa2      	ldr	r2, [pc, #648]	; (8005ed8 <UART_SetConfig+0x2ec>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d004      	beq.n	8005c5e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6a1b      	ldr	r3, [r3, #32]
 8005c58:	69fa      	ldr	r2, [r7, #28]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	69fa      	ldr	r2, [r7, #28]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a99      	ldr	r2, [pc, #612]	; (8005edc <UART_SetConfig+0x2f0>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d121      	bne.n	8005cc0 <UART_SetConfig+0xd4>
 8005c7c:	4b98      	ldr	r3, [pc, #608]	; (8005ee0 <UART_SetConfig+0x2f4>)
 8005c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c82:	f003 0303 	and.w	r3, r3, #3
 8005c86:	2b03      	cmp	r3, #3
 8005c88:	d816      	bhi.n	8005cb8 <UART_SetConfig+0xcc>
 8005c8a:	a201      	add	r2, pc, #4	; (adr r2, 8005c90 <UART_SetConfig+0xa4>)
 8005c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c90:	08005ca1 	.word	0x08005ca1
 8005c94:	08005cad 	.word	0x08005cad
 8005c98:	08005ca7 	.word	0x08005ca7
 8005c9c:	08005cb3 	.word	0x08005cb3
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	76fb      	strb	r3, [r7, #27]
 8005ca4:	e0e8      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	76fb      	strb	r3, [r7, #27]
 8005caa:	e0e5      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005cac:	2304      	movs	r3, #4
 8005cae:	76fb      	strb	r3, [r7, #27]
 8005cb0:	e0e2      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005cb2:	2308      	movs	r3, #8
 8005cb4:	76fb      	strb	r3, [r7, #27]
 8005cb6:	e0df      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005cb8:	2310      	movs	r3, #16
 8005cba:	76fb      	strb	r3, [r7, #27]
 8005cbc:	bf00      	nop
 8005cbe:	e0db      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a87      	ldr	r2, [pc, #540]	; (8005ee4 <UART_SetConfig+0x2f8>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d134      	bne.n	8005d34 <UART_SetConfig+0x148>
 8005cca:	4b85      	ldr	r3, [pc, #532]	; (8005ee0 <UART_SetConfig+0x2f4>)
 8005ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd0:	f003 030c 	and.w	r3, r3, #12
 8005cd4:	2b0c      	cmp	r3, #12
 8005cd6:	d829      	bhi.n	8005d2c <UART_SetConfig+0x140>
 8005cd8:	a201      	add	r2, pc, #4	; (adr r2, 8005ce0 <UART_SetConfig+0xf4>)
 8005cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cde:	bf00      	nop
 8005ce0:	08005d15 	.word	0x08005d15
 8005ce4:	08005d2d 	.word	0x08005d2d
 8005ce8:	08005d2d 	.word	0x08005d2d
 8005cec:	08005d2d 	.word	0x08005d2d
 8005cf0:	08005d21 	.word	0x08005d21
 8005cf4:	08005d2d 	.word	0x08005d2d
 8005cf8:	08005d2d 	.word	0x08005d2d
 8005cfc:	08005d2d 	.word	0x08005d2d
 8005d00:	08005d1b 	.word	0x08005d1b
 8005d04:	08005d2d 	.word	0x08005d2d
 8005d08:	08005d2d 	.word	0x08005d2d
 8005d0c:	08005d2d 	.word	0x08005d2d
 8005d10:	08005d27 	.word	0x08005d27
 8005d14:	2300      	movs	r3, #0
 8005d16:	76fb      	strb	r3, [r7, #27]
 8005d18:	e0ae      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d1a:	2302      	movs	r3, #2
 8005d1c:	76fb      	strb	r3, [r7, #27]
 8005d1e:	e0ab      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d20:	2304      	movs	r3, #4
 8005d22:	76fb      	strb	r3, [r7, #27]
 8005d24:	e0a8      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d26:	2308      	movs	r3, #8
 8005d28:	76fb      	strb	r3, [r7, #27]
 8005d2a:	e0a5      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d2c:	2310      	movs	r3, #16
 8005d2e:	76fb      	strb	r3, [r7, #27]
 8005d30:	bf00      	nop
 8005d32:	e0a1      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a6b      	ldr	r2, [pc, #428]	; (8005ee8 <UART_SetConfig+0x2fc>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d120      	bne.n	8005d80 <UART_SetConfig+0x194>
 8005d3e:	4b68      	ldr	r3, [pc, #416]	; (8005ee0 <UART_SetConfig+0x2f4>)
 8005d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d44:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d48:	2b10      	cmp	r3, #16
 8005d4a:	d00f      	beq.n	8005d6c <UART_SetConfig+0x180>
 8005d4c:	2b10      	cmp	r3, #16
 8005d4e:	d802      	bhi.n	8005d56 <UART_SetConfig+0x16a>
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d005      	beq.n	8005d60 <UART_SetConfig+0x174>
 8005d54:	e010      	b.n	8005d78 <UART_SetConfig+0x18c>
 8005d56:	2b20      	cmp	r3, #32
 8005d58:	d005      	beq.n	8005d66 <UART_SetConfig+0x17a>
 8005d5a:	2b30      	cmp	r3, #48	; 0x30
 8005d5c:	d009      	beq.n	8005d72 <UART_SetConfig+0x186>
 8005d5e:	e00b      	b.n	8005d78 <UART_SetConfig+0x18c>
 8005d60:	2300      	movs	r3, #0
 8005d62:	76fb      	strb	r3, [r7, #27]
 8005d64:	e088      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d66:	2302      	movs	r3, #2
 8005d68:	76fb      	strb	r3, [r7, #27]
 8005d6a:	e085      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d6c:	2304      	movs	r3, #4
 8005d6e:	76fb      	strb	r3, [r7, #27]
 8005d70:	e082      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d72:	2308      	movs	r3, #8
 8005d74:	76fb      	strb	r3, [r7, #27]
 8005d76:	e07f      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d78:	2310      	movs	r3, #16
 8005d7a:	76fb      	strb	r3, [r7, #27]
 8005d7c:	bf00      	nop
 8005d7e:	e07b      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a59      	ldr	r2, [pc, #356]	; (8005eec <UART_SetConfig+0x300>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d120      	bne.n	8005dcc <UART_SetConfig+0x1e0>
 8005d8a:	4b55      	ldr	r3, [pc, #340]	; (8005ee0 <UART_SetConfig+0x2f4>)
 8005d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d90:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005d94:	2b40      	cmp	r3, #64	; 0x40
 8005d96:	d00f      	beq.n	8005db8 <UART_SetConfig+0x1cc>
 8005d98:	2b40      	cmp	r3, #64	; 0x40
 8005d9a:	d802      	bhi.n	8005da2 <UART_SetConfig+0x1b6>
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d005      	beq.n	8005dac <UART_SetConfig+0x1c0>
 8005da0:	e010      	b.n	8005dc4 <UART_SetConfig+0x1d8>
 8005da2:	2b80      	cmp	r3, #128	; 0x80
 8005da4:	d005      	beq.n	8005db2 <UART_SetConfig+0x1c6>
 8005da6:	2bc0      	cmp	r3, #192	; 0xc0
 8005da8:	d009      	beq.n	8005dbe <UART_SetConfig+0x1d2>
 8005daa:	e00b      	b.n	8005dc4 <UART_SetConfig+0x1d8>
 8005dac:	2300      	movs	r3, #0
 8005dae:	76fb      	strb	r3, [r7, #27]
 8005db0:	e062      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005db2:	2302      	movs	r3, #2
 8005db4:	76fb      	strb	r3, [r7, #27]
 8005db6:	e05f      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005db8:	2304      	movs	r3, #4
 8005dba:	76fb      	strb	r3, [r7, #27]
 8005dbc:	e05c      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005dbe:	2308      	movs	r3, #8
 8005dc0:	76fb      	strb	r3, [r7, #27]
 8005dc2:	e059      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005dc4:	2310      	movs	r3, #16
 8005dc6:	76fb      	strb	r3, [r7, #27]
 8005dc8:	bf00      	nop
 8005dca:	e055      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a47      	ldr	r2, [pc, #284]	; (8005ef0 <UART_SetConfig+0x304>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d124      	bne.n	8005e20 <UART_SetConfig+0x234>
 8005dd6:	4b42      	ldr	r3, [pc, #264]	; (8005ee0 <UART_SetConfig+0x2f4>)
 8005dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ddc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005de4:	d012      	beq.n	8005e0c <UART_SetConfig+0x220>
 8005de6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dea:	d802      	bhi.n	8005df2 <UART_SetConfig+0x206>
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d007      	beq.n	8005e00 <UART_SetConfig+0x214>
 8005df0:	e012      	b.n	8005e18 <UART_SetConfig+0x22c>
 8005df2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005df6:	d006      	beq.n	8005e06 <UART_SetConfig+0x21a>
 8005df8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dfc:	d009      	beq.n	8005e12 <UART_SetConfig+0x226>
 8005dfe:	e00b      	b.n	8005e18 <UART_SetConfig+0x22c>
 8005e00:	2300      	movs	r3, #0
 8005e02:	76fb      	strb	r3, [r7, #27]
 8005e04:	e038      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e06:	2302      	movs	r3, #2
 8005e08:	76fb      	strb	r3, [r7, #27]
 8005e0a:	e035      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e0c:	2304      	movs	r3, #4
 8005e0e:	76fb      	strb	r3, [r7, #27]
 8005e10:	e032      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e12:	2308      	movs	r3, #8
 8005e14:	76fb      	strb	r3, [r7, #27]
 8005e16:	e02f      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e18:	2310      	movs	r3, #16
 8005e1a:	76fb      	strb	r3, [r7, #27]
 8005e1c:	bf00      	nop
 8005e1e:	e02b      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a2c      	ldr	r2, [pc, #176]	; (8005ed8 <UART_SetConfig+0x2ec>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d124      	bne.n	8005e74 <UART_SetConfig+0x288>
 8005e2a:	4b2d      	ldr	r3, [pc, #180]	; (8005ee0 <UART_SetConfig+0x2f4>)
 8005e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005e34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e38:	d012      	beq.n	8005e60 <UART_SetConfig+0x274>
 8005e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e3e:	d802      	bhi.n	8005e46 <UART_SetConfig+0x25a>
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d007      	beq.n	8005e54 <UART_SetConfig+0x268>
 8005e44:	e012      	b.n	8005e6c <UART_SetConfig+0x280>
 8005e46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e4a:	d006      	beq.n	8005e5a <UART_SetConfig+0x26e>
 8005e4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e50:	d009      	beq.n	8005e66 <UART_SetConfig+0x27a>
 8005e52:	e00b      	b.n	8005e6c <UART_SetConfig+0x280>
 8005e54:	2300      	movs	r3, #0
 8005e56:	76fb      	strb	r3, [r7, #27]
 8005e58:	e00e      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	76fb      	strb	r3, [r7, #27]
 8005e5e:	e00b      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e60:	2304      	movs	r3, #4
 8005e62:	76fb      	strb	r3, [r7, #27]
 8005e64:	e008      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e66:	2308      	movs	r3, #8
 8005e68:	76fb      	strb	r3, [r7, #27]
 8005e6a:	e005      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e6c:	2310      	movs	r3, #16
 8005e6e:	76fb      	strb	r3, [r7, #27]
 8005e70:	bf00      	nop
 8005e72:	e001      	b.n	8005e78 <UART_SetConfig+0x28c>
 8005e74:	2310      	movs	r3, #16
 8005e76:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a16      	ldr	r2, [pc, #88]	; (8005ed8 <UART_SetConfig+0x2ec>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	f040 80fa 	bne.w	8006078 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e84:	7efb      	ldrb	r3, [r7, #27]
 8005e86:	2b08      	cmp	r3, #8
 8005e88:	d836      	bhi.n	8005ef8 <UART_SetConfig+0x30c>
 8005e8a:	a201      	add	r2, pc, #4	; (adr r2, 8005e90 <UART_SetConfig+0x2a4>)
 8005e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e90:	08005eb5 	.word	0x08005eb5
 8005e94:	08005ef9 	.word	0x08005ef9
 8005e98:	08005ebd 	.word	0x08005ebd
 8005e9c:	08005ef9 	.word	0x08005ef9
 8005ea0:	08005ec3 	.word	0x08005ec3
 8005ea4:	08005ef9 	.word	0x08005ef9
 8005ea8:	08005ef9 	.word	0x08005ef9
 8005eac:	08005ef9 	.word	0x08005ef9
 8005eb0:	08005ecb 	.word	0x08005ecb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005eb4:	f7fe fd50 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 8005eb8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005eba:	e020      	b.n	8005efe <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005ebc:	4b0d      	ldr	r3, [pc, #52]	; (8005ef4 <UART_SetConfig+0x308>)
 8005ebe:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005ec0:	e01d      	b.n	8005efe <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005ec2:	f7fe fcb3 	bl	800482c <HAL_RCC_GetSysClockFreq>
 8005ec6:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005ec8:	e019      	b.n	8005efe <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005eca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ece:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005ed0:	e015      	b.n	8005efe <UART_SetConfig+0x312>
 8005ed2:	bf00      	nop
 8005ed4:	efff69f3 	.word	0xefff69f3
 8005ed8:	40008000 	.word	0x40008000
 8005edc:	40013800 	.word	0x40013800
 8005ee0:	40021000 	.word	0x40021000
 8005ee4:	40004400 	.word	0x40004400
 8005ee8:	40004800 	.word	0x40004800
 8005eec:	40004c00 	.word	0x40004c00
 8005ef0:	40005000 	.word	0x40005000
 8005ef4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	74fb      	strb	r3, [r7, #19]
        break;
 8005efc:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f000 81ac 	beq.w	800625e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	005b      	lsls	r3, r3, #1
 8005f0e:	4413      	add	r3, r2
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d305      	bcc.n	8005f22 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d902      	bls.n	8005f28 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	74fb      	strb	r3, [r7, #19]
 8005f26:	e19a      	b.n	800625e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8005f28:	7efb      	ldrb	r3, [r7, #27]
 8005f2a:	2b08      	cmp	r3, #8
 8005f2c:	f200 8091 	bhi.w	8006052 <UART_SetConfig+0x466>
 8005f30:	a201      	add	r2, pc, #4	; (adr r2, 8005f38 <UART_SetConfig+0x34c>)
 8005f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f36:	bf00      	nop
 8005f38:	08005f5d 	.word	0x08005f5d
 8005f3c:	08006053 	.word	0x08006053
 8005f40:	08005fa9 	.word	0x08005fa9
 8005f44:	08006053 	.word	0x08006053
 8005f48:	08005fdd 	.word	0x08005fdd
 8005f4c:	08006053 	.word	0x08006053
 8005f50:	08006053 	.word	0x08006053
 8005f54:	08006053 	.word	0x08006053
 8005f58:	08006029 	.word	0x08006029
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005f5c:	f7fe fcfc 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 8005f60:	4603      	mov	r3, r0
 8005f62:	4619      	mov	r1, r3
 8005f64:	f04f 0200 	mov.w	r2, #0
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	f04f 0400 	mov.w	r4, #0
 8005f70:	0214      	lsls	r4, r2, #8
 8005f72:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005f76:	020b      	lsls	r3, r1, #8
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	6852      	ldr	r2, [r2, #4]
 8005f7c:	0852      	lsrs	r2, r2, #1
 8005f7e:	4611      	mov	r1, r2
 8005f80:	f04f 0200 	mov.w	r2, #0
 8005f84:	eb13 0b01 	adds.w	fp, r3, r1
 8005f88:	eb44 0c02 	adc.w	ip, r4, r2
 8005f8c:	4658      	mov	r0, fp
 8005f8e:	4661      	mov	r1, ip
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f04f 0400 	mov.w	r4, #0
 8005f98:	461a      	mov	r2, r3
 8005f9a:	4623      	mov	r3, r4
 8005f9c:	f7fa f970 	bl	8000280 <__aeabi_uldivmod>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	460c      	mov	r4, r1
 8005fa4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005fa6:	e057      	b.n	8006058 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	085b      	lsrs	r3, r3, #1
 8005fae:	f04f 0400 	mov.w	r4, #0
 8005fb2:	49b1      	ldr	r1, [pc, #708]	; (8006278 <UART_SetConfig+0x68c>)
 8005fb4:	f04f 0200 	mov.w	r2, #0
 8005fb8:	eb13 0b01 	adds.w	fp, r3, r1
 8005fbc:	eb44 0c02 	adc.w	ip, r4, r2
 8005fc0:	4658      	mov	r0, fp
 8005fc2:	4661      	mov	r1, ip
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f04f 0400 	mov.w	r4, #0
 8005fcc:	461a      	mov	r2, r3
 8005fce:	4623      	mov	r3, r4
 8005fd0:	f7fa f956 	bl	8000280 <__aeabi_uldivmod>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005fda:	e03d      	b.n	8006058 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005fdc:	f7fe fc26 	bl	800482c <HAL_RCC_GetSysClockFreq>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	f04f 0200 	mov.w	r2, #0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	f04f 0400 	mov.w	r4, #0
 8005ff0:	0214      	lsls	r4, r2, #8
 8005ff2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005ff6:	020b      	lsls	r3, r1, #8
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	6852      	ldr	r2, [r2, #4]
 8005ffc:	0852      	lsrs	r2, r2, #1
 8005ffe:	4611      	mov	r1, r2
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	eb13 0b01 	adds.w	fp, r3, r1
 8006008:	eb44 0c02 	adc.w	ip, r4, r2
 800600c:	4658      	mov	r0, fp
 800600e:	4661      	mov	r1, ip
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f04f 0400 	mov.w	r4, #0
 8006018:	461a      	mov	r2, r3
 800601a:	4623      	mov	r3, r4
 800601c:	f7fa f930 	bl	8000280 <__aeabi_uldivmod>
 8006020:	4603      	mov	r3, r0
 8006022:	460c      	mov	r4, r1
 8006024:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006026:	e017      	b.n	8006058 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	085b      	lsrs	r3, r3, #1
 800602e:	f04f 0400 	mov.w	r4, #0
 8006032:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8006036:	f144 0100 	adc.w	r1, r4, #0
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f04f 0400 	mov.w	r4, #0
 8006042:	461a      	mov	r2, r3
 8006044:	4623      	mov	r3, r4
 8006046:	f7fa f91b 	bl	8000280 <__aeabi_uldivmod>
 800604a:	4603      	mov	r3, r0
 800604c:	460c      	mov	r4, r1
 800604e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006050:	e002      	b.n	8006058 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	74fb      	strb	r3, [r7, #19]
            break;
 8006056:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800605e:	d308      	bcc.n	8006072 <UART_SetConfig+0x486>
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006066:	d204      	bcs.n	8006072 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	60da      	str	r2, [r3, #12]
 8006070:	e0f5      	b.n	800625e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	74fb      	strb	r3, [r7, #19]
 8006076:	e0f2      	b.n	800625e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006080:	d17f      	bne.n	8006182 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8006082:	7efb      	ldrb	r3, [r7, #27]
 8006084:	2b08      	cmp	r3, #8
 8006086:	d85c      	bhi.n	8006142 <UART_SetConfig+0x556>
 8006088:	a201      	add	r2, pc, #4	; (adr r2, 8006090 <UART_SetConfig+0x4a4>)
 800608a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608e:	bf00      	nop
 8006090:	080060b5 	.word	0x080060b5
 8006094:	080060d3 	.word	0x080060d3
 8006098:	080060f1 	.word	0x080060f1
 800609c:	08006143 	.word	0x08006143
 80060a0:	0800610d 	.word	0x0800610d
 80060a4:	08006143 	.word	0x08006143
 80060a8:	08006143 	.word	0x08006143
 80060ac:	08006143 	.word	0x08006143
 80060b0:	0800612b 	.word	0x0800612b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80060b4:	f7fe fc50 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 80060b8:	4603      	mov	r3, r0
 80060ba:	005a      	lsls	r2, r3, #1
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	085b      	lsrs	r3, r3, #1
 80060c2:	441a      	add	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80060d0:	e03a      	b.n	8006148 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80060d2:	f7fe fc57 	bl	8004984 <HAL_RCC_GetPCLK2Freq>
 80060d6:	4603      	mov	r3, r0
 80060d8:	005a      	lsls	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	441a      	add	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80060ee:	e02b      	b.n	8006148 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	085b      	lsrs	r3, r3, #1
 80060f6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80060fa:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	6852      	ldr	r2, [r2, #4]
 8006102:	fbb3 f3f2 	udiv	r3, r3, r2
 8006106:	b29b      	uxth	r3, r3
 8006108:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800610a:	e01d      	b.n	8006148 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800610c:	f7fe fb8e 	bl	800482c <HAL_RCC_GetSysClockFreq>
 8006110:	4603      	mov	r3, r0
 8006112:	005a      	lsls	r2, r3, #1
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	085b      	lsrs	r3, r3, #1
 800611a:	441a      	add	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	fbb2 f3f3 	udiv	r3, r2, r3
 8006124:	b29b      	uxth	r3, r3
 8006126:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006128:	e00e      	b.n	8006148 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	085b      	lsrs	r3, r3, #1
 8006130:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	fbb2 f3f3 	udiv	r3, r2, r3
 800613c:	b29b      	uxth	r3, r3
 800613e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006140:	e002      	b.n	8006148 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	74fb      	strb	r3, [r7, #19]
        break;
 8006146:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	2b0f      	cmp	r3, #15
 800614c:	d916      	bls.n	800617c <UART_SetConfig+0x590>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006154:	d212      	bcs.n	800617c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	b29b      	uxth	r3, r3
 800615a:	f023 030f 	bic.w	r3, r3, #15
 800615e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	085b      	lsrs	r3, r3, #1
 8006164:	b29b      	uxth	r3, r3
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	b29a      	uxth	r2, r3
 800616c:	897b      	ldrh	r3, [r7, #10]
 800616e:	4313      	orrs	r3, r2
 8006170:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	897a      	ldrh	r2, [r7, #10]
 8006178:	60da      	str	r2, [r3, #12]
 800617a:	e070      	b.n	800625e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	74fb      	strb	r3, [r7, #19]
 8006180:	e06d      	b.n	800625e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8006182:	7efb      	ldrb	r3, [r7, #27]
 8006184:	2b08      	cmp	r3, #8
 8006186:	d859      	bhi.n	800623c <UART_SetConfig+0x650>
 8006188:	a201      	add	r2, pc, #4	; (adr r2, 8006190 <UART_SetConfig+0x5a4>)
 800618a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618e:	bf00      	nop
 8006190:	080061b5 	.word	0x080061b5
 8006194:	080061d1 	.word	0x080061d1
 8006198:	080061ed 	.word	0x080061ed
 800619c:	0800623d 	.word	0x0800623d
 80061a0:	08006209 	.word	0x08006209
 80061a4:	0800623d 	.word	0x0800623d
 80061a8:	0800623d 	.word	0x0800623d
 80061ac:	0800623d 	.word	0x0800623d
 80061b0:	08006225 	.word	0x08006225
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80061b4:	f7fe fbd0 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 80061b8:	4602      	mov	r2, r0
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	085b      	lsrs	r3, r3, #1
 80061c0:	441a      	add	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80061ce:	e038      	b.n	8006242 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80061d0:	f7fe fbd8 	bl	8004984 <HAL_RCC_GetPCLK2Freq>
 80061d4:	4602      	mov	r2, r0
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	085b      	lsrs	r3, r3, #1
 80061dc:	441a      	add	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80061ea:	e02a      	b.n	8006242 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	085b      	lsrs	r3, r3, #1
 80061f2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80061f6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6852      	ldr	r2, [r2, #4]
 80061fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8006202:	b29b      	uxth	r3, r3
 8006204:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006206:	e01c      	b.n	8006242 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006208:	f7fe fb10 	bl	800482c <HAL_RCC_GetSysClockFreq>
 800620c:	4602      	mov	r2, r0
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	085b      	lsrs	r3, r3, #1
 8006214:	441a      	add	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	fbb2 f3f3 	udiv	r3, r2, r3
 800621e:	b29b      	uxth	r3, r3
 8006220:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006222:	e00e      	b.n	8006242 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	085b      	lsrs	r3, r3, #1
 800622a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	fbb2 f3f3 	udiv	r3, r2, r3
 8006236:	b29b      	uxth	r3, r3
 8006238:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800623a:	e002      	b.n	8006242 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	74fb      	strb	r3, [r7, #19]
        break;
 8006240:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2b0f      	cmp	r3, #15
 8006246:	d908      	bls.n	800625a <UART_SetConfig+0x66e>
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800624e:	d204      	bcs.n	800625a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	60da      	str	r2, [r3, #12]
 8006258:	e001      	b.n	800625e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800626a:	7cfb      	ldrb	r3, [r7, #19]
}
 800626c:	4618      	mov	r0, r3
 800626e:	3720      	adds	r7, #32
 8006270:	46bd      	mov	sp, r7
 8006272:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006276:	bf00      	nop
 8006278:	f4240000 	.word	0xf4240000

0800627c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006288:	f003 0301 	and.w	r3, r3, #1
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00a      	beq.n	80062a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	430a      	orrs	r2, r1
 80062a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062aa:	f003 0302 	and.w	r3, r3, #2
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00a      	beq.n	80062c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	430a      	orrs	r2, r1
 80062c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062cc:	f003 0304 	and.w	r3, r3, #4
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d00a      	beq.n	80062ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ee:	f003 0308 	and.w	r3, r3, #8
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00a      	beq.n	800630c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	430a      	orrs	r2, r1
 800630a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006310:	f003 0310 	and.w	r3, r3, #16
 8006314:	2b00      	cmp	r3, #0
 8006316:	d00a      	beq.n	800632e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	430a      	orrs	r2, r1
 800632c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006332:	f003 0320 	and.w	r3, r3, #32
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00a      	beq.n	8006350 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	430a      	orrs	r2, r1
 800634e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006358:	2b00      	cmp	r3, #0
 800635a:	d01a      	beq.n	8006392 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	430a      	orrs	r2, r1
 8006370:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006376:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800637a:	d10a      	bne.n	8006392 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00a      	beq.n	80063b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	430a      	orrs	r2, r1
 80063b2:	605a      	str	r2, [r3, #4]
  }
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af02      	add	r7, sp, #8
 80063c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80063ce:	f7fb fc85 	bl	8001cdc <HAL_GetTick>
 80063d2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b08      	cmp	r3, #8
 80063e0:	d10e      	bne.n	8006400 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 f82a 	bl	800644a <UART_WaitOnFlagUntilTimeout>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d001      	beq.n	8006400 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e020      	b.n	8006442 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0304 	and.w	r3, r3, #4
 800640a:	2b04      	cmp	r3, #4
 800640c:	d10e      	bne.n	800642c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800640e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 f814 	bl	800644a <UART_WaitOnFlagUntilTimeout>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d001      	beq.n	800642c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e00a      	b.n	8006442 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2220      	movs	r2, #32
 8006430:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2220      	movs	r2, #32
 8006436:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3710      	adds	r7, #16
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b084      	sub	sp, #16
 800644e:	af00      	add	r7, sp, #0
 8006450:	60f8      	str	r0, [r7, #12]
 8006452:	60b9      	str	r1, [r7, #8]
 8006454:	603b      	str	r3, [r7, #0]
 8006456:	4613      	mov	r3, r2
 8006458:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800645a:	e02a      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006462:	d026      	beq.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006464:	f7fb fc3a 	bl	8001cdc <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	69ba      	ldr	r2, [r7, #24]
 8006470:	429a      	cmp	r2, r3
 8006472:	d302      	bcc.n	800647a <UART_WaitOnFlagUntilTimeout+0x30>
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d11b      	bne.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006488:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	689a      	ldr	r2, [r3, #8]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0201 	bic.w	r2, r2, #1
 8006498:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2220      	movs	r2, #32
 800649e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e00f      	b.n	80064d2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	69da      	ldr	r2, [r3, #28]
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4013      	ands	r3, r2
 80064bc:	68ba      	ldr	r2, [r7, #8]
 80064be:	429a      	cmp	r2, r3
 80064c0:	bf0c      	ite	eq
 80064c2:	2301      	moveq	r3, #1
 80064c4:	2300      	movne	r3, #0
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	461a      	mov	r2, r3
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d0c5      	beq.n	800645c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3710      	adds	r7, #16
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}

080064da <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064da:	b084      	sub	sp, #16
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	f107 001c 	add.w	r0, r7, #28
 80064e8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80064ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d122      	bne.n	8006538 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800651a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800651c:	2b01      	cmp	r3, #1
 800651e:	d105      	bne.n	800652c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 fa1d 	bl	800696c <USB_CoreReset>
 8006532:	4603      	mov	r3, r0
 8006534:	73fb      	strb	r3, [r7, #15]
 8006536:	e01a      	b.n	800656e <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 fa11 	bl	800696c <USB_CoreReset>
 800654a:	4603      	mov	r3, r0
 800654c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800654e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006550:	2b00      	cmp	r3, #0
 8006552:	d106      	bne.n	8006562 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006558:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	639a      	str	r2, [r3, #56]	; 0x38
 8006560:	e005      	b.n	800656e <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006566:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800656e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006570:	4618      	mov	r0, r3
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800657a:	b004      	add	sp, #16
 800657c:	4770      	bx	lr

0800657e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800657e:	b480      	push	{r7}
 8006580:	b083      	sub	sp, #12
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f023 0201 	bic.w	r2, r3, #1
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	460b      	mov	r3, r1
 80065aa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80065b8:	78fb      	ldrb	r3, [r7, #3]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d106      	bne.n	80065cc <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	60da      	str	r2, [r3, #12]
 80065ca:	e00b      	b.n	80065e4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80065cc:	78fb      	ldrb	r3, [r7, #3]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d106      	bne.n	80065e0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	60da      	str	r2, [r3, #12]
 80065de:	e001      	b.n	80065e4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e003      	b.n	80065ec <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80065e4:	2032      	movs	r0, #50	; 0x32
 80065e6:	f7fb fb85 	bl	8001cf4 <HAL_Delay>

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3708      	adds	r7, #8
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80065f4:	b084      	sub	sp, #16
 80065f6:	b580      	push	{r7, lr}
 80065f8:	b086      	sub	sp, #24
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
 80065fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006602:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800660e:	2300      	movs	r3, #0
 8006610:	613b      	str	r3, [r7, #16]
 8006612:	e009      	b.n	8006628 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	3340      	adds	r3, #64	; 0x40
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	2200      	movs	r2, #0
 8006620:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	3301      	adds	r3, #1
 8006626:	613b      	str	r3, [r7, #16]
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	2b0e      	cmp	r3, #14
 800662c:	d9f2      	bls.n	8006614 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800662e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006630:	2b00      	cmp	r3, #0
 8006632:	d112      	bne.n	800665a <USB_DevInit+0x66>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006638:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	601a      	str	r2, [r3, #0]
 8006658:	e005      	b.n	8006666 <USB_DevInit+0x72>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800665e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800666c:	461a      	mov	r2, r3
 800666e:	2300      	movs	r3, #0
 8006670:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006678:	4619      	mov	r1, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006680:	461a      	mov	r2, r3
 8006682:	680b      	ldr	r3, [r1, #0]
 8006684:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006686:	2103      	movs	r1, #3
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 f93d 	bl	8006908 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800668e:	2110      	movs	r1, #16
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 f8f1 	bl	8006878 <USB_FlushTxFifo>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d001      	beq.n	80066a0 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 f90f 	bl	80068c4 <USB_FlushRxFifo>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d001      	beq.n	80066b0 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066b6:	461a      	mov	r2, r3
 80066b8:	2300      	movs	r3, #0
 80066ba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066c2:	461a      	mov	r2, r3
 80066c4:	2300      	movs	r3, #0
 80066c6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066ce:	461a      	mov	r2, r3
 80066d0:	2300      	movs	r3, #0
 80066d2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066d4:	2300      	movs	r3, #0
 80066d6:	613b      	str	r3, [r7, #16]
 80066d8:	e043      	b.n	8006762 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	015a      	lsls	r2, r3, #5
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	4413      	add	r3, r2
 80066e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066f0:	d118      	bne.n	8006724 <USB_DevInit+0x130>
    {
      if (i == 0U)
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10a      	bne.n	800670e <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006704:	461a      	mov	r2, r3
 8006706:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800670a:	6013      	str	r3, [r2, #0]
 800670c:	e013      	b.n	8006736 <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	015a      	lsls	r2, r3, #5
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	4413      	add	r3, r2
 8006716:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800671a:	461a      	mov	r2, r3
 800671c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006720:	6013      	str	r3, [r2, #0]
 8006722:	e008      	b.n	8006736 <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	015a      	lsls	r2, r3, #5
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	4413      	add	r3, r2
 800672c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006730:	461a      	mov	r2, r3
 8006732:	2300      	movs	r3, #0
 8006734:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	015a      	lsls	r2, r3, #5
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	4413      	add	r3, r2
 800673e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006742:	461a      	mov	r2, r3
 8006744:	2300      	movs	r3, #0
 8006746:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	015a      	lsls	r2, r3, #5
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	4413      	add	r3, r2
 8006750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006754:	461a      	mov	r2, r3
 8006756:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800675a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	3301      	adds	r3, #1
 8006760:	613b      	str	r3, [r7, #16]
 8006762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	429a      	cmp	r2, r3
 8006768:	d3b7      	bcc.n	80066da <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800676a:	2300      	movs	r3, #0
 800676c:	613b      	str	r3, [r7, #16]
 800676e:	e043      	b.n	80067f8 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	015a      	lsls	r2, r3, #5
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	4413      	add	r3, r2
 8006778:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006782:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006786:	d118      	bne.n	80067ba <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10a      	bne.n	80067a4 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	015a      	lsls	r2, r3, #5
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	4413      	add	r3, r2
 8006796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800679a:	461a      	mov	r2, r3
 800679c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80067a0:	6013      	str	r3, [r2, #0]
 80067a2:	e013      	b.n	80067cc <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	015a      	lsls	r2, r3, #5
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	4413      	add	r3, r2
 80067ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067b0:	461a      	mov	r2, r3
 80067b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	e008      	b.n	80067cc <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	015a      	lsls	r2, r3, #5
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	4413      	add	r3, r2
 80067c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c6:	461a      	mov	r2, r3
 80067c8:	2300      	movs	r3, #0
 80067ca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	015a      	lsls	r2, r3, #5
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	4413      	add	r3, r2
 80067d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067d8:	461a      	mov	r2, r3
 80067da:	2300      	movs	r3, #0
 80067dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ea:	461a      	mov	r2, r3
 80067ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80067f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	3301      	adds	r3, #1
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fa:	693a      	ldr	r2, [r7, #16]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d3b7      	bcc.n	8006770 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006806:	691b      	ldr	r3, [r3, #16]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800680e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006812:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006820:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	699b      	ldr	r3, [r3, #24]
 8006826:	f043 0210 	orr.w	r2, r3, #16
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	699a      	ldr	r2, [r3, #24]
 8006832:	4b10      	ldr	r3, [pc, #64]	; (8006874 <USB_DevInit+0x280>)
 8006834:	4313      	orrs	r3, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800683a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800683c:	2b00      	cmp	r3, #0
 800683e:	d005      	beq.n	800684c <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	699b      	ldr	r3, [r3, #24]
 8006844:	f043 0208 	orr.w	r2, r3, #8
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800684c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800684e:	2b01      	cmp	r3, #1
 8006850:	d107      	bne.n	8006862 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800685a:	f043 0304 	orr.w	r3, r3, #4
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006862:	7dfb      	ldrb	r3, [r7, #23]
}
 8006864:	4618      	mov	r0, r3
 8006866:	3718      	adds	r7, #24
 8006868:	46bd      	mov	sp, r7
 800686a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800686e:	b004      	add	sp, #16
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	803c3800 	.word	0x803c3800

08006878 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006882:	2300      	movs	r3, #0
 8006884:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	019b      	lsls	r3, r3, #6
 800688a:	f043 0220 	orr.w	r2, r3, #32
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	3301      	adds	r3, #1
 8006896:	60fb      	str	r3, [r7, #12]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	4a09      	ldr	r2, [pc, #36]	; (80068c0 <USB_FlushTxFifo+0x48>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d901      	bls.n	80068a4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e006      	b.n	80068b2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	f003 0320 	and.w	r3, r3, #32
 80068ac:	2b20      	cmp	r3, #32
 80068ae:	d0f0      	beq.n	8006892 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	00030d40 	.word	0x00030d40

080068c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80068cc:	2300      	movs	r3, #0
 80068ce:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2210      	movs	r2, #16
 80068d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	3301      	adds	r3, #1
 80068da:	60fb      	str	r3, [r7, #12]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4a09      	ldr	r2, [pc, #36]	; (8006904 <USB_FlushRxFifo+0x40>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d901      	bls.n	80068e8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e006      	b.n	80068f6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	f003 0310 	and.w	r3, r3, #16
 80068f0:	2b10      	cmp	r3, #16
 80068f2:	d0f0      	beq.n	80068d6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3714      	adds	r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	00030d40 	.word	0x00030d40

08006908 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	460b      	mov	r3, r1
 8006912:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	78fb      	ldrb	r3, [r7, #3]
 8006922:	68f9      	ldr	r1, [r7, #12]
 8006924:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006928:	4313      	orrs	r3, r2
 800692a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800693a:	b580      	push	{r7, lr}
 800693c:	b084      	sub	sp, #16
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006954:	f043 0302 	orr.w	r3, r3, #2
 8006958:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800695a:	2003      	movs	r0, #3
 800695c:	f7fb f9ca 	bl	8001cf4 <HAL_Delay>

  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3710      	adds	r7, #16
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
	...

0800696c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	3301      	adds	r3, #1
 800697c:	60fb      	str	r3, [r7, #12]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	4a13      	ldr	r2, [pc, #76]	; (80069d0 <USB_CoreReset+0x64>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d901      	bls.n	800698a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e01b      	b.n	80069c2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	2b00      	cmp	r3, #0
 8006990:	daf2      	bge.n	8006978 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	f043 0201 	orr.w	r2, r3, #1
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	3301      	adds	r3, #1
 80069a6:	60fb      	str	r3, [r7, #12]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	4a09      	ldr	r2, [pc, #36]	; (80069d0 <USB_CoreReset+0x64>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d901      	bls.n	80069b4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e006      	b.n	80069c2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d0f0      	beq.n	80069a2 <USB_CoreReset+0x36>

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3714      	adds	r7, #20
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	00030d40 	.word	0x00030d40

080069d4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	4603      	mov	r3, r0
 80069dc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80069de:	2300      	movs	r3, #0
 80069e0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80069e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80069e6:	2b84      	cmp	r3, #132	; 0x84
 80069e8:	d005      	beq.n	80069f6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80069ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	4413      	add	r3, r2
 80069f2:	3303      	adds	r3, #3
 80069f4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80069f6:	68fb      	ldr	r3, [r7, #12]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3714      	adds	r7, #20
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a0a:	f3ef 8305 	mrs	r3, IPSR
 8006a0e:	607b      	str	r3, [r7, #4]
  return(result);
 8006a10:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	bf14      	ite	ne
 8006a16:	2301      	movne	r3, #1
 8006a18:	2300      	moveq	r3, #0
 8006a1a:	b2db      	uxtb	r3, r3
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006a2c:	f001 f9dc 	bl	8007de8 <vTaskStartScheduler>
  
  return osOK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006a36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a38:	b089      	sub	sp, #36	; 0x24
 8006a3a:	af04      	add	r7, sp, #16
 8006a3c:	6078      	str	r0, [r7, #4]
 8006a3e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	695b      	ldr	r3, [r3, #20]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d020      	beq.n	8006a8a <osThreadCreate+0x54>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d01c      	beq.n	8006a8a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685c      	ldr	r4, [r3, #4]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681d      	ldr	r5, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	691e      	ldr	r6, [r3, #16]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff ffb6 	bl	80069d4 <makeFreeRtosPriority>
 8006a68:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a72:	9202      	str	r2, [sp, #8]
 8006a74:	9301      	str	r3, [sp, #4]
 8006a76:	9100      	str	r1, [sp, #0]
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	4632      	mov	r2, r6
 8006a7c:	4629      	mov	r1, r5
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f000 fff7 	bl	8007a72 <xTaskCreateStatic>
 8006a84:	4603      	mov	r3, r0
 8006a86:	60fb      	str	r3, [r7, #12]
 8006a88:	e01c      	b.n	8006ac4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	685c      	ldr	r4, [r3, #4]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a96:	b29e      	uxth	r6, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7ff ff98 	bl	80069d4 <makeFreeRtosPriority>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	f107 030c 	add.w	r3, r7, #12
 8006aaa:	9301      	str	r3, [sp, #4]
 8006aac:	9200      	str	r2, [sp, #0]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	4632      	mov	r2, r6
 8006ab2:	4629      	mov	r1, r5
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	f001 f835 	bl	8007b24 <xTaskCreate>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d001      	beq.n	8006ac4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	e000      	b.n	8006ac6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3714      	adds	r7, #20
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006ace <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b084      	sub	sp, #16
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d001      	beq.n	8006ae4 <osDelay+0x16>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	e000      	b.n	8006ae6 <osDelay+0x18>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f001 f94a 	bl	8007d80 <vTaskDelay>
  
  return osOK;
 8006aec:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3710      	adds	r7, #16
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}

08006af6 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b082      	sub	sp, #8
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d007      	beq.n	8006b16 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	2001      	movs	r0, #1
 8006b0e:	f000 fb63 	bl	80071d8 <xQueueCreateMutexStatic>
 8006b12:	4603      	mov	r3, r0
 8006b14:	e003      	b.n	8006b1e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8006b16:	2001      	movs	r0, #1
 8006b18:	f000 fb46 	bl	80071a8 <xQueueCreateMutex>
 8006b1c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3708      	adds	r7, #8
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
	...

08006b28 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006b32:	2300      	movs	r3, #0
 8006b34:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <osMutexWait+0x18>
    return osErrorParameter;
 8006b3c:	2380      	movs	r3, #128	; 0x80
 8006b3e:	e03a      	b.n	8006bb6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8006b40:	2300      	movs	r3, #0
 8006b42:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b4a:	d103      	bne.n	8006b54 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8006b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b50:	60fb      	str	r3, [r7, #12]
 8006b52:	e009      	b.n	8006b68 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d006      	beq.n	8006b68 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d101      	bne.n	8006b68 <osMutexWait+0x40>
      ticks = 1;
 8006b64:	2301      	movs	r3, #1
 8006b66:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006b68:	f7ff ff4c 	bl	8006a04 <inHandlerMode>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d017      	beq.n	8006ba2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006b72:	f107 0308 	add.w	r3, r7, #8
 8006b76:	461a      	mov	r2, r3
 8006b78:	2100      	movs	r1, #0
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fdd4 	bl	8007728 <xQueueReceiveFromISR>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d001      	beq.n	8006b8a <osMutexWait+0x62>
      return osErrorOS;
 8006b86:	23ff      	movs	r3, #255	; 0xff
 8006b88:	e015      	b.n	8006bb6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d011      	beq.n	8006bb4 <osMutexWait+0x8c>
 8006b90:	4b0b      	ldr	r3, [pc, #44]	; (8006bc0 <osMutexWait+0x98>)
 8006b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b96:	601a      	str	r2, [r3, #0]
 8006b98:	f3bf 8f4f 	dsb	sy
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	e008      	b.n	8006bb4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8006ba2:	68f9      	ldr	r1, [r7, #12]
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 fcb7 	bl	8007518 <xQueueSemaphoreTake>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d001      	beq.n	8006bb4 <osMutexWait+0x8c>
    return osErrorOS;
 8006bb0:	23ff      	movs	r3, #255	; 0xff
 8006bb2:	e000      	b.n	8006bb6 <osMutexWait+0x8e>
  }
  
  return osOK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	e000ed04 	.word	0xe000ed04

08006bc4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8006bd4:	f7ff ff16 	bl	8006a04 <inHandlerMode>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d016      	beq.n	8006c0c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006bde:	f107 0308 	add.w	r3, r7, #8
 8006be2:	4619      	mov	r1, r3
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 fc0d 	bl	8007404 <xQueueGiveFromISR>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d001      	beq.n	8006bf4 <osMutexRelease+0x30>
      return osErrorOS;
 8006bf0:	23ff      	movs	r3, #255	; 0xff
 8006bf2:	e017      	b.n	8006c24 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d013      	beq.n	8006c22 <osMutexRelease+0x5e>
 8006bfa:	4b0c      	ldr	r3, [pc, #48]	; (8006c2c <osMutexRelease+0x68>)
 8006bfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c00:	601a      	str	r2, [r3, #0]
 8006c02:	f3bf 8f4f 	dsb	sy
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	e00a      	b.n	8006c22 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	2200      	movs	r2, #0
 8006c10:	2100      	movs	r1, #0
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 fafc 	bl	8007210 <xQueueGenericSend>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d001      	beq.n	8006c22 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8006c1e:	23ff      	movs	r3, #255	; 0xff
 8006c20:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8006c22:	68fb      	ldr	r3, [r7, #12]
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3710      	adds	r7, #16
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	e000ed04 	.word	0xe000ed04

08006c30 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af02      	add	r7, sp, #8
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d010      	beq.n	8006c64 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d10b      	bne.n	8006c60 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	4613      	mov	r3, r2
 8006c52:	2200      	movs	r2, #0
 8006c54:	2100      	movs	r1, #0
 8006c56:	2001      	movs	r0, #1
 8006c58:	f000 f9be 	bl	8006fd8 <xQueueGenericCreateStatic>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	e016      	b.n	8006c8e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8006c60:	2300      	movs	r3, #0
 8006c62:	e014      	b.n	8006c8e <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d110      	bne.n	8006c8c <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8006c6a:	2203      	movs	r2, #3
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	2001      	movs	r0, #1
 8006c70:	f000 fa24 	bl	80070bc <xQueueGenericCreate>
 8006c74:	60f8      	str	r0, [r7, #12]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d005      	beq.n	8006c88 <osSemaphoreCreate+0x58>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	2200      	movs	r2, #0
 8006c80:	2100      	movs	r1, #0
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 fac4 	bl	8007210 <xQueueGenericSend>
      return sema;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	e000      	b.n	8006c8e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8006c8c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
	...

08006c98 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8006cac:	2380      	movs	r3, #128	; 0x80
 8006cae:	e03a      	b.n	8006d26 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cba:	d103      	bne.n	8006cc4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8006cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8006cc0:	60fb      	str	r3, [r7, #12]
 8006cc2:	e009      	b.n	8006cd8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d006      	beq.n	8006cd8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d101      	bne.n	8006cd8 <osSemaphoreWait+0x40>
      ticks = 1;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006cd8:	f7ff fe94 	bl	8006a04 <inHandlerMode>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d017      	beq.n	8006d12 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006ce2:	f107 0308 	add.w	r3, r7, #8
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	2100      	movs	r1, #0
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 fd1c 	bl	8007728 <xQueueReceiveFromISR>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d001      	beq.n	8006cfa <osSemaphoreWait+0x62>
      return osErrorOS;
 8006cf6:	23ff      	movs	r3, #255	; 0xff
 8006cf8:	e015      	b.n	8006d26 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d011      	beq.n	8006d24 <osSemaphoreWait+0x8c>
 8006d00:	4b0b      	ldr	r3, [pc, #44]	; (8006d30 <osSemaphoreWait+0x98>)
 8006d02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	f3bf 8f6f 	isb	sy
 8006d10:	e008      	b.n	8006d24 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006d12:	68f9      	ldr	r1, [r7, #12]
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 fbff 	bl	8007518 <xQueueSemaphoreTake>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d001      	beq.n	8006d24 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8006d20:	23ff      	movs	r3, #255	; 0xff
 8006d22:	e000      	b.n	8006d26 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	e000ed04 	.word	0xe000ed04

08006d34 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006d40:	2300      	movs	r3, #0
 8006d42:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006d44:	f7ff fe5e 	bl	8006a04 <inHandlerMode>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d016      	beq.n	8006d7c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006d4e:	f107 0308 	add.w	r3, r7, #8
 8006d52:	4619      	mov	r1, r3
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 fb55 	bl	8007404 <xQueueGiveFromISR>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d001      	beq.n	8006d64 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8006d60:	23ff      	movs	r3, #255	; 0xff
 8006d62:	e017      	b.n	8006d94 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d013      	beq.n	8006d92 <osSemaphoreRelease+0x5e>
 8006d6a:	4b0c      	ldr	r3, [pc, #48]	; (8006d9c <osSemaphoreRelease+0x68>)
 8006d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d70:	601a      	str	r2, [r3, #0]
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	e00a      	b.n	8006d92 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	2200      	movs	r2, #0
 8006d80:	2100      	movs	r1, #0
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 fa44 	bl	8007210 <xQueueGenericSend>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d001      	beq.n	8006d92 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006d8e:	23ff      	movs	r3, #255	; 0xff
 8006d90:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8006d92:	68fb      	ldr	r3, [r7, #12]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	e000ed04 	.word	0xe000ed04

08006da0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f103 0208 	add.w	r2, r3, #8
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f04f 32ff 	mov.w	r2, #4294967295
 8006db8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f103 0208 	add.w	r2, r3, #8
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f103 0208 	add.w	r2, r3, #8
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006dee:	bf00      	nop
 8006df0:	370c      	adds	r7, #12
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr

08006dfa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b085      	sub	sp, #20
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
 8006e02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	689a      	ldr	r2, [r3, #8]
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	683a      	ldr	r2, [r7, #0]
 8006e1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	683a      	ldr	r2, [r7, #0]
 8006e24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	1c5a      	adds	r2, r3, #1
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	601a      	str	r2, [r3, #0]
}
 8006e36:	bf00      	nop
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e42:	b480      	push	{r7}
 8006e44:	b085      	sub	sp, #20
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
 8006e4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e58:	d103      	bne.n	8006e62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	60fb      	str	r3, [r7, #12]
 8006e60:	e00c      	b.n	8006e7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	3308      	adds	r3, #8
 8006e66:	60fb      	str	r3, [r7, #12]
 8006e68:	e002      	b.n	8006e70 <vListInsert+0x2e>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	60fb      	str	r3, [r7, #12]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d2f6      	bcs.n	8006e6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	683a      	ldr	r2, [r7, #0]
 8006e8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	601a      	str	r2, [r3, #0]
}
 8006ea8:	bf00      	nop
 8006eaa:	3714      	adds	r7, #20
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b085      	sub	sp, #20
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	6892      	ldr	r2, [r2, #8]
 8006eca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	6852      	ldr	r2, [r2, #4]
 8006ed4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d103      	bne.n	8006ee8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	1e5a      	subs	r2, r3, #1
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3714      	adds	r7, #20
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d109      	bne.n	8006f30 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f20:	f383 8811 	msr	BASEPRI, r3
 8006f24:	f3bf 8f6f 	isb	sy
 8006f28:	f3bf 8f4f 	dsb	sy
 8006f2c:	60bb      	str	r3, [r7, #8]
 8006f2e:	e7fe      	b.n	8006f2e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006f30:	f001 febc 	bl	8008cac <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f3c:	68f9      	ldr	r1, [r7, #12]
 8006f3e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006f40:	fb01 f303 	mul.w	r3, r1, r3
 8006f44:	441a      	add	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f60:	3b01      	subs	r3, #1
 8006f62:	68f9      	ldr	r1, [r7, #12]
 8006f64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006f66:	fb01 f303 	mul.w	r3, r1, r3
 8006f6a:	441a      	add	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	22ff      	movs	r2, #255	; 0xff
 8006f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	22ff      	movs	r2, #255	; 0xff
 8006f7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d114      	bne.n	8006fb0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d01a      	beq.n	8006fc4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	3310      	adds	r3, #16
 8006f92:	4618      	mov	r0, r3
 8006f94:	f001 f96a 	bl	800826c <xTaskRemoveFromEventList>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d012      	beq.n	8006fc4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006f9e:	4b0d      	ldr	r3, [pc, #52]	; (8006fd4 <xQueueGenericReset+0xcc>)
 8006fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fa4:	601a      	str	r2, [r3, #0]
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	e009      	b.n	8006fc4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	3310      	adds	r3, #16
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7ff fef3 	bl	8006da0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	3324      	adds	r3, #36	; 0x24
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7ff feee 	bl	8006da0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006fc4:	f001 fea0 	bl	8008d08 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006fc8:	2301      	movs	r3, #1
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	e000ed04 	.word	0xe000ed04

08006fd8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08e      	sub	sp, #56	; 0x38
 8006fdc:	af02      	add	r7, sp, #8
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d109      	bne.n	8007000 <xQueueGenericCreateStatic+0x28>
 8006fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff0:	f383 8811 	msr	BASEPRI, r3
 8006ff4:	f3bf 8f6f 	isb	sy
 8006ff8:	f3bf 8f4f 	dsb	sy
 8006ffc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ffe:	e7fe      	b.n	8006ffe <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d109      	bne.n	800701a <xQueueGenericCreateStatic+0x42>
 8007006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700a:	f383 8811 	msr	BASEPRI, r3
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	627b      	str	r3, [r7, #36]	; 0x24
 8007018:	e7fe      	b.n	8007018 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <xQueueGenericCreateStatic+0x4e>
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d001      	beq.n	800702a <xQueueGenericCreateStatic+0x52>
 8007026:	2301      	movs	r3, #1
 8007028:	e000      	b.n	800702c <xQueueGenericCreateStatic+0x54>
 800702a:	2300      	movs	r3, #0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d109      	bne.n	8007044 <xQueueGenericCreateStatic+0x6c>
 8007030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	623b      	str	r3, [r7, #32]
 8007042:	e7fe      	b.n	8007042 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d102      	bne.n	8007050 <xQueueGenericCreateStatic+0x78>
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d101      	bne.n	8007054 <xQueueGenericCreateStatic+0x7c>
 8007050:	2301      	movs	r3, #1
 8007052:	e000      	b.n	8007056 <xQueueGenericCreateStatic+0x7e>
 8007054:	2300      	movs	r3, #0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d109      	bne.n	800706e <xQueueGenericCreateStatic+0x96>
 800705a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800705e:	f383 8811 	msr	BASEPRI, r3
 8007062:	f3bf 8f6f 	isb	sy
 8007066:	f3bf 8f4f 	dsb	sy
 800706a:	61fb      	str	r3, [r7, #28]
 800706c:	e7fe      	b.n	800706c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800706e:	2348      	movs	r3, #72	; 0x48
 8007070:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	2b48      	cmp	r3, #72	; 0x48
 8007076:	d009      	beq.n	800708c <xQueueGenericCreateStatic+0xb4>
 8007078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800707c:	f383 8811 	msr	BASEPRI, r3
 8007080:	f3bf 8f6f 	isb	sy
 8007084:	f3bf 8f4f 	dsb	sy
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	e7fe      	b.n	800708a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00d      	beq.n	80070b2 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007098:	2201      	movs	r2, #1
 800709a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800709e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80070a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	4613      	mov	r3, r2
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	68b9      	ldr	r1, [r7, #8]
 80070ac:	68f8      	ldr	r0, [r7, #12]
 80070ae:	f000 f842 	bl	8007136 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80070b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3730      	adds	r7, #48	; 0x30
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b08a      	sub	sp, #40	; 0x28
 80070c0:	af02      	add	r7, sp, #8
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	4613      	mov	r3, r2
 80070c8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d109      	bne.n	80070e4 <xQueueGenericCreate+0x28>
 80070d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d4:	f383 8811 	msr	BASEPRI, r3
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	613b      	str	r3, [r7, #16]
 80070e2:	e7fe      	b.n	80070e2 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d102      	bne.n	80070f0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80070ea:	2300      	movs	r3, #0
 80070ec:	61fb      	str	r3, [r7, #28]
 80070ee:	e004      	b.n	80070fa <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	68ba      	ldr	r2, [r7, #8]
 80070f4:	fb02 f303 	mul.w	r3, r2, r3
 80070f8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	3348      	adds	r3, #72	; 0x48
 80070fe:	4618      	mov	r0, r3
 8007100:	f001 feee 	bl	8008ee0 <pvPortMalloc>
 8007104:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00f      	beq.n	800712c <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	3348      	adds	r3, #72	; 0x48
 8007110:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800711a:	79fa      	ldrb	r2, [r7, #7]
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	4613      	mov	r3, r2
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	68b9      	ldr	r1, [r7, #8]
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f000 f805 	bl	8007136 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800712c:	69bb      	ldr	r3, [r7, #24]
	}
 800712e:	4618      	mov	r0, r3
 8007130:	3720      	adds	r7, #32
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b084      	sub	sp, #16
 800713a:	af00      	add	r7, sp, #0
 800713c:	60f8      	str	r0, [r7, #12]
 800713e:	60b9      	str	r1, [r7, #8]
 8007140:	607a      	str	r2, [r7, #4]
 8007142:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d103      	bne.n	8007152 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	69ba      	ldr	r2, [r7, #24]
 800714e:	601a      	str	r2, [r3, #0]
 8007150:	e002      	b.n	8007158 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	68ba      	ldr	r2, [r7, #8]
 8007162:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007164:	2101      	movs	r1, #1
 8007166:	69b8      	ldr	r0, [r7, #24]
 8007168:	f7ff fece 	bl	8006f08 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800716c:	bf00      	nop
 800716e:	3710      	adds	r7, #16
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}

08007174 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00e      	beq.n	80071a0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007194:	2300      	movs	r3, #0
 8007196:	2200      	movs	r2, #0
 8007198:	2100      	movs	r1, #0
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f838 	bl	8007210 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80071a0:	bf00      	nop
 80071a2:	3708      	adds	r7, #8
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b086      	sub	sp, #24
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	4603      	mov	r3, r0
 80071b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80071b2:	2301      	movs	r3, #1
 80071b4:	617b      	str	r3, [r7, #20]
 80071b6:	2300      	movs	r3, #0
 80071b8:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80071ba:	79fb      	ldrb	r3, [r7, #7]
 80071bc:	461a      	mov	r2, r3
 80071be:	6939      	ldr	r1, [r7, #16]
 80071c0:	6978      	ldr	r0, [r7, #20]
 80071c2:	f7ff ff7b 	bl	80070bc <xQueueGenericCreate>
 80071c6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f7ff ffd3 	bl	8007174 <prvInitialiseMutex>

		return pxNewQueue;
 80071ce:	68fb      	ldr	r3, [r7, #12]
	}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3718      	adds	r7, #24
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b088      	sub	sp, #32
 80071dc:	af02      	add	r7, sp, #8
 80071de:	4603      	mov	r3, r0
 80071e0:	6039      	str	r1, [r7, #0]
 80071e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80071e4:	2301      	movs	r3, #1
 80071e6:	617b      	str	r3, [r7, #20]
 80071e8:	2300      	movs	r3, #0
 80071ea:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80071ec:	79fb      	ldrb	r3, [r7, #7]
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2200      	movs	r2, #0
 80071f4:	6939      	ldr	r1, [r7, #16]
 80071f6:	6978      	ldr	r0, [r7, #20]
 80071f8:	f7ff feee 	bl	8006fd8 <xQueueGenericCreateStatic>
 80071fc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f7ff ffb8 	bl	8007174 <prvInitialiseMutex>

		return pxNewQueue;
 8007204:	68fb      	ldr	r3, [r7, #12]
	}
 8007206:	4618      	mov	r0, r3
 8007208:	3718      	adds	r7, #24
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
	...

08007210 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b08e      	sub	sp, #56	; 0x38
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
 800721c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800721e:	2300      	movs	r3, #0
 8007220:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007228:	2b00      	cmp	r3, #0
 800722a:	d109      	bne.n	8007240 <xQueueGenericSend+0x30>
 800722c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007230:	f383 8811 	msr	BASEPRI, r3
 8007234:	f3bf 8f6f 	isb	sy
 8007238:	f3bf 8f4f 	dsb	sy
 800723c:	62bb      	str	r3, [r7, #40]	; 0x28
 800723e:	e7fe      	b.n	800723e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d103      	bne.n	800724e <xQueueGenericSend+0x3e>
 8007246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <xQueueGenericSend+0x42>
 800724e:	2301      	movs	r3, #1
 8007250:	e000      	b.n	8007254 <xQueueGenericSend+0x44>
 8007252:	2300      	movs	r3, #0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d109      	bne.n	800726c <xQueueGenericSend+0x5c>
 8007258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800725c:	f383 8811 	msr	BASEPRI, r3
 8007260:	f3bf 8f6f 	isb	sy
 8007264:	f3bf 8f4f 	dsb	sy
 8007268:	627b      	str	r3, [r7, #36]	; 0x24
 800726a:	e7fe      	b.n	800726a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	2b02      	cmp	r3, #2
 8007270:	d103      	bne.n	800727a <xQueueGenericSend+0x6a>
 8007272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007276:	2b01      	cmp	r3, #1
 8007278:	d101      	bne.n	800727e <xQueueGenericSend+0x6e>
 800727a:	2301      	movs	r3, #1
 800727c:	e000      	b.n	8007280 <xQueueGenericSend+0x70>
 800727e:	2300      	movs	r3, #0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d109      	bne.n	8007298 <xQueueGenericSend+0x88>
 8007284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007288:	f383 8811 	msr	BASEPRI, r3
 800728c:	f3bf 8f6f 	isb	sy
 8007290:	f3bf 8f4f 	dsb	sy
 8007294:	623b      	str	r3, [r7, #32]
 8007296:	e7fe      	b.n	8007296 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007298:	f001 f9a4 	bl	80085e4 <xTaskGetSchedulerState>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d102      	bne.n	80072a8 <xQueueGenericSend+0x98>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <xQueueGenericSend+0x9c>
 80072a8:	2301      	movs	r3, #1
 80072aa:	e000      	b.n	80072ae <xQueueGenericSend+0x9e>
 80072ac:	2300      	movs	r3, #0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d109      	bne.n	80072c6 <xQueueGenericSend+0xb6>
 80072b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b6:	f383 8811 	msr	BASEPRI, r3
 80072ba:	f3bf 8f6f 	isb	sy
 80072be:	f3bf 8f4f 	dsb	sy
 80072c2:	61fb      	str	r3, [r7, #28]
 80072c4:	e7fe      	b.n	80072c4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072c6:	f001 fcf1 	bl	8008cac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80072ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d302      	bcc.n	80072dc <xQueueGenericSend+0xcc>
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d129      	bne.n	8007330 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072dc:	683a      	ldr	r2, [r7, #0]
 80072de:	68b9      	ldr	r1, [r7, #8]
 80072e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072e2:	f000 fab6 	bl	8007852 <prvCopyDataToQueue>
 80072e6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d010      	beq.n	8007312 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072f2:	3324      	adds	r3, #36	; 0x24
 80072f4:	4618      	mov	r0, r3
 80072f6:	f000 ffb9 	bl	800826c <xTaskRemoveFromEventList>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d013      	beq.n	8007328 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007300:	4b3f      	ldr	r3, [pc, #252]	; (8007400 <xQueueGenericSend+0x1f0>)
 8007302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007306:	601a      	str	r2, [r3, #0]
 8007308:	f3bf 8f4f 	dsb	sy
 800730c:	f3bf 8f6f 	isb	sy
 8007310:	e00a      	b.n	8007328 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007314:	2b00      	cmp	r3, #0
 8007316:	d007      	beq.n	8007328 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007318:	4b39      	ldr	r3, [pc, #228]	; (8007400 <xQueueGenericSend+0x1f0>)
 800731a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800731e:	601a      	str	r2, [r3, #0]
 8007320:	f3bf 8f4f 	dsb	sy
 8007324:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007328:	f001 fcee 	bl	8008d08 <vPortExitCritical>
				return pdPASS;
 800732c:	2301      	movs	r3, #1
 800732e:	e063      	b.n	80073f8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d103      	bne.n	800733e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007336:	f001 fce7 	bl	8008d08 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800733a:	2300      	movs	r3, #0
 800733c:	e05c      	b.n	80073f8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800733e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007340:	2b00      	cmp	r3, #0
 8007342:	d106      	bne.n	8007352 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007344:	f107 0314 	add.w	r3, r7, #20
 8007348:	4618      	mov	r0, r3
 800734a:	f000 fff1 	bl	8008330 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800734e:	2301      	movs	r3, #1
 8007350:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007352:	f001 fcd9 	bl	8008d08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007356:	f000 fda5 	bl	8007ea4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800735a:	f001 fca7 	bl	8008cac <vPortEnterCritical>
 800735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007360:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007364:	b25b      	sxtb	r3, r3
 8007366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800736a:	d103      	bne.n	8007374 <xQueueGenericSend+0x164>
 800736c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736e:	2200      	movs	r2, #0
 8007370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007376:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800737a:	b25b      	sxtb	r3, r3
 800737c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007380:	d103      	bne.n	800738a <xQueueGenericSend+0x17a>
 8007382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007384:	2200      	movs	r2, #0
 8007386:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800738a:	f001 fcbd 	bl	8008d08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800738e:	1d3a      	adds	r2, r7, #4
 8007390:	f107 0314 	add.w	r3, r7, #20
 8007394:	4611      	mov	r1, r2
 8007396:	4618      	mov	r0, r3
 8007398:	f000 ffe0 	bl	800835c <xTaskCheckForTimeOut>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d124      	bne.n	80073ec <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80073a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073a4:	f000 fb4d 	bl	8007a42 <prvIsQueueFull>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d018      	beq.n	80073e0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80073ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b0:	3310      	adds	r3, #16
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	4611      	mov	r1, r2
 80073b6:	4618      	mov	r0, r3
 80073b8:	f000 ff34 	bl	8008224 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80073bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073be:	f000 fad8 	bl	8007972 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80073c2:	f000 fd7d 	bl	8007ec0 <xTaskResumeAll>
 80073c6:	4603      	mov	r3, r0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f47f af7c 	bne.w	80072c6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80073ce:	4b0c      	ldr	r3, [pc, #48]	; (8007400 <xQueueGenericSend+0x1f0>)
 80073d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073d4:	601a      	str	r2, [r3, #0]
 80073d6:	f3bf 8f4f 	dsb	sy
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	e772      	b.n	80072c6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80073e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073e2:	f000 fac6 	bl	8007972 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073e6:	f000 fd6b 	bl	8007ec0 <xTaskResumeAll>
 80073ea:	e76c      	b.n	80072c6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80073ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073ee:	f000 fac0 	bl	8007972 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073f2:	f000 fd65 	bl	8007ec0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80073f6:	2300      	movs	r3, #0
		}
	}
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3738      	adds	r7, #56	; 0x38
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	e000ed04 	.word	0xe000ed04

08007404 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b08e      	sub	sp, #56	; 0x38
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007414:	2b00      	cmp	r3, #0
 8007416:	d109      	bne.n	800742c <xQueueGiveFromISR+0x28>
 8007418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741c:	f383 8811 	msr	BASEPRI, r3
 8007420:	f3bf 8f6f 	isb	sy
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	623b      	str	r3, [r7, #32]
 800742a:	e7fe      	b.n	800742a <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800742c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007430:	2b00      	cmp	r3, #0
 8007432:	d009      	beq.n	8007448 <xQueueGiveFromISR+0x44>
 8007434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	61fb      	str	r3, [r7, #28]
 8007446:	e7fe      	b.n	8007446 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8007448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d103      	bne.n	8007458 <xQueueGiveFromISR+0x54>
 8007450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d101      	bne.n	800745c <xQueueGiveFromISR+0x58>
 8007458:	2301      	movs	r3, #1
 800745a:	e000      	b.n	800745e <xQueueGiveFromISR+0x5a>
 800745c:	2300      	movs	r3, #0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d109      	bne.n	8007476 <xQueueGiveFromISR+0x72>
 8007462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	61bb      	str	r3, [r7, #24]
 8007474:	e7fe      	b.n	8007474 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007476:	f001 fcf5 	bl	8008e64 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800747a:	f3ef 8211 	mrs	r2, BASEPRI
 800747e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007482:	f383 8811 	msr	BASEPRI, r3
 8007486:	f3bf 8f6f 	isb	sy
 800748a:	f3bf 8f4f 	dsb	sy
 800748e:	617a      	str	r2, [r7, #20]
 8007490:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007492:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007494:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800749a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800749c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d22b      	bcs.n	80074fe <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80074a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80074b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b2:	1c5a      	adds	r2, r3, #1
 80074b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80074b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c0:	d112      	bne.n	80074e8 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d016      	beq.n	80074f8 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074cc:	3324      	adds	r3, #36	; 0x24
 80074ce:	4618      	mov	r0, r3
 80074d0:	f000 fecc 	bl	800826c <xTaskRemoveFromEventList>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00e      	beq.n	80074f8 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00b      	beq.n	80074f8 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	2201      	movs	r2, #1
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	e007      	b.n	80074f8 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80074e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074ec:	3301      	adds	r3, #1
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	b25a      	sxtb	r2, r3
 80074f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80074f8:	2301      	movs	r3, #1
 80074fa:	637b      	str	r3, [r7, #52]	; 0x34
 80074fc:	e001      	b.n	8007502 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80074fe:	2300      	movs	r3, #0
 8007500:	637b      	str	r3, [r7, #52]	; 0x34
 8007502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007504:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800750c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800750e:	4618      	mov	r0, r3
 8007510:	3738      	adds	r7, #56	; 0x38
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
	...

08007518 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b08e      	sub	sp, #56	; 0x38
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007522:	2300      	movs	r3, #0
 8007524:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800752a:	2300      	movs	r3, #0
 800752c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800752e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007530:	2b00      	cmp	r3, #0
 8007532:	d109      	bne.n	8007548 <xQueueSemaphoreTake+0x30>
	__asm volatile
 8007534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007538:	f383 8811 	msr	BASEPRI, r3
 800753c:	f3bf 8f6f 	isb	sy
 8007540:	f3bf 8f4f 	dsb	sy
 8007544:	623b      	str	r3, [r7, #32]
 8007546:	e7fe      	b.n	8007546 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800754a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754c:	2b00      	cmp	r3, #0
 800754e:	d009      	beq.n	8007564 <xQueueSemaphoreTake+0x4c>
 8007550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	61fb      	str	r3, [r7, #28]
 8007562:	e7fe      	b.n	8007562 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007564:	f001 f83e 	bl	80085e4 <xTaskGetSchedulerState>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d102      	bne.n	8007574 <xQueueSemaphoreTake+0x5c>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d101      	bne.n	8007578 <xQueueSemaphoreTake+0x60>
 8007574:	2301      	movs	r3, #1
 8007576:	e000      	b.n	800757a <xQueueSemaphoreTake+0x62>
 8007578:	2300      	movs	r3, #0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d109      	bne.n	8007592 <xQueueSemaphoreTake+0x7a>
 800757e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	61bb      	str	r3, [r7, #24]
 8007590:	e7fe      	b.n	8007590 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007592:	f001 fb8b 	bl	8008cac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800759a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800759c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d024      	beq.n	80075ec <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80075a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a4:	1e5a      	subs	r2, r3, #1
 80075a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075a8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d104      	bne.n	80075bc <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80075b2:	f001 f9dd 	bl	8008970 <pvTaskIncrementMutexHeldCount>
 80075b6:	4602      	mov	r2, r0
 80075b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ba:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00f      	beq.n	80075e4 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c6:	3310      	adds	r3, #16
 80075c8:	4618      	mov	r0, r3
 80075ca:	f000 fe4f 	bl	800826c <xTaskRemoveFromEventList>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d007      	beq.n	80075e4 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075d4:	4b53      	ldr	r3, [pc, #332]	; (8007724 <xQueueSemaphoreTake+0x20c>)
 80075d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075da:	601a      	str	r2, [r3, #0]
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80075e4:	f001 fb90 	bl	8008d08 <vPortExitCritical>
				return pdPASS;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e096      	b.n	800771a <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d110      	bne.n	8007614 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80075f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d009      	beq.n	800760c <xQueueSemaphoreTake+0xf4>
 80075f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fc:	f383 8811 	msr	BASEPRI, r3
 8007600:	f3bf 8f6f 	isb	sy
 8007604:	f3bf 8f4f 	dsb	sy
 8007608:	617b      	str	r3, [r7, #20]
 800760a:	e7fe      	b.n	800760a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800760c:	f001 fb7c 	bl	8008d08 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007610:	2300      	movs	r3, #0
 8007612:	e082      	b.n	800771a <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007616:	2b00      	cmp	r3, #0
 8007618:	d106      	bne.n	8007628 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800761a:	f107 030c 	add.w	r3, r7, #12
 800761e:	4618      	mov	r0, r3
 8007620:	f000 fe86 	bl	8008330 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007624:	2301      	movs	r3, #1
 8007626:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007628:	f001 fb6e 	bl	8008d08 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800762c:	f000 fc3a 	bl	8007ea4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007630:	f001 fb3c 	bl	8008cac <vPortEnterCritical>
 8007634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007636:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800763a:	b25b      	sxtb	r3, r3
 800763c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007640:	d103      	bne.n	800764a <xQueueSemaphoreTake+0x132>
 8007642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007644:	2200      	movs	r2, #0
 8007646:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800764a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800764c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007650:	b25b      	sxtb	r3, r3
 8007652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007656:	d103      	bne.n	8007660 <xQueueSemaphoreTake+0x148>
 8007658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765a:	2200      	movs	r2, #0
 800765c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007660:	f001 fb52 	bl	8008d08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007664:	463a      	mov	r2, r7
 8007666:	f107 030c 	add.w	r3, r7, #12
 800766a:	4611      	mov	r1, r2
 800766c:	4618      	mov	r0, r3
 800766e:	f000 fe75 	bl	800835c <xTaskCheckForTimeOut>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d132      	bne.n	80076de <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007678:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800767a:	f000 f9cc 	bl	8007a16 <prvIsQueueEmpty>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d026      	beq.n	80076d2 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d109      	bne.n	80076a0 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800768c:	f001 fb0e 	bl	8008cac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8007690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	4618      	mov	r0, r3
 8007696:	f000 ffc3 	bl	8008620 <xTaskPriorityInherit>
 800769a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800769c:	f001 fb34 	bl	8008d08 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80076a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a2:	3324      	adds	r3, #36	; 0x24
 80076a4:	683a      	ldr	r2, [r7, #0]
 80076a6:	4611      	mov	r1, r2
 80076a8:	4618      	mov	r0, r3
 80076aa:	f000 fdbb 	bl	8008224 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076b0:	f000 f95f 	bl	8007972 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076b4:	f000 fc04 	bl	8007ec0 <xTaskResumeAll>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f47f af69 	bne.w	8007592 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80076c0:	4b18      	ldr	r3, [pc, #96]	; (8007724 <xQueueSemaphoreTake+0x20c>)
 80076c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076c6:	601a      	str	r2, [r3, #0]
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	e75f      	b.n	8007592 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80076d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076d4:	f000 f94d 	bl	8007972 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80076d8:	f000 fbf2 	bl	8007ec0 <xTaskResumeAll>
 80076dc:	e759      	b.n	8007592 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80076de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076e0:	f000 f947 	bl	8007972 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80076e4:	f000 fbec 	bl	8007ec0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076ea:	f000 f994 	bl	8007a16 <prvIsQueueEmpty>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f43f af4e 	beq.w	8007592 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80076f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00d      	beq.n	8007718 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80076fc:	f001 fad6 	bl	8008cac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007700:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007702:	f000 f88e 	bl	8007822 <prvGetDisinheritPriorityAfterTimeout>
 8007706:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8007708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800770e:	4618      	mov	r0, r3
 8007710:	f001 f890 	bl	8008834 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007714:	f001 faf8 	bl	8008d08 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007718:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800771a:	4618      	mov	r0, r3
 800771c:	3738      	adds	r7, #56	; 0x38
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	e000ed04 	.word	0xe000ed04

08007728 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08e      	sub	sp, #56	; 0x38
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800773a:	2b00      	cmp	r3, #0
 800773c:	d109      	bne.n	8007752 <xQueueReceiveFromISR+0x2a>
 800773e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007742:	f383 8811 	msr	BASEPRI, r3
 8007746:	f3bf 8f6f 	isb	sy
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	623b      	str	r3, [r7, #32]
 8007750:	e7fe      	b.n	8007750 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d103      	bne.n	8007760 <xQueueReceiveFromISR+0x38>
 8007758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800775a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <xQueueReceiveFromISR+0x3c>
 8007760:	2301      	movs	r3, #1
 8007762:	e000      	b.n	8007766 <xQueueReceiveFromISR+0x3e>
 8007764:	2300      	movs	r3, #0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d109      	bne.n	800777e <xQueueReceiveFromISR+0x56>
 800776a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800776e:	f383 8811 	msr	BASEPRI, r3
 8007772:	f3bf 8f6f 	isb	sy
 8007776:	f3bf 8f4f 	dsb	sy
 800777a:	61fb      	str	r3, [r7, #28]
 800777c:	e7fe      	b.n	800777c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800777e:	f001 fb71 	bl	8008e64 <vPortValidateInterruptPriority>
	__asm volatile
 8007782:	f3ef 8211 	mrs	r2, BASEPRI
 8007786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	61ba      	str	r2, [r7, #24]
 8007798:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800779a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800779c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800779e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d02f      	beq.n	800780a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80077aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077b4:	68b9      	ldr	r1, [r7, #8]
 80077b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80077b8:	f000 f8b5 	bl	8007926 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80077bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077be:	1e5a      	subs	r2, r3, #1
 80077c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80077c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077cc:	d112      	bne.n	80077f4 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d016      	beq.n	8007804 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d8:	3310      	adds	r3, #16
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 fd46 	bl	800826c <xTaskRemoveFromEventList>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00e      	beq.n	8007804 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00b      	beq.n	8007804 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	e007      	b.n	8007804 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80077f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80077f8:	3301      	adds	r3, #1
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	b25a      	sxtb	r2, r3
 80077fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007804:	2301      	movs	r3, #1
 8007806:	637b      	str	r3, [r7, #52]	; 0x34
 8007808:	e001      	b.n	800780e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800780a:	2300      	movs	r3, #0
 800780c:	637b      	str	r3, [r7, #52]	; 0x34
 800780e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007810:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800781a:	4618      	mov	r0, r3
 800781c:	3738      	adds	r7, #56	; 0x38
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007822:	b480      	push	{r7}
 8007824:	b085      	sub	sp, #20
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	2b00      	cmp	r3, #0
 8007830:	d006      	beq.n	8007840 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f1c3 0307 	rsb	r3, r3, #7
 800783c:	60fb      	str	r3, [r7, #12]
 800783e:	e001      	b.n	8007844 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007840:	2300      	movs	r3, #0
 8007842:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007844:	68fb      	ldr	r3, [r7, #12]
	}
 8007846:	4618      	mov	r0, r3
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr

08007852 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b086      	sub	sp, #24
 8007856:	af00      	add	r7, sp, #0
 8007858:	60f8      	str	r0, [r7, #12]
 800785a:	60b9      	str	r1, [r7, #8]
 800785c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800785e:	2300      	movs	r3, #0
 8007860:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007866:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10d      	bne.n	800788c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d14d      	bne.n	8007914 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	4618      	mov	r0, r3
 800787e:	f000 ff55 	bl	800872c <xTaskPriorityDisinherit>
 8007882:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2200      	movs	r2, #0
 8007888:	605a      	str	r2, [r3, #4]
 800788a:	e043      	b.n	8007914 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d119      	bne.n	80078c6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6898      	ldr	r0, [r3, #8]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789a:	461a      	mov	r2, r3
 800789c:	68b9      	ldr	r1, [r7, #8]
 800789e:	f001 fd1f 	bl	80092e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	689a      	ldr	r2, [r3, #8]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078aa:	441a      	add	r2, r3
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	689a      	ldr	r2, [r3, #8]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d32b      	bcc.n	8007914 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	609a      	str	r2, [r3, #8]
 80078c4:	e026      	b.n	8007914 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	68d8      	ldr	r0, [r3, #12]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ce:	461a      	mov	r2, r3
 80078d0:	68b9      	ldr	r1, [r7, #8]
 80078d2:	f001 fd05 	bl	80092e0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	68da      	ldr	r2, [r3, #12]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078de:	425b      	negs	r3, r3
 80078e0:	441a      	add	r2, r3
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	68da      	ldr	r2, [r3, #12]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d207      	bcs.n	8007902 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fa:	425b      	negs	r3, r3
 80078fc:	441a      	add	r2, r3
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2b02      	cmp	r3, #2
 8007906:	d105      	bne.n	8007914 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d002      	beq.n	8007914 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	3b01      	subs	r3, #1
 8007912:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	1c5a      	adds	r2, r3, #1
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800791c:	697b      	ldr	r3, [r7, #20]
}
 800791e:	4618      	mov	r0, r3
 8007920:	3718      	adds	r7, #24
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}

08007926 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b082      	sub	sp, #8
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
 800792e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007934:	2b00      	cmp	r3, #0
 8007936:	d018      	beq.n	800796a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	68da      	ldr	r2, [r3, #12]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007940:	441a      	add	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	68da      	ldr	r2, [r3, #12]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	429a      	cmp	r2, r3
 8007950:	d303      	bcc.n	800795a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	68d9      	ldr	r1, [r3, #12]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007962:	461a      	mov	r2, r3
 8007964:	6838      	ldr	r0, [r7, #0]
 8007966:	f001 fcbb 	bl	80092e0 <memcpy>
	}
}
 800796a:	bf00      	nop
 800796c:	3708      	adds	r7, #8
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b084      	sub	sp, #16
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800797a:	f001 f997 	bl	8008cac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007984:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007986:	e011      	b.n	80079ac <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800798c:	2b00      	cmp	r3, #0
 800798e:	d012      	beq.n	80079b6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	3324      	adds	r3, #36	; 0x24
 8007994:	4618      	mov	r0, r3
 8007996:	f000 fc69 	bl	800826c <xTaskRemoveFromEventList>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079a0:	f000 fd3c 	bl	800841c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079a4:	7bfb      	ldrb	r3, [r7, #15]
 80079a6:	3b01      	subs	r3, #1
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	dce9      	bgt.n	8007988 <prvUnlockQueue+0x16>
 80079b4:	e000      	b.n	80079b8 <prvUnlockQueue+0x46>
					break;
 80079b6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	22ff      	movs	r2, #255	; 0xff
 80079bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80079c0:	f001 f9a2 	bl	8008d08 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079c4:	f001 f972 	bl	8008cac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079ce:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079d0:	e011      	b.n	80079f6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d012      	beq.n	8007a00 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	3310      	adds	r3, #16
 80079de:	4618      	mov	r0, r3
 80079e0:	f000 fc44 	bl	800826c <xTaskRemoveFromEventList>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d001      	beq.n	80079ee <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80079ea:	f000 fd17 	bl	800841c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80079ee:	7bbb      	ldrb	r3, [r7, #14]
 80079f0:	3b01      	subs	r3, #1
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	dce9      	bgt.n	80079d2 <prvUnlockQueue+0x60>
 80079fe:	e000      	b.n	8007a02 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a00:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	22ff      	movs	r2, #255	; 0xff
 8007a06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007a0a:	f001 f97d 	bl	8008d08 <vPortExitCritical>
}
 8007a0e:	bf00      	nop
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a16:	b580      	push	{r7, lr}
 8007a18:	b084      	sub	sp, #16
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a1e:	f001 f945 	bl	8008cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d102      	bne.n	8007a30 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	60fb      	str	r3, [r7, #12]
 8007a2e:	e001      	b.n	8007a34 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a30:	2300      	movs	r3, #0
 8007a32:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a34:	f001 f968 	bl	8008d08 <vPortExitCritical>

	return xReturn;
 8007a38:	68fb      	ldr	r3, [r7, #12]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b084      	sub	sp, #16
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a4a:	f001 f92f 	bl	8008cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d102      	bne.n	8007a60 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	60fb      	str	r3, [r7, #12]
 8007a5e:	e001      	b.n	8007a64 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a60:	2300      	movs	r3, #0
 8007a62:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a64:	f001 f950 	bl	8008d08 <vPortExitCritical>

	return xReturn;
 8007a68:	68fb      	ldr	r3, [r7, #12]
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3710      	adds	r7, #16
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b08e      	sub	sp, #56	; 0x38
 8007a76:	af04      	add	r7, sp, #16
 8007a78:	60f8      	str	r0, [r7, #12]
 8007a7a:	60b9      	str	r1, [r7, #8]
 8007a7c:	607a      	str	r2, [r7, #4]
 8007a7e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d109      	bne.n	8007a9a <xTaskCreateStatic+0x28>
	__asm volatile
 8007a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	623b      	str	r3, [r7, #32]
 8007a98:	e7fe      	b.n	8007a98 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d109      	bne.n	8007ab4 <xTaskCreateStatic+0x42>
 8007aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	61fb      	str	r3, [r7, #28]
 8007ab2:	e7fe      	b.n	8007ab2 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007ab4:	2354      	movs	r3, #84	; 0x54
 8007ab6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	2b54      	cmp	r3, #84	; 0x54
 8007abc:	d009      	beq.n	8007ad2 <xTaskCreateStatic+0x60>
 8007abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac2:	f383 8811 	msr	BASEPRI, r3
 8007ac6:	f3bf 8f6f 	isb	sy
 8007aca:	f3bf 8f4f 	dsb	sy
 8007ace:	61bb      	str	r3, [r7, #24]
 8007ad0:	e7fe      	b.n	8007ad0 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d01e      	beq.n	8007b16 <xTaskCreateStatic+0xa4>
 8007ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d01b      	beq.n	8007b16 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ae6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aea:	2202      	movs	r2, #2
 8007aec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007af0:	2300      	movs	r3, #0
 8007af2:	9303      	str	r3, [sp, #12]
 8007af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af6:	9302      	str	r3, [sp, #8]
 8007af8:	f107 0314 	add.w	r3, r7, #20
 8007afc:	9301      	str	r3, [sp, #4]
 8007afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b00:	9300      	str	r3, [sp, #0]
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	68b9      	ldr	r1, [r7, #8]
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	f000 f850 	bl	8007bae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b10:	f000 f8cc 	bl	8007cac <prvAddNewTaskToReadyList>
 8007b14:	e001      	b.n	8007b1a <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8007b16:	2300      	movs	r3, #0
 8007b18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007b1a:	697b      	ldr	r3, [r7, #20]
	}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3728      	adds	r7, #40	; 0x28
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b08c      	sub	sp, #48	; 0x30
 8007b28:	af04      	add	r7, sp, #16
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	603b      	str	r3, [r7, #0]
 8007b30:	4613      	mov	r3, r2
 8007b32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b34:	88fb      	ldrh	r3, [r7, #6]
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f001 f9d1 	bl	8008ee0 <pvPortMalloc>
 8007b3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00e      	beq.n	8007b64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007b46:	2054      	movs	r0, #84	; 0x54
 8007b48:	f001 f9ca 	bl	8008ee0 <pvPortMalloc>
 8007b4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d003      	beq.n	8007b5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	631a      	str	r2, [r3, #48]	; 0x30
 8007b5a:	e005      	b.n	8007b68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b5c:	6978      	ldr	r0, [r7, #20]
 8007b5e:	f001 fa81 	bl	8009064 <vPortFree>
 8007b62:	e001      	b.n	8007b68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b64:	2300      	movs	r3, #0
 8007b66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b68:	69fb      	ldr	r3, [r7, #28]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d017      	beq.n	8007b9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b76:	88fa      	ldrh	r2, [r7, #6]
 8007b78:	2300      	movs	r3, #0
 8007b7a:	9303      	str	r3, [sp, #12]
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	9302      	str	r3, [sp, #8]
 8007b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b82:	9301      	str	r3, [sp, #4]
 8007b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	68b9      	ldr	r1, [r7, #8]
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 f80e 	bl	8007bae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b92:	69f8      	ldr	r0, [r7, #28]
 8007b94:	f000 f88a 	bl	8007cac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	61bb      	str	r3, [r7, #24]
 8007b9c:	e002      	b.n	8007ba4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8007ba2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007ba4:	69bb      	ldr	r3, [r7, #24]
	}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3720      	adds	r7, #32
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b088      	sub	sp, #32
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	60f8      	str	r0, [r7, #12]
 8007bb6:	60b9      	str	r1, [r7, #8]
 8007bb8:	607a      	str	r2, [r7, #4]
 8007bba:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4413      	add	r3, r2
 8007bcc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	f023 0307 	bic.w	r3, r3, #7
 8007bd4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	f003 0307 	and.w	r3, r3, #7
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d009      	beq.n	8007bf4 <prvInitialiseNewTask+0x46>
 8007be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
 8007bf0:	617b      	str	r3, [r7, #20]
 8007bf2:	e7fe      	b.n	8007bf2 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	61fb      	str	r3, [r7, #28]
 8007bf8:	e012      	b.n	8007c20 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	4413      	add	r3, r2
 8007c00:	7819      	ldrb	r1, [r3, #0]
 8007c02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	4413      	add	r3, r2
 8007c08:	3334      	adds	r3, #52	; 0x34
 8007c0a:	460a      	mov	r2, r1
 8007c0c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007c0e:	68ba      	ldr	r2, [r7, #8]
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	4413      	add	r3, r2
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d006      	beq.n	8007c28 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	61fb      	str	r3, [r7, #28]
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	2b0f      	cmp	r3, #15
 8007c24:	d9e9      	bls.n	8007bfa <prvInitialiseNewTask+0x4c>
 8007c26:	e000      	b.n	8007c2a <prvInitialiseNewTask+0x7c>
		{
			break;
 8007c28:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c34:	2b06      	cmp	r3, #6
 8007c36:	d901      	bls.n	8007c3c <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c38:	2306      	movs	r3, #6
 8007c3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c46:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c50:	3304      	adds	r3, #4
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7ff f8c4 	bl	8006de0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c5a:	3318      	adds	r3, #24
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7ff f8bf 	bl	8006de0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6a:	f1c3 0207 	rsb	r2, r3, #7
 8007c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c80:	2200      	movs	r2, #0
 8007c82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	68f9      	ldr	r1, [r7, #12]
 8007c8a:	69b8      	ldr	r0, [r7, #24]
 8007c8c:	f000 feea 	bl	8008a64 <pxPortInitialiseStack>
 8007c90:	4602      	mov	r2, r0
 8007c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c94:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d002      	beq.n	8007ca2 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ca0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ca2:	bf00      	nop
 8007ca4:	3720      	adds	r7, #32
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
	...

08007cac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007cb4:	f000 fffa 	bl	8008cac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007cb8:	4b2a      	ldr	r3, [pc, #168]	; (8007d64 <prvAddNewTaskToReadyList+0xb8>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	4a29      	ldr	r2, [pc, #164]	; (8007d64 <prvAddNewTaskToReadyList+0xb8>)
 8007cc0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007cc2:	4b29      	ldr	r3, [pc, #164]	; (8007d68 <prvAddNewTaskToReadyList+0xbc>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d109      	bne.n	8007cde <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007cca:	4a27      	ldr	r2, [pc, #156]	; (8007d68 <prvAddNewTaskToReadyList+0xbc>)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007cd0:	4b24      	ldr	r3, [pc, #144]	; (8007d64 <prvAddNewTaskToReadyList+0xb8>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d110      	bne.n	8007cfa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007cd8:	f000 fbc4 	bl	8008464 <prvInitialiseTaskLists>
 8007cdc:	e00d      	b.n	8007cfa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007cde:	4b23      	ldr	r3, [pc, #140]	; (8007d6c <prvAddNewTaskToReadyList+0xc0>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d109      	bne.n	8007cfa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007ce6:	4b20      	ldr	r3, [pc, #128]	; (8007d68 <prvAddNewTaskToReadyList+0xbc>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d802      	bhi.n	8007cfa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007cf4:	4a1c      	ldr	r2, [pc, #112]	; (8007d68 <prvAddNewTaskToReadyList+0xbc>)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007cfa:	4b1d      	ldr	r3, [pc, #116]	; (8007d70 <prvAddNewTaskToReadyList+0xc4>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	4a1b      	ldr	r2, [pc, #108]	; (8007d70 <prvAddNewTaskToReadyList+0xc4>)
 8007d02:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d08:	2201      	movs	r2, #1
 8007d0a:	409a      	lsls	r2, r3
 8007d0c:	4b19      	ldr	r3, [pc, #100]	; (8007d74 <prvAddNewTaskToReadyList+0xc8>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	4a18      	ldr	r2, [pc, #96]	; (8007d74 <prvAddNewTaskToReadyList+0xc8>)
 8007d14:	6013      	str	r3, [r2, #0]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	4a15      	ldr	r2, [pc, #84]	; (8007d78 <prvAddNewTaskToReadyList+0xcc>)
 8007d24:	441a      	add	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	3304      	adds	r3, #4
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	f7ff f864 	bl	8006dfa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d32:	f000 ffe9 	bl	8008d08 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d36:	4b0d      	ldr	r3, [pc, #52]	; (8007d6c <prvAddNewTaskToReadyList+0xc0>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00e      	beq.n	8007d5c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d3e:	4b0a      	ldr	r3, [pc, #40]	; (8007d68 <prvAddNewTaskToReadyList+0xbc>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d207      	bcs.n	8007d5c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d4c:	4b0b      	ldr	r3, [pc, #44]	; (8007d7c <prvAddNewTaskToReadyList+0xd0>)
 8007d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d5c:	bf00      	nop
 8007d5e:	3708      	adds	r7, #8
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	20000418 	.word	0x20000418
 8007d68:	20000318 	.word	0x20000318
 8007d6c:	20000424 	.word	0x20000424
 8007d70:	20000434 	.word	0x20000434
 8007d74:	20000420 	.word	0x20000420
 8007d78:	2000031c 	.word	0x2000031c
 8007d7c:	e000ed04 	.word	0xe000ed04

08007d80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d016      	beq.n	8007dc0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d92:	4b13      	ldr	r3, [pc, #76]	; (8007de0 <vTaskDelay+0x60>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d009      	beq.n	8007dae <vTaskDelay+0x2e>
 8007d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9e:	f383 8811 	msr	BASEPRI, r3
 8007da2:	f3bf 8f6f 	isb	sy
 8007da6:	f3bf 8f4f 	dsb	sy
 8007daa:	60bb      	str	r3, [r7, #8]
 8007dac:	e7fe      	b.n	8007dac <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007dae:	f000 f879 	bl	8007ea4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007db2:	2100      	movs	r1, #0
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fdef 	bl	8008998 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007dba:	f000 f881 	bl	8007ec0 <xTaskResumeAll>
 8007dbe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d107      	bne.n	8007dd6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8007dc6:	4b07      	ldr	r3, [pc, #28]	; (8007de4 <vTaskDelay+0x64>)
 8007dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dcc:	601a      	str	r2, [r3, #0]
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007dd6:	bf00      	nop
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	20000440 	.word	0x20000440
 8007de4:	e000ed04 	.word	0xe000ed04

08007de8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08a      	sub	sp, #40	; 0x28
 8007dec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007dee:	2300      	movs	r3, #0
 8007df0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007df2:	2300      	movs	r3, #0
 8007df4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007df6:	463a      	mov	r2, r7
 8007df8:	1d39      	adds	r1, r7, #4
 8007dfa:	f107 0308 	add.w	r3, r7, #8
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7f8 fbbe 	bl	8000580 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e04:	6839      	ldr	r1, [r7, #0]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	9202      	str	r2, [sp, #8]
 8007e0c:	9301      	str	r3, [sp, #4]
 8007e0e:	2300      	movs	r3, #0
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	2300      	movs	r3, #0
 8007e14:	460a      	mov	r2, r1
 8007e16:	491d      	ldr	r1, [pc, #116]	; (8007e8c <vTaskStartScheduler+0xa4>)
 8007e18:	481d      	ldr	r0, [pc, #116]	; (8007e90 <vTaskStartScheduler+0xa8>)
 8007e1a:	f7ff fe2a 	bl	8007a72 <xTaskCreateStatic>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	4b1c      	ldr	r3, [pc, #112]	; (8007e94 <vTaskStartScheduler+0xac>)
 8007e22:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e24:	4b1b      	ldr	r3, [pc, #108]	; (8007e94 <vTaskStartScheduler+0xac>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d002      	beq.n	8007e32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	617b      	str	r3, [r7, #20]
 8007e30:	e001      	b.n	8007e36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e32:	2300      	movs	r3, #0
 8007e34:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d115      	bne.n	8007e68 <vTaskStartScheduler+0x80>
 8007e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e40:	f383 8811 	msr	BASEPRI, r3
 8007e44:	f3bf 8f6f 	isb	sy
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e4e:	4b12      	ldr	r3, [pc, #72]	; (8007e98 <vTaskStartScheduler+0xb0>)
 8007e50:	f04f 32ff 	mov.w	r2, #4294967295
 8007e54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e56:	4b11      	ldr	r3, [pc, #68]	; (8007e9c <vTaskStartScheduler+0xb4>)
 8007e58:	2201      	movs	r2, #1
 8007e5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007e5c:	4b10      	ldr	r3, [pc, #64]	; (8007ea0 <vTaskStartScheduler+0xb8>)
 8007e5e:	2200      	movs	r2, #0
 8007e60:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e62:	f000 fe85 	bl	8008b70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e66:	e00d      	b.n	8007e84 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e6e:	d109      	bne.n	8007e84 <vTaskStartScheduler+0x9c>
 8007e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	60fb      	str	r3, [r7, #12]
 8007e82:	e7fe      	b.n	8007e82 <vTaskStartScheduler+0x9a>
}
 8007e84:	bf00      	nop
 8007e86:	3718      	adds	r7, #24
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	08009bfc 	.word	0x08009bfc
 8007e90:	08008435 	.word	0x08008435
 8007e94:	2000043c 	.word	0x2000043c
 8007e98:	20000438 	.word	0x20000438
 8007e9c:	20000424 	.word	0x20000424
 8007ea0:	2000041c 	.word	0x2000041c

08007ea4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007ea8:	4b04      	ldr	r3, [pc, #16]	; (8007ebc <vTaskSuspendAll+0x18>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	3301      	adds	r3, #1
 8007eae:	4a03      	ldr	r2, [pc, #12]	; (8007ebc <vTaskSuspendAll+0x18>)
 8007eb0:	6013      	str	r3, [r2, #0]
}
 8007eb2:	bf00      	nop
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr
 8007ebc:	20000440 	.word	0x20000440

08007ec0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ece:	4b41      	ldr	r3, [pc, #260]	; (8007fd4 <xTaskResumeAll+0x114>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d109      	bne.n	8007eea <xTaskResumeAll+0x2a>
 8007ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eda:	f383 8811 	msr	BASEPRI, r3
 8007ede:	f3bf 8f6f 	isb	sy
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	603b      	str	r3, [r7, #0]
 8007ee8:	e7fe      	b.n	8007ee8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007eea:	f000 fedf 	bl	8008cac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007eee:	4b39      	ldr	r3, [pc, #228]	; (8007fd4 <xTaskResumeAll+0x114>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	4a37      	ldr	r2, [pc, #220]	; (8007fd4 <xTaskResumeAll+0x114>)
 8007ef6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ef8:	4b36      	ldr	r3, [pc, #216]	; (8007fd4 <xTaskResumeAll+0x114>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d161      	bne.n	8007fc4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f00:	4b35      	ldr	r3, [pc, #212]	; (8007fd8 <xTaskResumeAll+0x118>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d05d      	beq.n	8007fc4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f08:	e02e      	b.n	8007f68 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007f0a:	4b34      	ldr	r3, [pc, #208]	; (8007fdc <xTaskResumeAll+0x11c>)
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	3318      	adds	r3, #24
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7fe ffcc 	bl	8006eb4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	3304      	adds	r3, #4
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7fe ffc7 	bl	8006eb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	409a      	lsls	r2, r3
 8007f2e:	4b2c      	ldr	r3, [pc, #176]	; (8007fe0 <xTaskResumeAll+0x120>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	4a2a      	ldr	r2, [pc, #168]	; (8007fe0 <xTaskResumeAll+0x120>)
 8007f36:	6013      	str	r3, [r2, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	4413      	add	r3, r2
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4a27      	ldr	r2, [pc, #156]	; (8007fe4 <xTaskResumeAll+0x124>)
 8007f46:	441a      	add	r2, r3
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	4610      	mov	r0, r2
 8007f50:	f7fe ff53 	bl	8006dfa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f58:	4b23      	ldr	r3, [pc, #140]	; (8007fe8 <xTaskResumeAll+0x128>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d302      	bcc.n	8007f68 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8007f62:	4b22      	ldr	r3, [pc, #136]	; (8007fec <xTaskResumeAll+0x12c>)
 8007f64:	2201      	movs	r2, #1
 8007f66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f68:	4b1c      	ldr	r3, [pc, #112]	; (8007fdc <xTaskResumeAll+0x11c>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1cc      	bne.n	8007f0a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d001      	beq.n	8007f7a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007f76:	f000 fb0f 	bl	8008598 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007f7a:	4b1d      	ldr	r3, [pc, #116]	; (8007ff0 <xTaskResumeAll+0x130>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d010      	beq.n	8007fa8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f86:	f000 f837 	bl	8007ff8 <xTaskIncrementTick>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007f90:	4b16      	ldr	r3, [pc, #88]	; (8007fec <xTaskResumeAll+0x12c>)
 8007f92:	2201      	movs	r2, #1
 8007f94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	3b01      	subs	r3, #1
 8007f9a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1f1      	bne.n	8007f86 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007fa2:	4b13      	ldr	r3, [pc, #76]	; (8007ff0 <xTaskResumeAll+0x130>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007fa8:	4b10      	ldr	r3, [pc, #64]	; (8007fec <xTaskResumeAll+0x12c>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d009      	beq.n	8007fc4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007fb4:	4b0f      	ldr	r3, [pc, #60]	; (8007ff4 <xTaskResumeAll+0x134>)
 8007fb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fba:	601a      	str	r2, [r3, #0]
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fc4:	f000 fea0 	bl	8008d08 <vPortExitCritical>

	return xAlreadyYielded;
 8007fc8:	68bb      	ldr	r3, [r7, #8]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20000440 	.word	0x20000440
 8007fd8:	20000418 	.word	0x20000418
 8007fdc:	200003d8 	.word	0x200003d8
 8007fe0:	20000420 	.word	0x20000420
 8007fe4:	2000031c 	.word	0x2000031c
 8007fe8:	20000318 	.word	0x20000318
 8007fec:	2000042c 	.word	0x2000042c
 8007ff0:	20000428 	.word	0x20000428
 8007ff4:	e000ed04 	.word	0xe000ed04

08007ff8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b086      	sub	sp, #24
 8007ffc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007ffe:	2300      	movs	r3, #0
 8008000:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008002:	4b50      	ldr	r3, [pc, #320]	; (8008144 <xTaskIncrementTick+0x14c>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	f040 808c 	bne.w	8008124 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800800c:	4b4e      	ldr	r3, [pc, #312]	; (8008148 <xTaskIncrementTick+0x150>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	3301      	adds	r3, #1
 8008012:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008014:	4a4c      	ldr	r2, [pc, #304]	; (8008148 <xTaskIncrementTick+0x150>)
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d11f      	bne.n	8008060 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008020:	4b4a      	ldr	r3, [pc, #296]	; (800814c <xTaskIncrementTick+0x154>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d009      	beq.n	800803e <xTaskIncrementTick+0x46>
 800802a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800802e:	f383 8811 	msr	BASEPRI, r3
 8008032:	f3bf 8f6f 	isb	sy
 8008036:	f3bf 8f4f 	dsb	sy
 800803a:	603b      	str	r3, [r7, #0]
 800803c:	e7fe      	b.n	800803c <xTaskIncrementTick+0x44>
 800803e:	4b43      	ldr	r3, [pc, #268]	; (800814c <xTaskIncrementTick+0x154>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	60fb      	str	r3, [r7, #12]
 8008044:	4b42      	ldr	r3, [pc, #264]	; (8008150 <xTaskIncrementTick+0x158>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a40      	ldr	r2, [pc, #256]	; (800814c <xTaskIncrementTick+0x154>)
 800804a:	6013      	str	r3, [r2, #0]
 800804c:	4a40      	ldr	r2, [pc, #256]	; (8008150 <xTaskIncrementTick+0x158>)
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6013      	str	r3, [r2, #0]
 8008052:	4b40      	ldr	r3, [pc, #256]	; (8008154 <xTaskIncrementTick+0x15c>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3301      	adds	r3, #1
 8008058:	4a3e      	ldr	r2, [pc, #248]	; (8008154 <xTaskIncrementTick+0x15c>)
 800805a:	6013      	str	r3, [r2, #0]
 800805c:	f000 fa9c 	bl	8008598 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008060:	4b3d      	ldr	r3, [pc, #244]	; (8008158 <xTaskIncrementTick+0x160>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	429a      	cmp	r2, r3
 8008068:	d34d      	bcc.n	8008106 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800806a:	4b38      	ldr	r3, [pc, #224]	; (800814c <xTaskIncrementTick+0x154>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d101      	bne.n	8008078 <xTaskIncrementTick+0x80>
 8008074:	2301      	movs	r3, #1
 8008076:	e000      	b.n	800807a <xTaskIncrementTick+0x82>
 8008078:	2300      	movs	r3, #0
 800807a:	2b00      	cmp	r3, #0
 800807c:	d004      	beq.n	8008088 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800807e:	4b36      	ldr	r3, [pc, #216]	; (8008158 <xTaskIncrementTick+0x160>)
 8008080:	f04f 32ff 	mov.w	r2, #4294967295
 8008084:	601a      	str	r2, [r3, #0]
					break;
 8008086:	e03e      	b.n	8008106 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008088:	4b30      	ldr	r3, [pc, #192]	; (800814c <xTaskIncrementTick+0x154>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	429a      	cmp	r2, r3
 800809e:	d203      	bcs.n	80080a8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80080a0:	4a2d      	ldr	r2, [pc, #180]	; (8008158 <xTaskIncrementTick+0x160>)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6013      	str	r3, [r2, #0]
						break;
 80080a6:	e02e      	b.n	8008106 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	3304      	adds	r3, #4
 80080ac:	4618      	mov	r0, r3
 80080ae:	f7fe ff01 	bl	8006eb4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d004      	beq.n	80080c4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	3318      	adds	r3, #24
 80080be:	4618      	mov	r0, r3
 80080c0:	f7fe fef8 	bl	8006eb4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c8:	2201      	movs	r2, #1
 80080ca:	409a      	lsls	r2, r3
 80080cc:	4b23      	ldr	r3, [pc, #140]	; (800815c <xTaskIncrementTick+0x164>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	4a22      	ldr	r2, [pc, #136]	; (800815c <xTaskIncrementTick+0x164>)
 80080d4:	6013      	str	r3, [r2, #0]
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080da:	4613      	mov	r3, r2
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	4413      	add	r3, r2
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	4a1f      	ldr	r2, [pc, #124]	; (8008160 <xTaskIncrementTick+0x168>)
 80080e4:	441a      	add	r2, r3
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	3304      	adds	r3, #4
 80080ea:	4619      	mov	r1, r3
 80080ec:	4610      	mov	r0, r2
 80080ee:	f7fe fe84 	bl	8006dfa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080f6:	4b1b      	ldr	r3, [pc, #108]	; (8008164 <xTaskIncrementTick+0x16c>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d3b4      	bcc.n	800806a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008100:	2301      	movs	r3, #1
 8008102:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008104:	e7b1      	b.n	800806a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008106:	4b17      	ldr	r3, [pc, #92]	; (8008164 <xTaskIncrementTick+0x16c>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800810c:	4914      	ldr	r1, [pc, #80]	; (8008160 <xTaskIncrementTick+0x168>)
 800810e:	4613      	mov	r3, r2
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	4413      	add	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	440b      	add	r3, r1
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d907      	bls.n	800812e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800811e:	2301      	movs	r3, #1
 8008120:	617b      	str	r3, [r7, #20]
 8008122:	e004      	b.n	800812e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008124:	4b10      	ldr	r3, [pc, #64]	; (8008168 <xTaskIncrementTick+0x170>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	3301      	adds	r3, #1
 800812a:	4a0f      	ldr	r2, [pc, #60]	; (8008168 <xTaskIncrementTick+0x170>)
 800812c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800812e:	4b0f      	ldr	r3, [pc, #60]	; (800816c <xTaskIncrementTick+0x174>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d001      	beq.n	800813a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8008136:	2301      	movs	r3, #1
 8008138:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800813a:	697b      	ldr	r3, [r7, #20]
}
 800813c:	4618      	mov	r0, r3
 800813e:	3718      	adds	r7, #24
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}
 8008144:	20000440 	.word	0x20000440
 8008148:	2000041c 	.word	0x2000041c
 800814c:	200003d0 	.word	0x200003d0
 8008150:	200003d4 	.word	0x200003d4
 8008154:	20000430 	.word	0x20000430
 8008158:	20000438 	.word	0x20000438
 800815c:	20000420 	.word	0x20000420
 8008160:	2000031c 	.word	0x2000031c
 8008164:	20000318 	.word	0x20000318
 8008168:	20000428 	.word	0x20000428
 800816c:	2000042c 	.word	0x2000042c

08008170 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008170:	b480      	push	{r7}
 8008172:	b087      	sub	sp, #28
 8008174:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008176:	4b26      	ldr	r3, [pc, #152]	; (8008210 <vTaskSwitchContext+0xa0>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d003      	beq.n	8008186 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800817e:	4b25      	ldr	r3, [pc, #148]	; (8008214 <vTaskSwitchContext+0xa4>)
 8008180:	2201      	movs	r2, #1
 8008182:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008184:	e03e      	b.n	8008204 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8008186:	4b23      	ldr	r3, [pc, #140]	; (8008214 <vTaskSwitchContext+0xa4>)
 8008188:	2200      	movs	r2, #0
 800818a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800818c:	4b22      	ldr	r3, [pc, #136]	; (8008218 <vTaskSwitchContext+0xa8>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	fab3 f383 	clz	r3, r3
 8008198:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800819a:	7afb      	ldrb	r3, [r7, #11]
 800819c:	f1c3 031f 	rsb	r3, r3, #31
 80081a0:	617b      	str	r3, [r7, #20]
 80081a2:	491e      	ldr	r1, [pc, #120]	; (800821c <vTaskSwitchContext+0xac>)
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	4613      	mov	r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4413      	add	r3, r2
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	440b      	add	r3, r1
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d109      	bne.n	80081ca <vTaskSwitchContext+0x5a>
	__asm volatile
 80081b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ba:	f383 8811 	msr	BASEPRI, r3
 80081be:	f3bf 8f6f 	isb	sy
 80081c2:	f3bf 8f4f 	dsb	sy
 80081c6:	607b      	str	r3, [r7, #4]
 80081c8:	e7fe      	b.n	80081c8 <vTaskSwitchContext+0x58>
 80081ca:	697a      	ldr	r2, [r7, #20]
 80081cc:	4613      	mov	r3, r2
 80081ce:	009b      	lsls	r3, r3, #2
 80081d0:	4413      	add	r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	4a11      	ldr	r2, [pc, #68]	; (800821c <vTaskSwitchContext+0xac>)
 80081d6:	4413      	add	r3, r2
 80081d8:	613b      	str	r3, [r7, #16]
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	685a      	ldr	r2, [r3, #4]
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	605a      	str	r2, [r3, #4]
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	685a      	ldr	r2, [r3, #4]
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	3308      	adds	r3, #8
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d104      	bne.n	80081fa <vTaskSwitchContext+0x8a>
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	685a      	ldr	r2, [r3, #4]
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	605a      	str	r2, [r3, #4]
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	68db      	ldr	r3, [r3, #12]
 8008200:	4a07      	ldr	r2, [pc, #28]	; (8008220 <vTaskSwitchContext+0xb0>)
 8008202:	6013      	str	r3, [r2, #0]
}
 8008204:	bf00      	nop
 8008206:	371c      	adds	r7, #28
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	20000440 	.word	0x20000440
 8008214:	2000042c 	.word	0x2000042c
 8008218:	20000420 	.word	0x20000420
 800821c:	2000031c 	.word	0x2000031c
 8008220:	20000318 	.word	0x20000318

08008224 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d109      	bne.n	8008248 <vTaskPlaceOnEventList+0x24>
 8008234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008238:	f383 8811 	msr	BASEPRI, r3
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	60fb      	str	r3, [r7, #12]
 8008246:	e7fe      	b.n	8008246 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008248:	4b07      	ldr	r3, [pc, #28]	; (8008268 <vTaskPlaceOnEventList+0x44>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3318      	adds	r3, #24
 800824e:	4619      	mov	r1, r3
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f7fe fdf6 	bl	8006e42 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008256:	2101      	movs	r1, #1
 8008258:	6838      	ldr	r0, [r7, #0]
 800825a:	f000 fb9d 	bl	8008998 <prvAddCurrentTaskToDelayedList>
}
 800825e:	bf00      	nop
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	20000318 	.word	0x20000318

0800826c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d109      	bne.n	8008296 <xTaskRemoveFromEventList+0x2a>
 8008282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008286:	f383 8811 	msr	BASEPRI, r3
 800828a:	f3bf 8f6f 	isb	sy
 800828e:	f3bf 8f4f 	dsb	sy
 8008292:	60fb      	str	r3, [r7, #12]
 8008294:	e7fe      	b.n	8008294 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	3318      	adds	r3, #24
 800829a:	4618      	mov	r0, r3
 800829c:	f7fe fe0a 	bl	8006eb4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082a0:	4b1d      	ldr	r3, [pc, #116]	; (8008318 <xTaskRemoveFromEventList+0xac>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d11c      	bne.n	80082e2 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	3304      	adds	r3, #4
 80082ac:	4618      	mov	r0, r3
 80082ae:	f7fe fe01 	bl	8006eb4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b6:	2201      	movs	r2, #1
 80082b8:	409a      	lsls	r2, r3
 80082ba:	4b18      	ldr	r3, [pc, #96]	; (800831c <xTaskRemoveFromEventList+0xb0>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4313      	orrs	r3, r2
 80082c0:	4a16      	ldr	r2, [pc, #88]	; (800831c <xTaskRemoveFromEventList+0xb0>)
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082c8:	4613      	mov	r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	4413      	add	r3, r2
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4a13      	ldr	r2, [pc, #76]	; (8008320 <xTaskRemoveFromEventList+0xb4>)
 80082d2:	441a      	add	r2, r3
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	3304      	adds	r3, #4
 80082d8:	4619      	mov	r1, r3
 80082da:	4610      	mov	r0, r2
 80082dc:	f7fe fd8d 	bl	8006dfa <vListInsertEnd>
 80082e0:	e005      	b.n	80082ee <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	3318      	adds	r3, #24
 80082e6:	4619      	mov	r1, r3
 80082e8:	480e      	ldr	r0, [pc, #56]	; (8008324 <xTaskRemoveFromEventList+0xb8>)
 80082ea:	f7fe fd86 	bl	8006dfa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082f2:	4b0d      	ldr	r3, [pc, #52]	; (8008328 <xTaskRemoveFromEventList+0xbc>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d905      	bls.n	8008308 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80082fc:	2301      	movs	r3, #1
 80082fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008300:	4b0a      	ldr	r3, [pc, #40]	; (800832c <xTaskRemoveFromEventList+0xc0>)
 8008302:	2201      	movs	r2, #1
 8008304:	601a      	str	r2, [r3, #0]
 8008306:	e001      	b.n	800830c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8008308:	2300      	movs	r3, #0
 800830a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800830c:	697b      	ldr	r3, [r7, #20]
}
 800830e:	4618      	mov	r0, r3
 8008310:	3718      	adds	r7, #24
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	bf00      	nop
 8008318:	20000440 	.word	0x20000440
 800831c:	20000420 	.word	0x20000420
 8008320:	2000031c 	.word	0x2000031c
 8008324:	200003d8 	.word	0x200003d8
 8008328:	20000318 	.word	0x20000318
 800832c:	2000042c 	.word	0x2000042c

08008330 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008330:	b480      	push	{r7}
 8008332:	b083      	sub	sp, #12
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008338:	4b06      	ldr	r3, [pc, #24]	; (8008354 <vTaskInternalSetTimeOutState+0x24>)
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008340:	4b05      	ldr	r3, [pc, #20]	; (8008358 <vTaskInternalSetTimeOutState+0x28>)
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	605a      	str	r2, [r3, #4]
}
 8008348:	bf00      	nop
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr
 8008354:	20000430 	.word	0x20000430
 8008358:	2000041c 	.word	0x2000041c

0800835c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b088      	sub	sp, #32
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d109      	bne.n	8008380 <xTaskCheckForTimeOut+0x24>
 800836c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008370:	f383 8811 	msr	BASEPRI, r3
 8008374:	f3bf 8f6f 	isb	sy
 8008378:	f3bf 8f4f 	dsb	sy
 800837c:	613b      	str	r3, [r7, #16]
 800837e:	e7fe      	b.n	800837e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d109      	bne.n	800839a <xTaskCheckForTimeOut+0x3e>
 8008386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800838a:	f383 8811 	msr	BASEPRI, r3
 800838e:	f3bf 8f6f 	isb	sy
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	60fb      	str	r3, [r7, #12]
 8008398:	e7fe      	b.n	8008398 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800839a:	f000 fc87 	bl	8008cac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800839e:	4b1d      	ldr	r3, [pc, #116]	; (8008414 <xTaskCheckForTimeOut+0xb8>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	69ba      	ldr	r2, [r7, #24]
 80083aa:	1ad3      	subs	r3, r2, r3
 80083ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b6:	d102      	bne.n	80083be <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80083b8:	2300      	movs	r3, #0
 80083ba:	61fb      	str	r3, [r7, #28]
 80083bc:	e023      	b.n	8008406 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	4b15      	ldr	r3, [pc, #84]	; (8008418 <xTaskCheckForTimeOut+0xbc>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d007      	beq.n	80083da <xTaskCheckForTimeOut+0x7e>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	69ba      	ldr	r2, [r7, #24]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d302      	bcc.n	80083da <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80083d4:	2301      	movs	r3, #1
 80083d6:	61fb      	str	r3, [r7, #28]
 80083d8:	e015      	b.n	8008406 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d20b      	bcs.n	80083fc <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	1ad2      	subs	r2, r2, r3
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f7ff ff9d 	bl	8008330 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80083f6:	2300      	movs	r3, #0
 80083f8:	61fb      	str	r3, [r7, #28]
 80083fa:	e004      	b.n	8008406 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	2200      	movs	r2, #0
 8008400:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008402:	2301      	movs	r3, #1
 8008404:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008406:	f000 fc7f 	bl	8008d08 <vPortExitCritical>

	return xReturn;
 800840a:	69fb      	ldr	r3, [r7, #28]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3720      	adds	r7, #32
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	2000041c 	.word	0x2000041c
 8008418:	20000430 	.word	0x20000430

0800841c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800841c:	b480      	push	{r7}
 800841e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008420:	4b03      	ldr	r3, [pc, #12]	; (8008430 <vTaskMissedYield+0x14>)
 8008422:	2201      	movs	r2, #1
 8008424:	601a      	str	r2, [r3, #0]
}
 8008426:	bf00      	nop
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	2000042c 	.word	0x2000042c

08008434 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800843c:	f000 f852 	bl	80084e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008440:	4b06      	ldr	r3, [pc, #24]	; (800845c <prvIdleTask+0x28>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	2b01      	cmp	r3, #1
 8008446:	d9f9      	bls.n	800843c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008448:	4b05      	ldr	r3, [pc, #20]	; (8008460 <prvIdleTask+0x2c>)
 800844a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800844e:	601a      	str	r2, [r3, #0]
 8008450:	f3bf 8f4f 	dsb	sy
 8008454:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008458:	e7f0      	b.n	800843c <prvIdleTask+0x8>
 800845a:	bf00      	nop
 800845c:	2000031c 	.word	0x2000031c
 8008460:	e000ed04 	.word	0xe000ed04

08008464 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800846a:	2300      	movs	r3, #0
 800846c:	607b      	str	r3, [r7, #4]
 800846e:	e00c      	b.n	800848a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	4613      	mov	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	4a12      	ldr	r2, [pc, #72]	; (80084c4 <prvInitialiseTaskLists+0x60>)
 800847c:	4413      	add	r3, r2
 800847e:	4618      	mov	r0, r3
 8008480:	f7fe fc8e 	bl	8006da0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	3301      	adds	r3, #1
 8008488:	607b      	str	r3, [r7, #4]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2b06      	cmp	r3, #6
 800848e:	d9ef      	bls.n	8008470 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008490:	480d      	ldr	r0, [pc, #52]	; (80084c8 <prvInitialiseTaskLists+0x64>)
 8008492:	f7fe fc85 	bl	8006da0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008496:	480d      	ldr	r0, [pc, #52]	; (80084cc <prvInitialiseTaskLists+0x68>)
 8008498:	f7fe fc82 	bl	8006da0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800849c:	480c      	ldr	r0, [pc, #48]	; (80084d0 <prvInitialiseTaskLists+0x6c>)
 800849e:	f7fe fc7f 	bl	8006da0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084a2:	480c      	ldr	r0, [pc, #48]	; (80084d4 <prvInitialiseTaskLists+0x70>)
 80084a4:	f7fe fc7c 	bl	8006da0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80084a8:	480b      	ldr	r0, [pc, #44]	; (80084d8 <prvInitialiseTaskLists+0x74>)
 80084aa:	f7fe fc79 	bl	8006da0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80084ae:	4b0b      	ldr	r3, [pc, #44]	; (80084dc <prvInitialiseTaskLists+0x78>)
 80084b0:	4a05      	ldr	r2, [pc, #20]	; (80084c8 <prvInitialiseTaskLists+0x64>)
 80084b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80084b4:	4b0a      	ldr	r3, [pc, #40]	; (80084e0 <prvInitialiseTaskLists+0x7c>)
 80084b6:	4a05      	ldr	r2, [pc, #20]	; (80084cc <prvInitialiseTaskLists+0x68>)
 80084b8:	601a      	str	r2, [r3, #0]
}
 80084ba:	bf00      	nop
 80084bc:	3708      	adds	r7, #8
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	2000031c 	.word	0x2000031c
 80084c8:	200003a8 	.word	0x200003a8
 80084cc:	200003bc 	.word	0x200003bc
 80084d0:	200003d8 	.word	0x200003d8
 80084d4:	200003ec 	.word	0x200003ec
 80084d8:	20000404 	.word	0x20000404
 80084dc:	200003d0 	.word	0x200003d0
 80084e0:	200003d4 	.word	0x200003d4

080084e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084ea:	e019      	b.n	8008520 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80084ec:	f000 fbde 	bl	8008cac <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80084f0:	4b0f      	ldr	r3, [pc, #60]	; (8008530 <prvCheckTasksWaitingTermination+0x4c>)
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	68db      	ldr	r3, [r3, #12]
 80084f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	3304      	adds	r3, #4
 80084fc:	4618      	mov	r0, r3
 80084fe:	f7fe fcd9 	bl	8006eb4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008502:	4b0c      	ldr	r3, [pc, #48]	; (8008534 <prvCheckTasksWaitingTermination+0x50>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	3b01      	subs	r3, #1
 8008508:	4a0a      	ldr	r2, [pc, #40]	; (8008534 <prvCheckTasksWaitingTermination+0x50>)
 800850a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800850c:	4b0a      	ldr	r3, [pc, #40]	; (8008538 <prvCheckTasksWaitingTermination+0x54>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3b01      	subs	r3, #1
 8008512:	4a09      	ldr	r2, [pc, #36]	; (8008538 <prvCheckTasksWaitingTermination+0x54>)
 8008514:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008516:	f000 fbf7 	bl	8008d08 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f80e 	bl	800853c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008520:	4b05      	ldr	r3, [pc, #20]	; (8008538 <prvCheckTasksWaitingTermination+0x54>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1e1      	bne.n	80084ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008528:	bf00      	nop
 800852a:	3708      	adds	r7, #8
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}
 8008530:	200003ec 	.word	0x200003ec
 8008534:	20000418 	.word	0x20000418
 8008538:	20000400 	.word	0x20000400

0800853c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800854a:	2b00      	cmp	r3, #0
 800854c:	d108      	bne.n	8008560 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008552:	4618      	mov	r0, r3
 8008554:	f000 fd86 	bl	8009064 <vPortFree>
				vPortFree( pxTCB );
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 fd83 	bl	8009064 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800855e:	e017      	b.n	8008590 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008566:	2b01      	cmp	r3, #1
 8008568:	d103      	bne.n	8008572 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f000 fd7a 	bl	8009064 <vPortFree>
	}
 8008570:	e00e      	b.n	8008590 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008578:	2b02      	cmp	r3, #2
 800857a:	d009      	beq.n	8008590 <prvDeleteTCB+0x54>
 800857c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	60fb      	str	r3, [r7, #12]
 800858e:	e7fe      	b.n	800858e <prvDeleteTCB+0x52>
	}
 8008590:	bf00      	nop
 8008592:	3710      	adds	r7, #16
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800859e:	4b0f      	ldr	r3, [pc, #60]	; (80085dc <prvResetNextTaskUnblockTime+0x44>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d101      	bne.n	80085ac <prvResetNextTaskUnblockTime+0x14>
 80085a8:	2301      	movs	r3, #1
 80085aa:	e000      	b.n	80085ae <prvResetNextTaskUnblockTime+0x16>
 80085ac:	2300      	movs	r3, #0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d004      	beq.n	80085bc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80085b2:	4b0b      	ldr	r3, [pc, #44]	; (80085e0 <prvResetNextTaskUnblockTime+0x48>)
 80085b4:	f04f 32ff 	mov.w	r2, #4294967295
 80085b8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80085ba:	e008      	b.n	80085ce <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80085bc:	4b07      	ldr	r3, [pc, #28]	; (80085dc <prvResetNextTaskUnblockTime+0x44>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68db      	ldr	r3, [r3, #12]
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	4a05      	ldr	r2, [pc, #20]	; (80085e0 <prvResetNextTaskUnblockTime+0x48>)
 80085cc:	6013      	str	r3, [r2, #0]
}
 80085ce:	bf00      	nop
 80085d0:	370c      	adds	r7, #12
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	200003d0 	.word	0x200003d0
 80085e0:	20000438 	.word	0x20000438

080085e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80085ea:	4b0b      	ldr	r3, [pc, #44]	; (8008618 <xTaskGetSchedulerState+0x34>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d102      	bne.n	80085f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80085f2:	2301      	movs	r3, #1
 80085f4:	607b      	str	r3, [r7, #4]
 80085f6:	e008      	b.n	800860a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085f8:	4b08      	ldr	r3, [pc, #32]	; (800861c <xTaskGetSchedulerState+0x38>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d102      	bne.n	8008606 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008600:	2302      	movs	r3, #2
 8008602:	607b      	str	r3, [r7, #4]
 8008604:	e001      	b.n	800860a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008606:	2300      	movs	r3, #0
 8008608:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800860a:	687b      	ldr	r3, [r7, #4]
	}
 800860c:	4618      	mov	r0, r3
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr
 8008618:	20000424 	.word	0x20000424
 800861c:	20000440 	.word	0x20000440

08008620 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800862c:	2300      	movs	r3, #0
 800862e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d06e      	beq.n	8008714 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800863a:	4b39      	ldr	r3, [pc, #228]	; (8008720 <xTaskPriorityInherit+0x100>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008640:	429a      	cmp	r2, r3
 8008642:	d25e      	bcs.n	8008702 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	2b00      	cmp	r3, #0
 800864a:	db06      	blt.n	800865a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800864c:	4b34      	ldr	r3, [pc, #208]	; (8008720 <xTaskPriorityInherit+0x100>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008652:	f1c3 0207 	rsb	r2, r3, #7
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	6959      	ldr	r1, [r3, #20]
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008662:	4613      	mov	r3, r2
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	4413      	add	r3, r2
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	4a2e      	ldr	r2, [pc, #184]	; (8008724 <xTaskPriorityInherit+0x104>)
 800866c:	4413      	add	r3, r2
 800866e:	4299      	cmp	r1, r3
 8008670:	d101      	bne.n	8008676 <xTaskPriorityInherit+0x56>
 8008672:	2301      	movs	r3, #1
 8008674:	e000      	b.n	8008678 <xTaskPriorityInherit+0x58>
 8008676:	2300      	movs	r3, #0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d03a      	beq.n	80086f2 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	3304      	adds	r3, #4
 8008680:	4618      	mov	r0, r3
 8008682:	f7fe fc17 	bl	8006eb4 <uxListRemove>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d115      	bne.n	80086b8 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008690:	4924      	ldr	r1, [pc, #144]	; (8008724 <xTaskPriorityInherit+0x104>)
 8008692:	4613      	mov	r3, r2
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	4413      	add	r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	440b      	add	r3, r1
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d10a      	bne.n	80086b8 <xTaskPriorityInherit+0x98>
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086a6:	2201      	movs	r2, #1
 80086a8:	fa02 f303 	lsl.w	r3, r2, r3
 80086ac:	43da      	mvns	r2, r3
 80086ae:	4b1e      	ldr	r3, [pc, #120]	; (8008728 <xTaskPriorityInherit+0x108>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4013      	ands	r3, r2
 80086b4:	4a1c      	ldr	r2, [pc, #112]	; (8008728 <xTaskPriorityInherit+0x108>)
 80086b6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80086b8:	4b19      	ldr	r3, [pc, #100]	; (8008720 <xTaskPriorityInherit+0x100>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c6:	2201      	movs	r2, #1
 80086c8:	409a      	lsls	r2, r3
 80086ca:	4b17      	ldr	r3, [pc, #92]	; (8008728 <xTaskPriorityInherit+0x108>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	4a15      	ldr	r2, [pc, #84]	; (8008728 <xTaskPriorityInherit+0x108>)
 80086d2:	6013      	str	r3, [r2, #0]
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086d8:	4613      	mov	r3, r2
 80086da:	009b      	lsls	r3, r3, #2
 80086dc:	4413      	add	r3, r2
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	4a10      	ldr	r2, [pc, #64]	; (8008724 <xTaskPriorityInherit+0x104>)
 80086e2:	441a      	add	r2, r3
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	3304      	adds	r3, #4
 80086e8:	4619      	mov	r1, r3
 80086ea:	4610      	mov	r0, r2
 80086ec:	f7fe fb85 	bl	8006dfa <vListInsertEnd>
 80086f0:	e004      	b.n	80086fc <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80086f2:	4b0b      	ldr	r3, [pc, #44]	; (8008720 <xTaskPriorityInherit+0x100>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80086fc:	2301      	movs	r3, #1
 80086fe:	60fb      	str	r3, [r7, #12]
 8008700:	e008      	b.n	8008714 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008706:	4b06      	ldr	r3, [pc, #24]	; (8008720 <xTaskPriorityInherit+0x100>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800870c:	429a      	cmp	r2, r3
 800870e:	d201      	bcs.n	8008714 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008710:	2301      	movs	r3, #1
 8008712:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008714:	68fb      	ldr	r3, [r7, #12]
	}
 8008716:	4618      	mov	r0, r3
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20000318 	.word	0x20000318
 8008724:	2000031c 	.word	0x2000031c
 8008728:	20000420 	.word	0x20000420

0800872c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800872c:	b580      	push	{r7, lr}
 800872e:	b086      	sub	sp, #24
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008738:	2300      	movs	r3, #0
 800873a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d06c      	beq.n	800881c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008742:	4b39      	ldr	r3, [pc, #228]	; (8008828 <xTaskPriorityDisinherit+0xfc>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	693a      	ldr	r2, [r7, #16]
 8008748:	429a      	cmp	r2, r3
 800874a:	d009      	beq.n	8008760 <xTaskPriorityDisinherit+0x34>
 800874c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008750:	f383 8811 	msr	BASEPRI, r3
 8008754:	f3bf 8f6f 	isb	sy
 8008758:	f3bf 8f4f 	dsb	sy
 800875c:	60fb      	str	r3, [r7, #12]
 800875e:	e7fe      	b.n	800875e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008764:	2b00      	cmp	r3, #0
 8008766:	d109      	bne.n	800877c <xTaskPriorityDisinherit+0x50>
 8008768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800876c:	f383 8811 	msr	BASEPRI, r3
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	f3bf 8f4f 	dsb	sy
 8008778:	60bb      	str	r3, [r7, #8]
 800877a:	e7fe      	b.n	800877a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008780:	1e5a      	subs	r2, r3, #1
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800878e:	429a      	cmp	r2, r3
 8008790:	d044      	beq.n	800881c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008796:	2b00      	cmp	r3, #0
 8008798:	d140      	bne.n	800881c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	3304      	adds	r3, #4
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fe fb88 	bl	8006eb4 <uxListRemove>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d115      	bne.n	80087d6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ae:	491f      	ldr	r1, [pc, #124]	; (800882c <xTaskPriorityDisinherit+0x100>)
 80087b0:	4613      	mov	r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	4413      	add	r3, r2
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	440b      	add	r3, r1
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10a      	bne.n	80087d6 <xTaskPriorityDisinherit+0xaa>
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c4:	2201      	movs	r2, #1
 80087c6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ca:	43da      	mvns	r2, r3
 80087cc:	4b18      	ldr	r3, [pc, #96]	; (8008830 <xTaskPriorityDisinherit+0x104>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4013      	ands	r3, r2
 80087d2:	4a17      	ldr	r2, [pc, #92]	; (8008830 <xTaskPriorityDisinherit+0x104>)
 80087d4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e2:	f1c3 0207 	rsb	r2, r3, #7
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ee:	2201      	movs	r2, #1
 80087f0:	409a      	lsls	r2, r3
 80087f2:	4b0f      	ldr	r3, [pc, #60]	; (8008830 <xTaskPriorityDisinherit+0x104>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	4a0d      	ldr	r2, [pc, #52]	; (8008830 <xTaskPriorityDisinherit+0x104>)
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008800:	4613      	mov	r3, r2
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	4413      	add	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4a08      	ldr	r2, [pc, #32]	; (800882c <xTaskPriorityDisinherit+0x100>)
 800880a:	441a      	add	r2, r3
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	3304      	adds	r3, #4
 8008810:	4619      	mov	r1, r3
 8008812:	4610      	mov	r0, r2
 8008814:	f7fe faf1 	bl	8006dfa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008818:	2301      	movs	r3, #1
 800881a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800881c:	697b      	ldr	r3, [r7, #20]
	}
 800881e:	4618      	mov	r0, r3
 8008820:	3718      	adds	r7, #24
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	20000318 	.word	0x20000318
 800882c:	2000031c 	.word	0x2000031c
 8008830:	20000420 	.word	0x20000420

08008834 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008834:	b580      	push	{r7, lr}
 8008836:	b088      	sub	sp, #32
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008842:	2301      	movs	r3, #1
 8008844:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 8086 	beq.w	800895a <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800884e:	69bb      	ldr	r3, [r7, #24]
 8008850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008852:	2b00      	cmp	r3, #0
 8008854:	d109      	bne.n	800886a <vTaskPriorityDisinheritAfterTimeout+0x36>
 8008856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800885a:	f383 8811 	msr	BASEPRI, r3
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	60fb      	str	r3, [r7, #12]
 8008868:	e7fe      	b.n	8008868 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800886a:	69bb      	ldr	r3, [r7, #24]
 800886c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800886e:	683a      	ldr	r2, [r7, #0]
 8008870:	429a      	cmp	r2, r3
 8008872:	d902      	bls.n	800887a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	61fb      	str	r3, [r7, #28]
 8008878:	e002      	b.n	8008880 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800887e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008884:	69fa      	ldr	r2, [r7, #28]
 8008886:	429a      	cmp	r2, r3
 8008888:	d067      	beq.n	800895a <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800888a:	69bb      	ldr	r3, [r7, #24]
 800888c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800888e:	697a      	ldr	r2, [r7, #20]
 8008890:	429a      	cmp	r2, r3
 8008892:	d162      	bne.n	800895a <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008894:	4b33      	ldr	r3, [pc, #204]	; (8008964 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	69ba      	ldr	r2, [r7, #24]
 800889a:	429a      	cmp	r2, r3
 800889c:	d109      	bne.n	80088b2 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800889e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a2:	f383 8811 	msr	BASEPRI, r3
 80088a6:	f3bf 8f6f 	isb	sy
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	60bb      	str	r3, [r7, #8]
 80088b0:	e7fe      	b.n	80088b0 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	69fa      	ldr	r2, [r7, #28]
 80088bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	db04      	blt.n	80088d0 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	f1c3 0207 	rsb	r2, r3, #7
 80088cc:	69bb      	ldr	r3, [r7, #24]
 80088ce:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	6959      	ldr	r1, [r3, #20]
 80088d4:	693a      	ldr	r2, [r7, #16]
 80088d6:	4613      	mov	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4413      	add	r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	4a22      	ldr	r2, [pc, #136]	; (8008968 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80088e0:	4413      	add	r3, r2
 80088e2:	4299      	cmp	r1, r3
 80088e4:	d101      	bne.n	80088ea <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80088e6:	2301      	movs	r3, #1
 80088e8:	e000      	b.n	80088ec <vTaskPriorityDisinheritAfterTimeout+0xb8>
 80088ea:	2300      	movs	r3, #0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d034      	beq.n	800895a <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	3304      	adds	r3, #4
 80088f4:	4618      	mov	r0, r3
 80088f6:	f7fe fadd 	bl	8006eb4 <uxListRemove>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d115      	bne.n	800892c <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008900:	69bb      	ldr	r3, [r7, #24]
 8008902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008904:	4918      	ldr	r1, [pc, #96]	; (8008968 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008906:	4613      	mov	r3, r2
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	4413      	add	r3, r2
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	440b      	add	r3, r1
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d10a      	bne.n	800892c <vTaskPriorityDisinheritAfterTimeout+0xf8>
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800891a:	2201      	movs	r2, #1
 800891c:	fa02 f303 	lsl.w	r3, r2, r3
 8008920:	43da      	mvns	r2, r3
 8008922:	4b12      	ldr	r3, [pc, #72]	; (800896c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4013      	ands	r3, r2
 8008928:	4a10      	ldr	r2, [pc, #64]	; (800896c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800892a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008930:	2201      	movs	r2, #1
 8008932:	409a      	lsls	r2, r3
 8008934:	4b0d      	ldr	r3, [pc, #52]	; (800896c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4313      	orrs	r3, r2
 800893a:	4a0c      	ldr	r2, [pc, #48]	; (800896c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800893c:	6013      	str	r3, [r2, #0]
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008942:	4613      	mov	r3, r2
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	4a07      	ldr	r2, [pc, #28]	; (8008968 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800894c:	441a      	add	r2, r3
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	3304      	adds	r3, #4
 8008952:	4619      	mov	r1, r3
 8008954:	4610      	mov	r0, r2
 8008956:	f7fe fa50 	bl	8006dfa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800895a:	bf00      	nop
 800895c:	3720      	adds	r7, #32
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
 8008962:	bf00      	nop
 8008964:	20000318 	.word	0x20000318
 8008968:	2000031c 	.word	0x2000031c
 800896c:	20000420 	.word	0x20000420

08008970 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8008970:	b480      	push	{r7}
 8008972:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008974:	4b07      	ldr	r3, [pc, #28]	; (8008994 <pvTaskIncrementMutexHeldCount+0x24>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d004      	beq.n	8008986 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800897c:	4b05      	ldr	r3, [pc, #20]	; (8008994 <pvTaskIncrementMutexHeldCount+0x24>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008982:	3201      	adds	r2, #1
 8008984:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8008986:	4b03      	ldr	r3, [pc, #12]	; (8008994 <pvTaskIncrementMutexHeldCount+0x24>)
 8008988:	681b      	ldr	r3, [r3, #0]
	}
 800898a:	4618      	mov	r0, r3
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr
 8008994:	20000318 	.word	0x20000318

08008998 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80089a2:	4b29      	ldr	r3, [pc, #164]	; (8008a48 <prvAddCurrentTaskToDelayedList+0xb0>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089a8:	4b28      	ldr	r3, [pc, #160]	; (8008a4c <prvAddCurrentTaskToDelayedList+0xb4>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	3304      	adds	r3, #4
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fe fa80 	bl	8006eb4 <uxListRemove>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d10b      	bne.n	80089d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80089ba:	4b24      	ldr	r3, [pc, #144]	; (8008a4c <prvAddCurrentTaskToDelayedList+0xb4>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c0:	2201      	movs	r2, #1
 80089c2:	fa02 f303 	lsl.w	r3, r2, r3
 80089c6:	43da      	mvns	r2, r3
 80089c8:	4b21      	ldr	r3, [pc, #132]	; (8008a50 <prvAddCurrentTaskToDelayedList+0xb8>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4013      	ands	r3, r2
 80089ce:	4a20      	ldr	r2, [pc, #128]	; (8008a50 <prvAddCurrentTaskToDelayedList+0xb8>)
 80089d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d8:	d10a      	bne.n	80089f0 <prvAddCurrentTaskToDelayedList+0x58>
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d007      	beq.n	80089f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089e0:	4b1a      	ldr	r3, [pc, #104]	; (8008a4c <prvAddCurrentTaskToDelayedList+0xb4>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	3304      	adds	r3, #4
 80089e6:	4619      	mov	r1, r3
 80089e8:	481a      	ldr	r0, [pc, #104]	; (8008a54 <prvAddCurrentTaskToDelayedList+0xbc>)
 80089ea:	f7fe fa06 	bl	8006dfa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80089ee:	e026      	b.n	8008a3e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4413      	add	r3, r2
 80089f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80089f8:	4b14      	ldr	r3, [pc, #80]	; (8008a4c <prvAddCurrentTaskToDelayedList+0xb4>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68ba      	ldr	r2, [r7, #8]
 80089fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	429a      	cmp	r2, r3
 8008a06:	d209      	bcs.n	8008a1c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a08:	4b13      	ldr	r3, [pc, #76]	; (8008a58 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008a0a:	681a      	ldr	r2, [r3, #0]
 8008a0c:	4b0f      	ldr	r3, [pc, #60]	; (8008a4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	3304      	adds	r3, #4
 8008a12:	4619      	mov	r1, r3
 8008a14:	4610      	mov	r0, r2
 8008a16:	f7fe fa14 	bl	8006e42 <vListInsert>
}
 8008a1a:	e010      	b.n	8008a3e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a1c:	4b0f      	ldr	r3, [pc, #60]	; (8008a5c <prvAddCurrentTaskToDelayedList+0xc4>)
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	4b0a      	ldr	r3, [pc, #40]	; (8008a4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	3304      	adds	r3, #4
 8008a26:	4619      	mov	r1, r3
 8008a28:	4610      	mov	r0, r2
 8008a2a:	f7fe fa0a 	bl	8006e42 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a2e:	4b0c      	ldr	r3, [pc, #48]	; (8008a60 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	68ba      	ldr	r2, [r7, #8]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d202      	bcs.n	8008a3e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008a38:	4a09      	ldr	r2, [pc, #36]	; (8008a60 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	6013      	str	r3, [r2, #0]
}
 8008a3e:	bf00      	nop
 8008a40:	3710      	adds	r7, #16
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	2000041c 	.word	0x2000041c
 8008a4c:	20000318 	.word	0x20000318
 8008a50:	20000420 	.word	0x20000420
 8008a54:	20000404 	.word	0x20000404
 8008a58:	200003d4 	.word	0x200003d4
 8008a5c:	200003d0 	.word	0x200003d0
 8008a60:	20000438 	.word	0x20000438

08008a64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	60f8      	str	r0, [r7, #12]
 8008a6c:	60b9      	str	r1, [r7, #8]
 8008a6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	3b04      	subs	r3, #4
 8008a74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008a7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	3b04      	subs	r3, #4
 8008a82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	f023 0201 	bic.w	r2, r3, #1
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	3b04      	subs	r3, #4
 8008a92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a94:	4a0c      	ldr	r2, [pc, #48]	; (8008ac8 <pxPortInitialiseStack+0x64>)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	3b14      	subs	r3, #20
 8008a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	3b04      	subs	r3, #4
 8008aaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f06f 0202 	mvn.w	r2, #2
 8008ab2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	3b20      	subs	r3, #32
 8008ab8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008aba:	68fb      	ldr	r3, [r7, #12]
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3714      	adds	r7, #20
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac6:	4770      	bx	lr
 8008ac8:	08008acd 	.word	0x08008acd

08008acc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008ad6:	4b11      	ldr	r3, [pc, #68]	; (8008b1c <prvTaskExitError+0x50>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ade:	d009      	beq.n	8008af4 <prvTaskExitError+0x28>
 8008ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae4:	f383 8811 	msr	BASEPRI, r3
 8008ae8:	f3bf 8f6f 	isb	sy
 8008aec:	f3bf 8f4f 	dsb	sy
 8008af0:	60fb      	str	r3, [r7, #12]
 8008af2:	e7fe      	b.n	8008af2 <prvTaskExitError+0x26>
 8008af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af8:	f383 8811 	msr	BASEPRI, r3
 8008afc:	f3bf 8f6f 	isb	sy
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b06:	bf00      	nop
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d0fc      	beq.n	8008b08 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b0e:	bf00      	nop
 8008b10:	3714      	adds	r7, #20
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr
 8008b1a:	bf00      	nop
 8008b1c:	2000000c 	.word	0x2000000c

08008b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b20:	4b07      	ldr	r3, [pc, #28]	; (8008b40 <pxCurrentTCBConst2>)
 8008b22:	6819      	ldr	r1, [r3, #0]
 8008b24:	6808      	ldr	r0, [r1, #0]
 8008b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2a:	f380 8809 	msr	PSP, r0
 8008b2e:	f3bf 8f6f 	isb	sy
 8008b32:	f04f 0000 	mov.w	r0, #0
 8008b36:	f380 8811 	msr	BASEPRI, r0
 8008b3a:	4770      	bx	lr
 8008b3c:	f3af 8000 	nop.w

08008b40 <pxCurrentTCBConst2>:
 8008b40:	20000318 	.word	0x20000318
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008b44:	bf00      	nop
 8008b46:	bf00      	nop

08008b48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008b48:	4808      	ldr	r0, [pc, #32]	; (8008b6c <prvPortStartFirstTask+0x24>)
 8008b4a:	6800      	ldr	r0, [r0, #0]
 8008b4c:	6800      	ldr	r0, [r0, #0]
 8008b4e:	f380 8808 	msr	MSP, r0
 8008b52:	f04f 0000 	mov.w	r0, #0
 8008b56:	f380 8814 	msr	CONTROL, r0
 8008b5a:	b662      	cpsie	i
 8008b5c:	b661      	cpsie	f
 8008b5e:	f3bf 8f4f 	dsb	sy
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	df00      	svc	0
 8008b68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b6a:	bf00      	nop
 8008b6c:	e000ed08 	.word	0xe000ed08

08008b70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b086      	sub	sp, #24
 8008b74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008b76:	4b44      	ldr	r3, [pc, #272]	; (8008c88 <xPortStartScheduler+0x118>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a44      	ldr	r2, [pc, #272]	; (8008c8c <xPortStartScheduler+0x11c>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d109      	bne.n	8008b94 <xPortStartScheduler+0x24>
 8008b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b84:	f383 8811 	msr	BASEPRI, r3
 8008b88:	f3bf 8f6f 	isb	sy
 8008b8c:	f3bf 8f4f 	dsb	sy
 8008b90:	613b      	str	r3, [r7, #16]
 8008b92:	e7fe      	b.n	8008b92 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b94:	4b3c      	ldr	r3, [pc, #240]	; (8008c88 <xPortStartScheduler+0x118>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a3d      	ldr	r2, [pc, #244]	; (8008c90 <xPortStartScheduler+0x120>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d109      	bne.n	8008bb2 <xPortStartScheduler+0x42>
 8008b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba2:	f383 8811 	msr	BASEPRI, r3
 8008ba6:	f3bf 8f6f 	isb	sy
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	60fb      	str	r3, [r7, #12]
 8008bb0:	e7fe      	b.n	8008bb0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008bb2:	4b38      	ldr	r3, [pc, #224]	; (8008c94 <xPortStartScheduler+0x124>)
 8008bb4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	22ff      	movs	r2, #255	; 0xff
 8008bc2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bcc:	78fb      	ldrb	r3, [r7, #3]
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008bd4:	b2da      	uxtb	r2, r3
 8008bd6:	4b30      	ldr	r3, [pc, #192]	; (8008c98 <xPortStartScheduler+0x128>)
 8008bd8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bda:	4b30      	ldr	r3, [pc, #192]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008bdc:	2207      	movs	r2, #7
 8008bde:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008be0:	e009      	b.n	8008bf6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8008be2:	4b2e      	ldr	r3, [pc, #184]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	3b01      	subs	r3, #1
 8008be8:	4a2c      	ldr	r2, [pc, #176]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008bea:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008bec:	78fb      	ldrb	r3, [r7, #3]
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	005b      	lsls	r3, r3, #1
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bf6:	78fb      	ldrb	r3, [r7, #3]
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bfe:	2b80      	cmp	r3, #128	; 0x80
 8008c00:	d0ef      	beq.n	8008be2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c02:	4b26      	ldr	r3, [pc, #152]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f1c3 0307 	rsb	r3, r3, #7
 8008c0a:	2b04      	cmp	r3, #4
 8008c0c:	d009      	beq.n	8008c22 <xPortStartScheduler+0xb2>
 8008c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c12:	f383 8811 	msr	BASEPRI, r3
 8008c16:	f3bf 8f6f 	isb	sy
 8008c1a:	f3bf 8f4f 	dsb	sy
 8008c1e:	60bb      	str	r3, [r7, #8]
 8008c20:	e7fe      	b.n	8008c20 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c22:	4b1e      	ldr	r3, [pc, #120]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	021b      	lsls	r3, r3, #8
 8008c28:	4a1c      	ldr	r2, [pc, #112]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008c2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c2c:	4b1b      	ldr	r3, [pc, #108]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008c34:	4a19      	ldr	r2, [pc, #100]	; (8008c9c <xPortStartScheduler+0x12c>)
 8008c36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	b2da      	uxtb	r2, r3
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c40:	4b17      	ldr	r3, [pc, #92]	; (8008ca0 <xPortStartScheduler+0x130>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a16      	ldr	r2, [pc, #88]	; (8008ca0 <xPortStartScheduler+0x130>)
 8008c46:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c4c:	4b14      	ldr	r3, [pc, #80]	; (8008ca0 <xPortStartScheduler+0x130>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a13      	ldr	r2, [pc, #76]	; (8008ca0 <xPortStartScheduler+0x130>)
 8008c52:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008c56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c58:	f000 f8d6 	bl	8008e08 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c5c:	4b11      	ldr	r3, [pc, #68]	; (8008ca4 <xPortStartScheduler+0x134>)
 8008c5e:	2200      	movs	r2, #0
 8008c60:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008c62:	f000 f8f5 	bl	8008e50 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c66:	4b10      	ldr	r3, [pc, #64]	; (8008ca8 <xPortStartScheduler+0x138>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a0f      	ldr	r2, [pc, #60]	; (8008ca8 <xPortStartScheduler+0x138>)
 8008c6c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008c70:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c72:	f7ff ff69 	bl	8008b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c76:	f7ff fa7b 	bl	8008170 <vTaskSwitchContext>
	prvTaskExitError();
 8008c7a:	f7ff ff27 	bl	8008acc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3718      	adds	r7, #24
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}
 8008c88:	e000ed00 	.word	0xe000ed00
 8008c8c:	410fc271 	.word	0x410fc271
 8008c90:	410fc270 	.word	0x410fc270
 8008c94:	e000e400 	.word	0xe000e400
 8008c98:	20000444 	.word	0x20000444
 8008c9c:	20000448 	.word	0x20000448
 8008ca0:	e000ed20 	.word	0xe000ed20
 8008ca4:	2000000c 	.word	0x2000000c
 8008ca8:	e000ef34 	.word	0xe000ef34

08008cac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb6:	f383 8811 	msr	BASEPRI, r3
 8008cba:	f3bf 8f6f 	isb	sy
 8008cbe:	f3bf 8f4f 	dsb	sy
 8008cc2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008cc4:	4b0e      	ldr	r3, [pc, #56]	; (8008d00 <vPortEnterCritical+0x54>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	3301      	adds	r3, #1
 8008cca:	4a0d      	ldr	r2, [pc, #52]	; (8008d00 <vPortEnterCritical+0x54>)
 8008ccc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008cce:	4b0c      	ldr	r3, [pc, #48]	; (8008d00 <vPortEnterCritical+0x54>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d10e      	bne.n	8008cf4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008cd6:	4b0b      	ldr	r3, [pc, #44]	; (8008d04 <vPortEnterCritical+0x58>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	b2db      	uxtb	r3, r3
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d009      	beq.n	8008cf4 <vPortEnterCritical+0x48>
 8008ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce4:	f383 8811 	msr	BASEPRI, r3
 8008ce8:	f3bf 8f6f 	isb	sy
 8008cec:	f3bf 8f4f 	dsb	sy
 8008cf0:	603b      	str	r3, [r7, #0]
 8008cf2:	e7fe      	b.n	8008cf2 <vPortEnterCritical+0x46>
	}
}
 8008cf4:	bf00      	nop
 8008cf6:	370c      	adds	r7, #12
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	2000000c 	.word	0x2000000c
 8008d04:	e000ed04 	.word	0xe000ed04

08008d08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008d0e:	4b11      	ldr	r3, [pc, #68]	; (8008d54 <vPortExitCritical+0x4c>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d109      	bne.n	8008d2a <vPortExitCritical+0x22>
 8008d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1a:	f383 8811 	msr	BASEPRI, r3
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f3bf 8f4f 	dsb	sy
 8008d26:	607b      	str	r3, [r7, #4]
 8008d28:	e7fe      	b.n	8008d28 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008d2a:	4b0a      	ldr	r3, [pc, #40]	; (8008d54 <vPortExitCritical+0x4c>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	3b01      	subs	r3, #1
 8008d30:	4a08      	ldr	r2, [pc, #32]	; (8008d54 <vPortExitCritical+0x4c>)
 8008d32:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d34:	4b07      	ldr	r3, [pc, #28]	; (8008d54 <vPortExitCritical+0x4c>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d104      	bne.n	8008d46 <vPortExitCritical+0x3e>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d46:	bf00      	nop
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	2000000c 	.word	0x2000000c
	...

08008d60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d60:	f3ef 8009 	mrs	r0, PSP
 8008d64:	f3bf 8f6f 	isb	sy
 8008d68:	4b15      	ldr	r3, [pc, #84]	; (8008dc0 <pxCurrentTCBConst>)
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	f01e 0f10 	tst.w	lr, #16
 8008d70:	bf08      	it	eq
 8008d72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7a:	6010      	str	r0, [r2, #0]
 8008d7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008d84:	f380 8811 	msr	BASEPRI, r0
 8008d88:	f3bf 8f4f 	dsb	sy
 8008d8c:	f3bf 8f6f 	isb	sy
 8008d90:	f7ff f9ee 	bl	8008170 <vTaskSwitchContext>
 8008d94:	f04f 0000 	mov.w	r0, #0
 8008d98:	f380 8811 	msr	BASEPRI, r0
 8008d9c:	bc09      	pop	{r0, r3}
 8008d9e:	6819      	ldr	r1, [r3, #0]
 8008da0:	6808      	ldr	r0, [r1, #0]
 8008da2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da6:	f01e 0f10 	tst.w	lr, #16
 8008daa:	bf08      	it	eq
 8008dac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008db0:	f380 8809 	msr	PSP, r0
 8008db4:	f3bf 8f6f 	isb	sy
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	f3af 8000 	nop.w

08008dc0 <pxCurrentTCBConst>:
 8008dc0:	20000318 	.word	0x20000318
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008dc4:	bf00      	nop
 8008dc6:	bf00      	nop

08008dc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b082      	sub	sp, #8
 8008dcc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd2:	f383 8811 	msr	BASEPRI, r3
 8008dd6:	f3bf 8f6f 	isb	sy
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008de0:	f7ff f90a 	bl	8007ff8 <xTaskIncrementTick>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d003      	beq.n	8008df2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008dea:	4b06      	ldr	r3, [pc, #24]	; (8008e04 <SysTick_Handler+0x3c>)
 8008dec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008df0:	601a      	str	r2, [r3, #0]
 8008df2:	2300      	movs	r3, #0
 8008df4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008dfc:	bf00      	nop
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	e000ed04 	.word	0xe000ed04

08008e08 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e08:	b480      	push	{r7}
 8008e0a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e0c:	4b0b      	ldr	r3, [pc, #44]	; (8008e3c <vPortSetupTimerInterrupt+0x34>)
 8008e0e:	2200      	movs	r2, #0
 8008e10:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e12:	4b0b      	ldr	r3, [pc, #44]	; (8008e40 <vPortSetupTimerInterrupt+0x38>)
 8008e14:	2200      	movs	r2, #0
 8008e16:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e18:	4b0a      	ldr	r3, [pc, #40]	; (8008e44 <vPortSetupTimerInterrupt+0x3c>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a0a      	ldr	r2, [pc, #40]	; (8008e48 <vPortSetupTimerInterrupt+0x40>)
 8008e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8008e22:	099b      	lsrs	r3, r3, #6
 8008e24:	4a09      	ldr	r2, [pc, #36]	; (8008e4c <vPortSetupTimerInterrupt+0x44>)
 8008e26:	3b01      	subs	r3, #1
 8008e28:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e2a:	4b04      	ldr	r3, [pc, #16]	; (8008e3c <vPortSetupTimerInterrupt+0x34>)
 8008e2c:	2207      	movs	r2, #7
 8008e2e:	601a      	str	r2, [r3, #0]
}
 8008e30:	bf00      	nop
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	e000e010 	.word	0xe000e010
 8008e40:	e000e018 	.word	0xe000e018
 8008e44:	20000000 	.word	0x20000000
 8008e48:	10624dd3 	.word	0x10624dd3
 8008e4c:	e000e014 	.word	0xe000e014

08008e50 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008e50:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008e60 <vPortEnableVFP+0x10>
 8008e54:	6801      	ldr	r1, [r0, #0]
 8008e56:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008e5a:	6001      	str	r1, [r0, #0]
 8008e5c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008e5e:	bf00      	nop
 8008e60:	e000ed88 	.word	0xe000ed88

08008e64 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e64:	b480      	push	{r7}
 8008e66:	b085      	sub	sp, #20
 8008e68:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e6a:	f3ef 8305 	mrs	r3, IPSR
 8008e6e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2b0f      	cmp	r3, #15
 8008e74:	d913      	bls.n	8008e9e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e76:	4a16      	ldr	r2, [pc, #88]	; (8008ed0 <vPortValidateInterruptPriority+0x6c>)
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e80:	4b14      	ldr	r3, [pc, #80]	; (8008ed4 <vPortValidateInterruptPriority+0x70>)
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	7afa      	ldrb	r2, [r7, #11]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d209      	bcs.n	8008e9e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8008e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e8e:	f383 8811 	msr	BASEPRI, r3
 8008e92:	f3bf 8f6f 	isb	sy
 8008e96:	f3bf 8f4f 	dsb	sy
 8008e9a:	607b      	str	r3, [r7, #4]
 8008e9c:	e7fe      	b.n	8008e9c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e9e:	4b0e      	ldr	r3, [pc, #56]	; (8008ed8 <vPortValidateInterruptPriority+0x74>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008ea6:	4b0d      	ldr	r3, [pc, #52]	; (8008edc <vPortValidateInterruptPriority+0x78>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d909      	bls.n	8008ec2 <vPortValidateInterruptPriority+0x5e>
 8008eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	603b      	str	r3, [r7, #0]
 8008ec0:	e7fe      	b.n	8008ec0 <vPortValidateInterruptPriority+0x5c>
	}
 8008ec2:	bf00      	nop
 8008ec4:	3714      	adds	r7, #20
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	e000e3f0 	.word	0xe000e3f0
 8008ed4:	20000444 	.word	0x20000444
 8008ed8:	e000ed0c 	.word	0xe000ed0c
 8008edc:	20000448 	.word	0x20000448

08008ee0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b08a      	sub	sp, #40	; 0x28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008eec:	f7fe ffda 	bl	8007ea4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ef0:	4b57      	ldr	r3, [pc, #348]	; (8009050 <pvPortMalloc+0x170>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d101      	bne.n	8008efc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ef8:	f000 f90c 	bl	8009114 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008efc:	4b55      	ldr	r3, [pc, #340]	; (8009054 <pvPortMalloc+0x174>)
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4013      	ands	r3, r2
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f040 808c 	bne.w	8009022 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d01c      	beq.n	8008f4a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008f10:	2208      	movs	r2, #8
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4413      	add	r3, r2
 8008f16:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f003 0307 	and.w	r3, r3, #7
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d013      	beq.n	8008f4a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f023 0307 	bic.w	r3, r3, #7
 8008f28:	3308      	adds	r3, #8
 8008f2a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f003 0307 	and.w	r3, r3, #7
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d009      	beq.n	8008f4a <pvPortMalloc+0x6a>
 8008f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3a:	f383 8811 	msr	BASEPRI, r3
 8008f3e:	f3bf 8f6f 	isb	sy
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	617b      	str	r3, [r7, #20]
 8008f48:	e7fe      	b.n	8008f48 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d068      	beq.n	8009022 <pvPortMalloc+0x142>
 8008f50:	4b41      	ldr	r3, [pc, #260]	; (8009058 <pvPortMalloc+0x178>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d863      	bhi.n	8009022 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f5a:	4b40      	ldr	r3, [pc, #256]	; (800905c <pvPortMalloc+0x17c>)
 8008f5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f5e:	4b3f      	ldr	r3, [pc, #252]	; (800905c <pvPortMalloc+0x17c>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f64:	e004      	b.n	8008f70 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8008f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	687a      	ldr	r2, [r7, #4]
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d903      	bls.n	8008f82 <pvPortMalloc+0xa2>
 8008f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1f1      	bne.n	8008f66 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f82:	4b33      	ldr	r3, [pc, #204]	; (8009050 <pvPortMalloc+0x170>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d04a      	beq.n	8009022 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f8c:	6a3b      	ldr	r3, [r7, #32]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	2208      	movs	r2, #8
 8008f92:	4413      	add	r3, r2
 8008f94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	6a3b      	ldr	r3, [r7, #32]
 8008f9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa0:	685a      	ldr	r2, [r3, #4]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	1ad2      	subs	r2, r2, r3
 8008fa6:	2308      	movs	r3, #8
 8008fa8:	005b      	lsls	r3, r3, #1
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d91e      	bls.n	8008fec <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fb6:	69bb      	ldr	r3, [r7, #24]
 8008fb8:	f003 0307 	and.w	r3, r3, #7
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d009      	beq.n	8008fd4 <pvPortMalloc+0xf4>
 8008fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fc4:	f383 8811 	msr	BASEPRI, r3
 8008fc8:	f3bf 8f6f 	isb	sy
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	613b      	str	r3, [r7, #16]
 8008fd2:	e7fe      	b.n	8008fd2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	1ad2      	subs	r2, r2, r3
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008fe6:	69b8      	ldr	r0, [r7, #24]
 8008fe8:	f000 f8f6 	bl	80091d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008fec:	4b1a      	ldr	r3, [pc, #104]	; (8009058 <pvPortMalloc+0x178>)
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	1ad3      	subs	r3, r2, r3
 8008ff6:	4a18      	ldr	r2, [pc, #96]	; (8009058 <pvPortMalloc+0x178>)
 8008ff8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ffa:	4b17      	ldr	r3, [pc, #92]	; (8009058 <pvPortMalloc+0x178>)
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	4b18      	ldr	r3, [pc, #96]	; (8009060 <pvPortMalloc+0x180>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	429a      	cmp	r2, r3
 8009004:	d203      	bcs.n	800900e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009006:	4b14      	ldr	r3, [pc, #80]	; (8009058 <pvPortMalloc+0x178>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a15      	ldr	r2, [pc, #84]	; (8009060 <pvPortMalloc+0x180>)
 800900c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800900e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009010:	685a      	ldr	r2, [r3, #4]
 8009012:	4b10      	ldr	r3, [pc, #64]	; (8009054 <pvPortMalloc+0x174>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	431a      	orrs	r2, r3
 8009018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800901c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901e:	2200      	movs	r2, #0
 8009020:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009022:	f7fe ff4d 	bl	8007ec0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009026:	69fb      	ldr	r3, [r7, #28]
 8009028:	f003 0307 	and.w	r3, r3, #7
 800902c:	2b00      	cmp	r3, #0
 800902e:	d009      	beq.n	8009044 <pvPortMalloc+0x164>
 8009030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009034:	f383 8811 	msr	BASEPRI, r3
 8009038:	f3bf 8f6f 	isb	sy
 800903c:	f3bf 8f4f 	dsb	sy
 8009040:	60fb      	str	r3, [r7, #12]
 8009042:	e7fe      	b.n	8009042 <pvPortMalloc+0x162>
	return pvReturn;
 8009044:	69fb      	ldr	r3, [r7, #28]
}
 8009046:	4618      	mov	r0, r3
 8009048:	3728      	adds	r7, #40	; 0x28
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	2000100c 	.word	0x2000100c
 8009054:	20001018 	.word	0x20001018
 8009058:	20001010 	.word	0x20001010
 800905c:	20001004 	.word	0x20001004
 8009060:	20001014 	.word	0x20001014

08009064 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d046      	beq.n	8009104 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009076:	2308      	movs	r3, #8
 8009078:	425b      	negs	r3, r3
 800907a:	697a      	ldr	r2, [r7, #20]
 800907c:	4413      	add	r3, r2
 800907e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	4b20      	ldr	r3, [pc, #128]	; (800910c <vPortFree+0xa8>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4013      	ands	r3, r2
 800908e:	2b00      	cmp	r3, #0
 8009090:	d109      	bne.n	80090a6 <vPortFree+0x42>
 8009092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009096:	f383 8811 	msr	BASEPRI, r3
 800909a:	f3bf 8f6f 	isb	sy
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	60fb      	str	r3, [r7, #12]
 80090a4:	e7fe      	b.n	80090a4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d009      	beq.n	80090c2 <vPortFree+0x5e>
 80090ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b2:	f383 8811 	msr	BASEPRI, r3
 80090b6:	f3bf 8f6f 	isb	sy
 80090ba:	f3bf 8f4f 	dsb	sy
 80090be:	60bb      	str	r3, [r7, #8]
 80090c0:	e7fe      	b.n	80090c0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	685a      	ldr	r2, [r3, #4]
 80090c6:	4b11      	ldr	r3, [pc, #68]	; (800910c <vPortFree+0xa8>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4013      	ands	r3, r2
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d019      	beq.n	8009104 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d115      	bne.n	8009104 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	685a      	ldr	r2, [r3, #4]
 80090dc:	4b0b      	ldr	r3, [pc, #44]	; (800910c <vPortFree+0xa8>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	43db      	mvns	r3, r3
 80090e2:	401a      	ands	r2, r3
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80090e8:	f7fe fedc 	bl	8007ea4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	685a      	ldr	r2, [r3, #4]
 80090f0:	4b07      	ldr	r3, [pc, #28]	; (8009110 <vPortFree+0xac>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	4413      	add	r3, r2
 80090f6:	4a06      	ldr	r2, [pc, #24]	; (8009110 <vPortFree+0xac>)
 80090f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090fa:	6938      	ldr	r0, [r7, #16]
 80090fc:	f000 f86c 	bl	80091d8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009100:	f7fe fede 	bl	8007ec0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009104:	bf00      	nop
 8009106:	3718      	adds	r7, #24
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}
 800910c:	20001018 	.word	0x20001018
 8009110:	20001010 	.word	0x20001010

08009114 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009114:	b480      	push	{r7}
 8009116:	b085      	sub	sp, #20
 8009118:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800911a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800911e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009120:	4b27      	ldr	r3, [pc, #156]	; (80091c0 <prvHeapInit+0xac>)
 8009122:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f003 0307 	and.w	r3, r3, #7
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00c      	beq.n	8009148 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	3307      	adds	r3, #7
 8009132:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f023 0307 	bic.w	r3, r3, #7
 800913a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800913c:	68ba      	ldr	r2, [r7, #8]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	1ad3      	subs	r3, r2, r3
 8009142:	4a1f      	ldr	r2, [pc, #124]	; (80091c0 <prvHeapInit+0xac>)
 8009144:	4413      	add	r3, r2
 8009146:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800914c:	4a1d      	ldr	r2, [pc, #116]	; (80091c4 <prvHeapInit+0xb0>)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009152:	4b1c      	ldr	r3, [pc, #112]	; (80091c4 <prvHeapInit+0xb0>)
 8009154:	2200      	movs	r2, #0
 8009156:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	4413      	add	r3, r2
 800915e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009160:	2208      	movs	r2, #8
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	1a9b      	subs	r3, r3, r2
 8009166:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f023 0307 	bic.w	r3, r3, #7
 800916e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	4a15      	ldr	r2, [pc, #84]	; (80091c8 <prvHeapInit+0xb4>)
 8009174:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009176:	4b14      	ldr	r3, [pc, #80]	; (80091c8 <prvHeapInit+0xb4>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2200      	movs	r2, #0
 800917c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800917e:	4b12      	ldr	r3, [pc, #72]	; (80091c8 <prvHeapInit+0xb4>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2200      	movs	r2, #0
 8009184:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	1ad2      	subs	r2, r2, r3
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009194:	4b0c      	ldr	r3, [pc, #48]	; (80091c8 <prvHeapInit+0xb4>)
 8009196:	681a      	ldr	r2, [r3, #0]
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	4a0a      	ldr	r2, [pc, #40]	; (80091cc <prvHeapInit+0xb8>)
 80091a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	4a09      	ldr	r2, [pc, #36]	; (80091d0 <prvHeapInit+0xbc>)
 80091aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091ac:	4b09      	ldr	r3, [pc, #36]	; (80091d4 <prvHeapInit+0xc0>)
 80091ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80091b2:	601a      	str	r2, [r3, #0]
}
 80091b4:	bf00      	nop
 80091b6:	3714      	adds	r7, #20
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr
 80091c0:	2000044c 	.word	0x2000044c
 80091c4:	20001004 	.word	0x20001004
 80091c8:	2000100c 	.word	0x2000100c
 80091cc:	20001014 	.word	0x20001014
 80091d0:	20001010 	.word	0x20001010
 80091d4:	20001018 	.word	0x20001018

080091d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091d8:	b480      	push	{r7}
 80091da:	b085      	sub	sp, #20
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091e0:	4b28      	ldr	r3, [pc, #160]	; (8009284 <prvInsertBlockIntoFreeList+0xac>)
 80091e2:	60fb      	str	r3, [r7, #12]
 80091e4:	e002      	b.n	80091ec <prvInsertBlockIntoFreeList+0x14>
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	60fb      	str	r3, [r7, #12]
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	687a      	ldr	r2, [r7, #4]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d8f7      	bhi.n	80091e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	68ba      	ldr	r2, [r7, #8]
 8009200:	4413      	add	r3, r2
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	429a      	cmp	r2, r3
 8009206:	d108      	bne.n	800921a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	685a      	ldr	r2, [r3, #4]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	441a      	add	r2, r3
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	68ba      	ldr	r2, [r7, #8]
 8009224:	441a      	add	r2, r3
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	429a      	cmp	r2, r3
 800922c:	d118      	bne.n	8009260 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	4b15      	ldr	r3, [pc, #84]	; (8009288 <prvInsertBlockIntoFreeList+0xb0>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	429a      	cmp	r2, r3
 8009238:	d00d      	beq.n	8009256 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	685a      	ldr	r2, [r3, #4]
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	441a      	add	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	601a      	str	r2, [r3, #0]
 8009254:	e008      	b.n	8009268 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009256:	4b0c      	ldr	r3, [pc, #48]	; (8009288 <prvInsertBlockIntoFreeList+0xb0>)
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	601a      	str	r2, [r3, #0]
 800925e:	e003      	b.n	8009268 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009268:	68fa      	ldr	r2, [r7, #12]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	429a      	cmp	r2, r3
 800926e:	d002      	beq.n	8009276 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	687a      	ldr	r2, [r7, #4]
 8009274:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009276:	bf00      	nop
 8009278:	3714      	adds	r7, #20
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	20001004 	.word	0x20001004
 8009288:	2000100c 	.word	0x2000100c

0800928c <__errno>:
 800928c:	4b01      	ldr	r3, [pc, #4]	; (8009294 <__errno+0x8>)
 800928e:	6818      	ldr	r0, [r3, #0]
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop
 8009294:	20000010 	.word	0x20000010

08009298 <__libc_init_array>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	4e0d      	ldr	r6, [pc, #52]	; (80092d0 <__libc_init_array+0x38>)
 800929c:	4c0d      	ldr	r4, [pc, #52]	; (80092d4 <__libc_init_array+0x3c>)
 800929e:	1ba4      	subs	r4, r4, r6
 80092a0:	10a4      	asrs	r4, r4, #2
 80092a2:	2500      	movs	r5, #0
 80092a4:	42a5      	cmp	r5, r4
 80092a6:	d109      	bne.n	80092bc <__libc_init_array+0x24>
 80092a8:	4e0b      	ldr	r6, [pc, #44]	; (80092d8 <__libc_init_array+0x40>)
 80092aa:	4c0c      	ldr	r4, [pc, #48]	; (80092dc <__libc_init_array+0x44>)
 80092ac:	f000 fc28 	bl	8009b00 <_init>
 80092b0:	1ba4      	subs	r4, r4, r6
 80092b2:	10a4      	asrs	r4, r4, #2
 80092b4:	2500      	movs	r5, #0
 80092b6:	42a5      	cmp	r5, r4
 80092b8:	d105      	bne.n	80092c6 <__libc_init_array+0x2e>
 80092ba:	bd70      	pop	{r4, r5, r6, pc}
 80092bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092c0:	4798      	blx	r3
 80092c2:	3501      	adds	r5, #1
 80092c4:	e7ee      	b.n	80092a4 <__libc_init_array+0xc>
 80092c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092ca:	4798      	blx	r3
 80092cc:	3501      	adds	r5, #1
 80092ce:	e7f2      	b.n	80092b6 <__libc_init_array+0x1e>
 80092d0:	08009c88 	.word	0x08009c88
 80092d4:	08009c88 	.word	0x08009c88
 80092d8:	08009c88 	.word	0x08009c88
 80092dc:	08009c8c 	.word	0x08009c8c

080092e0 <memcpy>:
 80092e0:	b510      	push	{r4, lr}
 80092e2:	1e43      	subs	r3, r0, #1
 80092e4:	440a      	add	r2, r1
 80092e6:	4291      	cmp	r1, r2
 80092e8:	d100      	bne.n	80092ec <memcpy+0xc>
 80092ea:	bd10      	pop	{r4, pc}
 80092ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092f4:	e7f7      	b.n	80092e6 <memcpy+0x6>

080092f6 <memset>:
 80092f6:	4402      	add	r2, r0
 80092f8:	4603      	mov	r3, r0
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d100      	bne.n	8009300 <memset+0xa>
 80092fe:	4770      	bx	lr
 8009300:	f803 1b01 	strb.w	r1, [r3], #1
 8009304:	e7f9      	b.n	80092fa <memset+0x4>
	...

08009308 <siprintf>:
 8009308:	b40e      	push	{r1, r2, r3}
 800930a:	b500      	push	{lr}
 800930c:	b09c      	sub	sp, #112	; 0x70
 800930e:	ab1d      	add	r3, sp, #116	; 0x74
 8009310:	9002      	str	r0, [sp, #8]
 8009312:	9006      	str	r0, [sp, #24]
 8009314:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009318:	4809      	ldr	r0, [pc, #36]	; (8009340 <siprintf+0x38>)
 800931a:	9107      	str	r1, [sp, #28]
 800931c:	9104      	str	r1, [sp, #16]
 800931e:	4909      	ldr	r1, [pc, #36]	; (8009344 <siprintf+0x3c>)
 8009320:	f853 2b04 	ldr.w	r2, [r3], #4
 8009324:	9105      	str	r1, [sp, #20]
 8009326:	6800      	ldr	r0, [r0, #0]
 8009328:	9301      	str	r3, [sp, #4]
 800932a:	a902      	add	r1, sp, #8
 800932c:	f000 f866 	bl	80093fc <_svfiprintf_r>
 8009330:	9b02      	ldr	r3, [sp, #8]
 8009332:	2200      	movs	r2, #0
 8009334:	701a      	strb	r2, [r3, #0]
 8009336:	b01c      	add	sp, #112	; 0x70
 8009338:	f85d eb04 	ldr.w	lr, [sp], #4
 800933c:	b003      	add	sp, #12
 800933e:	4770      	bx	lr
 8009340:	20000010 	.word	0x20000010
 8009344:	ffff0208 	.word	0xffff0208

08009348 <__ssputs_r>:
 8009348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800934c:	688e      	ldr	r6, [r1, #8]
 800934e:	429e      	cmp	r6, r3
 8009350:	4682      	mov	sl, r0
 8009352:	460c      	mov	r4, r1
 8009354:	4690      	mov	r8, r2
 8009356:	4699      	mov	r9, r3
 8009358:	d837      	bhi.n	80093ca <__ssputs_r+0x82>
 800935a:	898a      	ldrh	r2, [r1, #12]
 800935c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009360:	d031      	beq.n	80093c6 <__ssputs_r+0x7e>
 8009362:	6825      	ldr	r5, [r4, #0]
 8009364:	6909      	ldr	r1, [r1, #16]
 8009366:	1a6f      	subs	r7, r5, r1
 8009368:	6965      	ldr	r5, [r4, #20]
 800936a:	2302      	movs	r3, #2
 800936c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009370:	fb95 f5f3 	sdiv	r5, r5, r3
 8009374:	f109 0301 	add.w	r3, r9, #1
 8009378:	443b      	add	r3, r7
 800937a:	429d      	cmp	r5, r3
 800937c:	bf38      	it	cc
 800937e:	461d      	movcc	r5, r3
 8009380:	0553      	lsls	r3, r2, #21
 8009382:	d530      	bpl.n	80093e6 <__ssputs_r+0x9e>
 8009384:	4629      	mov	r1, r5
 8009386:	f000 fb21 	bl	80099cc <_malloc_r>
 800938a:	4606      	mov	r6, r0
 800938c:	b950      	cbnz	r0, 80093a4 <__ssputs_r+0x5c>
 800938e:	230c      	movs	r3, #12
 8009390:	f8ca 3000 	str.w	r3, [sl]
 8009394:	89a3      	ldrh	r3, [r4, #12]
 8009396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800939a:	81a3      	strh	r3, [r4, #12]
 800939c:	f04f 30ff 	mov.w	r0, #4294967295
 80093a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a4:	463a      	mov	r2, r7
 80093a6:	6921      	ldr	r1, [r4, #16]
 80093a8:	f7ff ff9a 	bl	80092e0 <memcpy>
 80093ac:	89a3      	ldrh	r3, [r4, #12]
 80093ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80093b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093b6:	81a3      	strh	r3, [r4, #12]
 80093b8:	6126      	str	r6, [r4, #16]
 80093ba:	6165      	str	r5, [r4, #20]
 80093bc:	443e      	add	r6, r7
 80093be:	1bed      	subs	r5, r5, r7
 80093c0:	6026      	str	r6, [r4, #0]
 80093c2:	60a5      	str	r5, [r4, #8]
 80093c4:	464e      	mov	r6, r9
 80093c6:	454e      	cmp	r6, r9
 80093c8:	d900      	bls.n	80093cc <__ssputs_r+0x84>
 80093ca:	464e      	mov	r6, r9
 80093cc:	4632      	mov	r2, r6
 80093ce:	4641      	mov	r1, r8
 80093d0:	6820      	ldr	r0, [r4, #0]
 80093d2:	f000 fa93 	bl	80098fc <memmove>
 80093d6:	68a3      	ldr	r3, [r4, #8]
 80093d8:	1b9b      	subs	r3, r3, r6
 80093da:	60a3      	str	r3, [r4, #8]
 80093dc:	6823      	ldr	r3, [r4, #0]
 80093de:	441e      	add	r6, r3
 80093e0:	6026      	str	r6, [r4, #0]
 80093e2:	2000      	movs	r0, #0
 80093e4:	e7dc      	b.n	80093a0 <__ssputs_r+0x58>
 80093e6:	462a      	mov	r2, r5
 80093e8:	f000 fb4a 	bl	8009a80 <_realloc_r>
 80093ec:	4606      	mov	r6, r0
 80093ee:	2800      	cmp	r0, #0
 80093f0:	d1e2      	bne.n	80093b8 <__ssputs_r+0x70>
 80093f2:	6921      	ldr	r1, [r4, #16]
 80093f4:	4650      	mov	r0, sl
 80093f6:	f000 fa9b 	bl	8009930 <_free_r>
 80093fa:	e7c8      	b.n	800938e <__ssputs_r+0x46>

080093fc <_svfiprintf_r>:
 80093fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009400:	461d      	mov	r5, r3
 8009402:	898b      	ldrh	r3, [r1, #12]
 8009404:	061f      	lsls	r7, r3, #24
 8009406:	b09d      	sub	sp, #116	; 0x74
 8009408:	4680      	mov	r8, r0
 800940a:	460c      	mov	r4, r1
 800940c:	4616      	mov	r6, r2
 800940e:	d50f      	bpl.n	8009430 <_svfiprintf_r+0x34>
 8009410:	690b      	ldr	r3, [r1, #16]
 8009412:	b96b      	cbnz	r3, 8009430 <_svfiprintf_r+0x34>
 8009414:	2140      	movs	r1, #64	; 0x40
 8009416:	f000 fad9 	bl	80099cc <_malloc_r>
 800941a:	6020      	str	r0, [r4, #0]
 800941c:	6120      	str	r0, [r4, #16]
 800941e:	b928      	cbnz	r0, 800942c <_svfiprintf_r+0x30>
 8009420:	230c      	movs	r3, #12
 8009422:	f8c8 3000 	str.w	r3, [r8]
 8009426:	f04f 30ff 	mov.w	r0, #4294967295
 800942a:	e0c8      	b.n	80095be <_svfiprintf_r+0x1c2>
 800942c:	2340      	movs	r3, #64	; 0x40
 800942e:	6163      	str	r3, [r4, #20]
 8009430:	2300      	movs	r3, #0
 8009432:	9309      	str	r3, [sp, #36]	; 0x24
 8009434:	2320      	movs	r3, #32
 8009436:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800943a:	2330      	movs	r3, #48	; 0x30
 800943c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009440:	9503      	str	r5, [sp, #12]
 8009442:	f04f 0b01 	mov.w	fp, #1
 8009446:	4637      	mov	r7, r6
 8009448:	463d      	mov	r5, r7
 800944a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800944e:	b10b      	cbz	r3, 8009454 <_svfiprintf_r+0x58>
 8009450:	2b25      	cmp	r3, #37	; 0x25
 8009452:	d13e      	bne.n	80094d2 <_svfiprintf_r+0xd6>
 8009454:	ebb7 0a06 	subs.w	sl, r7, r6
 8009458:	d00b      	beq.n	8009472 <_svfiprintf_r+0x76>
 800945a:	4653      	mov	r3, sl
 800945c:	4632      	mov	r2, r6
 800945e:	4621      	mov	r1, r4
 8009460:	4640      	mov	r0, r8
 8009462:	f7ff ff71 	bl	8009348 <__ssputs_r>
 8009466:	3001      	adds	r0, #1
 8009468:	f000 80a4 	beq.w	80095b4 <_svfiprintf_r+0x1b8>
 800946c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800946e:	4453      	add	r3, sl
 8009470:	9309      	str	r3, [sp, #36]	; 0x24
 8009472:	783b      	ldrb	r3, [r7, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	f000 809d 	beq.w	80095b4 <_svfiprintf_r+0x1b8>
 800947a:	2300      	movs	r3, #0
 800947c:	f04f 32ff 	mov.w	r2, #4294967295
 8009480:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009484:	9304      	str	r3, [sp, #16]
 8009486:	9307      	str	r3, [sp, #28]
 8009488:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800948c:	931a      	str	r3, [sp, #104]	; 0x68
 800948e:	462f      	mov	r7, r5
 8009490:	2205      	movs	r2, #5
 8009492:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009496:	4850      	ldr	r0, [pc, #320]	; (80095d8 <_svfiprintf_r+0x1dc>)
 8009498:	f7f6 fea2 	bl	80001e0 <memchr>
 800949c:	9b04      	ldr	r3, [sp, #16]
 800949e:	b9d0      	cbnz	r0, 80094d6 <_svfiprintf_r+0xda>
 80094a0:	06d9      	lsls	r1, r3, #27
 80094a2:	bf44      	itt	mi
 80094a4:	2220      	movmi	r2, #32
 80094a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80094aa:	071a      	lsls	r2, r3, #28
 80094ac:	bf44      	itt	mi
 80094ae:	222b      	movmi	r2, #43	; 0x2b
 80094b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80094b4:	782a      	ldrb	r2, [r5, #0]
 80094b6:	2a2a      	cmp	r2, #42	; 0x2a
 80094b8:	d015      	beq.n	80094e6 <_svfiprintf_r+0xea>
 80094ba:	9a07      	ldr	r2, [sp, #28]
 80094bc:	462f      	mov	r7, r5
 80094be:	2000      	movs	r0, #0
 80094c0:	250a      	movs	r5, #10
 80094c2:	4639      	mov	r1, r7
 80094c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094c8:	3b30      	subs	r3, #48	; 0x30
 80094ca:	2b09      	cmp	r3, #9
 80094cc:	d94d      	bls.n	800956a <_svfiprintf_r+0x16e>
 80094ce:	b1b8      	cbz	r0, 8009500 <_svfiprintf_r+0x104>
 80094d0:	e00f      	b.n	80094f2 <_svfiprintf_r+0xf6>
 80094d2:	462f      	mov	r7, r5
 80094d4:	e7b8      	b.n	8009448 <_svfiprintf_r+0x4c>
 80094d6:	4a40      	ldr	r2, [pc, #256]	; (80095d8 <_svfiprintf_r+0x1dc>)
 80094d8:	1a80      	subs	r0, r0, r2
 80094da:	fa0b f000 	lsl.w	r0, fp, r0
 80094de:	4318      	orrs	r0, r3
 80094e0:	9004      	str	r0, [sp, #16]
 80094e2:	463d      	mov	r5, r7
 80094e4:	e7d3      	b.n	800948e <_svfiprintf_r+0x92>
 80094e6:	9a03      	ldr	r2, [sp, #12]
 80094e8:	1d11      	adds	r1, r2, #4
 80094ea:	6812      	ldr	r2, [r2, #0]
 80094ec:	9103      	str	r1, [sp, #12]
 80094ee:	2a00      	cmp	r2, #0
 80094f0:	db01      	blt.n	80094f6 <_svfiprintf_r+0xfa>
 80094f2:	9207      	str	r2, [sp, #28]
 80094f4:	e004      	b.n	8009500 <_svfiprintf_r+0x104>
 80094f6:	4252      	negs	r2, r2
 80094f8:	f043 0302 	orr.w	r3, r3, #2
 80094fc:	9207      	str	r2, [sp, #28]
 80094fe:	9304      	str	r3, [sp, #16]
 8009500:	783b      	ldrb	r3, [r7, #0]
 8009502:	2b2e      	cmp	r3, #46	; 0x2e
 8009504:	d10c      	bne.n	8009520 <_svfiprintf_r+0x124>
 8009506:	787b      	ldrb	r3, [r7, #1]
 8009508:	2b2a      	cmp	r3, #42	; 0x2a
 800950a:	d133      	bne.n	8009574 <_svfiprintf_r+0x178>
 800950c:	9b03      	ldr	r3, [sp, #12]
 800950e:	1d1a      	adds	r2, r3, #4
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	9203      	str	r2, [sp, #12]
 8009514:	2b00      	cmp	r3, #0
 8009516:	bfb8      	it	lt
 8009518:	f04f 33ff 	movlt.w	r3, #4294967295
 800951c:	3702      	adds	r7, #2
 800951e:	9305      	str	r3, [sp, #20]
 8009520:	4d2e      	ldr	r5, [pc, #184]	; (80095dc <_svfiprintf_r+0x1e0>)
 8009522:	7839      	ldrb	r1, [r7, #0]
 8009524:	2203      	movs	r2, #3
 8009526:	4628      	mov	r0, r5
 8009528:	f7f6 fe5a 	bl	80001e0 <memchr>
 800952c:	b138      	cbz	r0, 800953e <_svfiprintf_r+0x142>
 800952e:	2340      	movs	r3, #64	; 0x40
 8009530:	1b40      	subs	r0, r0, r5
 8009532:	fa03 f000 	lsl.w	r0, r3, r0
 8009536:	9b04      	ldr	r3, [sp, #16]
 8009538:	4303      	orrs	r3, r0
 800953a:	3701      	adds	r7, #1
 800953c:	9304      	str	r3, [sp, #16]
 800953e:	7839      	ldrb	r1, [r7, #0]
 8009540:	4827      	ldr	r0, [pc, #156]	; (80095e0 <_svfiprintf_r+0x1e4>)
 8009542:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009546:	2206      	movs	r2, #6
 8009548:	1c7e      	adds	r6, r7, #1
 800954a:	f7f6 fe49 	bl	80001e0 <memchr>
 800954e:	2800      	cmp	r0, #0
 8009550:	d038      	beq.n	80095c4 <_svfiprintf_r+0x1c8>
 8009552:	4b24      	ldr	r3, [pc, #144]	; (80095e4 <_svfiprintf_r+0x1e8>)
 8009554:	bb13      	cbnz	r3, 800959c <_svfiprintf_r+0x1a0>
 8009556:	9b03      	ldr	r3, [sp, #12]
 8009558:	3307      	adds	r3, #7
 800955a:	f023 0307 	bic.w	r3, r3, #7
 800955e:	3308      	adds	r3, #8
 8009560:	9303      	str	r3, [sp, #12]
 8009562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009564:	444b      	add	r3, r9
 8009566:	9309      	str	r3, [sp, #36]	; 0x24
 8009568:	e76d      	b.n	8009446 <_svfiprintf_r+0x4a>
 800956a:	fb05 3202 	mla	r2, r5, r2, r3
 800956e:	2001      	movs	r0, #1
 8009570:	460f      	mov	r7, r1
 8009572:	e7a6      	b.n	80094c2 <_svfiprintf_r+0xc6>
 8009574:	2300      	movs	r3, #0
 8009576:	3701      	adds	r7, #1
 8009578:	9305      	str	r3, [sp, #20]
 800957a:	4619      	mov	r1, r3
 800957c:	250a      	movs	r5, #10
 800957e:	4638      	mov	r0, r7
 8009580:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009584:	3a30      	subs	r2, #48	; 0x30
 8009586:	2a09      	cmp	r2, #9
 8009588:	d903      	bls.n	8009592 <_svfiprintf_r+0x196>
 800958a:	2b00      	cmp	r3, #0
 800958c:	d0c8      	beq.n	8009520 <_svfiprintf_r+0x124>
 800958e:	9105      	str	r1, [sp, #20]
 8009590:	e7c6      	b.n	8009520 <_svfiprintf_r+0x124>
 8009592:	fb05 2101 	mla	r1, r5, r1, r2
 8009596:	2301      	movs	r3, #1
 8009598:	4607      	mov	r7, r0
 800959a:	e7f0      	b.n	800957e <_svfiprintf_r+0x182>
 800959c:	ab03      	add	r3, sp, #12
 800959e:	9300      	str	r3, [sp, #0]
 80095a0:	4622      	mov	r2, r4
 80095a2:	4b11      	ldr	r3, [pc, #68]	; (80095e8 <_svfiprintf_r+0x1ec>)
 80095a4:	a904      	add	r1, sp, #16
 80095a6:	4640      	mov	r0, r8
 80095a8:	f3af 8000 	nop.w
 80095ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80095b0:	4681      	mov	r9, r0
 80095b2:	d1d6      	bne.n	8009562 <_svfiprintf_r+0x166>
 80095b4:	89a3      	ldrh	r3, [r4, #12]
 80095b6:	065b      	lsls	r3, r3, #25
 80095b8:	f53f af35 	bmi.w	8009426 <_svfiprintf_r+0x2a>
 80095bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095be:	b01d      	add	sp, #116	; 0x74
 80095c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c4:	ab03      	add	r3, sp, #12
 80095c6:	9300      	str	r3, [sp, #0]
 80095c8:	4622      	mov	r2, r4
 80095ca:	4b07      	ldr	r3, [pc, #28]	; (80095e8 <_svfiprintf_r+0x1ec>)
 80095cc:	a904      	add	r1, sp, #16
 80095ce:	4640      	mov	r0, r8
 80095d0:	f000 f882 	bl	80096d8 <_printf_i>
 80095d4:	e7ea      	b.n	80095ac <_svfiprintf_r+0x1b0>
 80095d6:	bf00      	nop
 80095d8:	08009c4c 	.word	0x08009c4c
 80095dc:	08009c52 	.word	0x08009c52
 80095e0:	08009c56 	.word	0x08009c56
 80095e4:	00000000 	.word	0x00000000
 80095e8:	08009349 	.word	0x08009349

080095ec <_printf_common>:
 80095ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f0:	4691      	mov	r9, r2
 80095f2:	461f      	mov	r7, r3
 80095f4:	688a      	ldr	r2, [r1, #8]
 80095f6:	690b      	ldr	r3, [r1, #16]
 80095f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80095fc:	4293      	cmp	r3, r2
 80095fe:	bfb8      	it	lt
 8009600:	4613      	movlt	r3, r2
 8009602:	f8c9 3000 	str.w	r3, [r9]
 8009606:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800960a:	4606      	mov	r6, r0
 800960c:	460c      	mov	r4, r1
 800960e:	b112      	cbz	r2, 8009616 <_printf_common+0x2a>
 8009610:	3301      	adds	r3, #1
 8009612:	f8c9 3000 	str.w	r3, [r9]
 8009616:	6823      	ldr	r3, [r4, #0]
 8009618:	0699      	lsls	r1, r3, #26
 800961a:	bf42      	ittt	mi
 800961c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009620:	3302      	addmi	r3, #2
 8009622:	f8c9 3000 	strmi.w	r3, [r9]
 8009626:	6825      	ldr	r5, [r4, #0]
 8009628:	f015 0506 	ands.w	r5, r5, #6
 800962c:	d107      	bne.n	800963e <_printf_common+0x52>
 800962e:	f104 0a19 	add.w	sl, r4, #25
 8009632:	68e3      	ldr	r3, [r4, #12]
 8009634:	f8d9 2000 	ldr.w	r2, [r9]
 8009638:	1a9b      	subs	r3, r3, r2
 800963a:	42ab      	cmp	r3, r5
 800963c:	dc28      	bgt.n	8009690 <_printf_common+0xa4>
 800963e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009642:	6822      	ldr	r2, [r4, #0]
 8009644:	3300      	adds	r3, #0
 8009646:	bf18      	it	ne
 8009648:	2301      	movne	r3, #1
 800964a:	0692      	lsls	r2, r2, #26
 800964c:	d42d      	bmi.n	80096aa <_printf_common+0xbe>
 800964e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009652:	4639      	mov	r1, r7
 8009654:	4630      	mov	r0, r6
 8009656:	47c0      	blx	r8
 8009658:	3001      	adds	r0, #1
 800965a:	d020      	beq.n	800969e <_printf_common+0xb2>
 800965c:	6823      	ldr	r3, [r4, #0]
 800965e:	68e5      	ldr	r5, [r4, #12]
 8009660:	f8d9 2000 	ldr.w	r2, [r9]
 8009664:	f003 0306 	and.w	r3, r3, #6
 8009668:	2b04      	cmp	r3, #4
 800966a:	bf08      	it	eq
 800966c:	1aad      	subeq	r5, r5, r2
 800966e:	68a3      	ldr	r3, [r4, #8]
 8009670:	6922      	ldr	r2, [r4, #16]
 8009672:	bf0c      	ite	eq
 8009674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009678:	2500      	movne	r5, #0
 800967a:	4293      	cmp	r3, r2
 800967c:	bfc4      	itt	gt
 800967e:	1a9b      	subgt	r3, r3, r2
 8009680:	18ed      	addgt	r5, r5, r3
 8009682:	f04f 0900 	mov.w	r9, #0
 8009686:	341a      	adds	r4, #26
 8009688:	454d      	cmp	r5, r9
 800968a:	d11a      	bne.n	80096c2 <_printf_common+0xd6>
 800968c:	2000      	movs	r0, #0
 800968e:	e008      	b.n	80096a2 <_printf_common+0xb6>
 8009690:	2301      	movs	r3, #1
 8009692:	4652      	mov	r2, sl
 8009694:	4639      	mov	r1, r7
 8009696:	4630      	mov	r0, r6
 8009698:	47c0      	blx	r8
 800969a:	3001      	adds	r0, #1
 800969c:	d103      	bne.n	80096a6 <_printf_common+0xba>
 800969e:	f04f 30ff 	mov.w	r0, #4294967295
 80096a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096a6:	3501      	adds	r5, #1
 80096a8:	e7c3      	b.n	8009632 <_printf_common+0x46>
 80096aa:	18e1      	adds	r1, r4, r3
 80096ac:	1c5a      	adds	r2, r3, #1
 80096ae:	2030      	movs	r0, #48	; 0x30
 80096b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80096b4:	4422      	add	r2, r4
 80096b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80096ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80096be:	3302      	adds	r3, #2
 80096c0:	e7c5      	b.n	800964e <_printf_common+0x62>
 80096c2:	2301      	movs	r3, #1
 80096c4:	4622      	mov	r2, r4
 80096c6:	4639      	mov	r1, r7
 80096c8:	4630      	mov	r0, r6
 80096ca:	47c0      	blx	r8
 80096cc:	3001      	adds	r0, #1
 80096ce:	d0e6      	beq.n	800969e <_printf_common+0xb2>
 80096d0:	f109 0901 	add.w	r9, r9, #1
 80096d4:	e7d8      	b.n	8009688 <_printf_common+0x9c>
	...

080096d8 <_printf_i>:
 80096d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096dc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80096e0:	460c      	mov	r4, r1
 80096e2:	7e09      	ldrb	r1, [r1, #24]
 80096e4:	b085      	sub	sp, #20
 80096e6:	296e      	cmp	r1, #110	; 0x6e
 80096e8:	4617      	mov	r7, r2
 80096ea:	4606      	mov	r6, r0
 80096ec:	4698      	mov	r8, r3
 80096ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096f0:	f000 80b3 	beq.w	800985a <_printf_i+0x182>
 80096f4:	d822      	bhi.n	800973c <_printf_i+0x64>
 80096f6:	2963      	cmp	r1, #99	; 0x63
 80096f8:	d036      	beq.n	8009768 <_printf_i+0x90>
 80096fa:	d80a      	bhi.n	8009712 <_printf_i+0x3a>
 80096fc:	2900      	cmp	r1, #0
 80096fe:	f000 80b9 	beq.w	8009874 <_printf_i+0x19c>
 8009702:	2958      	cmp	r1, #88	; 0x58
 8009704:	f000 8083 	beq.w	800980e <_printf_i+0x136>
 8009708:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800970c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009710:	e032      	b.n	8009778 <_printf_i+0xa0>
 8009712:	2964      	cmp	r1, #100	; 0x64
 8009714:	d001      	beq.n	800971a <_printf_i+0x42>
 8009716:	2969      	cmp	r1, #105	; 0x69
 8009718:	d1f6      	bne.n	8009708 <_printf_i+0x30>
 800971a:	6820      	ldr	r0, [r4, #0]
 800971c:	6813      	ldr	r3, [r2, #0]
 800971e:	0605      	lsls	r5, r0, #24
 8009720:	f103 0104 	add.w	r1, r3, #4
 8009724:	d52a      	bpl.n	800977c <_printf_i+0xa4>
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	6011      	str	r1, [r2, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	da03      	bge.n	8009736 <_printf_i+0x5e>
 800972e:	222d      	movs	r2, #45	; 0x2d
 8009730:	425b      	negs	r3, r3
 8009732:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009736:	486f      	ldr	r0, [pc, #444]	; (80098f4 <_printf_i+0x21c>)
 8009738:	220a      	movs	r2, #10
 800973a:	e039      	b.n	80097b0 <_printf_i+0xd8>
 800973c:	2973      	cmp	r1, #115	; 0x73
 800973e:	f000 809d 	beq.w	800987c <_printf_i+0x1a4>
 8009742:	d808      	bhi.n	8009756 <_printf_i+0x7e>
 8009744:	296f      	cmp	r1, #111	; 0x6f
 8009746:	d020      	beq.n	800978a <_printf_i+0xb2>
 8009748:	2970      	cmp	r1, #112	; 0x70
 800974a:	d1dd      	bne.n	8009708 <_printf_i+0x30>
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	f043 0320 	orr.w	r3, r3, #32
 8009752:	6023      	str	r3, [r4, #0]
 8009754:	e003      	b.n	800975e <_printf_i+0x86>
 8009756:	2975      	cmp	r1, #117	; 0x75
 8009758:	d017      	beq.n	800978a <_printf_i+0xb2>
 800975a:	2978      	cmp	r1, #120	; 0x78
 800975c:	d1d4      	bne.n	8009708 <_printf_i+0x30>
 800975e:	2378      	movs	r3, #120	; 0x78
 8009760:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009764:	4864      	ldr	r0, [pc, #400]	; (80098f8 <_printf_i+0x220>)
 8009766:	e055      	b.n	8009814 <_printf_i+0x13c>
 8009768:	6813      	ldr	r3, [r2, #0]
 800976a:	1d19      	adds	r1, r3, #4
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	6011      	str	r1, [r2, #0]
 8009770:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009774:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009778:	2301      	movs	r3, #1
 800977a:	e08c      	b.n	8009896 <_printf_i+0x1be>
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	6011      	str	r1, [r2, #0]
 8009780:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009784:	bf18      	it	ne
 8009786:	b21b      	sxthne	r3, r3
 8009788:	e7cf      	b.n	800972a <_printf_i+0x52>
 800978a:	6813      	ldr	r3, [r2, #0]
 800978c:	6825      	ldr	r5, [r4, #0]
 800978e:	1d18      	adds	r0, r3, #4
 8009790:	6010      	str	r0, [r2, #0]
 8009792:	0628      	lsls	r0, r5, #24
 8009794:	d501      	bpl.n	800979a <_printf_i+0xc2>
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	e002      	b.n	80097a0 <_printf_i+0xc8>
 800979a:	0668      	lsls	r0, r5, #25
 800979c:	d5fb      	bpl.n	8009796 <_printf_i+0xbe>
 800979e:	881b      	ldrh	r3, [r3, #0]
 80097a0:	4854      	ldr	r0, [pc, #336]	; (80098f4 <_printf_i+0x21c>)
 80097a2:	296f      	cmp	r1, #111	; 0x6f
 80097a4:	bf14      	ite	ne
 80097a6:	220a      	movne	r2, #10
 80097a8:	2208      	moveq	r2, #8
 80097aa:	2100      	movs	r1, #0
 80097ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80097b0:	6865      	ldr	r5, [r4, #4]
 80097b2:	60a5      	str	r5, [r4, #8]
 80097b4:	2d00      	cmp	r5, #0
 80097b6:	f2c0 8095 	blt.w	80098e4 <_printf_i+0x20c>
 80097ba:	6821      	ldr	r1, [r4, #0]
 80097bc:	f021 0104 	bic.w	r1, r1, #4
 80097c0:	6021      	str	r1, [r4, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d13d      	bne.n	8009842 <_printf_i+0x16a>
 80097c6:	2d00      	cmp	r5, #0
 80097c8:	f040 808e 	bne.w	80098e8 <_printf_i+0x210>
 80097cc:	4665      	mov	r5, ip
 80097ce:	2a08      	cmp	r2, #8
 80097d0:	d10b      	bne.n	80097ea <_printf_i+0x112>
 80097d2:	6823      	ldr	r3, [r4, #0]
 80097d4:	07db      	lsls	r3, r3, #31
 80097d6:	d508      	bpl.n	80097ea <_printf_i+0x112>
 80097d8:	6923      	ldr	r3, [r4, #16]
 80097da:	6862      	ldr	r2, [r4, #4]
 80097dc:	429a      	cmp	r2, r3
 80097de:	bfde      	ittt	le
 80097e0:	2330      	movle	r3, #48	; 0x30
 80097e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80097e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80097ea:	ebac 0305 	sub.w	r3, ip, r5
 80097ee:	6123      	str	r3, [r4, #16]
 80097f0:	f8cd 8000 	str.w	r8, [sp]
 80097f4:	463b      	mov	r3, r7
 80097f6:	aa03      	add	r2, sp, #12
 80097f8:	4621      	mov	r1, r4
 80097fa:	4630      	mov	r0, r6
 80097fc:	f7ff fef6 	bl	80095ec <_printf_common>
 8009800:	3001      	adds	r0, #1
 8009802:	d14d      	bne.n	80098a0 <_printf_i+0x1c8>
 8009804:	f04f 30ff 	mov.w	r0, #4294967295
 8009808:	b005      	add	sp, #20
 800980a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800980e:	4839      	ldr	r0, [pc, #228]	; (80098f4 <_printf_i+0x21c>)
 8009810:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009814:	6813      	ldr	r3, [r2, #0]
 8009816:	6821      	ldr	r1, [r4, #0]
 8009818:	1d1d      	adds	r5, r3, #4
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	6015      	str	r5, [r2, #0]
 800981e:	060a      	lsls	r2, r1, #24
 8009820:	d50b      	bpl.n	800983a <_printf_i+0x162>
 8009822:	07ca      	lsls	r2, r1, #31
 8009824:	bf44      	itt	mi
 8009826:	f041 0120 	orrmi.w	r1, r1, #32
 800982a:	6021      	strmi	r1, [r4, #0]
 800982c:	b91b      	cbnz	r3, 8009836 <_printf_i+0x15e>
 800982e:	6822      	ldr	r2, [r4, #0]
 8009830:	f022 0220 	bic.w	r2, r2, #32
 8009834:	6022      	str	r2, [r4, #0]
 8009836:	2210      	movs	r2, #16
 8009838:	e7b7      	b.n	80097aa <_printf_i+0xd2>
 800983a:	064d      	lsls	r5, r1, #25
 800983c:	bf48      	it	mi
 800983e:	b29b      	uxthmi	r3, r3
 8009840:	e7ef      	b.n	8009822 <_printf_i+0x14a>
 8009842:	4665      	mov	r5, ip
 8009844:	fbb3 f1f2 	udiv	r1, r3, r2
 8009848:	fb02 3311 	mls	r3, r2, r1, r3
 800984c:	5cc3      	ldrb	r3, [r0, r3]
 800984e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009852:	460b      	mov	r3, r1
 8009854:	2900      	cmp	r1, #0
 8009856:	d1f5      	bne.n	8009844 <_printf_i+0x16c>
 8009858:	e7b9      	b.n	80097ce <_printf_i+0xf6>
 800985a:	6813      	ldr	r3, [r2, #0]
 800985c:	6825      	ldr	r5, [r4, #0]
 800985e:	6961      	ldr	r1, [r4, #20]
 8009860:	1d18      	adds	r0, r3, #4
 8009862:	6010      	str	r0, [r2, #0]
 8009864:	0628      	lsls	r0, r5, #24
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	d501      	bpl.n	800986e <_printf_i+0x196>
 800986a:	6019      	str	r1, [r3, #0]
 800986c:	e002      	b.n	8009874 <_printf_i+0x19c>
 800986e:	066a      	lsls	r2, r5, #25
 8009870:	d5fb      	bpl.n	800986a <_printf_i+0x192>
 8009872:	8019      	strh	r1, [r3, #0]
 8009874:	2300      	movs	r3, #0
 8009876:	6123      	str	r3, [r4, #16]
 8009878:	4665      	mov	r5, ip
 800987a:	e7b9      	b.n	80097f0 <_printf_i+0x118>
 800987c:	6813      	ldr	r3, [r2, #0]
 800987e:	1d19      	adds	r1, r3, #4
 8009880:	6011      	str	r1, [r2, #0]
 8009882:	681d      	ldr	r5, [r3, #0]
 8009884:	6862      	ldr	r2, [r4, #4]
 8009886:	2100      	movs	r1, #0
 8009888:	4628      	mov	r0, r5
 800988a:	f7f6 fca9 	bl	80001e0 <memchr>
 800988e:	b108      	cbz	r0, 8009894 <_printf_i+0x1bc>
 8009890:	1b40      	subs	r0, r0, r5
 8009892:	6060      	str	r0, [r4, #4]
 8009894:	6863      	ldr	r3, [r4, #4]
 8009896:	6123      	str	r3, [r4, #16]
 8009898:	2300      	movs	r3, #0
 800989a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800989e:	e7a7      	b.n	80097f0 <_printf_i+0x118>
 80098a0:	6923      	ldr	r3, [r4, #16]
 80098a2:	462a      	mov	r2, r5
 80098a4:	4639      	mov	r1, r7
 80098a6:	4630      	mov	r0, r6
 80098a8:	47c0      	blx	r8
 80098aa:	3001      	adds	r0, #1
 80098ac:	d0aa      	beq.n	8009804 <_printf_i+0x12c>
 80098ae:	6823      	ldr	r3, [r4, #0]
 80098b0:	079b      	lsls	r3, r3, #30
 80098b2:	d413      	bmi.n	80098dc <_printf_i+0x204>
 80098b4:	68e0      	ldr	r0, [r4, #12]
 80098b6:	9b03      	ldr	r3, [sp, #12]
 80098b8:	4298      	cmp	r0, r3
 80098ba:	bfb8      	it	lt
 80098bc:	4618      	movlt	r0, r3
 80098be:	e7a3      	b.n	8009808 <_printf_i+0x130>
 80098c0:	2301      	movs	r3, #1
 80098c2:	464a      	mov	r2, r9
 80098c4:	4639      	mov	r1, r7
 80098c6:	4630      	mov	r0, r6
 80098c8:	47c0      	blx	r8
 80098ca:	3001      	adds	r0, #1
 80098cc:	d09a      	beq.n	8009804 <_printf_i+0x12c>
 80098ce:	3501      	adds	r5, #1
 80098d0:	68e3      	ldr	r3, [r4, #12]
 80098d2:	9a03      	ldr	r2, [sp, #12]
 80098d4:	1a9b      	subs	r3, r3, r2
 80098d6:	42ab      	cmp	r3, r5
 80098d8:	dcf2      	bgt.n	80098c0 <_printf_i+0x1e8>
 80098da:	e7eb      	b.n	80098b4 <_printf_i+0x1dc>
 80098dc:	2500      	movs	r5, #0
 80098de:	f104 0919 	add.w	r9, r4, #25
 80098e2:	e7f5      	b.n	80098d0 <_printf_i+0x1f8>
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d1ac      	bne.n	8009842 <_printf_i+0x16a>
 80098e8:	7803      	ldrb	r3, [r0, #0]
 80098ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098f2:	e76c      	b.n	80097ce <_printf_i+0xf6>
 80098f4:	08009c5d 	.word	0x08009c5d
 80098f8:	08009c6e 	.word	0x08009c6e

080098fc <memmove>:
 80098fc:	4288      	cmp	r0, r1
 80098fe:	b510      	push	{r4, lr}
 8009900:	eb01 0302 	add.w	r3, r1, r2
 8009904:	d807      	bhi.n	8009916 <memmove+0x1a>
 8009906:	1e42      	subs	r2, r0, #1
 8009908:	4299      	cmp	r1, r3
 800990a:	d00a      	beq.n	8009922 <memmove+0x26>
 800990c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009910:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009914:	e7f8      	b.n	8009908 <memmove+0xc>
 8009916:	4283      	cmp	r3, r0
 8009918:	d9f5      	bls.n	8009906 <memmove+0xa>
 800991a:	1881      	adds	r1, r0, r2
 800991c:	1ad2      	subs	r2, r2, r3
 800991e:	42d3      	cmn	r3, r2
 8009920:	d100      	bne.n	8009924 <memmove+0x28>
 8009922:	bd10      	pop	{r4, pc}
 8009924:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009928:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800992c:	e7f7      	b.n	800991e <memmove+0x22>
	...

08009930 <_free_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	4605      	mov	r5, r0
 8009934:	2900      	cmp	r1, #0
 8009936:	d045      	beq.n	80099c4 <_free_r+0x94>
 8009938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800993c:	1f0c      	subs	r4, r1, #4
 800993e:	2b00      	cmp	r3, #0
 8009940:	bfb8      	it	lt
 8009942:	18e4      	addlt	r4, r4, r3
 8009944:	f000 f8d2 	bl	8009aec <__malloc_lock>
 8009948:	4a1f      	ldr	r2, [pc, #124]	; (80099c8 <_free_r+0x98>)
 800994a:	6813      	ldr	r3, [r2, #0]
 800994c:	4610      	mov	r0, r2
 800994e:	b933      	cbnz	r3, 800995e <_free_r+0x2e>
 8009950:	6063      	str	r3, [r4, #4]
 8009952:	6014      	str	r4, [r2, #0]
 8009954:	4628      	mov	r0, r5
 8009956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800995a:	f000 b8c8 	b.w	8009aee <__malloc_unlock>
 800995e:	42a3      	cmp	r3, r4
 8009960:	d90c      	bls.n	800997c <_free_r+0x4c>
 8009962:	6821      	ldr	r1, [r4, #0]
 8009964:	1862      	adds	r2, r4, r1
 8009966:	4293      	cmp	r3, r2
 8009968:	bf04      	itt	eq
 800996a:	681a      	ldreq	r2, [r3, #0]
 800996c:	685b      	ldreq	r3, [r3, #4]
 800996e:	6063      	str	r3, [r4, #4]
 8009970:	bf04      	itt	eq
 8009972:	1852      	addeq	r2, r2, r1
 8009974:	6022      	streq	r2, [r4, #0]
 8009976:	6004      	str	r4, [r0, #0]
 8009978:	e7ec      	b.n	8009954 <_free_r+0x24>
 800997a:	4613      	mov	r3, r2
 800997c:	685a      	ldr	r2, [r3, #4]
 800997e:	b10a      	cbz	r2, 8009984 <_free_r+0x54>
 8009980:	42a2      	cmp	r2, r4
 8009982:	d9fa      	bls.n	800997a <_free_r+0x4a>
 8009984:	6819      	ldr	r1, [r3, #0]
 8009986:	1858      	adds	r0, r3, r1
 8009988:	42a0      	cmp	r0, r4
 800998a:	d10b      	bne.n	80099a4 <_free_r+0x74>
 800998c:	6820      	ldr	r0, [r4, #0]
 800998e:	4401      	add	r1, r0
 8009990:	1858      	adds	r0, r3, r1
 8009992:	4282      	cmp	r2, r0
 8009994:	6019      	str	r1, [r3, #0]
 8009996:	d1dd      	bne.n	8009954 <_free_r+0x24>
 8009998:	6810      	ldr	r0, [r2, #0]
 800999a:	6852      	ldr	r2, [r2, #4]
 800999c:	605a      	str	r2, [r3, #4]
 800999e:	4401      	add	r1, r0
 80099a0:	6019      	str	r1, [r3, #0]
 80099a2:	e7d7      	b.n	8009954 <_free_r+0x24>
 80099a4:	d902      	bls.n	80099ac <_free_r+0x7c>
 80099a6:	230c      	movs	r3, #12
 80099a8:	602b      	str	r3, [r5, #0]
 80099aa:	e7d3      	b.n	8009954 <_free_r+0x24>
 80099ac:	6820      	ldr	r0, [r4, #0]
 80099ae:	1821      	adds	r1, r4, r0
 80099b0:	428a      	cmp	r2, r1
 80099b2:	bf04      	itt	eq
 80099b4:	6811      	ldreq	r1, [r2, #0]
 80099b6:	6852      	ldreq	r2, [r2, #4]
 80099b8:	6062      	str	r2, [r4, #4]
 80099ba:	bf04      	itt	eq
 80099bc:	1809      	addeq	r1, r1, r0
 80099be:	6021      	streq	r1, [r4, #0]
 80099c0:	605c      	str	r4, [r3, #4]
 80099c2:	e7c7      	b.n	8009954 <_free_r+0x24>
 80099c4:	bd38      	pop	{r3, r4, r5, pc}
 80099c6:	bf00      	nop
 80099c8:	2000101c 	.word	0x2000101c

080099cc <_malloc_r>:
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	1ccd      	adds	r5, r1, #3
 80099d0:	f025 0503 	bic.w	r5, r5, #3
 80099d4:	3508      	adds	r5, #8
 80099d6:	2d0c      	cmp	r5, #12
 80099d8:	bf38      	it	cc
 80099da:	250c      	movcc	r5, #12
 80099dc:	2d00      	cmp	r5, #0
 80099de:	4606      	mov	r6, r0
 80099e0:	db01      	blt.n	80099e6 <_malloc_r+0x1a>
 80099e2:	42a9      	cmp	r1, r5
 80099e4:	d903      	bls.n	80099ee <_malloc_r+0x22>
 80099e6:	230c      	movs	r3, #12
 80099e8:	6033      	str	r3, [r6, #0]
 80099ea:	2000      	movs	r0, #0
 80099ec:	bd70      	pop	{r4, r5, r6, pc}
 80099ee:	f000 f87d 	bl	8009aec <__malloc_lock>
 80099f2:	4a21      	ldr	r2, [pc, #132]	; (8009a78 <_malloc_r+0xac>)
 80099f4:	6814      	ldr	r4, [r2, #0]
 80099f6:	4621      	mov	r1, r4
 80099f8:	b991      	cbnz	r1, 8009a20 <_malloc_r+0x54>
 80099fa:	4c20      	ldr	r4, [pc, #128]	; (8009a7c <_malloc_r+0xb0>)
 80099fc:	6823      	ldr	r3, [r4, #0]
 80099fe:	b91b      	cbnz	r3, 8009a08 <_malloc_r+0x3c>
 8009a00:	4630      	mov	r0, r6
 8009a02:	f000 f863 	bl	8009acc <_sbrk_r>
 8009a06:	6020      	str	r0, [r4, #0]
 8009a08:	4629      	mov	r1, r5
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f000 f85e 	bl	8009acc <_sbrk_r>
 8009a10:	1c43      	adds	r3, r0, #1
 8009a12:	d124      	bne.n	8009a5e <_malloc_r+0x92>
 8009a14:	230c      	movs	r3, #12
 8009a16:	6033      	str	r3, [r6, #0]
 8009a18:	4630      	mov	r0, r6
 8009a1a:	f000 f868 	bl	8009aee <__malloc_unlock>
 8009a1e:	e7e4      	b.n	80099ea <_malloc_r+0x1e>
 8009a20:	680b      	ldr	r3, [r1, #0]
 8009a22:	1b5b      	subs	r3, r3, r5
 8009a24:	d418      	bmi.n	8009a58 <_malloc_r+0x8c>
 8009a26:	2b0b      	cmp	r3, #11
 8009a28:	d90f      	bls.n	8009a4a <_malloc_r+0x7e>
 8009a2a:	600b      	str	r3, [r1, #0]
 8009a2c:	50cd      	str	r5, [r1, r3]
 8009a2e:	18cc      	adds	r4, r1, r3
 8009a30:	4630      	mov	r0, r6
 8009a32:	f000 f85c 	bl	8009aee <__malloc_unlock>
 8009a36:	f104 000b 	add.w	r0, r4, #11
 8009a3a:	1d23      	adds	r3, r4, #4
 8009a3c:	f020 0007 	bic.w	r0, r0, #7
 8009a40:	1ac3      	subs	r3, r0, r3
 8009a42:	d0d3      	beq.n	80099ec <_malloc_r+0x20>
 8009a44:	425a      	negs	r2, r3
 8009a46:	50e2      	str	r2, [r4, r3]
 8009a48:	e7d0      	b.n	80099ec <_malloc_r+0x20>
 8009a4a:	428c      	cmp	r4, r1
 8009a4c:	684b      	ldr	r3, [r1, #4]
 8009a4e:	bf16      	itet	ne
 8009a50:	6063      	strne	r3, [r4, #4]
 8009a52:	6013      	streq	r3, [r2, #0]
 8009a54:	460c      	movne	r4, r1
 8009a56:	e7eb      	b.n	8009a30 <_malloc_r+0x64>
 8009a58:	460c      	mov	r4, r1
 8009a5a:	6849      	ldr	r1, [r1, #4]
 8009a5c:	e7cc      	b.n	80099f8 <_malloc_r+0x2c>
 8009a5e:	1cc4      	adds	r4, r0, #3
 8009a60:	f024 0403 	bic.w	r4, r4, #3
 8009a64:	42a0      	cmp	r0, r4
 8009a66:	d005      	beq.n	8009a74 <_malloc_r+0xa8>
 8009a68:	1a21      	subs	r1, r4, r0
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	f000 f82e 	bl	8009acc <_sbrk_r>
 8009a70:	3001      	adds	r0, #1
 8009a72:	d0cf      	beq.n	8009a14 <_malloc_r+0x48>
 8009a74:	6025      	str	r5, [r4, #0]
 8009a76:	e7db      	b.n	8009a30 <_malloc_r+0x64>
 8009a78:	2000101c 	.word	0x2000101c
 8009a7c:	20001020 	.word	0x20001020

08009a80 <_realloc_r>:
 8009a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a82:	4607      	mov	r7, r0
 8009a84:	4614      	mov	r4, r2
 8009a86:	460e      	mov	r6, r1
 8009a88:	b921      	cbnz	r1, 8009a94 <_realloc_r+0x14>
 8009a8a:	4611      	mov	r1, r2
 8009a8c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009a90:	f7ff bf9c 	b.w	80099cc <_malloc_r>
 8009a94:	b922      	cbnz	r2, 8009aa0 <_realloc_r+0x20>
 8009a96:	f7ff ff4b 	bl	8009930 <_free_r>
 8009a9a:	4625      	mov	r5, r4
 8009a9c:	4628      	mov	r0, r5
 8009a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009aa0:	f000 f826 	bl	8009af0 <_malloc_usable_size_r>
 8009aa4:	42a0      	cmp	r0, r4
 8009aa6:	d20f      	bcs.n	8009ac8 <_realloc_r+0x48>
 8009aa8:	4621      	mov	r1, r4
 8009aaa:	4638      	mov	r0, r7
 8009aac:	f7ff ff8e 	bl	80099cc <_malloc_r>
 8009ab0:	4605      	mov	r5, r0
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	d0f2      	beq.n	8009a9c <_realloc_r+0x1c>
 8009ab6:	4631      	mov	r1, r6
 8009ab8:	4622      	mov	r2, r4
 8009aba:	f7ff fc11 	bl	80092e0 <memcpy>
 8009abe:	4631      	mov	r1, r6
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	f7ff ff35 	bl	8009930 <_free_r>
 8009ac6:	e7e9      	b.n	8009a9c <_realloc_r+0x1c>
 8009ac8:	4635      	mov	r5, r6
 8009aca:	e7e7      	b.n	8009a9c <_realloc_r+0x1c>

08009acc <_sbrk_r>:
 8009acc:	b538      	push	{r3, r4, r5, lr}
 8009ace:	4c06      	ldr	r4, [pc, #24]	; (8009ae8 <_sbrk_r+0x1c>)
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	4605      	mov	r5, r0
 8009ad4:	4608      	mov	r0, r1
 8009ad6:	6023      	str	r3, [r4, #0]
 8009ad8:	f7f8 f84a 	bl	8001b70 <_sbrk>
 8009adc:	1c43      	adds	r3, r0, #1
 8009ade:	d102      	bne.n	8009ae6 <_sbrk_r+0x1a>
 8009ae0:	6823      	ldr	r3, [r4, #0]
 8009ae2:	b103      	cbz	r3, 8009ae6 <_sbrk_r+0x1a>
 8009ae4:	602b      	str	r3, [r5, #0]
 8009ae6:	bd38      	pop	{r3, r4, r5, pc}
 8009ae8:	200017a0 	.word	0x200017a0

08009aec <__malloc_lock>:
 8009aec:	4770      	bx	lr

08009aee <__malloc_unlock>:
 8009aee:	4770      	bx	lr

08009af0 <_malloc_usable_size_r>:
 8009af0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009af4:	1f18      	subs	r0, r3, #4
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	bfbc      	itt	lt
 8009afa:	580b      	ldrlt	r3, [r1, r0]
 8009afc:	18c0      	addlt	r0, r0, r3
 8009afe:	4770      	bx	lr

08009b00 <_init>:
 8009b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b02:	bf00      	nop
 8009b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b06:	bc08      	pop	{r3}
 8009b08:	469e      	mov	lr, r3
 8009b0a:	4770      	bx	lr

08009b0c <_fini>:
 8009b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b0e:	bf00      	nop
 8009b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b12:	bc08      	pop	{r3}
 8009b14:	469e      	mov	lr, r3
 8009b16:	4770      	bx	lr
