[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS73230DBVR production of TEXAS INSTRUMENTS from the text:TPS732xx\nGND EN NRIN OUTVIN VOUTOptional Optional\nOptionalON\nOFF\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\nTPS732xx Capacitor-Free, NMOS, 250-mA Low-Dropout Regulator WithReverse Current\nProtection\n1Features 3Description\nThe TPS732 family oflow-dropout (LDO) voltage\n1•Stable with NoOutput Capacitor orAny Value or\nregulators uses anNMOS pass element inavoltage-Type ofCapacitorfollower configuration. This topology isstable using•Input Voltage Range: 1.7Vto5.5Voutput capacitors with low equivalent series\n•Ultralow Dropout Voltage: 40mVTypical at resistance (ESR), and even allows operation without\nacapacitor. The device also provides high reverse 250mA\nblockage (low reverse current) andground pincurrent•Excellent Load Transient Response —With orthat isnearly constant over allvalues ofoutputWithout Optional Output Capacitorcurrent.•NMOS Topology Provides Low Reverse Leakage\nThe TPS732 uses anadvanced BiCMOS process to Current\nyield high precision while delivering very lowdropout•Low Noise: 30μVRMSTypical (10kHz to100kHz)voltages and low ground pin current. Current\n•0.5% Initial Accuracy consumption, when notenabled, isless than 1μA\nandideal forportable applications. The extremely low •1%Overall Accuracy (Line, Load, and\noutput noise (30μVRMSwith 0.1-μFCNR)isideal for Temperature)\npowering VCOs. These devices are protected by•Less Than 1-μAMaximum IQinShutdown Modethermal shutdown andfoldback current limit.\n•Thermal Shutdown andSpecified MinandMax\nCurrent Limit Protection Device Information(1)\n•Available inMultiple Output Voltage Versions PART NUMBER PACKAGE BODY SIZE (NOM)\nSOT-23 (5) 2.90 mm×1.60 mm –Fixed Outputs of1.2Vto5V\nTPS732xx SOT-223 (6) 6.50 mm×3.50 mm –Adjustable Outputs from 1.2Vto5.5V\nSON (8) 3.00 mm×3.00 mm–Custom Outputs Available\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet. 2Applications\n•Portable andBattery-Powered Equipment\n•Post-Regulation forSwitching Supplies\n•Noise-Sensitive Circuitry such asVCOs\n•Point-of-Load Regulation forDSPs, FPGAs,\nASICs, andMicroprocessors\nTypical Application Circuit forFixed-Voltage Versions\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 16\n8.1 Application Information ............................................ 16 2Applications ........................................................... 1\n8.2 Typical Applications ................................................ 16 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 19 4Revision History ..................................................... 2\n10Layout ................................................................... 19 5PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 196Specifications ......................................................... 4\n10.2 Layout Examples ................................................... 196.1 Absolute Maximum Ratings ...................................... 4\n10.3 Thermal Considerations ........................................ 206.2 ESD Ratings ............................................................ 4\n11Device andDocumentation Support ................. 22 6.3 Recommended Operating Conditions ....................... 4\n11.1 Device Support ...................................................... 22 6.4 Thermal Information .................................................. 5\n11.2 Documentation Support ....................................... 22 6.5 Electrical Characteristics ........................................... 6\n11.3 Related Links ........................................................ 22 6.6 Switching Characteristics .......................................... 6\n11.4 Community Resources .......................................... 23 6.7 Typical Characteristics .............................................. 7\n11.5 Trademarks ........................................................... 237Detailed Description ............................................ 12\n11.6 Electrostatic Discharge Caution ............................ 237.1 Overview ................................................................. 12\n11.7 Glossary ................................................................ 237.2 Functional Block Diagrams ..................................... 12\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 13\nInformation ........................................................... 237.4 Device Functional Modes ........................................ 15\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision O(August 2010) toRevision P Page\n•Changed Features bullet about NMOS topology; deleted "new"............................................................................................ 1\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Changed firstparagraph ofDescription section; deleted description ofNMOS topology as"new"....................................... 1\n•Changed PinConfiguration andFunctions section; updated table format ............................................................................ 3\n•Changed "free-air temperature "to"junction temperature "inAbsolute Maximum Ratings condition statement ................... 4\n•Changed Thermal Information table; updated thermal resistance values forallpackages .................................................. 5\nChanges from Revision N(August, 2009) toRevision O Page\n•Replaced theDissipation Ratings table with theThermal Information table .......................................................................... 6\nChanges from Revision M(May, 2008) toRevision N Page\n•Changed Figure 10................................................................................................................................................................ 7\n•Added paragraph about recommended start-up sequence toInternal Current Limit section .............................................. 14\n•Added paragraph about current foldback anddevice start-up toEnable PinandShutdown section .................................. 14\n2 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\nIN\nN/C\nN/C\nEN8\n7\n6\n5OUT\nN/C\nNR/FB\nGND1\n2\n3\n4\nTAB IS GND\n5\nIN\nOUTGND\nNR/FBEN436\n2 1\nIN\nGND\nEN NR/FBOUT 1\n2\n3 45\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\n5PinConfiguration andFunctions\nDBV Package DCQ Package\n5-Pin SOT-23 6-Pin SOT-223\nTopView TopView\nDRB Package\n8-Pin SON With Exposed Thermal Pad\nTopView\nPinFunctions\nPIN\nNO. I/O DESCRIPTION\nNAME\nSOT-23 SOT-223 SON\nIN 1 1 8 I Input supply\nGND 2 3,6 4,Pad — Ground\nDriving theenable pin(EN) high turns ontheregulator. Driving thispinlowputs\nEN 3 5 5 I theregulator intoshutdown mode. Refer totheShutdown section under Feature\nDescription formore details. ENcanbeconnected toINifnotused.\nFixed voltage versions only—connecting anexternal capacitor tothispinbypassesNR 4 4 3 —noise generated bytheinternal bandgap, reducing output noise tovery lowlevels.\nAdjustable voltage version only—thispinistheinput tothecontrol loop errorFB 4 4 3 Iamplifier, andisused tosettheoutput voltage ofthedevice.\nOUT 5 2 1 O Output oftheregulator. There arenooutput capacitor requirements forstability.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS732\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN –0.3 6\nVEN –0.3 6\nVoltage V\nVOUT –0.3 5.5\nVNR,VFB –0.3 6\nPeak output current IOUT Internally limited\nOutput short-circuit duration Indefinite\nContinuous total power dissipation See Power Dissipation\nJunction range ,TJ –55 150\nTemperature °C\nStorage range, Tstg –65 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-C101,±500allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted).\nMIN NOM MAX UNIT\nVIN Input supply voltage range 1.7 5.5 V\nIOUT Output current 0 250 mA\nTJ Operating junction temperature –40 125 °C\n4 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\n6.4 Thermal Information\nTPS732(3)\nDRB [SON] DCQ DBV [SOT23]THERMAL METRIC(1)(2)UNIT[SOT223]\n8PINS 6PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 58.3 53.1 205.9\nRθJC(top) Junction-to-case (top) thermal resistance 93.8 35.2 119\nRθJB Junction-to-board thermal resistance 72.8 7.8 35.4\n°C/W\nψJT Junction-to-top characterization parameter 2.7 2.9 12.7\nψJB Junction-to-board characterization parameter 25 7.7 34.5\nRθJC(bot) Junction-to-case (bottom) thermal resistance 5 N/A N/A\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Forthermal estimates ofthisdevice based onPCB copper area, seetheTIPCB Thermal Calculator .\n(3) Thermal data fortheDRB, DCQ, andDRV packages arederived bythermal simulations based onJEDEC-standard methodology as\nspecified intheJESD51 series. The following assumptions areused inthesimulations:\n(a) i.DRB: The exposed pad isconnected tothe PCB ground layer through a2×2thermal via array.\n.ii.DCQ: The exposed pad isconnected tothe PCB ground layer through a3×2thermal via array.\n.iii.DBV: There isnoexposed padwith theDBV package.\n(b)i.DRB: The topand bottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n.ii.DCQ: Each oftop and bottom copper layers has adedicated pattern for20% copper coverage.\n.iii.DBV: The topand bottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n(c)These data were generated with only asingle device atthecenter ofaJEDEC high-K (2s2p) board with 3-inch ×3-inch copper area.\nTounderstand theeffects ofthecopper area onthermal performance, seethePower Dissipation section ofthisdata sheet.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS732\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\n6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),VIN=VOUT(nom) +0.5V(1),IOUT=10mA, VEN=1.7V,andCOUT=\n0.1μF,unless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range(1)1.7 5.5 V\nVFB Internal reference (TPS73201) TJ=25°C 1.198 1.2 1.21 V\nOutput voltage range (TPS73201)(2)VFB 5.5–VDO V\nNominal TJ=25°C –0.5% 0.5%VOUTAccuracy(1)(3)VOUT+0.5V≤VIN≤5.5V;VIN,IOUT,andT –1% ±0.5% 1%10mA≤IOUT≤250mA\nΔVOUT(ΔVIN) Line regulation(1)VOUT(nom) +0.5V≤VIN≤5.5V 0.01 %/V\n1mA≤IOUT≤250mA 0.002 %/mA\nΔVOUT(ΔIOUT) Load regulation\n10mA≤IOUT≤250mA 0.0005 %/mA\nDropout voltage(4)\nVDO IOUT=250mA 40 150 mV(VIN=VOUT(nom) –0.1V)\nZO(do) Output impedance indropout 1.7V≤VIN≤VOUT+VDO 0.25 Ω\nICL Output current limit VOUT=0.9×VOUT(nom) 250 425 600 mA\nISC Short-circuit current VOUT=0V 300 mA\nIREV Reverse leakage current(5)(–IIN) VEN≤0.5V,0V≤VIN≤VOUT 0.1 10μA\nIOUT=10mA(IQ) 400 550\nIGND GND pincurrent μA\nIOUT=250mA 650 950\nVEN≤0.5V,VOUT≤VIN≤5.5,ISHDN Shutdown current (IGND) 0.02 1 µA–40°C≤TJ≤100°C\nIFB FBpincurrent (TPS73201) 0.1 0.3μA\nf=100Hz,IOUT=250mA 58 Power-supply rejection ratioPSRR dB(ripple rejection) f=10kHz, IOUT=250mA 37\nCOUT=10μF,NoCNR 27×VOUT Output noise voltageVn μVRMSBW=10Hz –100kHz COUT=10μF,CNR=0.01μF 8.5×VOUT\nVEN(high) ENpinhigh (enabled) 1.7 VIN V\nVEN(low) ENpinlow(shutdown) 0 0.5 V\nIEN(high) ENpincurrent (enabled) VEN=5.5V 0.02 0.1μA\nShutdown Temp increasing 160\nTSD Thermal shutdown temperature °C\nReset Temp decreasing 140\nTJ Operating junction temperature –40 125 °C\n(1) Minimum VIN=VOUT+VDOor1.7V,whichever isgreater.\n(2) TPS73201 istested atVOUT=2.5V.\n(3) Tolerance ofexternal resistors notincluded inthisspecification.\n(4) VDOisnotmeasured forfixed output versions with VOUT(nom) <1.8Vbecause minimum VIN=1.7V.\n(5) Fixed-voltage versions only; refer toApplication Information section formore information.\n6.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOUT=3V,RL=30Ω 600tSTR Start-up time μsCOUT=1μF,CNR=0.01μF\n6 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\n30\n25\n20\n15\n10\n5\n0Percent of Units (%)\n/c451.0/c450.9/c450.8/c450.7/c450.6/c450.5/c450.4/c450.3/c450.2/c450.10\n0.1\n0.2\n0.3\n0.4\n0.5\n0.6\n0.7\n0.8\n0.9\n1.0VOUTError (%)IOUT= 10 mA\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0Percent of Units (%)\n/c45100/c4590/c4580/c4570/c4560/c4550/c4540/c4530/c4520/c4510010\n20\n30\n40\n50\n60\n70\n80\n90100Worst Case dVOUT/dT (ppm/°C)IOUT= 10 mA\nAll Voltage Versions\n100\n80\n60\n40\n20\n0VDO(mV)\n0 50 100 150 200 250\nIOUT(mA)+125 °C\n+25 °C\n/c4540 °CTPS73225DBV\n100\n80\n60\n40\n20\n0VDO(mV)\n/c4550 /c4525 0 25 50 75 100 125\nT emperature (°C)TPS73225DBV\nIOUT= 250 mA\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5Change in VOUT(%)\n0 50 100 150 200 250\nIOUT(mA)Referred to I OUT= 10 mA\n/c4540 °C\n+125+25°C\n°C\n0.20\n0.15\n0.10\n0.05\n0\n/c450.05\n/c450.10\n/c450.15\n/c450.20Change in VOUT(%)\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5\nVIN/c45VOUT(V)+125 °C +25 °C\n/c4540 °CReferred to VIN= VOUT+ 0.5 V at IOUT= 10 mA\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\n6.7 Typical Characteristics\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 1.Load Regulation Figure 2.Line Regulation\nFigure 4.Dropout Voltage vsTemperature Figure 3.Dropout Voltage vsOutput Current\nFigure 5.Output Voltage Accuracy Histogram Figure 6.Output Voltage Drift Histogram\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS732\n600\n550\n500\n450\n400\n350\n300\n250Current Limit (mA)\n1.5 2.5 3.0 3.5 4.0 4.5 5.0 2.0 5.5\nVIN(V)\n600\n550\n500\n450\n400\n350\n300\n250Current Limit (mA)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)\n1\n0.1\n0.01IGND(/c109A)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)VENABLE\nVIN= VOUT+ 0.5 V= 0.5 V\n500\n450\n400\n350\n300\n250\n200\n150\n100\n50\n0Output Current (mA)\n/c450.5 0 1.0 1.5 2.0 2.5 3.0 3.5\nOutput Voltage (V)0.5TPS73233ISCICL\n1000\n900\n800\n700\n600\n500\n400\n300\n200\n100\n0IGND(/c109A)\n0 50 100 150 200 250\nIOUT(mA)VIN= 5.5 V\nVIN= 4 V\nVIN= 2 V\n800\n700\n600\n500\n400\n300\n200\n100\n0IGND(/c109A)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)IOUT= 250 mA\nVIN= 5.5 V\nVIN= 4 V\nVIN= 2 V\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 7.Ground PinCurrent vsOutput Current Figure 8.Ground PinCurrent vsTemperature\nFigure 10.Current Limit vsVOUT(Foldback) Figure 9.Ground PinCurrent inShutdown vsTemperature\nFigure 11.Current Limit vsVIN Figure 12.Current Limit vsTemperature\n8 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\n60\n50\n40\n30\n20\n10\n0VN(RMS)\nCOUT(/c109F)0.1 1 10VOUT= 5.0 V\nVOUT= 3.3 V\nVOUT= 1.5 V\nCNR= 0.01 /c109F\n10 Hz < Frequency < 100 kHz\n140\n120\n100\n80\n60\n40\n20\n0VN(RMS)\nCNR(F)1p 10p 100p 1n 10nVOUT= 5.0 V\nVOUT= 3.3 V\nVOUT= 1.5 V\nCOUT= 0/c109F\n10Hz < Frequency < 100 kHz\n1\n0.1\n0.01eN(/c109V/√Hz)\n10 100 1k 10k 100k\nFrequency (Hz)COUT= 1/c109F\nCOUT= 0/c109F\nCOUT= 10 /c109F\nIOUT= 150 mA\n1\n0.1\n0.01eN(/c109V/√Hz)\n10 100 1k 10k 100k\nFrequency (Hz)IOUT= 150 mACOUT= 1/c109F\nCOUT= 0/c109F\nCOUT= 10 /c109F\n10k 1090\n80\n70\n60\n50\n40\n30\n20\n10\n0Ripple Rejection (dB)\n100 1k 100k 1M 10M\nFrequency (Hz)IOUT= 1 mA\nCOUT= 1/c109F\nIOUT= Any\nCOUT= 0/c109F VIN= VOUT+ 1 VIOUT= 1 mA\nCOUT= AnyIOUT= 1 mA\nCOUT= 10 /c109FIOUT= 100 mA\nCOUT= Any\nIOUT= 100 mA\nCOUT= 10 /c109FIO= 100 mA\nCO= 1/c109F\n40\n35\n30\n25\n20\n15\n10\n5\n0PSRR (dB)\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nV V/c45 (V)IN OUTFrequency = 10 kHz\nC = 10\nV = 2.5 V\nI = 100 mA/c109FOUT\nOUT\nOUT\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 14.PSRR (Ripple Rejection) vs(VIN–VOUT) Figure 13.PSRR (Ripple Rejection) vsFrequency\nFigure 15.Noise Spectral Density CNR=0µF Figure 16.Noise Spectral Density CNR=0.01 µF\nFigure 17.RMS Noise Voltage vsCOUT Figure 18.RMS Noise Voltage vsCNR\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS732\n10\n1\n0.1\n0.01IENABLE(nA)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature ( /c176C)\n6\n5\n4\n3\n2\n1\n0\n/c451\n/c452Volts\n50 ms/divVIN\nVOUT\n100 /c109s/div1 V/div\n1 V/divRL= 20\x03\x03/c87\nCOUT= 10 \x03/c109F\n2 V\n0 VRL= 1 k \x03/c87\nCOUT= 0/c109F\nRL= 20\x03\x03/c87\nCOUT= 1 F\x03/c109VOUT\nVEN\n100 /c109s/div1 V/div\n1 V/divRL= 20 \x03/c87\nCOUT= 10 F\x03\x03/c109\n2 V\n0 VRL= 1k/c87\nCOUT= 0/c109FRL= 20\x03\x03/c87\nCOUT= 1/c109F\nVOUT\nVEN\n10/c109s/div50 mV/tick\n50 mV/tick\n50 mV/tick\n50 mA/tickVIN= 3.8 V COUT= 0/c109F\nCOUT= 1/c109F\nCOUT= 10 /c109F\n10 mA250 mAVOUT\nVOUT\nVOUT\nIOUT\n10/c109s/div50 mV/div\n50 mV/div\n1 V/divVOUT\nVOUT\nVINIOUT= 250 mA\n5.5 V\n4.5 VdVIN\ndt= 0.5 V/ /c109sCOUT= 0/c109F\nCOUT= 100 /c109F\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 19.TPS73233 Load Transient Response Figure 20.TPS73233 Line Transient Response\nFigure 21.TPS73233 Turnon Response Figure 22.TPS73233 Turnoff Response\n.\nFigure 24.IENABLE vsTemperature Figure 23.TPS73233 Power UpandPower Down\n10 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\n10/c109s/div100 mV/div\n100 mV/divVOUT\nVOUT\nIOUT250 mA\n10 mACOUT= 0/c109FCFB= 10 nF\nR1= 39.2 k /c87\nCOUT= 10 /c109F\n5/c109s/div100 mV/div\n100 mV/divVOUT\nVOUT\nVIN4.5 V\n3.5 VCOUT= 0/c109FVOUT= 2.5 V\nCFB= 10 nF\nCOUT= 10 /c109F\n60\n55\n50\n45\n40\n35\n30\n25\n20VN(rms)\nCFB(F)10p 100p 1n 10nVOUT= 2.5 V\nCOUT= 0/c109F\nR1= 39.2 k/c87\n10Hz < Frequency < 100 kHz\n160\n140\n120\n100\n80\n60\n40\n20\n0IFB(nA)\n/c4550 /c4525 0 25 50 75 100 125\nTemperature (°C)\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +0.5V,IOUT=10mA, VEN=1.7V,andCOUT=0.1μF,unless otherwise\nnoted.\nFigure 26.TPS73201 IFBvsTemperature Figure 25.TPS73201 RMS Noise Voltage vsCFB\nFigure 28.TPS73201 Line Transient, Adjustable Version Figure 27.TPS73201 Load Transient, Adjustable Version\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS732\nServo\nError\nAmpRef\n27k/c87\n8k/c87Current\nLimitThermal\nProtection\nBandgap\nNROUT\nR1\nR2EN\nGNDIN\nR1+ R2= 80k /c874MHz\nCharge Pump\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS732 family oflow-dropout linear regulators operates down toaninput voltage of1.7Vand supports\noutput voltages down to1.2Vwhile sourcing upto500mAofload current. This linear regulator uses anNMOS\npass element with anintegrated 4-MHz charge pump toprovide adropout voltage ofless than 250 mVatfull\nload current. This unique architecture also permits stable regulation over awide range ofoutput capacitors. In\nfact, theTPS732 family ofdevices does notrequire anyoutput capacitor forstability. The increased insensitivity\ntotheoutput capacitor value and type makes thisfamily oflinear regulators anideal choice when powering a\nload where theeffective capacitance isunknown.\nThe TPS732 family ofdevices also features anoise reduction (NR) pinthatallows foradditional reduction ofthe\noutput noise. With anoise reduction capacitor of0.01 µFconnected from theNRpintoGND, theTPS73215\noutput noise can beaslowas12.75 µVRMS.The lownoise output featured bytheTPS732 family makes the\ndevice well-suited forpowering VCOs oranyother noise-sensitive load.\n7.2 Functional Block Diagrams\nFigure 29.Fixed-Voltage Version\n12 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\nRMS\nN RMS OUTVV ( V ) 8.5 V (V)V/c109/c230 /c246/c109 /c61 /c180 /c231 /c247/c232 /c248\nRMS\nN RMS OUTVV ( V ) 27 V (V)V/c109/c230 /c246/c109 /c61 /c180 /c231 /c247/c232 /c248\nOUT 1\nN RMS RMS\n2 REFV R R2V 32 V 32 VR V/c230 /c246/c43/c61 /c109 /c180 /c61 /c109 /c180 /c231 /c247/c231 /c247/c232 /c248\nVO\n1.2V\n1.5V\n1.8V\n2.5V\n2.8V\n3.0V\n3.3VR1\nShort\n23.2k /c87\n28.0k /c87\n39.2k /c87\n44.2k /c87\n46.4k /c87\n52.3k /c87R2\nOpen\n95.3k /c87\n56.2k /c87\n36.5k /c87\n33.2k /c87\n30.9k /c87\n30.1k /c87Table 1. Standard 1%\nResistor Values for\nCommon Output Voltages\nNOTE: V OUT= (R 1+ R2)/R21.204;/c180\nR1/c250/c250R2/c6419k/c87for best\naccuracy.Servo\nError\nAmpRef\nCurrent\nLimitThermal\nProtection\nBandgap\nOUT\nFBR1\nR2EN\nGNDIN\n80k/c878k/c8727k/c874MHz\nCharge Pump\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\nFunctional Block Diagrams (continued)\nFigure 30.Adjustable-Voltage Version\n7.3 Feature Description\n7.3.1 Output Noise\nAprecision band-gap reference isused togenerate theinternal reference voltage, VREF.This reference isthe\ndominant noise source within theTPS732 and itgenerates approximately 32µVRMS(10Hzto100 kHz) atthe\nreference output (NR). The regulator control loop gains upthereference noise with thesame gain asthe\nreference voltage, sothatthenoise voltage oftheregulator isapproximately given by:\n(1)\nBecause thevalue ofVREFis1.2V,thisrelationship reduces to:\n(2)\nAninternal 27-kΩresistor inseries with thenoise reduction pin(NR) forms alow-pass filter forthevoltage\nreference when anexternal noise reduction capacitor, CNR,isconnected from NRtoground. ForCNR=10nF,\nthetotal noise inthe10-Hz to100-kHz bandwidth isreduced byafactor ofapproximately 3.2, giving the\napproximate relationship:\n(3)\nforCNR=10nF.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS732\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\nThis noise reduction effect isshown asRMS Noise Voltage vsCNR(Figure 18)intheTypical Characteristics\nsection.\nThe TPS73201 adjustable version does nothave theNR pinavailable. However, connecting afeedback\ncapacitor, CFB,from theoutput tothefeedback pin(FB) reduces output noise and improve load transient\nperformance.\nThe TPS732 uses aninternal charge pump todevelop aninternal supply voltage sufficient todrive thegate of\ntheNMOS pass element above VOUT.The charge pump generates approximately 250μVofswitching noise at\napproximately 4MHz; however, charge-pump noise contribution isnegligible attheoutput oftheregulator for\nmost values ofIOUTandCOUT.\n7.3.2 Internal Current Limit\nThe TPS732 internal current limit helps protect theregulator during fault conditions. Foldback current limit helps\ntoprotect theregulator from damage during output short-circuit conditions byreducing current limit when VOUT\ndrops below 0.5V.See Figure 10intheTypical Characteristics section foragraph ofIOUTvsVOUT.\nNote from Figure 10that approximately –0.2VofVOUTresults inacurrent limit of0mA. Therefore, ifOUT is\nforced below –0.2Vbefore ENgoes high, thedevice may notstart up.Inapplications that work with both a\npositive andnegative voltage supply, theTPS732 should beenabled first.\n7.3.3 Enable PinandShutdown\nThe enable pin(EN) isactive high and iscompatible with standard TTL-CMOS levels. AVENbelow 0.5V\n(maximum) turns theregulator offand drops theGND pincurrent toapproximately 10nA.When ENisused to\nshut down theregulator, allcharge isremoved from thepass transistor gate, andtheoutput ramps back uptoa\nregulated VOUT(see Figure 21).\nWhen shutdown capability isnotrequired, ENcan beconnected toVIN.However, thepass gate may notbe\ndischarged using thisconfiguration, andthepass transistor may belefton(enhanced) forasignificant time after\nVINhasbeen removed. This scenario canresult inreverse current flow (iftheINpinislowimpedance) andfaster\nramp times upon power up.Inaddition, forVINramp times slower than afew milliseconds, theoutput may\novershoot upon power up.\nNote thatcurrent limit foldback canprevent device start-up under some conditions. See theInternal Current Limit\nsection.\n7.3.4 Dropout Voltage\nTheTPS732 uses anNMOS pass transistor toachieve extremely lowdropout. When (VIN–VOUT)isless than the\ndropout voltage (VDO),theNMOS pass device isinitslinear region ofoperation and theinput-to-output\nresistance istheRDS(on) oftheNMOS pass element.\nForlarge step changes inload current, theTPS732 requires alarger voltage drop from VINtoVOUTtoavoid\ndegraded transient response. The boundary ofthis transient dropout region isapproximately twice theDC\ndropout. Values of(VIN–VOUT)above thislineensure normal transient response.\nOperating inthetransient dropout region cancause anincrease inrecovery time. The time required torecover\nfrom aload transient isafunction ofthemagnitude ofthechange inload current rate, therate ofchange inload\ncurrent, and the available headroom (VINtoVOUT voltage drop). Under worst-case conditions [full-scale\ninstantaneous load change with (VIN–VOUT)close toDCdropout levels], theTPS732 can take acouple of\nhundred microseconds toreturn tothespecified regulation accuracy.\n14 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\nFeature Description (continued)\n7.3.5 Reverse Current\nThe NMOS pass element oftheTPS732 provides inherent protection against current flow from theoutput ofthe\nregulator totheinput when thegate ofthepass device ispulled low. Toensure that allcharge isremoved from\nthegate ofthepass element, theENpinmust bedriven lowbefore theinput voltage isremoved. Ifthisisnot\ndone, thepass element may beleftonduetostored charge onthegate.\nAfter theENpinisdriven low, nobias voltage isneeded onanypinforreverse current blocking. Reverse current\nisspecified asthecurrent flowing outoftheINpinduetovoltage applied ontheOUT pin.Additional current will\nflow intotheOUT pinduetothe80-kΩinternal resistor divider toground (see Figure 29andFigure 30).\nFortheTPS73201, reverse current may flow when VFBismore than 1Vabove VIN.\n7.4 Device Functional Modes\n7.4.1 Normal Operation With 1.7V≤VIN≤5.5VandVEN≥1.7V\nThe TPS732 family requires aninput voltage ofatleast 1.7Vtofunction properly and attempt tomaintain\nregulation.\nWhen operating thedevice near 5.5V,take care tosuppress any transient spikes that may exceed the6-V\nabsolute maximum voltage rating. The device should never operate ataDCvoltage greater than 5.5V.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS732\nTPS73201\nGND EN FBIN OUTVIN VOUT\nVOUT= x□1.204(R1+ R2)\nR2R1 CFB\nR2Optional□input□capacitor.\nMay□improve□source\nimpedance,□noise,□or□PSRR.Optional□output□capacitor.\nMay□improve□load□transient,\nnoise,□or□PSRR.\nOptional□capacitor\nreduces□output□noise\nand□improves\ntransient□response.OFFON\nTPS732xx\nGND EN\nON\nOFFNRIN OUTVIN VOUTOptional□input□capacitor.\nMay□improve□source\nimpedance,□noise,□or□PSRR.Optional□output□capacitor.\nMay□improve□load□transient,\nnoise,□or□PSRR.\nOptional□bypass\ncapacitor□to□reduce\noutput□noise.\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS732 device belongs toafamily ofLDO regulators that useanNMOS pass transistor toachieve ultra-\nlow-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These\nfeatures, combined with lownoise and anenable input, make theTPS732 ideal forportable applications. This\nregulator family offers awide selection offixed-output voltage versions and anadjustable-output version. All\nversions have thermal andovercurrent protection, including foldback current limit.\n8.2 Typical Applications\nFigure 31shows thebasic circuit connections forthefixed-voltage models. Figure 32gives theconnections for\ntheadjustable-voltage version (TPS73201).\nFigure 31.Typical Application Circuit forFixed-Voltage Versions\nFigure 32.Typical Application Circuit forAdjustable-Voltage Version\n16 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\nOUT\nOUT 1 2 LOADVdV / dtC 80k (R R ) R/c61/c180 /c87 /c43 /c80 /c80\nOUT\nOUT LOADVdV / dtC 80k R/c61/c180 /c87 /c80\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\nTypical Applications (continued)\n8.2.1 Design Requirements\nForbest accuracy, make theparallel combination ofR1and R2approximately equal to19kΩ.This 19kΩ,in\naddition totheinternal 8-kΩresistor, presents thesame impedance totheerror amp asthe27-kΩbandgap\nreference output. This impedance helps compensate forleakages intotheerror amp terminals.\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input and Output Capacitor Requirements\nAlthough aninput capacitor isnotrequired forstability, itisgood analog design practice toconnect a0.1-μFto\n1-μF,lowESR capacitor across theinput supply near theregulator. This capacitor counteracts reactive input\nsources and improves transient response, noise rejection, and ripple rejection. Ahigher-value capacitor may be\nnecessary iflarge, fastrise-time load transients areanticipated orthedevice islocated several inches from the\npower source.\nThe TPS732 does notrequire anoutput capacitor forstability andhasmaximum phase margin with nocapacitor.\nItisdesigned tobestable forallavailable types andvalues ofcapacitors. Inapplications where multiple lowESR\ncapacitors areinparallel, ringing may occur when theproduct ofCOUTandtotal ESR drops below 50nΩF.Total\nESR includes allparasitic resistances, including capacitor ESR andboard, socket, andsolder joint resistance. In\nmost applications, thesum ofcapacitor ESR andtrace resistance meets thisrequirement.\n8.2.2.2 Transient Response\nThe lowopen-loop output impedance provided bytheNMOS pass element inavoltage follower configuration\nallows operation without anoutput capacitor formany applications. Aswith any regulator, theaddition ofa\ncapacitor (nominal value 1μF)from theOUT pintoground reduces undershoot magnitude butincreases its\nduration. Intheadjustable version, theaddition ofacapacitor, CFB,from theOUT pintotheFBpinalso improves\nthetransient response.\nThe TPS732 does nothave active pulldown when theoutput isovervoltage. This feature allows applications that\nconnect higher voltage sources, such asalternate power supplies, totheoutput. This feature also results inan\noutput overshoot ofseveral percent iftheload current quickly drops tozero when acapacitor isconnected tothe\noutput. The duration ofovershoot can bereduced byadding aload resistor. The overshoot decays atarate\ndetermined byoutput capacitor COUTandtheinternal/external load resistance. The rate ofdecay isgiven by:\n(Fixed voltage versions)\n(4)\n(Adjustable voltage version)\n(5)\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS732\n60\n55\n50\n45\n40\n35\n30\n25\n20VN(rms)\nCFB(F)10p 100p 1n 10nVOUT= 2.5 V\nCOUT= 0/c109F\nR1= 39.2 k/c87\n10Hz < Frequency < 100 kHz\n10/c109s/div100 mV/div\n100 mV/divVOUT\nVOUT\nIOUT250 mA\n10 mACOUT= 0/c109FCFB= 10 nF\nR1= 39.2 k /c87\nCOUT= 10 /c109F\n10/c109s/div50 mV/tick\n50 mV/tick\n50 mV/tick\n50 mA/tickVIN= 3.8 V COUT= 0/c109F\nCOUT= 1/c109F\nCOUT= 10 /c109F\n10 mA250 mAVOUT\nVOUT\nVOUT\nIOUT\n100 /c109s/div1 V/div\n1 V/divRL= 20\x03\x03/c87\nCOUT= 10 \x03/c109F\n2 V\n0 VRL= 1 k \x03/c87\nCOUT= 0/c109F\nRL= 20\x03\x03/c87\nCOUT= 1 F\x03/c109VOUT\nVEN\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\nTypical Applications (continued)\n8.2.3 Application Curves\nFigure 33.TPS73233 Turnon Response Figure 34.TPS73233 Load Transient Response\nFigure 35.TPS73201 RMS Noise Voltage vsCFB Figure 36.TPS73201 Load Transient, Adjustable Version\n18 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\n         NR/FB\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nGND PLANECINCOUT\nCNRN/C N/C\nN/CVOUTVINTPS736xxDRB\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\n9Power Supply Recommendations\nThese devices aredesigned tooperate from aninput voltage supply range between 1.7Vand 5.5V.The input\nvoltage range provides adequate headroom inorder forthedevice tohave aregulated output. This input supply\nmust bewell regulated. Iftheinput supply isnoisy, additional input capacitors with lowESR canhelp improve the\noutput noise performance.\n10Layout\n10.1 Layout Guidelines\nToimprove ACperformance such asPSRR, output noise, andtransient response, TIrecommends designing the\nPCB with separate ground planes forVINandVOUT,with each ground plane connected only attheGND pinofthe\ndevice. Inaddition, theground connection forthebypass capacitor should connect directly totheGND pinofthe\ndevice.\nSolder pad footprint recommendations forthe TPS732 are presented inApplication Bulletin Solder Pad\nRecommendations forSurface-Mount Devices (SBFA015 ),available from theTIwebsite atwww.ti.com .\n10.2 Layout Examples\nFigure 37.Fixed Output Voltage Option Layout (DRB Package)\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS732\n                                      NR/FB\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nGND PLANECINCOUT\nR1\nR2CFF N/C N/C\nN/CVOUT\nVINTPS73601DRB\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\nLayout Examples (continued)\nFigure 38.Adjustable Output Voltage Option Layout (DRB Package)\n10.3 Thermal Considerations\nThermal protection disables theoutput when thejunction temperature rises toapproximately 160°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry isagain\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit may cycle onand off.This limits thedissipation oftheregulator, protecting itfrom damage due to\noverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature should belimited to125°Cmaximum. Toestimate the\nmargin ofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection should\ntrigger atleast 35°Cabove themaximum expected ambient condition ofyour application. This produces aworst-\ncase junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS732 hasbeen designed toprotect against overload conditions. Itwas\nnotintended toreplace proper heatsinking. Continuously running theTPS732 intothermal shutdown willdegrade\ndevice reliability.\n20 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\nD IN OUT OUTP (V V ) I/c61 /c45 /c180\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\nThermal Considerations (continued)\n10.3.1 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\nthePCB layout. The PCB area around thedevice that isfree ofother components moves theheat from the\ndevice totheambient air.Performance data forJEDEC low- and high-K boards areshown intheThermal\nInformation table. Using heavier copper increases theeffectiveness inremoving heat from thedevice. The\naddition ofplated through-holes toheat-dissipating layers also improves theheat-sink effectiveness.\nPower dissipation depends oninput voltage andload conditions. Power dissipation (PD)isequal totheproduct of\ntheoutput current times thevoltage drop across theoutput pass element (VINtoVOUT):\n(6)\nPower dissipation canbeminimized byusing thelowest possible input voltage necessary toassure therequired\noutput voltage.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS732\nTPS732\nSBVS037P –AUGUST 2003 –REVISED DECEMBER 2015 www.ti.com\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS732.\nThe TPS73201DRBEVM-518 evaluation module (and related user guide )can berequested attheTexas\nInstruments website through theproduct folders orpurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits and systems. ASPICE model fortheTPS732 isavailable through theproduct folders under\nSimulation Models .\n11.1.2 Device Nomenclature\nTable 1.Device Nomenclature(1)\nPRODUCT VOUT\nTPS732 xxyyyz XXisthenominal output voltage (forexample, 25=2.5V;01=Adjustable).\nYYY isthepackage designator.\nZisthetape andreelquantity (R=3000, T=250).\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseetheTI\nwebsite atwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\n•Regulating VOUTBelow 1.2VUsing anExternal Reference ,SLVA216\n•Solder Pad Recommendations forSurface-Mount Devices ,SBFA019\n•TPS73x01DRBEVM-518 User\'s Guide ,SBVU014\n11.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTPS73201 Click here Click here Click here Click here Click here\nTPS73213 Click here Click here Click here Click here Click here\nTPS73215 Click here Click here Click here Click here Click here\nTPS73216 Click here Click here Click here Click here Click here\nTPS73218 Click here Click here Click here Click here Click here\nTPS73219 Click here Click here Click here Click here Click here\nTPS73225 Click here Click here Click here Click here Click here\nTPS73230 Click here Click here Click here Click here Click here\nTPS73233 Click here Click here Click here Click here Click here\nTPS73250 Click here Click here Click here Click here Click here\n22 Submit Documentation Feedback Copyright ©2003 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS732\nTPS732\nwww.ti.com SBVS037P –AUGUST 2003 –REVISED DECEMBER 2015\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2003 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS732\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73201DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJEQSamples\nTPS73201DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJEQSamples\nTPS73201DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJEQSamples\nTPS73201DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PJEQSamples\nTPS73201DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73201Samples\nTPS73201DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73201Samples\nTPS73201DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PJEQSamples\nTPS73201DRBRG4 ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PJEQSamples\nTPS73201DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PJEQSamples\nTPS73201DRBTG4 ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PJEQSamples\nTPS73213DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BWDSamples\nTPS73213DBVT LIFEBUY SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BWD\nTPS73215DBVR LIFEBUY SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T38\nTPS73215DBVT LIFEBUY SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T38\nTPS73215DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73215Samples\nTPS73215DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73215Samples\nTPS73216DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T50Samples\nTPS73216DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 T50Samples\nTPS73218DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T37Samples\nTPS73218DBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T37Samples\nTPS73218DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T37Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73218DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73218Samples\nTPS73218DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73218Samples\nTPS73219DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CGESamples\nTPS73219DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CGESamples\nTPS73225DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T36Samples\nTPS73225DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T36Samples\nTPS73225DBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T36Samples\nTPS73225DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73225Samples\nTPS73225DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73225Samples\nTPS73230DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T39Samples\nTPS73230DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T39Samples\nTPS73230DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73230Samples\nTPS73233DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T40Samples\nTPS73233DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T40Samples\nTPS73233DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73233Samples\nTPS73233DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS73233Samples\nTPS73250DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T41Samples\nTPS73250DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 T41Samples\nTPS73250DCQ LIFEBUY SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73250\nTPS73250DCQR LIFEBUY SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS73250\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2022\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS732 :\n•Automotive : TPS732-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73201DBVR SOT-23 DBV 53000 178.0 9.03.33.21.44.08.0 Q3\nTPS73201DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS73201DBVT SOT-23 DBV 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS73201DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73201DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73201DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73201DRBR SON DRB 83000 330.0 12.4 3.33.31.08.012.0 Q2\nTPS73201DRBT SON DRB 8250 180.0 12.4 3.33.31.08.012.0 Q2\nTPS73201DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS73213DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73213DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73215DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73215DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73215DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73216DBVT SOT-23 DBV 5250 179.0 8.43.23.21.44.08.0 Q3\nTPS73218DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73218DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73218DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73219DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73219DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73225DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73225DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73225DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73230DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73230DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73230DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73233DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73233DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73233DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS73250DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS73250DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS73250DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73201DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73201DBVR SOT-23 DBV 53000 200.0 183.0 25.0\nTPS73201DBVT SOT-23 DBV 5250 200.0 183.0 25.0\nTPS73201DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73201DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73201DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73201DRBR SON DRB 83000 367.0 367.0 38.0\nTPS73201DRBT SON DRB 8250 213.0 191.0 35.0\nTPS73201DRBT SON DRB 8250 210.0 185.0 35.0\nTPS73213DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73213DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73215DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73215DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73215DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS73216DBVT SOT-23 DBV 5250 213.0 191.0 35.0\nTPS73218DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73218DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73218DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73219DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73219DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73225DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73225DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73225DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS73230DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73230DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73230DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS73233DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73233DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73233DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS73250DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS73250DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS73250DCQR SOT-223 DCQ 62500 346.0 346.0 41.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS73201DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73215DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73218DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73225DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73233DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS73250DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nPack Materials-Page 5\nwww.ti.comPACKAGE OUTLINE\nC7.26\n6.86\n5.08\n5X 0.51\n0.411.27\nTYP\n3.052.95\n1.8 MAX0.100.02\n0.320.240.25\nGAGE PLANEA\n6.66.4\nNOTE 3B3.6\n3.4\nNOTE 3\n1.14\n0.91 0-8\nTYP(1.6)SOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.0.1 CAB0.1 CAB1\n56PIN 1\nINDEX AREA\nSEATING PLANE0.08SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n5X (2.05)5X (0.65)0.2 TYP\n0.07 MAX\nALL AROUND0.07 MINALL AROUND(6)\n(2.05)(3.2)4X (1.27)\n(R0.05) TYP(1.35)\n(0.775) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMM\nPKG1\n56\nMETAL SOLDER MASK\nOPENING\nEXPOSED METALSOLDER MASKOPENING METAL UNDER\nSOLDER MASK\nEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(6)\n(1.27) TYP\n(R0.05) TYP\n5X (2.05)5X (0.65)(0.755)\n4X (1.31)\n4X (0.92)(0.56) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON  0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n56\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.37\n0.251.75 0.12X\n1.951.5 0.1\n6X 0.651 MAX\n8X 0.50.30.050.00\n(0.65)A3.12.9 B\n3.12.9\n(DIM A) TYP4X (0.23)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018DIM A\nOPT 1\nOPT 2\n(0.1) (0.2)PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.31)\n(1.75)\n(2.8)6X (0.65)(1.5)\n(0.2) VIA\nTYP\n(0.5)(0.625)8X (0.6)\n(R0.05) TYP(0.825)\n(0.23)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SYMM\nSOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSEDMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.31)8X (0.6)\n(1.34)(1.55)\n(2.8)6X (0.65)4X\n(0.725)4X (0.23)\n(2.674)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 84% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS73230DBVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.7V to 5.5V
  - Output Voltage: Fixed output versions available from 1.2V to 5V (TPS73230 typically outputs 3.3V)
  
- **Current Ratings:**
  - Maximum Output Current: 250 mA

- **Power Consumption:**
  - Ground Pin Current (IGND): 
    - 400 µA (typical at 10 mA output)
    - 650 µA (typical at 250 mA output)
    - Shutdown Current: < 1 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - SOT-23 (DBV) with 5 pins

- **Special Features:**
  - Capacitor-free operation
  - Low dropout voltage: 40 mV (typical at 250 mA)
  - Reverse current protection
  - Thermal shutdown and foldback current limit
  - Low noise: 30 µVRMS (typical from 10 kHz to 100 kHz)

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The TPS73230DBVR is a low-dropout (LDO) voltage regulator from Texas Instruments, designed to provide a stable output voltage with minimal input-output voltage differential. It utilizes an NMOS pass element in a voltage follower configuration, allowing it to operate without an output capacitor, which simplifies design and reduces component count. The device is particularly noted for its low dropout voltage and low ground pin current, making it suitable for battery-powered applications.

#### Typical Applications:
- **Portable and Battery-Powered Equipment:** Ideal for devices requiring efficient power management with minimal space.
- **Post-Regulation for Switching Supplies:** Can be used to provide a stable output voltage after a switching regulator.
- **Noise-Sensitive Circuitry:** Suitable for powering voltage-controlled oscillators (VCOs) and other sensitive analog circuits due to its low output noise.
- **Point-of-Load Regulation:** Effective for digital signal processors (DSPs), field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and microprocessors.

This summary encapsulates the essential characteristics and applications of the TPS73230DBVR, providing a clear understanding of its capabilities and use cases in electronic designs.