|system_test
ppu_rd_nes => nes_input:b2v_inst.ppu_rd
CLOCK_50 => nes_input:b2v_inst.CLK
CLOCK_50 => spi_input:b2v_inst2.CLK
CLOCK_50 => system_pll:b2v_inst3.inclk0
CLOCK_50 => oc_mem:b2v_inst8.clk
CLOCK_50 => oc_mem:b2v_inst9.clk
reset => spi_input:b2v_inst2.reset
reset => oc_mem:b2v_inst8.reset
reset => oc_mem:b2v_inst9.reset
SCLK => spi_input:b2v_inst2.S_SCLK
MOSI => spi_input:b2v_inst2.S_MOSI
MISO <= spi_input:b2v_inst2.S_MISO
romsel => nes_input:b2v_inst.romsel
m2 => nes_input:b2v_inst.m2
ppu_wr_nes => nes_input:b2v_inst.ppu_wr
cpu_rw_nes => nes_input:b2v_inst.cpu_rw_in
cpu_adr_in[0] => nes_input:b2v_inst.cpu_adr_in[0]
cpu_adr_in[1] => nes_input:b2v_inst.cpu_adr_in[1]
cpu_adr_in[2] => nes_input:b2v_inst.cpu_adr_in[2]
cpu_adr_in[3] => nes_input:b2v_inst.cpu_adr_in[3]
cpu_adr_in[4] => nes_input:b2v_inst.cpu_adr_in[4]
cpu_adr_in[5] => nes_input:b2v_inst.cpu_adr_in[5]
cpu_adr_in[6] => nes_input:b2v_inst.cpu_adr_in[6]
cpu_adr_in[7] => nes_input:b2v_inst.cpu_adr_in[7]
cpu_adr_in[8] => nes_input:b2v_inst.cpu_adr_in[8]
cpu_adr_in[9] => nes_input:b2v_inst.cpu_adr_in[9]
cpu_adr_in[10] => nes_input:b2v_inst.cpu_adr_in[10]
cpu_adr_in[11] => nes_input:b2v_inst.cpu_adr_in[11]
cpu_adr_in[12] => nes_input:b2v_inst.cpu_adr_in[12]
cpu_adr_in[13] => nes_input:b2v_inst.cpu_adr_in[13]
cpu_adr_in[14] => nes_input:b2v_inst.cpu_adr_in[14]
cpu_data_nes[0] <> nes_input:b2v_inst.cpu_data_nes[0]
cpu_data_nes[1] <> nes_input:b2v_inst.cpu_data_nes[1]
cpu_data_nes[2] <> nes_input:b2v_inst.cpu_data_nes[2]
cpu_data_nes[3] <> nes_input:b2v_inst.cpu_data_nes[3]
cpu_data_nes[4] <> nes_input:b2v_inst.cpu_data_nes[4]
cpu_data_nes[5] <> nes_input:b2v_inst.cpu_data_nes[5]
cpu_data_nes[6] <> nes_input:b2v_inst.cpu_data_nes[6]
cpu_data_nes[7] <> nes_input:b2v_inst.cpu_data_nes[7]
ppu_adr_in[0] => nes_input:b2v_inst.ppu_adr_in[0]
ppu_adr_in[1] => nes_input:b2v_inst.ppu_adr_in[1]
ppu_adr_in[2] => nes_input:b2v_inst.ppu_adr_in[2]
ppu_adr_in[3] => nes_input:b2v_inst.ppu_adr_in[3]
ppu_adr_in[4] => nes_input:b2v_inst.ppu_adr_in[4]
ppu_adr_in[5] => nes_input:b2v_inst.ppu_adr_in[5]
ppu_adr_in[6] => nes_input:b2v_inst.ppu_adr_in[6]
ppu_adr_in[7] => nes_input:b2v_inst.ppu_adr_in[7]
ppu_adr_in[8] => nes_input:b2v_inst.ppu_adr_in[8]
ppu_adr_in[9] => nes_input:b2v_inst.ppu_adr_in[9]
ppu_adr_in[10] => nes_input:b2v_inst.ppu_adr_in[10]
ppu_adr_in[11] => nes_input:b2v_inst.ppu_adr_in[11]
ppu_adr_in[12] => nes_input:b2v_inst.ppu_adr_in[12]
ppu_adr_in[13] => nes_input:b2v_inst.ppu_adr_in[13]
ppu_data_nes[0] <> nes_input:b2v_inst.ppu_data_nes[0]
ppu_data_nes[1] <> nes_input:b2v_inst.ppu_data_nes[1]
ppu_data_nes[2] <> nes_input:b2v_inst.ppu_data_nes[2]
ppu_data_nes[3] <> nes_input:b2v_inst.ppu_data_nes[3]
ppu_data_nes[4] <> nes_input:b2v_inst.ppu_data_nes[4]
ppu_data_nes[5] <> nes_input:b2v_inst.ppu_data_nes[5]
ppu_data_nes[6] <> nes_input:b2v_inst.ppu_data_nes[6]
ppu_data_nes[7] <> nes_input:b2v_inst.ppu_data_nes[7]
spi_dbg <= comb.DB_MAX_OUTPUT_PORT_TYPE


|system_test|nes_input:b2v_inst
CLK => ~NO_FANOUT~
ppu_adr_out[0] <= ppu_adr_in[0].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[1] <= ppu_adr_in[1].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[2] <= ppu_adr_in[2].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[3] <= ppu_adr_in[3].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[4] <= ppu_adr_in[4].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[5] <= ppu_adr_in[5].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[6] <= ppu_adr_in[6].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[7] <= ppu_adr_in[7].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[8] <= ppu_adr_in[8].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[9] <= ppu_adr_in[9].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[10] <= ppu_adr_in[10].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[11] <= ppu_adr_in[11].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[12] <= ppu_adr_in[12].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[13] <= ppu_adr_in[13].DB_MAX_OUTPUT_PORT_TYPE
ppu_adr_out[14] <= <GND>
ppu_adr_out[15] <= <GND>
cpu_adr_out[0] <= cpu_adr_in[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[1] <= cpu_adr_in[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[2] <= cpu_adr_in[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[3] <= cpu_adr_in[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[4] <= cpu_adr_in[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[5] <= cpu_adr_in[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[6] <= cpu_adr_in[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[7] <= cpu_adr_in[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[8] <= cpu_adr_in[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[9] <= cpu_adr_in[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[10] <= cpu_adr_in[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[11] <= cpu_adr_in[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[12] <= cpu_adr_in[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[13] <= cpu_adr_in[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[14] <= cpu_adr_in[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_out[15] <= cpu_adr_out.DB_MAX_OUTPUT_PORT_TYPE
ppu_data[0] <> ppu_data[0]
ppu_data[1] <> ppu_data[1]
ppu_data[2] <> ppu_data[2]
ppu_data[3] <> ppu_data[3]
ppu_data[4] <> ppu_data[4]
ppu_data[5] <> ppu_data[5]
ppu_data[6] <> ppu_data[6]
ppu_data[7] <> ppu_data[7]
cpu_data[0] <> cpu_data[0]
cpu_data[1] <> cpu_data[1]
cpu_data[2] <> cpu_data[2]
cpu_data[3] <> cpu_data[3]
cpu_data[4] <> cpu_data[4]
cpu_data[5] <> cpu_data[5]
cpu_data[6] <> cpu_data[6]
cpu_data[7] <> cpu_data[7]
ppu_data_nes[0] <> ppu_data_nes[0]
ppu_data_nes[1] <> ppu_data_nes[1]
ppu_data_nes[2] <> ppu_data_nes[2]
ppu_data_nes[3] <> ppu_data_nes[3]
ppu_data_nes[4] <> ppu_data_nes[4]
ppu_data_nes[5] <> ppu_data_nes[5]
ppu_data_nes[6] <> ppu_data_nes[6]
ppu_data_nes[7] <> ppu_data_nes[7]
cpu_data_nes[0] <> cpu_data_nes[0]
cpu_data_nes[1] <> cpu_data_nes[1]
cpu_data_nes[2] <> cpu_data_nes[2]
cpu_data_nes[3] <> cpu_data_nes[3]
cpu_data_nes[4] <> cpu_data_nes[4]
cpu_data_nes[5] <> cpu_data_nes[5]
cpu_data_nes[6] <> cpu_data_nes[6]
cpu_data_nes[7] <> cpu_data_nes[7]
ppu_adr_in[0] => ppu_adr_out[0].DATAIN
ppu_adr_in[1] => ppu_adr_out[1].DATAIN
ppu_adr_in[2] => ppu_adr_out[2].DATAIN
ppu_adr_in[3] => ppu_adr_out[3].DATAIN
ppu_adr_in[4] => ppu_adr_out[4].DATAIN
ppu_adr_in[5] => ppu_adr_out[5].DATAIN
ppu_adr_in[6] => ppu_adr_out[6].DATAIN
ppu_adr_in[7] => ppu_adr_out[7].DATAIN
ppu_adr_in[8] => ppu_adr_out[8].DATAIN
ppu_adr_in[9] => ppu_adr_out[9].DATAIN
ppu_adr_in[10] => ppu_adr_out[10].DATAIN
ppu_adr_in[11] => ppu_adr_out[11].DATAIN
ppu_adr_in[12] => ppu_adr_out[12].DATAIN
ppu_adr_in[13] => ppu_adr_out[13].DATAIN
cpu_adr_in[0] => cpu_adr_out[0].DATAIN
cpu_adr_in[1] => cpu_adr_out[1].DATAIN
cpu_adr_in[2] => cpu_adr_out[2].DATAIN
cpu_adr_in[3] => cpu_adr_out[3].DATAIN
cpu_adr_in[4] => cpu_adr_out[4].DATAIN
cpu_adr_in[5] => cpu_adr_out[5].DATAIN
cpu_adr_in[6] => cpu_adr_out[6].DATAIN
cpu_adr_in[7] => cpu_adr_out[7].DATAIN
cpu_adr_in[8] => cpu_adr_out[8].DATAIN
cpu_adr_in[9] => cpu_adr_out[9].DATAIN
cpu_adr_in[10] => cpu_adr_out[10].DATAIN
cpu_adr_in[11] => cpu_adr_out[11].DATAIN
cpu_adr_in[12] => cpu_adr_out[12].DATAIN
cpu_adr_in[13] => cpu_adr_out[13].DATAIN
cpu_adr_in[14] => cpu_adr_out[14].DATAIN
cpu_rw_out <= cpu_rw_in.DB_MAX_OUTPUT_PORT_TYPE
ppu_rw_out <= ppu_wr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rw_in => cpu_data[0].OE
cpu_rw_in => cpu_data[1].OE
cpu_rw_in => cpu_data[2].OE
cpu_rw_in => cpu_data[3].OE
cpu_rw_in => cpu_data[4].OE
cpu_rw_in => cpu_data[5].OE
cpu_rw_in => cpu_data[6].OE
cpu_rw_in => cpu_data[7].OE
cpu_rw_in => cpu_rw_out.DATAIN
cpu_rw_in => cpu_data_nes[0].OE
cpu_rw_in => cpu_data_nes[1].OE
cpu_rw_in => cpu_data_nes[2].OE
cpu_rw_in => cpu_data_nes[3].OE
cpu_rw_in => cpu_data_nes[4].OE
cpu_rw_in => cpu_data_nes[5].OE
cpu_rw_in => cpu_data_nes[6].OE
cpu_rw_in => cpu_data_nes[7].OE
ppu_rd => ppu_data_nes[0].OE
ppu_rd => ppu_data_nes[1].OE
ppu_rd => ppu_data_nes[2].OE
ppu_rd => ppu_data_nes[3].OE
ppu_rd => ppu_data_nes[4].OE
ppu_rd => ppu_data_nes[5].OE
ppu_rd => ppu_data_nes[6].OE
ppu_rd => ppu_data_nes[7].OE
ppu_wr => ppu_data[0].OE
ppu_wr => ppu_data[1].OE
ppu_wr => ppu_data[2].OE
ppu_wr => ppu_data[3].OE
ppu_wr => ppu_data[4].OE
ppu_wr => ppu_data[5].OE
ppu_wr => ppu_data[6].OE
ppu_wr => ppu_data[7].OE
ppu_wr => ppu_rw_out.DATAIN
m2 => cpu_adr_out.IN0
romsel => cpu_adr_out.IN1


|system_test|spi_input:b2v_inst2
CLK => spi_slave:slave_i.CLK
reset => spi_slave:slave_i.RST
S_SCLK => spi_slave:slave_i.SCLK
S_MOSI => spi_slave:slave_i.MOSI
s_MISO <= spi_slave:slave_i.MISO
ppu_adr[0] <= ppu_adr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[1] <= ppu_adr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[2] <= ppu_adr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[3] <= ppu_adr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[4] <= ppu_adr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[5] <= ppu_adr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[6] <= ppu_adr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[7] <= ppu_adr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[8] <= ppu_adr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[9] <= ppu_adr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[10] <= ppu_adr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[11] <= ppu_adr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[12] <= ppu_adr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[13] <= ppu_adr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[14] <= ppu_adr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ppu_adr[15] <= ppu_adr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[0] <= cpu_adr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[1] <= cpu_adr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[2] <= cpu_adr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[3] <= cpu_adr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[4] <= cpu_adr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[5] <= cpu_adr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[6] <= cpu_adr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[7] <= cpu_adr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[8] <= cpu_adr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[9] <= cpu_adr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[10] <= cpu_adr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[11] <= cpu_adr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[12] <= cpu_adr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[13] <= cpu_adr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[14] <= cpu_adr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr[15] <= cpu_adr[15].DB_MAX_OUTPUT_PORT_TYPE
ppu_data[0] <> ppu_data[0]
ppu_data[1] <> ppu_data[1]
ppu_data[2] <> ppu_data[2]
ppu_data[3] <> ppu_data[3]
ppu_data[4] <> ppu_data[4]
ppu_data[5] <> ppu_data[5]
ppu_data[6] <> ppu_data[6]
ppu_data[7] <> ppu_data[7]
cpu_data[0] <> cpu_data[0]
cpu_data[0] <> cpu_data[0]
cpu_data[1] <> cpu_data[1]
cpu_data[1] <> cpu_data[1]
cpu_data[2] <> cpu_data[2]
cpu_data[2] <> cpu_data[2]
cpu_data[3] <> cpu_data[3]
cpu_data[3] <> cpu_data[3]
cpu_data[4] <> cpu_data[4]
cpu_data[4] <> cpu_data[4]
cpu_data[5] <> cpu_data[5]
cpu_data[5] <> cpu_data[5]
cpu_data[6] <> cpu_data[6]
cpu_data[6] <> cpu_data[6]
cpu_data[7] <> cpu_data[7]
cpu_data[7] <> cpu_data[7]
ppu_rw <= ppu_rw_int.DB_MAX_OUTPUT_PORT_TYPE
cpu_rw <= cpu_rw_int.DB_MAX_OUTPUT_PORT_TYPE
sel_dev <= \handle_spi:write_proc.DB_MAX_OUTPUT_PORT_TYPE


|system_test|spi_input:b2v_inst2|SPI_SLAVE:slave_i
CLK => MISO~reg0.CLK
CLK => data_shreg[0].CLK
CLK => data_shreg[1].CLK
CLK => data_shreg[2].CLK
CLK => data_shreg[3].CLK
CLK => data_shreg[4].CLK
CLK => data_shreg[5].CLK
CLK => data_shreg[6].CLK
CLK => data_shreg[7].CLK
CLK => shreg_busy.CLK
CLK => last_bit_en.CLK
CLK => bit_cnt[0].CLK
CLK => bit_cnt[1].CLK
CLK => bit_cnt[2].CLK
CLK => spi_clk_reg.CLK
CLK => mosi_reg.CLK
CLK => cs_n_reg.CLK
CLK => sclk_reg.CLK
CLK => mosi_meta.CLK
CLK => cs_n_meta.CLK
CLK => sclk_meta.CLK
RST => spi_clk_reg.OUTPUTSELECT
RST => last_bit_en.OUTPUTSELECT
RST => shreg_busy.OUTPUTSELECT
RST => bit_cnt.OUTPUTSELECT
RST => bit_cnt.OUTPUTSELECT
RST => bit_cnt.OUTPUTSELECT
SCLK => sclk_meta.DATAIN
CS_N => cs_n_meta.DATAIN
MOSI => mosi_meta.DATAIN
MISO <= MISO~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN[0] => data_shreg.DATAB
DIN[1] => data_shreg.DATAB
DIN[2] => data_shreg.DATAB
DIN[3] => data_shreg.DATAB
DIN[4] => data_shreg.DATAB
DIN[5] => data_shreg.DATAB
DIN[6] => data_shreg.DATAB
DIN[7] => data_shreg.DATAB
DIN[7] => MISO.DATAB
DIN_VLD => shreg_busy_p.IN1
DIN_VLD => load_data_en.IN1
DIN_RDY <= slave_ready.DB_MAX_OUTPUT_PORT_TYPE
DOUT[0] <= data_shreg[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= data_shreg[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= data_shreg[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= data_shreg[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= data_shreg[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= data_shreg[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= data_shreg[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= data_shreg[7].DB_MAX_OUTPUT_PORT_TYPE
DOUT_VLD <= rx_data_vld.DB_MAX_OUTPUT_PORT_TYPE


|system_test|system_pll:b2v_inst3
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|system_test|system_pll:b2v_inst3|altpll:altpll_component
inclk[0] => system_pll_altpll:auto_generated.inclk[0]
inclk[1] => system_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|system_test|system_pll:b2v_inst3|altpll:altpll_component|system_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|system_test|inout_mux:b2v_inst6
adr_mem[0] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[1] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[2] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[3] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[4] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[5] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[6] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[7] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[8] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[9] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[10] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[11] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[12] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[13] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[14] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[15] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
data_mem[0] <> data_mem[0]
data_mem[1] <> data_mem[1]
data_mem[2] <> data_mem[2]
data_mem[3] <> data_mem[3]
data_mem[4] <> data_mem[4]
data_mem[5] <> data_mem[5]
data_mem[6] <> data_mem[6]
data_mem[7] <> data_mem[7]
rw_mem <= rw_mem.DB_MAX_OUTPUT_PORT_TYPE
data_1[0] <> data_1[0]
data_1[1] <> data_1[1]
data_1[2] <> data_1[2]
data_1[3] <> data_1[3]
data_1[4] <> data_1[4]
data_1[5] <> data_1[5]
data_1[6] <> data_1[6]
data_1[7] <> data_1[7]
data_2[0] <> data_2[0]
data_2[1] <> data_2[1]
data_2[2] <> data_2[2]
data_2[3] <> data_2[3]
data_2[4] <> data_2[4]
data_2[5] <> data_2[5]
data_2[6] <> data_2[6]
data_2[7] <> data_2[7]
adr_1[0] => adr_mem.DATAB
adr_1[1] => adr_mem.DATAB
adr_1[2] => adr_mem.DATAB
adr_1[3] => adr_mem.DATAB
adr_1[4] => adr_mem.DATAB
adr_1[5] => adr_mem.DATAB
adr_1[6] => adr_mem.DATAB
adr_1[7] => adr_mem.DATAB
adr_1[8] => adr_mem.DATAB
adr_1[9] => adr_mem.DATAB
adr_1[10] => adr_mem.DATAB
adr_1[11] => adr_mem.DATAB
adr_1[12] => adr_mem.DATAB
adr_1[13] => adr_mem.DATAB
adr_1[14] => adr_mem.DATAB
adr_1[15] => adr_mem.DATAB
adr_2[0] => adr_mem.DATAA
adr_2[1] => adr_mem.DATAA
adr_2[2] => adr_mem.DATAA
adr_2[3] => adr_mem.DATAA
adr_2[4] => adr_mem.DATAA
adr_2[5] => adr_mem.DATAA
adr_2[6] => adr_mem.DATAA
adr_2[7] => adr_mem.DATAA
adr_2[8] => adr_mem.DATAA
adr_2[9] => adr_mem.DATAA
adr_2[10] => adr_mem.DATAA
adr_2[11] => adr_mem.DATAA
adr_2[12] => adr_mem.DATAA
adr_2[13] => adr_mem.DATAA
adr_2[14] => adr_mem.DATAA
adr_2[15] => adr_mem.DATAA
rw_1 => data_mem.IN0
rw_1 => rw_mem.DATAB
rw_1 => data_1.IN0
rw_2 => data_mem.IN0
rw_2 => rw_mem.DATAA
rw_2 => data_2.IN0
sel => data_2.IN1
sel => data_mem.IN1
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => data_1.IN1
sel => data_mem.IN1
sel => rw_mem.OUTPUTSELECT


|system_test|inout_mux:b2v_inst71
adr_mem[0] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[1] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[2] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[3] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[4] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[5] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[6] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[7] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[8] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[9] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[10] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[11] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[12] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[13] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[14] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
adr_mem[15] <= adr_mem.DB_MAX_OUTPUT_PORT_TYPE
data_mem[0] <> data_mem[0]
data_mem[1] <> data_mem[1]
data_mem[2] <> data_mem[2]
data_mem[3] <> data_mem[3]
data_mem[4] <> data_mem[4]
data_mem[5] <> data_mem[5]
data_mem[6] <> data_mem[6]
data_mem[7] <> data_mem[7]
rw_mem <= rw_mem.DB_MAX_OUTPUT_PORT_TYPE
data_1[0] <> data_1[0]
data_1[1] <> data_1[1]
data_1[2] <> data_1[2]
data_1[3] <> data_1[3]
data_1[4] <> data_1[4]
data_1[5] <> data_1[5]
data_1[6] <> data_1[6]
data_1[7] <> data_1[7]
data_2[0] <> data_2[0]
data_2[1] <> data_2[1]
data_2[2] <> data_2[2]
data_2[3] <> data_2[3]
data_2[4] <> data_2[4]
data_2[5] <> data_2[5]
data_2[6] <> data_2[6]
data_2[7] <> data_2[7]
adr_1[0] => adr_mem.DATAB
adr_1[1] => adr_mem.DATAB
adr_1[2] => adr_mem.DATAB
adr_1[3] => adr_mem.DATAB
adr_1[4] => adr_mem.DATAB
adr_1[5] => adr_mem.DATAB
adr_1[6] => adr_mem.DATAB
adr_1[7] => adr_mem.DATAB
adr_1[8] => adr_mem.DATAB
adr_1[9] => adr_mem.DATAB
adr_1[10] => adr_mem.DATAB
adr_1[11] => adr_mem.DATAB
adr_1[12] => adr_mem.DATAB
adr_1[13] => adr_mem.DATAB
adr_1[14] => adr_mem.DATAB
adr_1[15] => adr_mem.DATAB
adr_2[0] => adr_mem.DATAA
adr_2[1] => adr_mem.DATAA
adr_2[2] => adr_mem.DATAA
adr_2[3] => adr_mem.DATAA
adr_2[4] => adr_mem.DATAA
adr_2[5] => adr_mem.DATAA
adr_2[6] => adr_mem.DATAA
adr_2[7] => adr_mem.DATAA
adr_2[8] => adr_mem.DATAA
adr_2[9] => adr_mem.DATAA
adr_2[10] => adr_mem.DATAA
adr_2[11] => adr_mem.DATAA
adr_2[12] => adr_mem.DATAA
adr_2[13] => adr_mem.DATAA
adr_2[14] => adr_mem.DATAA
adr_2[15] => adr_mem.DATAA
rw_1 => data_mem.IN0
rw_1 => rw_mem.DATAB
rw_1 => data_1.IN0
rw_2 => data_mem.IN0
rw_2 => rw_mem.DATAA
rw_2 => data_2.IN0
sel => data_2.IN1
sel => data_mem.IN1
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => adr_mem.OUTPUTSELECT
sel => data_1.IN1
sel => data_mem.IN1
sel => rw_mem.OUTPUTSELECT


|system_test|oc_mem:b2v_inst8
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
addr[0] => Mux0.IN2
addr[0] => Mux1.IN2
addr[0] => Mux2.IN2
addr[0] => Mux3.IN2
addr[0] => Mux4.IN2
addr[0] => Mux5.IN2
addr[0] => Mux6.IN2
addr[0] => Mux7.IN2
addr[0] => Decoder0.IN2
addr[1] => Mux0.IN1
addr[1] => Mux1.IN1
addr[1] => Mux2.IN1
addr[1] => Mux3.IN1
addr[1] => Mux4.IN1
addr[1] => Mux5.IN1
addr[1] => Mux6.IN1
addr[1] => Mux7.IN1
addr[1] => Decoder0.IN1
addr[2] => Mux0.IN0
addr[2] => Mux1.IN0
addr[2] => Mux2.IN0
addr[2] => Mux3.IN0
addr[2] => Mux4.IN0
addr[2] => Mux5.IN0
addr[2] => Mux6.IN0
addr[2] => Mux7.IN0
addr[2] => Decoder0.IN0
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => data[0].OE
we => data[1].OE
we => data[2].OE
we => data[3].OE
we => data[4].OE
we => data[5].OE
we => data[6].OE
we => data[7].OE
we => data_out[0].ENA
we => \memory_proc:mem[7][7].ENA
we => \memory_proc:mem[7][6].ENA
we => \memory_proc:mem[7][5].ENA
we => \memory_proc:mem[7][4].ENA
we => \memory_proc:mem[7][3].ENA
we => \memory_proc:mem[7][2].ENA
we => \memory_proc:mem[7][1].ENA
we => \memory_proc:mem[7][0].ENA
we => \memory_proc:mem[6][7].ENA
we => \memory_proc:mem[6][6].ENA
we => \memory_proc:mem[6][5].ENA
we => \memory_proc:mem[6][4].ENA
we => \memory_proc:mem[6][3].ENA
we => \memory_proc:mem[6][2].ENA
we => \memory_proc:mem[6][1].ENA
we => \memory_proc:mem[6][0].ENA
we => \memory_proc:mem[5][7].ENA
we => \memory_proc:mem[5][6].ENA
we => \memory_proc:mem[5][5].ENA
we => \memory_proc:mem[5][4].ENA
we => \memory_proc:mem[5][3].ENA
we => \memory_proc:mem[5][2].ENA
we => \memory_proc:mem[5][1].ENA
we => \memory_proc:mem[5][0].ENA
we => \memory_proc:mem[4][7].ENA
we => \memory_proc:mem[4][6].ENA
we => \memory_proc:mem[4][5].ENA
we => \memory_proc:mem[4][4].ENA
we => \memory_proc:mem[4][3].ENA
we => \memory_proc:mem[4][2].ENA
we => \memory_proc:mem[4][1].ENA
we => \memory_proc:mem[4][0].ENA
we => \memory_proc:mem[3][7].ENA
we => \memory_proc:mem[3][6].ENA
we => \memory_proc:mem[3][5].ENA
we => \memory_proc:mem[3][4].ENA
we => \memory_proc:mem[3][3].ENA
we => \memory_proc:mem[3][2].ENA
we => \memory_proc:mem[3][1].ENA
we => \memory_proc:mem[3][0].ENA
we => \memory_proc:mem[2][7].ENA
we => \memory_proc:mem[2][6].ENA
we => \memory_proc:mem[2][5].ENA
we => \memory_proc:mem[2][4].ENA
we => \memory_proc:mem[2][3].ENA
we => \memory_proc:mem[2][2].ENA
we => \memory_proc:mem[2][1].ENA
we => \memory_proc:mem[2][0].ENA
we => \memory_proc:mem[1][7].ENA
we => \memory_proc:mem[1][6].ENA
we => \memory_proc:mem[1][5].ENA
we => \memory_proc:mem[1][4].ENA
we => \memory_proc:mem[1][3].ENA
we => \memory_proc:mem[1][2].ENA
we => \memory_proc:mem[1][1].ENA
we => \memory_proc:mem[1][0].ENA
we => \memory_proc:mem[0][7].ENA
we => \memory_proc:mem[0][6].ENA
we => \memory_proc:mem[0][5].ENA
we => \memory_proc:mem[0][4].ENA
we => \memory_proc:mem[0][3].ENA
we => \memory_proc:mem[0][2].ENA
we => \memory_proc:mem[0][1].ENA
we => \memory_proc:mem[0][0].ENA
we => data_out[7].ENA
we => data_out[6].ENA
we => data_out[5].ENA
we => data_out[4].ENA
we => data_out[3].ENA
we => data_out[2].ENA
we => data_out[1].ENA
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => \memory_proc:mem[0][0].CLK
clk => \memory_proc:mem[0][1].CLK
clk => \memory_proc:mem[0][2].CLK
clk => \memory_proc:mem[0][3].CLK
clk => \memory_proc:mem[0][4].CLK
clk => \memory_proc:mem[0][5].CLK
clk => \memory_proc:mem[0][6].CLK
clk => \memory_proc:mem[0][7].CLK
clk => \memory_proc:mem[1][0].CLK
clk => \memory_proc:mem[1][1].CLK
clk => \memory_proc:mem[1][2].CLK
clk => \memory_proc:mem[1][3].CLK
clk => \memory_proc:mem[1][4].CLK
clk => \memory_proc:mem[1][5].CLK
clk => \memory_proc:mem[1][6].CLK
clk => \memory_proc:mem[1][7].CLK
clk => \memory_proc:mem[2][0].CLK
clk => \memory_proc:mem[2][1].CLK
clk => \memory_proc:mem[2][2].CLK
clk => \memory_proc:mem[2][3].CLK
clk => \memory_proc:mem[2][4].CLK
clk => \memory_proc:mem[2][5].CLK
clk => \memory_proc:mem[2][6].CLK
clk => \memory_proc:mem[2][7].CLK
clk => \memory_proc:mem[3][0].CLK
clk => \memory_proc:mem[3][1].CLK
clk => \memory_proc:mem[3][2].CLK
clk => \memory_proc:mem[3][3].CLK
clk => \memory_proc:mem[3][4].CLK
clk => \memory_proc:mem[3][5].CLK
clk => \memory_proc:mem[3][6].CLK
clk => \memory_proc:mem[3][7].CLK
clk => \memory_proc:mem[4][0].CLK
clk => \memory_proc:mem[4][1].CLK
clk => \memory_proc:mem[4][2].CLK
clk => \memory_proc:mem[4][3].CLK
clk => \memory_proc:mem[4][4].CLK
clk => \memory_proc:mem[4][5].CLK
clk => \memory_proc:mem[4][6].CLK
clk => \memory_proc:mem[4][7].CLK
clk => \memory_proc:mem[5][0].CLK
clk => \memory_proc:mem[5][1].CLK
clk => \memory_proc:mem[5][2].CLK
clk => \memory_proc:mem[5][3].CLK
clk => \memory_proc:mem[5][4].CLK
clk => \memory_proc:mem[5][5].CLK
clk => \memory_proc:mem[5][6].CLK
clk => \memory_proc:mem[5][7].CLK
clk => \memory_proc:mem[6][0].CLK
clk => \memory_proc:mem[6][1].CLK
clk => \memory_proc:mem[6][2].CLK
clk => \memory_proc:mem[6][3].CLK
clk => \memory_proc:mem[6][4].CLK
clk => \memory_proc:mem[6][5].CLK
clk => \memory_proc:mem[6][6].CLK
clk => \memory_proc:mem[6][7].CLK
clk => \memory_proc:mem[7][0].CLK
clk => \memory_proc:mem[7][1].CLK
clk => \memory_proc:mem[7][2].CLK
clk => \memory_proc:mem[7][3].CLK
clk => \memory_proc:mem[7][4].CLK
clk => \memory_proc:mem[7][5].CLK
clk => \memory_proc:mem[7][6].CLK
clk => \memory_proc:mem[7][7].CLK
reset => data_out[0].ACLR
reset => data_out[1].ACLR
reset => data_out[2].ACLR
reset => data_out[3].ACLR
reset => data_out[4].ACLR
reset => data_out[5].ACLR
reset => data_out[6].ACLR
reset => data_out[7].ACLR
reset => \memory_proc:mem[0][0].ACLR
reset => \memory_proc:mem[0][1].ACLR
reset => \memory_proc:mem[0][2].ACLR
reset => \memory_proc:mem[0][3].ACLR
reset => \memory_proc:mem[0][4].ACLR
reset => \memory_proc:mem[0][5].ACLR
reset => \memory_proc:mem[0][6].ACLR
reset => \memory_proc:mem[0][7].ACLR
reset => \memory_proc:mem[1][0].ACLR
reset => \memory_proc:mem[1][1].ACLR
reset => \memory_proc:mem[1][2].ACLR
reset => \memory_proc:mem[1][3].ACLR
reset => \memory_proc:mem[1][4].ACLR
reset => \memory_proc:mem[1][5].ACLR
reset => \memory_proc:mem[1][6].ACLR
reset => \memory_proc:mem[1][7].ACLR
reset => \memory_proc:mem[2][0].ACLR
reset => \memory_proc:mem[2][1].ACLR
reset => \memory_proc:mem[2][2].ACLR
reset => \memory_proc:mem[2][3].ACLR
reset => \memory_proc:mem[2][4].ACLR
reset => \memory_proc:mem[2][5].ACLR
reset => \memory_proc:mem[2][6].ACLR
reset => \memory_proc:mem[2][7].ACLR
reset => \memory_proc:mem[3][0].ACLR
reset => \memory_proc:mem[3][1].ACLR
reset => \memory_proc:mem[3][2].ACLR
reset => \memory_proc:mem[3][3].ACLR
reset => \memory_proc:mem[3][4].ACLR
reset => \memory_proc:mem[3][5].ACLR
reset => \memory_proc:mem[3][6].ACLR
reset => \memory_proc:mem[3][7].ACLR
reset => \memory_proc:mem[4][0].ACLR
reset => \memory_proc:mem[4][1].ACLR
reset => \memory_proc:mem[4][2].ACLR
reset => \memory_proc:mem[4][3].ACLR
reset => \memory_proc:mem[4][4].ACLR
reset => \memory_proc:mem[4][5].ACLR
reset => \memory_proc:mem[4][6].ACLR
reset => \memory_proc:mem[4][7].ACLR
reset => \memory_proc:mem[5][0].ACLR
reset => \memory_proc:mem[5][1].ACLR
reset => \memory_proc:mem[5][2].ACLR
reset => \memory_proc:mem[5][3].ACLR
reset => \memory_proc:mem[5][4].ACLR
reset => \memory_proc:mem[5][5].ACLR
reset => \memory_proc:mem[5][6].ACLR
reset => \memory_proc:mem[5][7].ACLR
reset => \memory_proc:mem[6][0].ACLR
reset => \memory_proc:mem[6][1].ACLR
reset => \memory_proc:mem[6][2].ACLR
reset => \memory_proc:mem[6][3].ACLR
reset => \memory_proc:mem[6][4].ACLR
reset => \memory_proc:mem[6][5].ACLR
reset => \memory_proc:mem[6][6].ACLR
reset => \memory_proc:mem[6][7].ACLR
reset => \memory_proc:mem[7][0].ACLR
reset => \memory_proc:mem[7][1].ACLR
reset => \memory_proc:mem[7][2].ACLR
reset => \memory_proc:mem[7][3].ACLR
reset => \memory_proc:mem[7][4].ACLR
reset => \memory_proc:mem[7][5].ACLR
reset => \memory_proc:mem[7][6].ACLR
reset => \memory_proc:mem[7][7].ACLR


|system_test|oc_mem:b2v_inst9
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
addr[0] => Mux0.IN2
addr[0] => Mux1.IN2
addr[0] => Mux2.IN2
addr[0] => Mux3.IN2
addr[0] => Mux4.IN2
addr[0] => Mux5.IN2
addr[0] => Mux6.IN2
addr[0] => Mux7.IN2
addr[0] => Decoder0.IN2
addr[1] => Mux0.IN1
addr[1] => Mux1.IN1
addr[1] => Mux2.IN1
addr[1] => Mux3.IN1
addr[1] => Mux4.IN1
addr[1] => Mux5.IN1
addr[1] => Mux6.IN1
addr[1] => Mux7.IN1
addr[1] => Decoder0.IN1
addr[2] => Mux0.IN0
addr[2] => Mux1.IN0
addr[2] => Mux2.IN0
addr[2] => Mux3.IN0
addr[2] => Mux4.IN0
addr[2] => Mux5.IN0
addr[2] => Mux6.IN0
addr[2] => Mux7.IN0
addr[2] => Decoder0.IN0
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => data[0].OE
we => data[1].OE
we => data[2].OE
we => data[3].OE
we => data[4].OE
we => data[5].OE
we => data[6].OE
we => data[7].OE
we => data_out[0].ENA
we => \memory_proc:mem[7][7].ENA
we => \memory_proc:mem[7][6].ENA
we => \memory_proc:mem[7][5].ENA
we => \memory_proc:mem[7][4].ENA
we => \memory_proc:mem[7][3].ENA
we => \memory_proc:mem[7][2].ENA
we => \memory_proc:mem[7][1].ENA
we => \memory_proc:mem[7][0].ENA
we => \memory_proc:mem[6][7].ENA
we => \memory_proc:mem[6][6].ENA
we => \memory_proc:mem[6][5].ENA
we => \memory_proc:mem[6][4].ENA
we => \memory_proc:mem[6][3].ENA
we => \memory_proc:mem[6][2].ENA
we => \memory_proc:mem[6][1].ENA
we => \memory_proc:mem[6][0].ENA
we => \memory_proc:mem[5][7].ENA
we => \memory_proc:mem[5][6].ENA
we => \memory_proc:mem[5][5].ENA
we => \memory_proc:mem[5][4].ENA
we => \memory_proc:mem[5][3].ENA
we => \memory_proc:mem[5][2].ENA
we => \memory_proc:mem[5][1].ENA
we => \memory_proc:mem[5][0].ENA
we => \memory_proc:mem[4][7].ENA
we => \memory_proc:mem[4][6].ENA
we => \memory_proc:mem[4][5].ENA
we => \memory_proc:mem[4][4].ENA
we => \memory_proc:mem[4][3].ENA
we => \memory_proc:mem[4][2].ENA
we => \memory_proc:mem[4][1].ENA
we => \memory_proc:mem[4][0].ENA
we => \memory_proc:mem[3][7].ENA
we => \memory_proc:mem[3][6].ENA
we => \memory_proc:mem[3][5].ENA
we => \memory_proc:mem[3][4].ENA
we => \memory_proc:mem[3][3].ENA
we => \memory_proc:mem[3][2].ENA
we => \memory_proc:mem[3][1].ENA
we => \memory_proc:mem[3][0].ENA
we => \memory_proc:mem[2][7].ENA
we => \memory_proc:mem[2][6].ENA
we => \memory_proc:mem[2][5].ENA
we => \memory_proc:mem[2][4].ENA
we => \memory_proc:mem[2][3].ENA
we => \memory_proc:mem[2][2].ENA
we => \memory_proc:mem[2][1].ENA
we => \memory_proc:mem[2][0].ENA
we => \memory_proc:mem[1][7].ENA
we => \memory_proc:mem[1][6].ENA
we => \memory_proc:mem[1][5].ENA
we => \memory_proc:mem[1][4].ENA
we => \memory_proc:mem[1][3].ENA
we => \memory_proc:mem[1][2].ENA
we => \memory_proc:mem[1][1].ENA
we => \memory_proc:mem[1][0].ENA
we => \memory_proc:mem[0][7].ENA
we => \memory_proc:mem[0][6].ENA
we => \memory_proc:mem[0][5].ENA
we => \memory_proc:mem[0][4].ENA
we => \memory_proc:mem[0][3].ENA
we => \memory_proc:mem[0][2].ENA
we => \memory_proc:mem[0][1].ENA
we => \memory_proc:mem[0][0].ENA
we => data_out[7].ENA
we => data_out[6].ENA
we => data_out[5].ENA
we => data_out[4].ENA
we => data_out[3].ENA
we => data_out[2].ENA
we => data_out[1].ENA
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => \memory_proc:mem[0][0].CLK
clk => \memory_proc:mem[0][1].CLK
clk => \memory_proc:mem[0][2].CLK
clk => \memory_proc:mem[0][3].CLK
clk => \memory_proc:mem[0][4].CLK
clk => \memory_proc:mem[0][5].CLK
clk => \memory_proc:mem[0][6].CLK
clk => \memory_proc:mem[0][7].CLK
clk => \memory_proc:mem[1][0].CLK
clk => \memory_proc:mem[1][1].CLK
clk => \memory_proc:mem[1][2].CLK
clk => \memory_proc:mem[1][3].CLK
clk => \memory_proc:mem[1][4].CLK
clk => \memory_proc:mem[1][5].CLK
clk => \memory_proc:mem[1][6].CLK
clk => \memory_proc:mem[1][7].CLK
clk => \memory_proc:mem[2][0].CLK
clk => \memory_proc:mem[2][1].CLK
clk => \memory_proc:mem[2][2].CLK
clk => \memory_proc:mem[2][3].CLK
clk => \memory_proc:mem[2][4].CLK
clk => \memory_proc:mem[2][5].CLK
clk => \memory_proc:mem[2][6].CLK
clk => \memory_proc:mem[2][7].CLK
clk => \memory_proc:mem[3][0].CLK
clk => \memory_proc:mem[3][1].CLK
clk => \memory_proc:mem[3][2].CLK
clk => \memory_proc:mem[3][3].CLK
clk => \memory_proc:mem[3][4].CLK
clk => \memory_proc:mem[3][5].CLK
clk => \memory_proc:mem[3][6].CLK
clk => \memory_proc:mem[3][7].CLK
clk => \memory_proc:mem[4][0].CLK
clk => \memory_proc:mem[4][1].CLK
clk => \memory_proc:mem[4][2].CLK
clk => \memory_proc:mem[4][3].CLK
clk => \memory_proc:mem[4][4].CLK
clk => \memory_proc:mem[4][5].CLK
clk => \memory_proc:mem[4][6].CLK
clk => \memory_proc:mem[4][7].CLK
clk => \memory_proc:mem[5][0].CLK
clk => \memory_proc:mem[5][1].CLK
clk => \memory_proc:mem[5][2].CLK
clk => \memory_proc:mem[5][3].CLK
clk => \memory_proc:mem[5][4].CLK
clk => \memory_proc:mem[5][5].CLK
clk => \memory_proc:mem[5][6].CLK
clk => \memory_proc:mem[5][7].CLK
clk => \memory_proc:mem[6][0].CLK
clk => \memory_proc:mem[6][1].CLK
clk => \memory_proc:mem[6][2].CLK
clk => \memory_proc:mem[6][3].CLK
clk => \memory_proc:mem[6][4].CLK
clk => \memory_proc:mem[6][5].CLK
clk => \memory_proc:mem[6][6].CLK
clk => \memory_proc:mem[6][7].CLK
clk => \memory_proc:mem[7][0].CLK
clk => \memory_proc:mem[7][1].CLK
clk => \memory_proc:mem[7][2].CLK
clk => \memory_proc:mem[7][3].CLK
clk => \memory_proc:mem[7][4].CLK
clk => \memory_proc:mem[7][5].CLK
clk => \memory_proc:mem[7][6].CLK
clk => \memory_proc:mem[7][7].CLK
reset => data_out[0].ACLR
reset => data_out[1].ACLR
reset => data_out[2].ACLR
reset => data_out[3].ACLR
reset => data_out[4].ACLR
reset => data_out[5].ACLR
reset => data_out[6].ACLR
reset => data_out[7].ACLR
reset => \memory_proc:mem[0][0].ACLR
reset => \memory_proc:mem[0][1].ACLR
reset => \memory_proc:mem[0][2].ACLR
reset => \memory_proc:mem[0][3].ACLR
reset => \memory_proc:mem[0][4].ACLR
reset => \memory_proc:mem[0][5].ACLR
reset => \memory_proc:mem[0][6].ACLR
reset => \memory_proc:mem[0][7].ACLR
reset => \memory_proc:mem[1][0].ACLR
reset => \memory_proc:mem[1][1].ACLR
reset => \memory_proc:mem[1][2].ACLR
reset => \memory_proc:mem[1][3].ACLR
reset => \memory_proc:mem[1][4].ACLR
reset => \memory_proc:mem[1][5].ACLR
reset => \memory_proc:mem[1][6].ACLR
reset => \memory_proc:mem[1][7].ACLR
reset => \memory_proc:mem[2][0].ACLR
reset => \memory_proc:mem[2][1].ACLR
reset => \memory_proc:mem[2][2].ACLR
reset => \memory_proc:mem[2][3].ACLR
reset => \memory_proc:mem[2][4].ACLR
reset => \memory_proc:mem[2][5].ACLR
reset => \memory_proc:mem[2][6].ACLR
reset => \memory_proc:mem[2][7].ACLR
reset => \memory_proc:mem[3][0].ACLR
reset => \memory_proc:mem[3][1].ACLR
reset => \memory_proc:mem[3][2].ACLR
reset => \memory_proc:mem[3][3].ACLR
reset => \memory_proc:mem[3][4].ACLR
reset => \memory_proc:mem[3][5].ACLR
reset => \memory_proc:mem[3][6].ACLR
reset => \memory_proc:mem[3][7].ACLR
reset => \memory_proc:mem[4][0].ACLR
reset => \memory_proc:mem[4][1].ACLR
reset => \memory_proc:mem[4][2].ACLR
reset => \memory_proc:mem[4][3].ACLR
reset => \memory_proc:mem[4][4].ACLR
reset => \memory_proc:mem[4][5].ACLR
reset => \memory_proc:mem[4][6].ACLR
reset => \memory_proc:mem[4][7].ACLR
reset => \memory_proc:mem[5][0].ACLR
reset => \memory_proc:mem[5][1].ACLR
reset => \memory_proc:mem[5][2].ACLR
reset => \memory_proc:mem[5][3].ACLR
reset => \memory_proc:mem[5][4].ACLR
reset => \memory_proc:mem[5][5].ACLR
reset => \memory_proc:mem[5][6].ACLR
reset => \memory_proc:mem[5][7].ACLR
reset => \memory_proc:mem[6][0].ACLR
reset => \memory_proc:mem[6][1].ACLR
reset => \memory_proc:mem[6][2].ACLR
reset => \memory_proc:mem[6][3].ACLR
reset => \memory_proc:mem[6][4].ACLR
reset => \memory_proc:mem[6][5].ACLR
reset => \memory_proc:mem[6][6].ACLR
reset => \memory_proc:mem[6][7].ACLR
reset => \memory_proc:mem[7][0].ACLR
reset => \memory_proc:mem[7][1].ACLR
reset => \memory_proc:mem[7][2].ACLR
reset => \memory_proc:mem[7][3].ACLR
reset => \memory_proc:mem[7][4].ACLR
reset => \memory_proc:mem[7][5].ACLR
reset => \memory_proc:mem[7][6].ACLR
reset => \memory_proc:mem[7][7].ACLR


