#ifndef _SAF774X_RADIO_REGS_H
#define _SAF774X_RADIO_REGS_H

/* Memory offsets of all TDSP's */
#define TDSP1_X_OFFSET                      0x010000
#define TDSP1_Y_OFFSET                      0x011000
#define TDSP1E_X_OFFSET                     0x030000
#define TDSP1E_Y_OFFSET                     0x031000
#define TDSP2_X_OFFSET                      0x050000
#define TDSP2_Y_OFFSET                      0x051000

/* TDSP 1 X memory */
#define TDSP1_X_FW_Version1                 0x010000
#define TDSP1_X_FW_version2                 0x010001
#define TDSP1_X_FW_RadMod                   0x010005
#define TDSP1_X_FW_RadStat                  0x010007
#define TDSP1_X_FW_KeyCod                   0x010008
#define TDSP1_X_pFW_OutIisL1                0x010019
#define TDSP1_X_pFW_OutIisR1                0x01001A
#define TDSP1_X_pFW_OutIisL2                0x01001B
#define TDSP1_X_pFW_OutIisR2                0x01001C
#define TDSP1_X_FW_Lef1_Out                 0x010026
#define TDSP1_X_FW_Rig1_Out                 0x010027
#define TDSP1_X_FW_Lef2_Out                 0x010028
#define TDSP1_X_FW_Rig2_Out                 0x010029
#define TDSP1_X_wCIBW_1_CtlCof_in           0x010070
#define TDSP1_X_wCIBW_7_CtlCof_in           0x0100B8
#define TDSP1_X_wACIB_1_OobFlt_out          0x0100CE
#define TDSP1_X_wFCIB_1_BwSet_outS          0x0100E6
#define TDSP1_X_wFDUN_1_SlwAvg_out          0x010151
#define TDSP1_X_wFDUN_1_CusOutSlwAvg_out    0x010152
#define TDSP1_X_FW_FMJumpTimeoutPreset      0x01016A
#define TDSP1_X_FW_pPDC1_AGC_CTRL_5         0x010188
#define TDSP1_X_ACIB_1_FirCtlFix            0x0101D8
#define TDSP1_X_ACIB_1_OobThr               0x0101DB
#define TDSP1_X_CIBW_6_FirCtl               0x0102CF
#define TDSP1_X_CIBW_8_FirCtl               0x0102D1
#define TDSP1_X_FCIB_1_FixSet               0x01031E
#define TDSP1_X_FCIB_1_AttLim               0x01031F
#define TDSP1_X_FCIB_1_DefaultMinBW         0x010322
#define TDSP1_X_FDUN_1_AttTme2              0x0103AA
#define TDSP1_X_FDUN_1_RecTme2              0x0103AB
#define TDSP1_X_FDUN_1_CusOutAttTme         0x0103AC
#define TDSP1_X_FDUN_1_CusOutRecTme         0x0103AD
#define TDSP1_X_FDUN_1_CusOutAttTme1        0x0103AE
#define TDSP1_X_FDUN_1_CusOutRecTme1        0x0103AF
#define TDSP1_X_FDUN_1_CusOutAttTme2        0x0103B0
#define TDSP1_X_FDUN_1_CusOutRecTme2        0x0103B1
#define TDSP1_X_FMID_1_MPXThr               0x0103D5
#define TDSP1_X_FMID_1_MPXHldStr            0x0103D7
#define TDSP1_X_FIIS_1_MPXDlya0             0x0103E0
#define TDSP1_X_FIIS_1_pMPXDlya             0x0103E8
#define TDSP1_X_GALC_1_AgcDcommandGain      0x010617

/* TDSP 1 Y memory */
#define TDSP1_Y_FW_1_RstChk                 0x011006
#define TDSP1_Y_FW_1_FMLP_TunSwt            0x01100A
#define TDSP1_Y_wACIB_1_Oob_out             0x011101
#define TDSP1_Y_FW_Clicknoise_Enable        0x011128
#define TDSP1_Y_ACIB_1_DmablRanSlp          0x011129
#define TDSP1_Y_ACIB_1_DmablRanOfs          0x01112A
#define TDSP1_Y_ACIB_1_DmablRanMin          0x01112B
#define TDSP1_Y_ACIB_1_DmablRanMax          0x01112C
#define TDSP1_Y_ACIB_1_DwbolRanSlp          0x01112D
#define TDSP1_Y_ACIB_1_DwbolRanOfs          0x01112E
#define TDSP1_Y_ACIB_1_DwbolRanMin          0x01112F
#define TDSP1_Y_ACIB_1_DwbolRanMax          0x011130
#define TDSP1_Y_ACIB_1_BWSetMan             0x01113A
#define TDSP1_Y_ACII_1_DwnCntStp            0x01113C
#define TDSP1_Y_ACII_1_RanMinDs             0x011142
#define TDSP1_Y_ADII_1_QpdOutGn             0x011153
#define TDSP1_Y_FCIB_1_RanSlpTE             0x011192
#define TDSP1_Y_FCIB_1_RanOfsTE             0x011193
#define TDSP1_Y_FCIB_1_RanMinTE             0x011194
#define TDSP1_Y_FCIB_1_RanMaxTE             0x011195
#define TDSP1_Y_FCIB_1_RanSlpBst            0x011196
#define TDSP1_Y_FCIB_1_RanOfsBst            0x011197
#define TDSP1_Y_FCIB_1_RanSlpDec            0x01119C
#define TDSP1_Y_FCIB_1_RanOfsDec            0x01119D
#define TDSP1_Y_FCIB_1_RanMinDec            0x01119E
#define TDSP1_Y_FCIB_1_RanMaxDec            0x01119F
#define TDSP1_Y_FCIB_1_BWSetMan             0x0111A5
#define TDSP1_Y_FCIB_1_FixInSwt             0x0111A6
#define TDSP1_Y_FDUN_1_RanSlp               0x0111C8
#define TDSP1_Y_FDUN_1_CusOutRanSlp         0x0111CB
#define TDSP1_Y_FDUN_1_CusOutRanOfs         0x0111CC
#define TDSP1_Y_FDUN_1_CusOutRanMin         0x0111CD
#define TDSP1_Y_FMIC_1_SupThr               0x0111D9
#define TDSP1_Y_FMID_1_RanSlp               0x0111DA
#define TDSP1_Y_FMID_1_MPXQpdCofRti         0x0111E1
#define TDSP1_Y_FMID_1_MPXQpdCofRtd         0x0111E2
#define TDSP1_Y_FMID_1_NseThrGn             0x0111E3
#define TDSP1_Y_GALC_1_AgcAcommandGain      0x011264
#define TDSP1_Y_GALC_1_AgcBcommandGain      0x011265
#define TDSP1_Y_GALC_1_AgcCcommandGain      0x011266

/* TDSP 1E X memory */
#define TDSP1E_X_FW_Version1                0x030000
#define TDSP1E_X_FW_version2                0x030001
#define TDSP1E_X_pFW_OutIisL1               0x03000B
#define TDSP1E_X_pFW_OutIisR1               0x03000C
#define TDSP1E_X_pFW_OutIisL2               0x03000D
#define TDSP1E_X_pFW_OutIisR2               0x03000E
#define TDSP1E_X_FW_KAD1Swt                 0x030012
#define TDSP1E_X_FW_KAD2Swt                 0x030013
#define TDSP1E_X_FW_Mem1Adr06               0x03001E
#define TDSP1E_X_wCIBW_1_CtlCof_in          0x030030
#define TDSP1E_X_FW_Lef1_Out                0x030032
#define TDSP1E_X_FW_Rig1_Out                0x030033
#define TDSP1E_X_FW_Lef2_Out                0x030035
#define TDSP1E_X_FW_Rig2_Out                0x030036
#define TDSP1E_X_FW_PdMuteTimeoutPreset     0x030042
#define TDSP1E_X_FW_FDLE_1_LvlQpd_outS      0x030052
#define TDSP1E_X_FW_FIOF_1_Ofs_outS         0x030053
#define TDSP1E_X_FW_FDUN_1_SlwAvg_outS      0x030054
#define TDSP1E_X_FW_FDMP_1_MltQpd_outS      0x030055
#define TDSP1E_X_FW_IAFU_Timeout_Time       0x03007D
#define TDSP1E_X_FW_IAFU_Int_Clr            0x030080
#define TDSP1E_X_FW_IAFU_Int_Width          0x030081
#define TDSP1E_X_FW_IAFU_Arm                0x030083
#define TDSP1E_X_wFW_IAFU_Int_out           0x030085
#define TDSP1E_X_wFCSN_1_UsrCtrl_in         0x03008B
#define TDSP1E_X_wFCSB_1_UsrCtrl_in         0x03008C
#define TDSP1E_X_wFCVR_1_UsrCtrl_in         0x03008D
#define TDSP1E_X_wFCAB_1_UsrCtrl_in         0x03008E
#define TDSP1E_X_wWDLE_1_LvlFlt_out         0x030091
#define TDSP1E_X_wADMO_1_Mod_out            0x0300A5
#define TDSP1E_X_wADLE_1_LvlFlt_out         0x0300AF
#define TDSP1E_X_wADLE_1_CusOutLvlFlt_out   0x0300B0
#define TDSP1E_X_wAIOF_1_Ofs_out            0x0300B1
#define TDSP1E_X_wFDMO_1_ModFst_out         0x0300C8
#define TDSP1E_X_wFDPA_1_PseThr_in          0x0300C9
#define TDSP1E_X_wFDLE_1_LvlQpd_out         0x0300D9
#define TDSP1E_X_wFDLE_1_CusOutLvlQpd_out   0x0300DB
#define TDSP1E_X_wFDMP_1_MltQpd_out         0x0300DC
#define TDSP1E_X_wFDMP_1_CusOutMltQpd_out   0x0300DD
#define TDSP1E_X_wFIOF_1_Ofs_out            0x0300E9
#define TDSP1E_X_FW_FMJumpTimeoutPreset     0x0300EA
#define TDSP1E_X_wWIOF_1_Ofs_out            0x0300FC
#define TDSP1E_X_ACAB_1_TimDec              0x030135
#define TDSP1E_X_ACIS_1_Ofs                 0x03013A
#define TDSP1E_X_ACIS_1_IFPlsStrStr         0x03013B
#define TDSP1E_X_ACIS_1_pIFIntDly           0x03013D
#define TDSP1E_X_ACVR_1_TimDec              0x030143
#define TDSP1E_X_IntVal7                    0x030189
#define TDSP1E_X_IntVal8                    0x03018A
#define TDSP1E_X_FCAB_1_LvlRtdFast          0x0302B4
#define TDSP1E_X_FCAB_1_LvlRtdSlow          0x0302B6
#define TDSP1E_X_FCAB_1_MltRtdFast          0x0302B9
#define TDSP1E_X_FCAB_1_MltRtdSlow          0x0302BB
#define TDSP1E_X_FCAB_1_UsnRtdFast          0x0302BE
#define TDSP1E_X_FCAB_1_UsnRtdSlow          0x0302C0
#define TDSP1E_X_FCAB_1_UsrCtrlRta          0x0302C3
#define TDSP1E_X_FCAB_1_UsrCtrlRtd          0x0302C4
#define TDSP1E_X_FCSB_1_InvBlendFactor      0x0302C7
#define TDSP1E_X_FCSB_1_LvlRtdFast          0x0302CA
#define TDSP1E_X_FCSB_1_LvlRtdSlow          0x0302CC
#define TDSP1E_X_FCSB_1_MltRtdFast          0x0302CF
#define TDSP1E_X_FCSB_1_MltRtdSlow          0x0302D1
#define TDSP1E_X_FCSB_1_UsnRtdFast          0x0302D4
#define TDSP1E_X_FCSB_1_UsnRtdSlow          0x0302D6
#define TDSP1E_X_FCSB_1_UsrCtrlRta          0x0302D9
#define TDSP1E_X_FCSB_1_UsrCtrlRtd          0x0302DA
#define TDSP1E_X_FCVR_1_LvlRtdFast          0x0302E0
#define TDSP1E_X_FCVR_1_LvlRtdSlow          0x0302E2
#define TDSP1E_X_FCVR_1_MltRtdFast          0x0302E5
#define TDSP1E_X_FCVR_1_MltRtdSlow          0x0302E7
#define TDSP1E_X_FCVR_1_UsnRtdFast          0x0302EA
#define TDSP1E_X_FCVR_1_UsnRtdSlow          0x0302EC
#define TDSP1E_X_FCVR_1_UsrCtrlRta          0x0302EF
#define TDSP1E_X_FCVR_1_UsrCtrlRtd          0x0302F0
#define TDSP1E_X_FDFC_1_NegThr              0x030318
#define TDSP1E_X_FDFC_1_PosThr              0x030319
#define TDSP1E_X_FDFC_1_HofCntInit          0x03031C
#define TDSP1E_X_FDFC_1_PlsCntInit          0x03031D
#define TDSP1E_X_FDFC_1_DbgLvl_out          0x03031E
#define TDSP1E_X_FDFC_1_DbgMlt_out          0x03031F
#define TDSP1E_X_FDFC_1_DbgUsn_out          0x030320
#define TDSP1E_X_FDFC_1_DbgSum_out          0x030321
#define TDSP1E_X_FDFC_1_DbgHpf_out          0x030322
#define TDSP1E_X_FDPA_1_Thr2                0x03038C
#define TDSP1E_X_FCSN_1_InvNoiseFactor      0x03038E
#define TDSP1E_X_FCSN_1_LvlRtdFast          0x030391
#define TDSP1E_X_FCSN_1_LvlRtdSlow          0x030393
#define TDSP1E_X_FCSN_1_MltRtdFast          0x030396
#define TDSP1E_X_FCSN_1_MltRtdSlow          0x030398
#define TDSP1E_X_FCSN_1_UsnRtdFast          0x03039B
#define TDSP1E_X_FCSN_1_UsnRtdSlow          0x03039D
#define TDSP1E_X_FCSN_1_UsrCtrlRta          0x0303A0
#define TDSP1E_X_FCSN_1_UsrCtrlRtd          0x0303A1
#define TDSP1E_X_WCVR_1_LvlRtdFast          0x03068A
#define TDSP1E_X_WCVR_1_LvlRtdSlow          0x03068C
#define TDSP1E_X_FCDI_1_InfXPtr_00          0x0306A0
#define TDSP1E_X_FCDI_1_InfXPtr_01          0x0306A1
#define TDSP1E_X_FCDI_1_InfXPtr_02          0x0306A2
#define TDSP1E_X_FCDI_1_InfXPtr_03          0x0306A3
#define TDSP1E_X_FCDI_1_InfXPtr_04          0x0306A4
#define TDSP1E_X_FCDI_1_InfXPtr_05          0x0306A5
#define TDSP1E_X_FCDI_1_InfXPtr_06          0x0306A6
#define TDSP1E_X_FCDI_1_InfYPtr_00          0x0306A7
#define TDSP1E_X_FCDI_1_InfYPtr_01          0x0306A8
#define TDSP1E_X_FCDI_1_InfYPtr_02          0x0306A9
#define TDSP1E_X_FCDI_1_ClsXMem_00          0x0306AA
#define TDSP1E_X_FCDI_1_ClsXMem_01          0x0306AB
#define TDSP1E_X_FCDI_1_ClsXMem_02          0x0306AC
#define TDSP1E_X_FCDI_1_ClsXMem_03          0x0306AD
#define TDSP1E_X_FCDI_1_ClsXMem_04          0x0306AE
#define TDSP1E_X_FCDI_1_ClsXMem_05          0x0306AF
#define TDSP1E_X_FCDI_1_ClsXMem_06          0x0306B0
#define TDSP1E_X_FCDI_1_ClsYMem_00          0x0306B1
#define TDSP1E_X_FCDI_1_ClsYMem_01          0x0306B2
#define TDSP1E_X_FCDI_1_ClsYMem_02          0x0306B3

/* TDSP 1E Y memory */
#define TDSP1E_Y_FW_1e_RstChk               0x031004
#define TDSP1E_Y_FW_PdAfuMuteEnable         0x031009
#define TDSP1E_Y_FW_PseSwt                  0x03100E
#define TDSP1E_Y_FW_PsePin_ActLow           0x03100F
#define TDSP1E_Y_FW_1e_PrgSlwTms            0x031012
#define TDSP1E_Y_FW_1e_PrgFstTms            0x031013
#define TDSP1E_Y_Fw_Cuspin_ActLow           0x031016
#define TDSP1E_Y_wFW_VolRed_in              0x031017
#define TDSP1E_Y_FW_FDLE_1_RanSlp           0x031019
#define TDSP1E_Y_FW_FDLE_1_RanOfs           0x03101A
#define TDSP1E_Y_FW_PD_1_RanOfs             0x03101D
#define TDSP1E_Y_wVOLR_1_VolSet_in          0x031020
#define TDSP1E_Y_FW_ADLE_1_RanOfs           0x031022
#define TDSP1E_Y_wADFR_1_BwSet_in           0x031027
#define TDSP1E_Y_wADCC_1_Cch_out            0x031029
#define TDSP1E_Y_wADCC_1_Rst_in             0x03102A
#define TDSP1E_Y_wFDFR_1_BwSet_in           0x03102B
#define TDSP1E_Y_wFDFC_1_SlpPls_out         0x03102C
#define TDSP1E_Y_wFDFC_1_SlpDwn_out         0x03102D
#define TDSP1E_Y_wFRSN_1_Noise_in           0x03102F
#define TDSP1E_Y_wFMLR_1_Bln_in             0x031030
#define TDSP1E_Y_wFDPA_Pse_out              0x031034
#define TDSP1E_Y_wFIPL_1_Pil_out            0x031035
#define TDSP1E_Y_ACAB_1_LvlRanSlp           0x031036
#define TDSP1E_Y_ACAB_1_LvlRanOfs           0x031037
#define TDSP1E_Y_ACAB_1_TimLvlGn            0x031039
#define TDSP1E_Y_ACIS_1_SupTme              0x03103B
#define TDSP1E_Y_ACIS_1_IFCtl               0x03103F
#define TDSP1E_Y_ACIS_1_IFIntDlyStr         0x031080
#define TDSP1E_Y_ACVR_1_LvlRanSlp           0x03115A
#define TDSP1E_Y_ACVR_1_LvlRanOfs           0x03115B
#define TDSP1E_Y_ACVR_1_LvlRanMin           0x03115C
#define TDSP1E_Y_ACVR_1_ModRanSlp           0x03115D
#define TDSP1E_Y_ACVR_1_ModRanOfs           0x03115E
#define TDSP1E_Y_ACVR_1_ModRanMin           0x03115F
#define TDSP1E_Y_ACVR_1_LinLogFract         0x03116A
#define TDSP1E_Y_ACVR_1_TimLvlGn            0x03116B
#define TDSP1E_Y_ADCC_1_TDlPth              0x031183
#define TDSP1E_Y_ADCC_1_TDlLim              0x031184
#define TDSP1E_Y_ADFR_1_LimFac              0x031185
#define TDSP1E_Y_ADFR_1_LimOfs              0x031186
#define TDSP1E_Y_ADFR_1_Mabb2               0x031189
#define TDSP1E_Y_ADFR_1_Maba2               0x03118A
#define TDSP1E_Y_ADFR_1_Mabb0               0x03118B
#define TDSP1E_Y_ADFR_1_Mabb1               0x03118C
#define TDSP1E_Y_ADFR_1_Maba1               0x03118D
#define TDSP1E_Y_ADFR_1_Alfg1               0x031190
#define TDSP1E_Y_ADFR_1_Alfb11              0x031191
#define TDSP1E_Y_ADFR_1_Alfa11              0x031192
#define TDSP1E_Y_ADFR_1_Alfg2               0x031193
#define TDSP1E_Y_ADFR_1_Alfb12              0x031194
#define TDSP1E_Y_ADFR_1_Alfa12              0x031195
#define TDSP1E_Y_ADFR_1_Lat2_c1             0x031196
#define TDSP1E_Y_ADFR_1_Lat2_c2_lsb         0x031197
#define TDSP1E_Y_ADFR_1_Lat2_c2_msb         0x031198
#define TDSP1E_Y_ADFR_1_Lat2_c3_lsb         0x031199
#define TDSP1E_Y_ADFR_1_Lat2_c3_msb         0x03119A
#define TDSP1E_Y_ADFR_1_Lat2_c4             0x03119B
#define TDSP1E_Y_ADFR_1_Lat2_c5_lsb         0x03119C
#define TDSP1E_Y_ADFR_1_Lat2_c5_msb         0x03119D
#define TDSP1E_Y_ADFR_1_Lat2_c6_lsb         0x03119E
#define TDSP1E_Y_ADFR_1_Lat2_c6_msb         0x03119F
#define TDSP1E_Y_ADFR_1_Lat2_c7             0x0311A0
#define TDSP1E_Y_ADFR_1_Notch_Swt           0x0311A1
#define TDSP1E_Y_IntVal5                    0x0311B6
#define TDSP1E_Y_IntVal6                    0x0311B7
#define TDSP1E_Y_AMSD_1_SpdThr              0x0311E5
#define TDSP1E_Y_FCAB_1_LvlRanSlp           0x0311F3
#define TDSP1E_Y_FCAB_1_LvlRanOfs           0x0311F4
#define TDSP1E_Y_FCAB_1_LvlRtaFast          0x0311F7
#define TDSP1E_Y_FCAB_1_LvlRtaSlow          0x0311F8
#define TDSP1E_Y_FCAB_1_LvlGainDelta        0x0311F9
#define TDSP1E_Y_FCAB_1_LvlGainFast         0x0311FB
#define TDSP1E_Y_FCAB_1_LvlGainSlow         0x0311FC
#define TDSP1E_Y_FCAB_1_MltRanSlp           0x0311FF
#define TDSP1E_Y_FCAB_1_MltRanOfs           0x031200
#define TDSP1E_Y_FCAB_1_MltRanMax           0x031202
#define TDSP1E_Y_FCAB_1_MltRtaFast          0x031203
#define TDSP1E_Y_FCAB_1_MltRtaSlow          0x031204
#define TDSP1E_Y_FCAB_1_MltGainDelta        0x031205
#define TDSP1E_Y_FCAB_1_MltGainFast         0x031207
#define TDSP1E_Y_FCAB_1_MltGainSlow         0x031208
#define TDSP1E_Y_FCAB_1_UsnRanSlp           0x03120B
#define TDSP1E_Y_FCAB_1_UsnRanOfs           0x03120C
#define TDSP1E_Y_FCAB_1_UsnRanMax           0x03120E
#define TDSP1E_Y_FCAB_1_UsnRtaFast          0x03120F
#define TDSP1E_Y_FCAB_1_UsnRtaSlow          0x031210
#define TDSP1E_Y_FCAB_1_UsnGainDelta        0x031211
#define TDSP1E_Y_FCAB_1_UsnGainFast         0x031213
#define TDSP1E_Y_FCAB_1_UsnGainSlow         0x031214
#define TDSP1E_Y_FCSB_1_LvlRanSlp           0x031217
#define TDSP1E_Y_FCSB_1_LvlRanOfs           0x031218
#define TDSP1E_Y_FCSB_1_LvlRanMax           0x03121A
#define TDSP1E_Y_FCSB_1_LvlRtaFast          0x03121B
#define TDSP1E_Y_FCSB_1_LvlRtaSlow          0x03121C
#define TDSP1E_Y_FCSB_1_LvlGainDelta        0x03121D
#define TDSP1E_Y_FCSB_1_LvlGainFast         0x03121F
#define TDSP1E_Y_FCSB_1_LvlGainSlow         0x031220
#define TDSP1E_Y_FCSB_1_MltRanSlp           0x031223
#define TDSP1E_Y_FCSB_1_MltRanOfs           0x031224
#define TDSP1E_Y_FCSB_1_MltRanMax           0x031226
#define TDSP1E_Y_FCSB_1_MltRtaFast          0x031227
#define TDSP1E_Y_FCSB_1_MltRtaSlow          0x031228
#define TDSP1E_Y_FCSB_1_MltGainDelta        0x031229
#define TDSP1E_Y_FCSB_1_MltGainFast         0x03122B
#define TDSP1E_Y_FCSB_1_MltGainSlow         0x03122C
#define TDSP1E_Y_FCSB_1_UsnRanSlp           0x03122F
#define TDSP1E_Y_FCSB_1_UsnRanOfs           0x031230
#define TDSP1E_Y_FCSB_1_UsnRanMax           0x031232
#define TDSP1E_Y_FCSB_1_UsnRtaFast          0x031233
#define TDSP1E_Y_FCSB_1_UsnRtaSlow          0x031234
#define TDSP1E_Y_FCSB_1_UsnGainDelta        0x031235
#define TDSP1E_Y_FCSB_1_UsnGainFast         0x031237
#define TDSP1E_Y_FCSB_1_UsnGainSlow         0x031238
#define TDSP1E_Y_FCSB_1_ModRanSlp           0x03123B
#define TDSP1E_Y_FCSB_1_ModRanOfs           0x03123C
#define TDSP1E_Y_FCSB_1_ModRanMax           0x03123E
#define TDSP1E_Y_FCSB_1_PilRanSlp           0x031241
#define TDSP1E_Y_FCSB_1_PilRanOfs           0x031242
#define TDSP1E_Y_FCSB_1_PilQpdRta           0x031245
#define TDSP1E_Y_FCSB_1_PilQpdRtd           0x031246
#define TDSP1E_Y_FCVR_1_LvlRanSlp           0x031248
#define TDSP1E_Y_FCVR_1_LvlRanOfs           0x031249
#define TDSP1E_Y_FCVR_1_LvlRanMax           0x03124B
#define TDSP1E_Y_FCVR_1_LvlRtaFast          0x03124C
#define TDSP1E_Y_FCVR_1_LvlRtaSlow          0x03124D
#define TDSP1E_Y_FCVR_1_LvlGainDelta        0x03124E
#define TDSP1E_Y_FCVR_1_LvlGainFast         0x031250
#define TDSP1E_Y_FCVR_1_LvlGainSlow         0x031251
#define TDSP1E_Y_FCVR_1_MltRanSlp           0x031254
#define TDSP1E_Y_FCVR_1_MltRanOfs           0x031255
#define TDSP1E_Y_FCVR_1_MltRanMax           0x031257
#define TDSP1E_Y_FCVR_1_MltRtaFast          0x031258
#define TDSP1E_Y_FCVR_1_MltRtaSlow          0x031259
#define TDSP1E_Y_FCVR_1_MltGainDelta        0x03125A
#define TDSP1E_Y_FCVR_1_MltGainFast         0x03125C
#define TDSP1E_Y_FCVR_1_MltGainSlow         0x03125D
#define TDSP1E_Y_FCVR_1_UsnRanSlp           0x031260
#define TDSP1E_Y_FCVR_1_UsnRanOfs           0x031261
#define TDSP1E_Y_FCVR_1_UsnRanMax           0x031263
#define TDSP1E_Y_FCVR_1_UsnRtaFast          0x031264
#define TDSP1E_Y_FCVR_1_UsnRtaSlow          0x031265
#define TDSP1E_Y_FCVR_1_UsnGainDelta        0x031266
#define TDSP1E_Y_FCVR_1_UsnGainFast         0x031268
#define TDSP1E_Y_FCVR_1_UsnGainSlow         0x031269
#define TDSP1E_Y_FDFC_1_LvlLpfb0            0x031276
#define TDSP1E_Y_FDFC_1_LvlLpfa1            0x031277
#define TDSP1E_Y_FDFC_1_LvlGn               0x031278
#define TDSP1E_Y_FDFC_1_MltLpfb0            0x031279
#define TDSP1E_Y_FDFC_1_MltLpfa1            0x03127A
#define TDSP1E_Y_FDFC_1_MltGn               0x03127B
#define TDSP1E_Y_FDFC_1_UsnLpfb0            0x03127C
#define TDSP1E_Y_FDFC_1_UsnLpfa1            0x03127D
#define TDSP1E_Y_FDFC_1_UsnGn               0x03127E
#define TDSP1E_Y_FDFC_1_HpfCofb0            0x03127F
#define TDSP1E_Y_FDFC_1_HpfCofb1            0x031280
#define TDSP1E_Y_FDFC_1_HpfCofa1            0x031281
#define TDSP1E_Y_FDFR_1_Demb10              0x031282
#define TDSP1E_Y_FDFR_1_Dema11              0x031283
#define TDSP1E_Y_FDFR_1_Demb20              0x031284
#define TDSP1E_Y_FDFR_1_LimFac              0x031285
#define TDSP1E_Y_FDFR_1_Fabrb0              0x031288
#define TDSP1E_Y_FDFR_1_Fabra1              0x031289
#define TDSP1E_Y_FDFR_1_LimFac2             0x03128B
#define TDSP1E_Y_FDFR_1_Mabb0               0x03128D
#define TDSP1E_Y_FDFR_1_Mabb1               0x03128E
#define TDSP1E_Y_FDFR_1_Maba1               0x03128F
#define TDSP1E_Y_FDFR_1_Mab2b2              0x031290
#define TDSP1E_Y_FDFR_1_Mab2a2              0x031291
#define TDSP1E_Y_FDFR_1_Mab2b0              0x031292
#define TDSP1E_Y_FDFR_1_Mab2b1              0x031293
#define TDSP1E_Y_FDFR_1_Mab2a1              0x031294
#define TDSP1E_Y_FDFR_1_Lat2_c1             0x031295
#define TDSP1E_Y_FDFR_1_Lat2_c2_lsb         0x031296
#define TDSP1E_Y_FDFR_1_Lat2_c2_msb         0x031297
#define TDSP1E_Y_FDFR_1_Lat2_c3_lsb         0x031298
#define TDSP1E_Y_FDFR_1_Lat2_c3_msb         0x031299
#define TDSP1E_Y_FDFR_1_Lat2_c4             0x03129A
#define TDSP1E_Y_FDFR_1_Lat2_c5_lsb         0x03129B
#define TDSP1E_Y_FDFR_1_Lat2_c5_msb         0x03129C
#define TDSP1E_Y_FDFR_1_Lat2_c6_lsb         0x03129D
#define TDSP1E_Y_FDFR_1_Lat2_c6_msb         0x03129E
#define TDSP1E_Y_FDFR_1_Lat2_c7             0x03129F
#define TDSP1E_Y_FDFR_1_Notch_Swt           0x0312A0
#define TDSP1E_Y_FDLE_1_CusOutQpdCofRti     0x0312B4
#define TDSP1E_Y_FDLE_1_CusOutQpdCofRtd     0x0312B5
#define TDSP1E_Y_FDLE_1_CusOutQpdCofRti1    0x0312B6
#define TDSP1E_Y_FDLE_1_CusOutQpdCofRtd1    0x0312B7
#define TDSP1E_Y_FDLE_1_CusOutQpdCofRti2    0x0312B8
#define TDSP1E_Y_FDLE_1_CusOutQpdCofRtd2    0x0312B9
#define TDSP1E_Y_FDMP_1_MltRanGn            0x0312C9
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtaL    0x0312CA
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtaM    0x0312CB
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtrL    0x0312CC
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtrM    0x0312CD
#define TDSP1E_Y_FDMP_1_CusOutMltRanGn      0x0312CE
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtaL1   0x0312CF
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtaM1   0x0312D0
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtrL1   0x0312D1
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtrM1   0x0312D2
#define TDSP1E_Y_FDMP_1_CusOutMltRanGn1     0x0312D3
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtaL2   0x0312D4
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtaM2   0x0312D5
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtrL2   0x0312D6
#define TDSP1E_Y_FDMP_1_CusOutQpdCofRtrM2   0x0312D7
#define TDSP1E_Y_FDMP_1_CusOutMltRanGn2     0x0312D8
#define TDSP1E_Y_FCSN_1_LvlRanSlp           0x0312DA
#define TDSP1E_Y_FCSN_1_LvlRanOfs           0x0312DB
#define TDSP1E_Y_FCSN_1_LvlRanMax           0x0312DD
#define TDSP1E_Y_FCSN_1_LvlRtaFast          0x0312DE
#define TDSP1E_Y_FCSN_1_LvlRtaSlow          0x0312DF
#define TDSP1E_Y_FCSN_1_LvlGainDelta        0x0312E0
#define TDSP1E_Y_FCSN_1_LvlGainFast         0x0312E2
#define TDSP1E_Y_FCSN_1_LvlGainSlow         0x0312E3
#define TDSP1E_Y_FCSN_1_MltRanSlp           0x0312E6
#define TDSP1E_Y_FCSN_1_MltRanOfs           0x0312E7
#define TDSP1E_Y_FCSN_1_MltRanMax           0x0312E9
#define TDSP1E_Y_FCSN_1_MltRtaFast          0x0312EA
#define TDSP1E_Y_FCSN_1_MltRtaSlow          0x0312EB
#define TDSP1E_Y_FCSN_1_MltGainDelta        0x0312EC
#define TDSP1E_Y_FCSN_1_MltGainFast         0x0312EE
#define TDSP1E_Y_FCSN_1_MltGainSlow         0x0312EF
#define TDSP1E_Y_FCSN_1_UsnRanSlp           0x0312F2
#define TDSP1E_Y_FCSN_1_UsnRanOfs           0x0312F3
#define TDSP1E_Y_FCSN_1_UsnRanMax           0x0312F5
#define TDSP1E_Y_FCSN_1_UsnRtaFast          0x0312F6
#define TDSP1E_Y_FCSN_1_UsnRtaSlow          0x0312F7
#define TDSP1E_Y_FCSN_1_UsnGainDelta        0x0312F8
#define TDSP1E_Y_FCSN_1_UsnGainFast         0x0312FA
#define TDSP1E_Y_FCSN_1_UsnGainSlow         0x0312FB
#define TDSP1E_Y_FCSN_1_ModRanSlp           0x0312FE
#define TDSP1E_Y_FCSN_1_ModRanOfs           0x0312FF
#define TDSP1E_Y_FCSN_1_ModRanMax           0x031301
#define TDSP1E_Y_FCSN_1_PilRanSlp           0x031304
#define TDSP1E_Y_FCSN_1_PilRanOfs           0x031305
#define TDSP1E_Y_FCSN_1_PilQpdRta           0x031308
#define TDSP1E_Y_FCSN_1_PilQpdRtd           0x031309
#define TDSP1E_Y_FMLR_1_GanCor              0x031312
#define TDSP1E_Y_WCVR_1_LvlRanSlp           0x031370
#define TDSP1E_Y_WCVR_1_LvlRanOfs           0x031371
#define TDSP1E_Y_WCVR_1_LvlRanMax           0x031373
#define TDSP1E_Y_WCVR_1_LvlRtaFast          0x031374
#define TDSP1E_Y_WCVR_1_LvlRtaSlow          0x031375
#define TDSP1E_Y_WCVR_1_LvlGainDelta        0x031376
#define TDSP1E_Y_WCVR_1_LvlGainFast         0x031378
#define TDSP1E_Y_WCVR_1_LvlGainSlow         0x031379
#define TDSP1E_Y_WDFR_1_IIR2b2              0x031385
#define TDSP1E_Y_WDFR_1_IIR2a2              0x031386
#define TDSP1E_Y_WDFR_1_IIR2b0              0x031387
#define TDSP1E_Y_WDFR_1_IIR2b1              0x031388
#define TDSP1E_Y_WDFR_1_IIR2a1              0x031389
#define TDSP1E_Y_WDFR_1_Alfg1               0x03138A
#define TDSP1E_Y_WDFR_1_Alfb11              0x03138B
#define TDSP1E_Y_WDFR_1_Alfa11              0x03138C
#define TDSP1E_Y_WDFR_1_Alfg2               0x03138D
#define TDSP1E_Y_WDFR_1_Alfb12              0x03138E
#define TDSP1E_Y_WDFR_1_Alfa12              0x03138F
#define TDSP1E_Y_WDLE_1_RanOfs              0x031391
#define TDSP1E_Y_FIPL_1_PilThr              0x0313A5
#define TDSP1E_Y_GALC_3_a0TimingLsb         0x0313AA
#define TDSP1E_Y_GALC_3_A0TimingMsb         0x0313AB
#define TDSP1E_Y_GALC_3_a1b1Lsb             0x0313AD
#define TDSP1E_Y_GALC_3_a1b1Msb             0x0313AE

/* TDSP 2 X memory */
#define TDSP2_X_FW_Version1                 0x050000
#define TDSP2_X_FW_version2                 0x050001
#define TDSP2_X_FW_2_FMLP_KADSwt            0x050011
#define TDSP2_X_pFW_OutIisL1                0x050015
#define TDSP2_X_pFW_OutIisR1                0x050016
#define TDSP2_X_pFW_OutIisL2                0x050017
#define TDSP2_X_pFW_OutIisR2                0x050018
#define TDSP2_X_FW_FDLE_2_LvlQpd_outS       0x05001A
#define TDSP2_X_FW_FIOF_2_Ofs_outS          0x05001B
#define TDSP2_X_FW_FDUN_2_SlwAvg_outS       0x05001C
#define TDSP2_X_FW_FDMP_2_MltQpd_outS       0x05001D
#define TDSP2_X_FW_Mem1Adr06                0x05002E
#define TDSP2_X_FW_Lef1_Out                 0x050045
#define TDSP2_X_FW_Rig1_Out                 0x050046
#define TDSP2_X_FW_Lef2_Out                 0x050047
#define TDSP2_X_FW_Rig2_Out                 0x050048
#define TDSP2_X_FW_AntSelFix                0x05004C
#define TDSP2_X_FW_IBOC_PDC_Select          0x050054
#define TDSP2_X_FW_CIBW_2_FixSet_in         0x05008D
#define TDSP2_X_wACIB_2_OobFlt_out          0x050094
#define TDSP2_X_wADLE_2_LvlFlt_out          0x0500C4
#define TDSP2_X_wADLE_2_CusOutLvlFlt_out    0x0500C5
#define TDSP2_X_wAIOF_2_Ofs_out             0x0500D2
#define TDSP2_X_wCVP_1_PkCor_out            0x0500D9
#define TDSP2_X_wFPHD_1_LogLvl_out          0x0500DC
#define TDSP2_X_wFPHD_2_LogLvl_out          0x0500DD
#define TDSP2_X_wFDUN_2_SlwAvg_out          0x05014C
#define TDSP2_X_wFDUN_2_CusOutSlwAvg_out    0x05014D
#define TDSP2_X_wFDLE_2_LvlQpd_out          0x05014E
#define TDSP2_X_wFDLE_2_CusOutLvlQpd_out    0x050150
#define TDSP2_X_wFDMP_2_MltQpd_out          0x050152
#define TDSP2_X_wFDMP_2_CusOutMltQpd_out    0x050153
#define TDSP2_X_wFSAD_1_AntSel_out          0x050155
#define TDSP2_X_wFIOF_2_Ofs_out             0x050156
#define TDSP2_X_FW_pPDC2_AGC_CTRL_5         0x050165
#define TDSP2_X_ACIB_2_OobThr               0x0501B1
#define TDSP2_X_FCDI_2_InfXPtr_00           0x05028B
#define TDSP2_X_FCDI_2_InfXPtr_01           0x05028C
#define TDSP2_X_FCDI_2_InfXPtr_02           0x05028D
#define TDSP2_X_FCDI_2_InfXPtr_03           0x05028E
#define TDSP2_X_FCDI_2_InfXPtr_04           0x05028F
#define TDSP2_X_FCDI_2_InfXPtr_05           0x050290
#define TDSP2_X_FCDI_2_InfXPtr_06           0x050291
#define TDSP2_X_FCDI_2_InfYPtr_00           0x050292
#define TDSP2_X_FCDI_2_InfYPtr_01           0x050293
#define TDSP2_X_FCDI_2_InfYPtr_02           0x050294
#define TDSP2_X_FCDI_2_ClsXMem_00           0x050295
#define TDSP2_X_FCDI_2_ClsXMem_01           0x050296
#define TDSP2_X_FCDI_2_ClsXMem_02           0x050297
#define TDSP2_X_FCDI_2_ClsXMem_03           0x050298
#define TDSP2_X_FCDI_2_ClsXMem_04           0x050299
#define TDSP2_X_FCDI_2_ClsXMem_05           0x05029A
#define TDSP2_X_FCDI_2_ClsXMem_06           0x05029B
#define TDSP2_X_FCDI_2_ClsYMem_00           0x05029C
#define TDSP2_X_FCDI_2_ClsYMem_01           0x05029D
#define TDSP2_X_FCDI_2_ClsYMem_02           0x05029E
#define TDSP2_X_CVP_1_MaxTimSft             0x0502A6
#define TDSP2_X_FDUN_2_AttTme2              0x05030C
#define TDSP2_X_FDUN_2_RecTme2              0x05030D
#define TDSP2_X_FDUN_2_CusOutAttTme         0x05030E
#define TDSP2_X_FDUN_2_CusOutRecTme         0x05030F
#define TDSP2_X_GALC_2_AgcDcommandGain      0x0505CF

/* TDSP 2 Y memory */
#define TDSP2_Y_ADCC_2_TDlPth               0x05104B
#define TDSP2_Y_ADCC_2_TDlLim               0x05104C
#define TDSP2_Y_FW_2_RstChk                 0x05107E
#define TDSP2_Y_FW_SAD_PinMode              0x05107F
#define TDSP2_Y_FW_SAD_OpMode               0x051080
#define TDSP2_Y_FW_2_FMLP_AudSwt            0x051084
#define TDSP2_Y_wACIB_2_Oob_out             0x051089
#define TDSP2_Y_FW_ADLE_2_RanOfs            0x05108B
#define TDSP2_Y_wADCC_2_Cch_out             0x05108D
#define TDSP2_Y_wADCC_2_Rst_in              0x05108E
#define TDSP2_Y_FDLD_1_LvlRanSlp            0x0510AD
#define TDSP2_Y_FDLD_1_LvlRanOfs            0x0510AE
#define TDSP2_Y_FDLD_1_LvlRanMin            0x0510AF
#define TDSP2_Y_FDLD_1_LvlRanMax            0x0510B0
#define TDSP2_Y_FDLD_2_LvlRanSlp            0x0510B3
#define TDSP2_Y_FDLD_2_LvlRanOfs            0x0510B4
#define TDSP2_Y_FDLD_2_LvlRanMin            0x0510B5
#define TDSP2_Y_FDLD_2_LvlRanMax            0x0510B6
#define TDSP2_Y_FDLD_3_LvlRanSlp            0x0510B9
#define TDSP2_Y_FDLD_3_LvlRanOfs            0x0510BA
#define TDSP2_Y_FDLD_3_LvlRanMin            0x0510BB
#define TDSP2_Y_FDLD_3_LvlRanMax            0x0510BC
#define TDSP2_Y_FDLD_4_LvlRanSlp            0x0510BF
#define TDSP2_Y_FDLD_4_LvlRanOfs            0x0510C0
#define TDSP2_Y_FDLD_4_LvlRanMin            0x0510C1
#define TDSP2_Y_FDLD_4_LvlRanMax            0x0510C2
#define TDSP2_Y_FDLE_2_RanSlp               0x0510CE
#define TDSP2_Y_FDLE_2_RanOfs               0x0510CF
#define TDSP2_Y_FDLE_2_CusOutQpdCofRti      0x0510D3
#define TDSP2_Y_FDLE_2_CusOutQpdCofRtd      0x0510D4
#define TDSP2_Y_FDMD_1_HpfAdj               0x0510DC
#define TDSP2_Y_FDMP_2_MltRanGn             0x0510F3
#define TDSP2_Y_FDMP_2_CusOutQpdCofRtaL     0x0510F4
#define TDSP2_Y_FDMP_2_CusOutQpdCofRtaM     0x0510F5
#define TDSP2_Y_FDMP_2_CusOutQpdCofRtrL     0x0510F6
#define TDSP2_Y_FDMP_2_CusOutQpdCofRtrM     0x0510F7
#define TDSP2_Y_FDMP_2_CusOutMltRanGn       0x0510F8
#define TDSP2_Y_FDUN_2_RanSlp               0x05110B
#define TDSP2_Y_FDUN_2_CusOutRanSlp         0x05110E
#define TDSP2_Y_FDUN_2_CusOutRanOfs         0x05110F
#define TDSP2_Y_FDUN_2_CusOutRanMin         0x051110
#define TDSP2_Y_FPHD_ERR_W_Fst              0x051122
#define TDSP2_Y_FPHD_Tun1LogLvl_RanOfs      0x051125
#define TDSP2_Y_FPHD_Tun2LogLvl_RanOfs      0x051128
#define TDSP2_Y_GALC_2_AgcAcommandGain      0x051192
#define TDSP2_Y_GALC_2_AgcBcommandGain      0x051193
#define TDSP2_Y_GALC_2_AgcCcommandGain      0x051194




#define TDSP1_X_pFW_TunDly                  0x01003A

// add by QiMing
#define  TDSP1E_Y_AIPL_1_PilThr             0x0313CC
#define  TDSP1E_Y_FW_AMFrcMonExt            0x031009

#define PDC1_AGC_GAIN_0_0                   0x010FC0
#define PDC1_AGC_GAIN_1_2                   0x010FCA
#define PDC1_AGC_CTRL_4                     0x010FD4
#define PDC1_FMIX_1                         0x010FD8
#define PDC1_FMIX_0                         0x010FF5 

#define TDSP1E                              0x030107

#define TDSP2                               0x05018D
#define PDC2_AGC_GAIN_0_0                   0x050FC0
#define PDC2_AGC_GAIN_1_2                   0x050FCA
#define PDC2_AGC_CTRL_4                     0x050FD4
#define PDC2_AGC_CTRL_0                     0x050FF4
#define PDC2_FMIX_0                         0x050FF5
#define PDC2_FMIX_1                         0x050FD8

#define E2P_RADIO_INDEX_BEGIN               256
#define E2P_RADIO_ALIGN_BEGIN               384
#define E2P_RADIO_ALIGN_LEN                 18

// Radio mode [20150417 Lester]
#define RADIO_MODE_AM                       0x000051
#define RADIO_MODE_FM                       0x000052
#define RADIO_MODE_WX                       0x000053

// Select antenna [20150417 Lester]
#define ANTENNA_A                           0x000003
#define ANTENNA_C                           0x000000
#define ANTENNA_A_B                         0x000002
#define ANTENNA_A_C                         0x000001

// Alignment [20150417 Lester]
#define DEFAULT_ALIGN_FM_LV                 0x0FC2
#define DEFAULT_ALIGN_AM_LV                 0x0FD2
#define DEFAULT_FM_PDC2_FMIX0               0xE27647
#define DEFAULT_FM_PDC2_FMIX1               0xE27647
#define DEFAULT_AM_PDC2_FMIX0               0xFA6FDA
#define DEFAULT_AM_PDC2_FMIX1               0xFA6FDA


// Audio factor [20150417 Lester]
#define DEFAULT_STEREO_DECODER_COR          0x054C


#endif /* _SAF774X_RADIO_REGS_H */

