Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Sep 17 15:00:25 2022
| Host         : DESKTOP-7MQ3KNQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file q3_timing_summary_routed.rpt -pb q3_timing_summary_routed.pb -rpx q3_timing_summary_routed.rpx -warn_on_violation
| Design       : q3
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            seg3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.449ns  (logic 5.108ns (48.886%)  route 5.341ns (51.114%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw3_IBUF_inst/O
                         net (fo=1, routed)           2.440     3.889    sw3_IBUF
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.013 r  seg3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.900     6.913    seg3_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.449 r  seg3_OBUF_inst/O
                         net (fo=0)                   0.000    10.449    seg3
    V8                                                                r  seg3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            seg1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.160ns  (logic 5.114ns (50.341%)  route 5.045ns (49.659%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw1_IBUF_inst/O
                         net (fo=1, routed)           2.154     3.615    sw1_IBUF
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.739 r  seg1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.891     6.631    seg1_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.160 r  seg1_OBUF_inst/O
                         net (fo=0)                   0.000    10.160    seg1
    W6                                                                r  seg1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            seg4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.140ns  (logic 5.095ns (50.244%)  route 5.045ns (49.756%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw4_IBUF_inst/O
                         net (fo=1, routed)           2.154     3.605    sw4_IBUF
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.729 r  seg4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.891     6.620    seg4_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.140 r  seg4_OBUF_inst/O
                         net (fo=0)                   0.000    10.140    seg4
    U5                                                                r  seg4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            seg5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 5.094ns (50.330%)  route 5.028ns (49.670%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  sw5_IBUF_inst/O
                         net (fo=1, routed)           2.141     3.607    sw5_IBUF
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.731 r  seg5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.886     6.618    seg5_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.122 r  seg5_OBUF_inst/O
                         net (fo=0)                   0.000    10.122    seg5
    V5                                                                r  seg5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.047ns  (logic 5.123ns (50.988%)  route 4.924ns (49.012%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw2_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.616    sw2_IBUF
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.740 r  seg2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.772     6.512    seg2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.047 r  seg2_OBUF_inst/O
                         net (fo=0)                   0.000    10.047    seg2
    U8                                                                r  seg2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            seg0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 5.088ns (50.688%)  route 4.949ns (49.312%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw0_IBUF_inst/O
                         net (fo=1, routed)           2.143     3.596    sw0_IBUF
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.720 r  seg0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.806     6.526    seg0_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.037 r  seg0_OBUF_inst/O
                         net (fo=0)                   0.000    10.037    seg0
    W7                                                                r  seg0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw7
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 5.080ns (52.331%)  route 4.628ns (47.669%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw7 (IN)
                         net (fo=0)                   0.000     0.000    sw7
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw7_IBUF_inst/O
                         net (fo=1, routed)           1.774     3.233    sw7_IBUF
    SLICE_X34Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.357 r  dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.854     6.211    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     9.708 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.708    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw6
                            (input port)
  Destination:            seg6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 5.105ns (52.946%)  route 4.537ns (47.054%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw6 (IN)
                         net (fo=0)                   0.000     0.000    sw6
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw6_IBUF_inst/O
                         net (fo=1, routed)           1.774     3.224    sw6_IBUF
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.348 r  seg6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.763     6.111    seg6_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.642 r  seg6_OBUF_inst/O
                         net (fo=0)                   0.000     9.642    seg6
    U7                                                                r  seg6 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw7
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.171ns  (logic 1.471ns (46.373%)  route 1.701ns (53.627%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw7 (IN)
                         net (fo=0)                   0.000     0.000    sw7
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw7_IBUF_inst/O
                         net (fo=1, routed)           0.814     1.041    sw7_IBUF
    SLICE_X34Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.887     1.973    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.171 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.171    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw6
                            (input port)
  Destination:            seg6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.192ns  (logic 1.495ns (46.838%)  route 1.697ns (53.162%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw6 (IN)
                         net (fo=0)                   0.000     0.000    sw6
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  sw6_IBUF_inst/O
                         net (fo=1, routed)           0.814     1.032    sw6_IBUF
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.077 r  seg6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.883     1.960    seg6_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.192 r  seg6_OBUF_inst/O
                         net (fo=0)                   0.000     3.192    seg6
    U7                                                                r  seg6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            seg0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.314ns  (logic 1.478ns (44.588%)  route 1.836ns (55.412%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw0_IBUF_inst/O
                         net (fo=1, routed)           0.935     1.156    sw0_IBUF
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.201 r  seg0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.901     2.102    seg0_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.314 r  seg0_OBUF_inst/O
                         net (fo=0)                   0.000     3.314    seg0
    W7                                                                r  seg0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.513ns (45.331%)  route 1.824ns (54.669%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  sw2_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.176    sw2_IBUF
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.221 r  seg2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.880     2.101    seg2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.337 r  seg2_OBUF_inst/O
                         net (fo=0)                   0.000     3.337    seg2
    U8                                                                r  seg2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            seg5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.485ns (44.446%)  route 1.856ns (55.554%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw5_IBUF_inst/O
                         net (fo=1, routed)           0.935     1.169    sw5_IBUF
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.214 r  seg5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.920     2.135    seg5_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.340 r  seg5_OBUF_inst/O
                         net (fo=0)                   0.000     3.340    seg5
    V5                                                                r  seg5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            seg4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.355ns  (logic 1.485ns (44.256%)  route 1.870ns (55.744%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sw4_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.163    sw4_IBUF
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.208 r  seg4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.926     2.134    seg4_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.355 r  seg4_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    seg4
    U5                                                                r  seg4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            seg1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.504ns (44.580%)  route 1.870ns (55.420%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw1_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.173    sw1_IBUF
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.218 r  seg1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.926     2.145    seg1_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.375 r  seg1_OBUF_inst/O
                         net (fo=0)                   0.000     3.375    seg1
    W6                                                                r  seg1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            seg3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.483ns  (logic 1.498ns (43.011%)  route 1.985ns (56.989%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw3_IBUF_inst/O
                         net (fo=1, routed)           1.063     1.280    sw3_IBUF
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.325 r  seg3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.921     2.247    seg3_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.483 r  seg3_OBUF_inst/O
                         net (fo=0)                   0.000     3.483    seg3
    V8                                                                r  seg3 (OUT)
  -------------------------------------------------------------------    -------------------





