#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr  9 03:12:26 2025
# Process ID: 25772
# Current directory: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1
# Command line: vivado.exe -log design_1_hdmi_text_controller_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hdmi_text_controller_0_5.tcl
# Log file: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1/design_1_hdmi_text_controller_0_5.vds
# Journal file: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1\vivado.jou
# Running On: Tims-Laptop, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 4, Host memory: 16913 MB
#-----------------------------------------------------------
source design_1_hdmi_text_controller_0_5.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 380.664 ; gain = 44.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_hdmi_text_controller_0_5
Command: synth_design -top design_1_hdmi_text_controller_0_5 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37404
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'index', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:87]
INFO: [Synth 8-11241] undeclared symbol 'doutA', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:88]
INFO: [Synth 8-11241] undeclared symbol 'rgb_reg', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:89]
INFO: [Synth 8-11241] undeclared symbol 'slv_reg_wren', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:90]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_clk_p', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:145]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_clk_n', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:146]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_data_p', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:147]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_data_n', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:148]
INFO: [Synth 8-11241] undeclared symbol 'rom_addr', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:152]
INFO: [Synth 8-11241] undeclared symbol 'rom_data', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:153]
INFO: [Synth 8-11241] undeclared symbol 'bram_addrA', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:158]
INFO: [Synth 8-11241] undeclared symbol 'dinA', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:160]
INFO: [Synth 8-11241] undeclared symbol 'enA', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:162]
INFO: [Synth 8-11241] undeclared symbol 'weA', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:163]
INFO: [Synth 8-11241] undeclared symbol 'bram_addrB', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:168]
INFO: [Synth 8-11241] undeclared symbol 'dinB', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:170]
INFO: [Synth 8-11241] undeclared symbol 'doutB', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:171]
INFO: [Synth 8-11241] undeclared symbol 'enB', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:172]
INFO: [Synth 8-11241] undeclared symbol 'weB', assumed default net type 'wire' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:173]
WARNING: [Synth 8-8895] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:177]
WARNING: [Synth 8-8895] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:178]
WARNING: [Synth 8-8895] 'slv_reg_wren' is already implicitly declared on line 90 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:179]
WARNING: [Synth 8-8895] 'rom_addr' is already implicitly declared on line 152 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:246]
WARNING: [Synth 8-8895] 'rgb_reg' is already implicitly declared on line 89 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:247]
WARNING: [Synth 8-8895] 'index' is already implicitly declared on line 87 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:261]
WARNING: [Synth 8-8895] 'rom_data' is already implicitly declared on line 153 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:264]
WARNING: [Synth 8-8895] 'bram_addrA' is already implicitly declared on line 158 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:374]
WARNING: [Synth 8-8895] 'dinA' is already implicitly declared on line 160 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:376]
WARNING: [Synth 8-8895] 'enA' is already implicitly declared on line 162 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:377]
WARNING: [Synth 8-8895] 'weA' is already implicitly declared on line 163 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:378]
WARNING: [Synth 8-8895] 'doutA' is already implicitly declared on line 88 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:379]
WARNING: [Synth 8-8895] 'bram_addrB' is already implicitly declared on line 168 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:380]
WARNING: [Synth 8-8895] 'dinB' is already implicitly declared on line 170 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:382]
WARNING: [Synth 8-8895] 'doutB' is already implicitly declared on line 171 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:383]
WARNING: [Synth 8-8895] 'enB' is already implicitly declared on line 172 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:384]
WARNING: [Synth 8-8895] 'weB' is already implicitly declared on line 173 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:385]
WARNING: [Synth 8-6901] identifier 'FR' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:214]
WARNING: [Synth 8-6901] identifier 'invbit' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:216]
WARNING: [Synth 8-6901] identifier 'FGD_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:218]
WARNING: [Synth 8-6901] identifier 'FGD_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:219]
WARNING: [Synth 8-6901] identifier 'FGD_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:220]
WARNING: [Synth 8-6901] identifier 'invbit' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:222]
WARNING: [Synth 8-6901] identifier 'BKG_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:224]
WARNING: [Synth 8-6901] identifier 'BKG_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:225]
WARNING: [Synth 8-6901] identifier 'BKG_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:226]
WARNING: [Synth 8-6901] identifier 'FR' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:229]
WARNING: [Synth 8-6901] identifier 'invbit' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:231]
WARNING: [Synth 8-6901] identifier 'BKG_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:233]
WARNING: [Synth 8-6901] identifier 'BKG_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:234]
WARNING: [Synth 8-6901] identifier 'BKG_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:235]
WARNING: [Synth 8-6901] identifier 'invbit' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:237]
WARNING: [Synth 8-6901] identifier 'FGD_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:239]
WARNING: [Synth 8-6901] identifier 'FGD_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:240]
WARNING: [Synth 8-6901] identifier 'FGD_rgb' is used before its declaration [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:241]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.836 ; gain = 406.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hdmi_text_controller_0_5' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/synth/design_1_hdmi_text_controller_0_5.sv:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:12]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0_AXI' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0_AXI.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0_AXI' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0_AXI.sv:28]
WARNING: [Synth 8-689] width (11) of port connection 'INDEX' does not match port width (10) of module 'hdmi_text_controller_v1_0_AXI' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:87]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:113]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:113]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/font_rom.sv:1]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/blk_mem_gen_0_3/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     11.0826 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/blk_mem_gen_0_3/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/blk_mem_gen_0_3/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/blk_mem_gen_0_3/synth/blk_mem_gen_0.vhd:76]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hdmi_text_controller_0_5' (0#1) [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/synth/design_1_hdmi_text_controller_0_5.sv:53]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0_AXI.sv:204]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0_AXI.sv:320]
WARNING: [Synth 8-3848] Net RGB_REG in module/entity hdmi_text_controller_v1_0_AXI does not have driver. [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0_AXI.sv:106]
WARNING: [Synth 8-6014] Unused sequential element hdmi_ctl1_reg was removed.  [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/hdmi_tx_0_7/hdl/hdmi_tx_v1_0.v:148]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:131]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:132]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:133]
WARNING: [Synth 8-87] always_comb on 'rom_addr_reg' did not result in combinational logic [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [Synth 8-87] always_comb on 'invbit_reg' did not result in combinational logic [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:306]
WARNING: [Synth 8-87] always_comb on 'FGD_rgb_reg' did not result in combinational logic [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:313]
WARNING: [Synth 8-87] always_comb on 'BKG_rgb_reg' did not result in combinational logic [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:326]
WARNING: [Synth 8-3848] Net weB in module/entity hdmi_text_controller_v1_0 does not have driver. [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:173]
WARNING: [Synth 8-3848] Net dinB in module/entity hdmi_text_controller_v1_0 does not have driver. [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:170]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA[0] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB[0] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTB in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AClk in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[1] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[0] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module blk_mem_gen_v8_4_5_synth is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1527.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0.xdc] for cell 'inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0.xdc] for cell 'inst/clk_wiz/inst'
Parsing XDC File [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_hdmi_text_controller_0_5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_hdmi_text_controller_0_5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0_late.xdc] for cell 'inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_5/src/clk_wiz_0_9/clk_wiz_0_late.xdc] for cell 'inst/clk_wiz/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1527.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1527.078 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz/inst. (constraint file  C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1/dont_touch.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/block_mem1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:131]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'invbit_reg' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:306]
WARNING: [Synth 8-327] inferring latch for variable 'FGD_rgb_reg' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:313]
WARNING: [Synth 8-327] inferring latch for variable 'BKG_rgb_reg' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:326]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ipshared/233b/src/hdmi_text_controller_v1_0.sv:152]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 15    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 41    
+---RAMs : 
	              256 Bit	(8 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 7     
	  22 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/red_reg[3]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[2]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[1]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/red_reg[0]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/green_reg[3]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/green_reg[2]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/green_reg[1]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/green_reg[0]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[3]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[2]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[1]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/blue_reg[0]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/invbit_reg) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[11]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[10]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[9]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[8]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[7]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[6]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[5]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[4]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[3]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[2]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[1]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/FGD_rgb_reg[0]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[11]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[10]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[9]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[8]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[7]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[6]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[5]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[4]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[3]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[2]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[1]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/BKG_rgb_reg[0]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[10]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[9]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[8]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[7]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[6]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[5]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[4]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[3]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[2]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[1]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
INFO: [Synth 8-3332] Sequential element (inst/rom_addr_reg[0]) is unused and will be removed from module design_1_hdmi_text_controller_0_5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------+--------------------+---------------+----------------+
|Module Name                       | RTL Object         | Depth x Width | Implemented As | 
+----------------------------------+--------------------+---------------+----------------+
|font_rom                          | ROM                | 2048x8        | LUT            | 
|design_1_hdmi_text_controller_0_5 | inst/font_rom1/ROM | 2048x8        | LUT            | 
+----------------------------------+--------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------+----------------------+-----------+----------------------+--------------+
|Module Name                       | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------+----------------------+-----------+----------------------+--------------+
|design_1_hdmi_text_controller_0_5 | inst/palette_reg_reg | Implied   | 8 x 25               | RAM32M x 20  | 
+----------------------------------+----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:18 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------+----------------------+-----------+----------------------+--------------+
|Module Name                       | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------+----------------------+-----------+----------------------+--------------+
|design_1_hdmi_text_controller_0_5 | inst/palette_reg_reg | Implied   | 8 x 25               | RAM32M x 20  | 
+----------------------------------+----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_tx_0   | inst/encg/c0_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |     3|
|3     |LUT1       |     2|
|4     |LUT2       |    17|
|5     |LUT3       |    76|
|6     |LUT4       |    52|
|7     |LUT5       |   250|
|8     |LUT6       |   402|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    16|
|11    |MUXF8      |     8|
|12    |OSERDESE2  |     8|
|14    |RAM32M     |    16|
|15    |RAM32X1D   |     4|
|16    |RAMB36E1   |     2|
|17    |SRL16E     |    39|
|18    |FDCE       |    66|
|19    |FDRE       |   159|
|20    |FDSE       |     1|
|21    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1527.078 ; gain = 737.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 179 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:22 . Memory (MB): peak = 1527.078 ; gain = 737.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 1527.078 ; gain = 737.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1527.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1527.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: af9d7762
INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 163 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:33 . Memory (MB): peak = 1527.078 ; gain = 1112.773
INFO: [Common 17-1381] The checkpoint 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1/design_1_hdmi_text_controller_0_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hdmi_text_controller_0_5, cache-ID = 0e7cb368c8e33ea3
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_5_synth_1/design_1_hdmi_text_controller_0_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hdmi_text_controller_0_5_utilization_synth.rpt -pb design_1_hdmi_text_controller_0_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 03:14:13 2025...
