#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c33160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c332f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c40950 .functor NOT 1, L_0x1c6c900, C4<0>, C4<0>, C4<0>;
L_0x1c6c660 .functor XOR 1, L_0x1c6c500, L_0x1c6c5c0, C4<0>, C4<0>;
L_0x1c6c7f0 .functor XOR 1, L_0x1c6c660, L_0x1c6c720, C4<0>, C4<0>;
v0x1c67b80_0 .net *"_ivl_10", 0 0, L_0x1c6c720;  1 drivers
v0x1c67c80_0 .net *"_ivl_12", 0 0, L_0x1c6c7f0;  1 drivers
v0x1c67d60_0 .net *"_ivl_2", 0 0, L_0x1c69b30;  1 drivers
v0x1c67e20_0 .net *"_ivl_4", 0 0, L_0x1c6c500;  1 drivers
v0x1c67f00_0 .net *"_ivl_6", 0 0, L_0x1c6c5c0;  1 drivers
v0x1c68030_0 .net *"_ivl_8", 0 0, L_0x1c6c660;  1 drivers
v0x1c68110_0 .net "a", 0 0, v0x1c64260_0;  1 drivers
v0x1c681b0_0 .net "b", 0 0, v0x1c64300_0;  1 drivers
v0x1c68250_0 .net "c", 0 0, v0x1c643a0_0;  1 drivers
v0x1c682f0_0 .var "clk", 0 0;
v0x1c68390_0 .net "d", 0 0, v0x1c644e0_0;  1 drivers
v0x1c68430_0 .net "q_dut", 0 0, L_0x1c6c220;  1 drivers
v0x1c684d0_0 .net "q_ref", 0 0, L_0x1c68b70;  1 drivers
v0x1c68570_0 .var/2u "stats1", 159 0;
v0x1c68610_0 .var/2u "strobe", 0 0;
v0x1c686b0_0 .net "tb_match", 0 0, L_0x1c6c900;  1 drivers
v0x1c68770_0 .net "tb_mismatch", 0 0, L_0x1c40950;  1 drivers
v0x1c68830_0 .net "wavedrom_enable", 0 0, v0x1c645d0_0;  1 drivers
v0x1c688d0_0 .net "wavedrom_title", 511 0, v0x1c64670_0;  1 drivers
L_0x1c69b30 .concat [ 1 0 0 0], L_0x1c68b70;
L_0x1c6c500 .concat [ 1 0 0 0], L_0x1c68b70;
L_0x1c6c5c0 .concat [ 1 0 0 0], L_0x1c6c220;
L_0x1c6c720 .concat [ 1 0 0 0], L_0x1c68b70;
L_0x1c6c900 .cmp/eeq 1, L_0x1c69b30, L_0x1c6c7f0;
S_0x1c33480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c332f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c1eea0 .functor NOT 1, v0x1c64260_0, C4<0>, C4<0>, C4<0>;
L_0x1c33be0 .functor XOR 1, L_0x1c1eea0, v0x1c64300_0, C4<0>, C4<0>;
L_0x1c409c0 .functor XOR 1, L_0x1c33be0, v0x1c643a0_0, C4<0>, C4<0>;
L_0x1c68b70 .functor XOR 1, L_0x1c409c0, v0x1c644e0_0, C4<0>, C4<0>;
v0x1c40bc0_0 .net *"_ivl_0", 0 0, L_0x1c1eea0;  1 drivers
v0x1c40c60_0 .net *"_ivl_2", 0 0, L_0x1c33be0;  1 drivers
v0x1c1eff0_0 .net *"_ivl_4", 0 0, L_0x1c409c0;  1 drivers
v0x1c1f090_0 .net "a", 0 0, v0x1c64260_0;  alias, 1 drivers
v0x1c63620_0 .net "b", 0 0, v0x1c64300_0;  alias, 1 drivers
v0x1c63730_0 .net "c", 0 0, v0x1c643a0_0;  alias, 1 drivers
v0x1c637f0_0 .net "d", 0 0, v0x1c644e0_0;  alias, 1 drivers
v0x1c638b0_0 .net "q", 0 0, L_0x1c68b70;  alias, 1 drivers
S_0x1c63a10 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c332f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c64260_0 .var "a", 0 0;
v0x1c64300_0 .var "b", 0 0;
v0x1c643a0_0 .var "c", 0 0;
v0x1c64440_0 .net "clk", 0 0, v0x1c682f0_0;  1 drivers
v0x1c644e0_0 .var "d", 0 0;
v0x1c645d0_0 .var "wavedrom_enable", 0 0;
v0x1c64670_0 .var "wavedrom_title", 511 0;
E_0x1c2e0c0/0 .event negedge, v0x1c64440_0;
E_0x1c2e0c0/1 .event posedge, v0x1c64440_0;
E_0x1c2e0c0 .event/or E_0x1c2e0c0/0, E_0x1c2e0c0/1;
E_0x1c2e310 .event posedge, v0x1c64440_0;
E_0x1c179f0 .event negedge, v0x1c64440_0;
S_0x1c63d60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c63a10;
 .timescale -12 -12;
v0x1c63f60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c64060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c63a10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c647d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c332f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c68ca0 .functor NOT 1, v0x1c64260_0, C4<0>, C4<0>, C4<0>;
L_0x1c68d10 .functor NOT 1, v0x1c64300_0, C4<0>, C4<0>, C4<0>;
L_0x1c68da0 .functor AND 1, L_0x1c68ca0, L_0x1c68d10, C4<1>, C4<1>;
L_0x1c68e60 .functor NOT 1, v0x1c643a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c68f00 .functor AND 1, L_0x1c68da0, L_0x1c68e60, C4<1>, C4<1>;
L_0x1c69010 .functor NOT 1, v0x1c644e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c690c0 .functor AND 1, L_0x1c68f00, L_0x1c69010, C4<1>, C4<1>;
L_0x1c691d0 .functor NOT 1, v0x1c64260_0, C4<0>, C4<0>, C4<0>;
L_0x1c69290 .functor NOT 1, v0x1c64300_0, C4<0>, C4<0>, C4<0>;
L_0x1c69300 .functor AND 1, L_0x1c691d0, L_0x1c69290, C4<1>, C4<1>;
L_0x1c69470 .functor AND 1, L_0x1c69300, v0x1c643a0_0, C4<1>, C4<1>;
L_0x1c694e0 .functor AND 1, L_0x1c69470, v0x1c644e0_0, C4<1>, C4<1>;
L_0x1c69610 .functor OR 1, L_0x1c690c0, L_0x1c694e0, C4<0>, C4<0>;
L_0x1c69720 .functor NOT 1, v0x1c64260_0, C4<0>, C4<0>, C4<0>;
L_0x1c695a0 .functor AND 1, L_0x1c69720, v0x1c64300_0, C4<1>, C4<1>;
L_0x1c69860 .functor NOT 1, v0x1c643a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c69960 .functor AND 1, L_0x1c695a0, L_0x1c69860, C4<1>, C4<1>;
L_0x1c69a70 .functor AND 1, L_0x1c69960, v0x1c644e0_0, C4<1>, C4<1>;
L_0x1c69bd0 .functor OR 1, L_0x1c69610, L_0x1c69a70, C4<0>, C4<0>;
L_0x1c69ce0 .functor NOT 1, v0x1c64260_0, C4<0>, C4<0>, C4<0>;
L_0x1c69f10 .functor AND 1, L_0x1c69ce0, v0x1c64300_0, C4<1>, C4<1>;
L_0x1c6a0e0 .functor AND 1, L_0x1c69f10, v0x1c643a0_0, C4<1>, C4<1>;
L_0x1c6a370 .functor NOT 1, v0x1c644e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6a4f0 .functor AND 1, L_0x1c6a0e0, L_0x1c6a370, C4<1>, C4<1>;
L_0x1c6a6d0 .functor OR 1, L_0x1c69bd0, L_0x1c6a4f0, C4<0>, C4<0>;
L_0x1c6a7e0 .functor NOT 1, v0x1c64300_0, C4<0>, C4<0>, C4<0>;
L_0x1c6a930 .functor AND 1, v0x1c64260_0, L_0x1c6a7e0, C4<1>, C4<1>;
L_0x1c6a9f0 .functor AND 1, L_0x1c6a930, v0x1c643a0_0, C4<1>, C4<1>;
L_0x1c6aba0 .functor AND 1, L_0x1c6a9f0, v0x1c644e0_0, C4<1>, C4<1>;
L_0x1c6ac60 .functor OR 1, L_0x1c6a6d0, L_0x1c6aba0, C4<0>, C4<0>;
L_0x1c6ae70 .functor NOT 1, v0x1c64300_0, C4<0>, C4<0>, C4<0>;
L_0x1c6aee0 .functor AND 1, v0x1c64260_0, L_0x1c6ae70, C4<1>, C4<1>;
L_0x1c6b0b0 .functor NOT 1, v0x1c643a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6b120 .functor AND 1, L_0x1c6aee0, L_0x1c6b0b0, C4<1>, C4<1>;
L_0x1c6b350 .functor AND 1, L_0x1c6b120, v0x1c644e0_0, C4<1>, C4<1>;
L_0x1c6b410 .functor OR 1, L_0x1c6ac60, L_0x1c6b350, C4<0>, C4<0>;
L_0x1c6b650 .functor AND 1, v0x1c64260_0, v0x1c64300_0, C4<1>, C4<1>;
L_0x1c6b6c0 .functor NOT 1, v0x1c643a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6b870 .functor AND 1, L_0x1c6b650, L_0x1c6b6c0, C4<1>, C4<1>;
L_0x1c6b980 .functor NOT 1, v0x1c644e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6bb40 .functor AND 1, L_0x1c6b870, L_0x1c6b980, C4<1>, C4<1>;
L_0x1c6bc50 .functor OR 1, L_0x1c6b410, L_0x1c6bb40, C4<0>, C4<0>;
L_0x1c6bec0 .functor AND 1, v0x1c64260_0, v0x1c64300_0, C4<1>, C4<1>;
L_0x1c6bf30 .functor AND 1, L_0x1c6bec0, v0x1c643a0_0, C4<1>, C4<1>;
L_0x1c6c160 .functor AND 1, L_0x1c6bf30, v0x1c644e0_0, C4<1>, C4<1>;
L_0x1c6c220 .functor OR 1, L_0x1c6bc50, L_0x1c6c160, C4<0>, C4<0>;
v0x1c64ac0_0 .net *"_ivl_0", 0 0, L_0x1c68ca0;  1 drivers
v0x1c64ba0_0 .net *"_ivl_10", 0 0, L_0x1c69010;  1 drivers
v0x1c64c80_0 .net *"_ivl_12", 0 0, L_0x1c690c0;  1 drivers
v0x1c64d70_0 .net *"_ivl_14", 0 0, L_0x1c691d0;  1 drivers
v0x1c64e50_0 .net *"_ivl_16", 0 0, L_0x1c69290;  1 drivers
v0x1c64f80_0 .net *"_ivl_18", 0 0, L_0x1c69300;  1 drivers
v0x1c65060_0 .net *"_ivl_2", 0 0, L_0x1c68d10;  1 drivers
v0x1c65140_0 .net *"_ivl_20", 0 0, L_0x1c69470;  1 drivers
v0x1c65220_0 .net *"_ivl_22", 0 0, L_0x1c694e0;  1 drivers
v0x1c65300_0 .net *"_ivl_24", 0 0, L_0x1c69610;  1 drivers
v0x1c653e0_0 .net *"_ivl_26", 0 0, L_0x1c69720;  1 drivers
v0x1c654c0_0 .net *"_ivl_28", 0 0, L_0x1c695a0;  1 drivers
v0x1c655a0_0 .net *"_ivl_30", 0 0, L_0x1c69860;  1 drivers
v0x1c65680_0 .net *"_ivl_32", 0 0, L_0x1c69960;  1 drivers
v0x1c65760_0 .net *"_ivl_34", 0 0, L_0x1c69a70;  1 drivers
v0x1c65840_0 .net *"_ivl_36", 0 0, L_0x1c69bd0;  1 drivers
v0x1c65920_0 .net *"_ivl_38", 0 0, L_0x1c69ce0;  1 drivers
v0x1c65a00_0 .net *"_ivl_4", 0 0, L_0x1c68da0;  1 drivers
v0x1c65ae0_0 .net *"_ivl_40", 0 0, L_0x1c69f10;  1 drivers
v0x1c65bc0_0 .net *"_ivl_42", 0 0, L_0x1c6a0e0;  1 drivers
v0x1c65ca0_0 .net *"_ivl_44", 0 0, L_0x1c6a370;  1 drivers
v0x1c65d80_0 .net *"_ivl_46", 0 0, L_0x1c6a4f0;  1 drivers
v0x1c65e60_0 .net *"_ivl_48", 0 0, L_0x1c6a6d0;  1 drivers
v0x1c65f40_0 .net *"_ivl_50", 0 0, L_0x1c6a7e0;  1 drivers
v0x1c66020_0 .net *"_ivl_52", 0 0, L_0x1c6a930;  1 drivers
v0x1c66100_0 .net *"_ivl_54", 0 0, L_0x1c6a9f0;  1 drivers
v0x1c661e0_0 .net *"_ivl_56", 0 0, L_0x1c6aba0;  1 drivers
v0x1c662c0_0 .net *"_ivl_58", 0 0, L_0x1c6ac60;  1 drivers
v0x1c663a0_0 .net *"_ivl_6", 0 0, L_0x1c68e60;  1 drivers
v0x1c66480_0 .net *"_ivl_60", 0 0, L_0x1c6ae70;  1 drivers
v0x1c66560_0 .net *"_ivl_62", 0 0, L_0x1c6aee0;  1 drivers
v0x1c66640_0 .net *"_ivl_64", 0 0, L_0x1c6b0b0;  1 drivers
v0x1c66720_0 .net *"_ivl_66", 0 0, L_0x1c6b120;  1 drivers
v0x1c66a10_0 .net *"_ivl_68", 0 0, L_0x1c6b350;  1 drivers
v0x1c66af0_0 .net *"_ivl_70", 0 0, L_0x1c6b410;  1 drivers
v0x1c66bd0_0 .net *"_ivl_72", 0 0, L_0x1c6b650;  1 drivers
v0x1c66cb0_0 .net *"_ivl_74", 0 0, L_0x1c6b6c0;  1 drivers
v0x1c66d90_0 .net *"_ivl_76", 0 0, L_0x1c6b870;  1 drivers
v0x1c66e70_0 .net *"_ivl_78", 0 0, L_0x1c6b980;  1 drivers
v0x1c66f50_0 .net *"_ivl_8", 0 0, L_0x1c68f00;  1 drivers
v0x1c67030_0 .net *"_ivl_80", 0 0, L_0x1c6bb40;  1 drivers
v0x1c67110_0 .net *"_ivl_82", 0 0, L_0x1c6bc50;  1 drivers
v0x1c671f0_0 .net *"_ivl_84", 0 0, L_0x1c6bec0;  1 drivers
v0x1c672d0_0 .net *"_ivl_86", 0 0, L_0x1c6bf30;  1 drivers
v0x1c673b0_0 .net *"_ivl_88", 0 0, L_0x1c6c160;  1 drivers
v0x1c67490_0 .net "a", 0 0, v0x1c64260_0;  alias, 1 drivers
v0x1c67530_0 .net "b", 0 0, v0x1c64300_0;  alias, 1 drivers
v0x1c67620_0 .net "c", 0 0, v0x1c643a0_0;  alias, 1 drivers
v0x1c67710_0 .net "d", 0 0, v0x1c644e0_0;  alias, 1 drivers
v0x1c67800_0 .net "q", 0 0, L_0x1c6c220;  alias, 1 drivers
S_0x1c67960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c332f0;
 .timescale -12 -12;
E_0x1c2de60 .event anyedge, v0x1c68610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c68610_0;
    %nor/r;
    %assign/vec4 v0x1c68610_0, 0;
    %wait E_0x1c2de60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c63a10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c644e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c643a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64300_0, 0;
    %assign/vec4 v0x1c64260_0, 0;
    %wait E_0x1c179f0;
    %wait E_0x1c2e310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c644e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c643a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64300_0, 0;
    %assign/vec4 v0x1c64260_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c2e0c0;
    %load/vec4 v0x1c64260_0;
    %load/vec4 v0x1c64300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c643a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c644e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c644e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c643a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64300_0, 0;
    %assign/vec4 v0x1c64260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c64060;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c2e0c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c644e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c643a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64300_0, 0;
    %assign/vec4 v0x1c64260_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c332f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c682f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c68610_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c332f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c682f0_0;
    %inv;
    %store/vec4 v0x1c682f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c332f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c64440_0, v0x1c68770_0, v0x1c68110_0, v0x1c681b0_0, v0x1c68250_0, v0x1c68390_0, v0x1c684d0_0, v0x1c68430_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c332f0;
T_7 ;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c332f0;
T_8 ;
    %wait E_0x1c2e0c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c68570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68570_0, 4, 32;
    %load/vec4 v0x1c686b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68570_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c68570_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68570_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c684d0_0;
    %load/vec4 v0x1c684d0_0;
    %load/vec4 v0x1c68430_0;
    %xor;
    %load/vec4 v0x1c684d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68570_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c68570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68570_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter1/response4/top_module.sv";
