# Feedback for Homework 1

## Score: 14.7/15

1. -0.3%: `assignGate` does not assign Ooerations *defined in your DSL* to logic gates in your DSL $$\implies$$ your DSL is not *closed*.

***I strongly recommend creating your own separate repo for your implementation since it makes parsing the project easier.***
