// Seed: 2855660021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1 : 1 'b0] id_7;
  assign module_1.id_18 = 0;
  wire [-1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  input wire id_8;
  inout wire _id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_5,
      id_6,
      id_4
  );
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : id_7] id_9, id_10;
  uwire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20 = id_15;
  assign id_12 = 1;
endmodule
