#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Feb 15 20:48:42 2024
# Process ID: 120824
# Current directory: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50580 D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.xpr
# Log file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/vivado.log
# Journal file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xil_23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xil_23/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_ps7_0_axi_periph_1
design_1_xlconstant_1_0
design_1_DMA_Loop_top_0_0
design_1_mult_gen_0_0
design_1_rst_ps7_0_200M_1
design_1_xlconstant_0_0
design_1_axi_mem_intercon_1
design_1_auto_pc_1
design_1_clk_wiz_0_0
design_1_xlconstant_2_0

INFO: [Project 1-230] Project 'Lwip_server_hw.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1530.859 ; gain = 195.211
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_200M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:user:axilite_reg_deepth256:1.0 - axilite_reg_deepth256_0
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:user:Mux_51:1.0 - Mux_51_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:user:HDMI_Para_Cut:1.0 - HDMI_Para_Cut_0
Adding component instance block -- xilinx.com:user:DMA_Loop_top:1.0 - DMA_Loop_top_0
Successfully read diagram <design_1> from block design file <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd>
upgrade_ip [get_ips  {design_1_xlconstant_2_0 design_1_ps7_0_axi_periph_1 design_1_mult_gen_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_1_0 design_1_axi_mem_intercon_1 design_1_DMA_Loop_top_0_0 design_1_rst_ps7_0_200M_1 design_1_xlconstant_0_0}] -log ip_upgrade.log
Upgrading 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DMA_Loop_top_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_mem_intercon_1 (AXI Interconnect 2.1) from revision 28 to revision 30
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 11 to revision 13
INFO: [IP_Flow 19-3422] Upgraded design_1_mult_gen_0_0 (Multiplier 12.0) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 28 to revision 30
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_200M_1 (Processor System Reset 5.0) from revision 13 to revision 14
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 7 to revision 8
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_1_0 (Constant 1.1) from revision 7 to revision 8
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_2_0 (Constant 1.1) from revision 7 to revision 8
Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2002.016 ; gain = 428.926
export_ip_user_files -of_objects [get_ips {design_1_xlconstant_2_0 design_1_ps7_0_axi_periph_1 design_1_mult_gen_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_1_0 design_1_axi_mem_intercon_1 design_1_DMA_Loop_top_0_0 design_1_rst_ps7_0_200M_1 design_1_xlconstant_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_mem_intercon/s00_couplers/auto_pc/S_AXI(0) and /DMA_Loop_top_0/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_mem_intercon/s00_couplers/auto_pc/M_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_Loop_top_0/I_Pre_vs
/DMA_Loop_top_0/I_Pre_data
/DMA_Loop_top_0/I_Pre_de

Wrote  : <D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axilite_reg_deepth256_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux_51_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_Para_Cut_0 .
INFO: [IP_Flow 19-3422] Upgraded as_rdata_w64x2048_r16x8192 (FIFO Generator 13.2) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded wdata_w64x1024_r64x1024 (FIFO Generator 13.2) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded AXI_ILA (ILA (Integrated Logic Analyzer) 6.2) from revision 12 to revision 14
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_Loop_top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2147.715 ; gain = 145.699
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_200M_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_200M_1
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
catch { config_ip_cache -export [get_ips -all design_1_axilite_reg_deepth256_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axilite_reg_deepth256_0_0
catch { config_ip_cache -export [get_ips -all design_1_mult_gen_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mult_gen_0_0
catch { config_ip_cache -export [get_ips -all design_1_Mux_51_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Mux_51_0_1
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 design_1_HDMI_Para_Cut_0_0_synth_1 design_1_Mux_51_0_1_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1 design_1_axilite_reg_deepth256_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_mult_gen_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_200M_1_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Mux_51_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axilite_reg_deepth256_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mult_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_200M_1
[Thu Feb 15 20:51:28 2024] Launched design_1_DMA_Loop_top_0_0_synth_1, design_1_HDMI_Para_Cut_0_0_synth_1, design_1_Mux_51_0_1_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_axilite_reg_deepth256_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_mult_gen_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_200M_1_synth_1...
Run output will be captured here:
design_1_DMA_Loop_top_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1/runme.log
design_1_HDMI_Para_Cut_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1/runme.log
design_1_Mux_51_0_1_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_Mux_51_0_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_axilite_reg_deepth256_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_axilite_reg_deepth256_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_mult_gen_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_mult_gen_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_200M_1_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_rst_ps7_0_200M_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_DMA_Loop_top_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_HDMI_Para_Cut_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Mux_51_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axilite_reg_deepth256_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_mult_gen_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_200M_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DMA_Loop_top_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mult_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_HDMI_Para_Cut_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Mux_51_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_200M_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axilite_reg_deepth256_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
[Thu Feb 15 20:52:03 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_axilite_reg_deepth256_0_0_synth_1, design_1_Mux_51_0_1_synth_1, design_1_HDMI_Para_Cut_0_0_synth_1, design_1_rst_ps7_0_200M_1_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_mult_gen_0_0_synth_1, design_1_DMA_Loop_top_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axilite_reg_deepth256_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_axilite_reg_deepth256_0_0_synth_1/runme.log
design_1_Mux_51_0_1_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_Mux_51_0_1_synth_1/runme.log
design_1_HDMI_Para_Cut_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_HDMI_Para_Cut_0_0_synth_1/runme.log
design_1_rst_ps7_0_200M_1_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_rst_ps7_0_200M_1_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_mult_gen_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_mult_gen_0_0_synth_1/runme.log
design_1_DMA_Loop_top_0_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_DMA_Loop_top_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/synth_1/runme.log
[Thu Feb 15 20:52:03 2024] Launched impl_1...
Run output will be captured here: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2201.449 ; gain = 0.000
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xil_23/Vivado/2023.2/data/embeddedsw) loading 0 seconds
