/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [26:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  reg [10:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~celloutsig_1_11z;
  assign celloutsig_0_11z = ~celloutsig_0_7z;
  assign celloutsig_1_2z = ~in_data[126];
  assign celloutsig_0_18z = ~((celloutsig_0_10z | celloutsig_0_3z) & celloutsig_0_12z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_3z) & (celloutsig_0_5z | celloutsig_0_4z[1]));
  assign celloutsig_1_13z = celloutsig_1_0z | celloutsig_1_11z;
  assign celloutsig_0_7z = in_data[83] | celloutsig_0_3z;
  assign celloutsig_0_19z = ~(celloutsig_0_5z ^ celloutsig_0_15z[2]);
  always_ff @(posedge clkin_data[128], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 27'h0000000;
    else _00_ <= in_data[129:103];
  assign celloutsig_0_2z = in_data[61:52] / { 1'h1, in_data[46:44], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = _00_[7:2] == _00_[24:19];
  assign celloutsig_0_12z = { celloutsig_0_4z[4], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z } == { celloutsig_0_4z[6:4], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_12z = { celloutsig_1_6z[8:7], celloutsig_1_7z, celloutsig_1_2z } > { _00_[13:11], celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[94:86] <= { in_data[52:45], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[38:35] && in_data[51:48];
  assign celloutsig_0_3z = { in_data[34:33], celloutsig_0_1z, celloutsig_0_1z } < in_data[90:87];
  assign celloutsig_0_5z = { in_data[20:14], celloutsig_0_3z, celloutsig_0_3z } < { celloutsig_0_2z[8:1], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[178:157], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[168:144] };
  assign celloutsig_1_8z = { celloutsig_1_7z[7:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z } * { celloutsig_1_3z[9:0], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_6z[9:1] | in_data[170:162];
  assign celloutsig_1_0z = & in_data[161:156];
  assign celloutsig_0_8z = | celloutsig_0_2z;
  assign celloutsig_1_18z = ^ { celloutsig_1_6z[6:4], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_14z };
  assign celloutsig_1_1z = ^ in_data[164:153];
  assign celloutsig_1_5z = ^ { celloutsig_1_3z[21:12], celloutsig_1_0z };
  assign celloutsig_1_16z = { _00_[16:14], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z } - { _00_[18:4], celloutsig_1_13z };
  assign celloutsig_1_17z = celloutsig_1_16z[13:10] - { celloutsig_1_16z[12:10], celloutsig_1_12z };
  assign celloutsig_1_9z = ~((celloutsig_1_2z & _00_[19]) | celloutsig_1_5z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_4z = { celloutsig_0_2z[5:1], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_3z[22:14], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = ~((celloutsig_1_11z & in_data[153]) | (celloutsig_1_0z & celloutsig_1_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
