Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun 10 16:08:57 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_TOP_timing_summary_routed.rpt -pb HDMI_TOP_timing_summary_routed.pb -rpx HDMI_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_TOP
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (544)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (544)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.851        0.000                      0                  130        0.210        0.000                      0                  130        0.538        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre        1.851        0.000                      0                  130        0.210        0.000                      0                  130        6.234        0.000                       0                    76  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        1.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.495ns  (logic 3.649ns (31.744%)  route 7.846ns (68.256%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 20.037 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.636    13.288    gfx_inst/sprite_compositor_1/sprite_x_flip_reg_3
    SLICE_X104Y134       LUT6 (Prop_lut6_I0_O)        0.348    13.636 r  gfx_inst/sprite_compositor_1/bias[1]_i_9/O
                         net (fo=22, routed)          1.182    14.817    display_timings_inst/o_tmds_reg[7]_2
    SLICE_X108Y132       LUT5 (Prop_lut5_I4_O)        0.148    14.965 r  display_timings_inst/bias[4]_i_11/O
                         net (fo=17, routed)          1.167    16.133    display_timings_inst/o_sx_reg[15]_5
    SLICE_X108Y124       LUT5 (Prop_lut5_I4_O)        0.352    16.485 f  display_timings_inst/bias[4]_i_15/O
                         net (fo=3, routed)           0.603    17.087    display_timings_inst/bias[4]_i_15_n_0
    SLICE_X107Y124       LUT5 (Prop_lut5_I4_O)        0.322    17.409 r  display_timings_inst/bias[3]_i_2/O
                         net (fo=1, routed)           0.848    18.257    display_timings_inst/bias[3]_i_2_n_0
    SLICE_X107Y124       LUT6 (Prop_lut6_I2_O)        0.326    18.583 r  display_timings_inst/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    18.583    HDMI_out/encode_ch0/D[1]
    SLICE_X107Y124       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.840    20.037    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X107Y124       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.534    20.571    
                         clock uncertainty           -0.168    20.402    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)        0.031    20.433    HDMI_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.433    
                         arrival time                         -18.583    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.934ns  (logic 3.416ns (31.242%)  route 7.518ns (68.758%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 20.043 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.636    13.288    gfx_inst/sprite_compositor_1/sprite_x_flip_reg_3
    SLICE_X104Y134       LUT6 (Prop_lut6_I0_O)        0.348    13.636 r  gfx_inst/sprite_compositor_1/bias[1]_i_9/O
                         net (fo=22, routed)          0.922    14.557    display_timings_inst/o_tmds_reg[7]_2
    SLICE_X109Y132       LUT4 (Prop_lut4_I0_O)        0.118    14.675 r  display_timings_inst/o_tmds[2]_i_2__1/O
                         net (fo=7, routed)           1.056    15.731    HDMI_out/encode_ch2/bias_reg[1]_2
    SLICE_X111Y136       LUT5 (Prop_lut5_I0_O)        0.354    16.085 r  HDMI_out/encode_ch2/bias[4]_i_5__1/O
                         net (fo=7, routed)           0.202    16.287    HDMI_out/encode_ch2/bias_reg[4]_1
    SLICE_X111Y136       LUT6 (Prop_lut6_I5_O)        0.326    16.613 r  HDMI_out/encode_ch2/o_tmds[7]_i_2__1/O
                         net (fo=4, routed)           0.815    17.428    display_timings_inst/o_tmds_reg[7]_0
    SLICE_X112Y128       LUT4 (Prop_lut4_I3_O)        0.117    17.545 r  display_timings_inst/o_tmds[9]_i_1__1/O
                         net (fo=1, routed)           0.477    18.022    HDMI_out/encode_ch2/o_tmds_reg[9]_0
    SLICE_X112Y127       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.846    20.043    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y127       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[9]/C
                         clock pessimism              0.534    20.577    
                         clock uncertainty           -0.168    20.408    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)       -0.255    20.153    HDMI_out/encode_ch2/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         20.153    
                         arrival time                         -18.022    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.935ns  (logic 3.659ns (33.462%)  route 7.276ns (66.538%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 20.054 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.636    13.288    gfx_inst/sprite_compositor_1/sprite_x_flip_reg_3
    SLICE_X104Y134       LUT6 (Prop_lut6_I0_O)        0.348    13.636 r  gfx_inst/sprite_compositor_1/bias[1]_i_9/O
                         net (fo=22, routed)          0.922    14.557    display_timings_inst/o_tmds_reg[7]_2
    SLICE_X109Y132       LUT4 (Prop_lut4_I0_O)        0.118    14.675 r  display_timings_inst/o_tmds[2]_i_2__1/O
                         net (fo=7, routed)           1.056    15.731    HDMI_out/encode_ch2/bias_reg[1]_2
    SLICE_X111Y136       LUT5 (Prop_lut5_I0_O)        0.354    16.085 r  HDMI_out/encode_ch2/bias[4]_i_5__1/O
                         net (fo=7, routed)           0.897    16.982    display_timings_inst/o_tmds_reg[6]_4
    SLICE_X111Y138       LUT5 (Prop_lut5_I1_O)        0.354    17.336 r  display_timings_inst/bias[2]_i_3__1/O
                         net (fo=1, routed)           0.354    17.690    display_timings_inst/bias[2]_i_3__1_n_0
    SLICE_X110Y138       LUT5 (Prop_lut5_I4_O)        0.332    18.022 r  display_timings_inst/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.022    HDMI_out/encode_ch2/bias_reg[4]_3[0]
    SLICE_X110Y138       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.857    20.054    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y138       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.534    20.588    
                         clock uncertainty           -0.168    20.419    
    SLICE_X110Y138       FDRE (Setup_fdre_C_D)        0.029    20.448    HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.448    
                         arrival time                         -18.022    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.853ns  (logic 3.453ns (31.816%)  route 7.400ns (68.184%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 20.039 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.636    13.288    gfx_inst/sprite_compositor_1/sprite_x_flip_reg_3
    SLICE_X104Y134       LUT6 (Prop_lut6_I0_O)        0.348    13.636 r  gfx_inst/sprite_compositor_1/bias[1]_i_9/O
                         net (fo=22, routed)          1.182    14.817    display_timings_inst/o_tmds_reg[7]_2
    SLICE_X108Y132       LUT5 (Prop_lut5_I4_O)        0.148    14.965 r  display_timings_inst/bias[4]_i_11/O
                         net (fo=17, routed)          1.167    16.133    display_timings_inst/o_sx_reg[15]_5
    SLICE_X108Y124       LUT5 (Prop_lut5_I4_O)        0.352    16.485 r  display_timings_inst/bias[4]_i_15/O
                         net (fo=3, routed)           0.603    17.087    display_timings_inst/bias[4]_i_15_n_0
    SLICE_X107Y124       LUT5 (Prop_lut5_I4_O)        0.328    17.415 r  display_timings_inst/bias[2]_i_3/O
                         net (fo=1, routed)           0.401    17.817    display_timings_inst/bias[2]_i_3_n_0
    SLICE_X107Y123       LUT5 (Prop_lut5_I2_O)        0.124    17.941 r  display_timings_inst/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    17.941    HDMI_out/encode_ch0/D[0]
    SLICE_X107Y123       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.842    20.039    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X107Y123       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[2]/C
                         clock pessimism              0.534    20.573    
                         clock uncertainty           -0.168    20.404    
    SLICE_X107Y123       FDRE (Setup_fdre_C_D)        0.029    20.433    HDMI_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.433    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 3.453ns (31.839%)  route 7.392ns (68.161%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 20.037 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.636    13.288    gfx_inst/sprite_compositor_1/sprite_x_flip_reg_3
    SLICE_X104Y134       LUT6 (Prop_lut6_I0_O)        0.348    13.636 r  gfx_inst/sprite_compositor_1/bias[1]_i_9/O
                         net (fo=22, routed)          1.182    14.817    display_timings_inst/o_tmds_reg[7]_2
    SLICE_X108Y132       LUT5 (Prop_lut5_I4_O)        0.148    14.965 r  display_timings_inst/bias[4]_i_11/O
                         net (fo=17, routed)          1.167    16.133    display_timings_inst/o_sx_reg[15]_5
    SLICE_X108Y124       LUT5 (Prop_lut5_I4_O)        0.352    16.485 f  display_timings_inst/bias[4]_i_15/O
                         net (fo=3, routed)           0.414    16.899    display_timings_inst/bias[4]_i_15_n_0
    SLICE_X107Y124       LUT6 (Prop_lut6_I4_O)        0.328    17.227 r  display_timings_inst/bias[4]_i_5/O
                         net (fo=1, routed)           0.582    17.809    display_timings_inst/bias[4]_i_5_n_0
    SLICE_X108Y124       LUT6 (Prop_lut6_I2_O)        0.124    17.933 r  display_timings_inst/bias[4]_i_2/O
                         net (fo=1, routed)           0.000    17.933    HDMI_out/encode_ch0/D[2]
    SLICE_X108Y124       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.840    20.037    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X108Y124       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.534    20.571    
                         clock uncertainty           -0.168    20.402    
    SLICE_X108Y124       FDRE (Setup_fdre_C_D)        0.079    20.481    HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.481    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.562ns  (logic 3.421ns (32.390%)  route 7.141ns (67.610%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 20.054 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.954    13.606    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X102Y135       LUT6 (Prop_lut6_I0_O)        0.348    13.954 f  display_timings_inst/o_tmds[6]_i_2__1/O
                         net (fo=23, routed)          0.899    14.853    display_timings_inst/sprite_x_flip_reg_1
    SLICE_X110Y135       LUT5 (Prop_lut5_I0_O)        0.150    15.003 f  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=12, routed)          0.777    15.781    display_timings_inst/sprite_x_flip_reg_7
    SLICE_X112Y138       LUT5 (Prop_lut5_I2_O)        0.318    16.099 r  display_timings_inst/bias[4]_i_11__0/O
                         net (fo=2, routed)           0.555    16.654    HDMI_out/encode_ch2/bias_reg[3]_1
    SLICE_X111Y139       LUT4 (Prop_lut4_I2_O)        0.328    16.982 r  HDMI_out/encode_ch2/bias[3]_i_2__1/O
                         net (fo=1, routed)           0.544    17.526    display_timings_inst/bias_reg[3]_1
    SLICE_X111Y138       LUT6 (Prop_lut6_I2_O)        0.124    17.650 r  display_timings_inst/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    17.650    HDMI_out/encode_ch2/bias_reg[4]_3[1]
    SLICE_X111Y138       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.857    20.054    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y138       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.534    20.588    
                         clock uncertainty           -0.168    20.419    
    SLICE_X111Y138       FDRE (Setup_fdre_C_D)        0.029    20.448    HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.448    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 3.227ns (30.745%)  route 7.269ns (69.255%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 20.049 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.954    13.606    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X102Y135       LUT6 (Prop_lut6_I0_O)        0.348    13.954 f  display_timings_inst/o_tmds[6]_i_2__1/O
                         net (fo=23, routed)          0.850    14.804    display_timings_inst/sprite_x_flip_reg_1
    SLICE_X111Y137       LUT6 (Prop_lut6_I0_O)        0.124    14.928 r  display_timings_inst/bias[4]_i_20/O
                         net (fo=11, routed)          0.873    15.801    display_timings_inst/sprite_x_flip_reg_4
    SLICE_X109Y137       LUT3 (Prop_lut3_I1_O)        0.152    15.953 r  display_timings_inst/bias[4]_i_14/O
                         net (fo=3, routed)           0.876    16.830    HDMI_out/encode_ch1/bias_reg[4]_4
    SLICE_X109Y137       LUT6 (Prop_lut6_I1_O)        0.326    17.156 r  HDMI_out/encode_ch1/bias[4]_i_5__0/O
                         net (fo=1, routed)           0.304    17.460    display_timings_inst/bias_reg[4]_6
    SLICE_X109Y136       LUT6 (Prop_lut6_I3_O)        0.124    17.584 r  display_timings_inst/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    17.584    HDMI_out/encode_ch1/bias_reg[4]_7[2]
    SLICE_X109Y136       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.852    20.049    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y136       FDRE                                         r  HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.534    20.583    
                         clock uncertainty           -0.168    20.414    
    SLICE_X109Y136       FDRE (Setup_fdre_C_D)        0.029    20.443    HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.443    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.487ns  (logic 2.997ns (28.578%)  route 7.490ns (71.422%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 20.054 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 f  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 f  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 r  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.954    13.606    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X102Y135       LUT6 (Prop_lut6_I0_O)        0.348    13.954 r  display_timings_inst/o_tmds[6]_i_2__1/O
                         net (fo=23, routed)          1.110    15.065    display_timings_inst/sprite_x_flip_reg_1
    SLICE_X110Y138       LUT6 (Prop_lut6_I0_O)        0.124    15.189 r  display_timings_inst/bias[3]_i_5__1/O
                         net (fo=4, routed)           0.760    15.949    display_timings_inst/sprite_x_flip_reg_8
    SLICE_X112Y137       LUT4 (Prop_lut4_I2_O)        0.124    16.073 r  display_timings_inst/bias[4]_i_8__1/O
                         net (fo=1, routed)           0.452    16.525    display_timings_inst/bias[4]_i_8__1_n_0
    SLICE_X112Y137       LUT6 (Prop_lut6_I0_O)        0.124    16.649 r  display_timings_inst/bias[4]_i_2__1/O
                         net (fo=2, routed)           0.802    17.451    display_timings_inst/bias[4]_i_2__1_n_0
    SLICE_X111Y138       LUT6 (Prop_lut6_I0_O)        0.124    17.575 r  display_timings_inst/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000    17.575    HDMI_out/encode_ch2/bias_reg[4]_3[2]
    SLICE_X111Y138       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.857    20.054    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y138       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.534    20.588    
                         clock uncertainty           -0.168    20.419    
    SLICE_X111Y138       FDRE (Setup_fdre_C_D)        0.031    20.450    HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.450    
                         arrival time                         -17.575    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/o_tmds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 3.423ns (32.712%)  route 7.041ns (67.288%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.636    13.288    gfx_inst/sprite_compositor_1/sprite_x_flip_reg_3
    SLICE_X104Y134       LUT6 (Prop_lut6_I0_O)        0.348    13.636 r  gfx_inst/sprite_compositor_1/bias[1]_i_9/O
                         net (fo=22, routed)          0.922    14.557    display_timings_inst/o_tmds_reg[7]_2
    SLICE_X109Y132       LUT4 (Prop_lut4_I0_O)        0.118    14.675 r  display_timings_inst/o_tmds[2]_i_2__1/O
                         net (fo=7, routed)           1.056    15.731    HDMI_out/encode_ch2/bias_reg[1]_2
    SLICE_X111Y136       LUT5 (Prop_lut5_I0_O)        0.354    16.085 r  HDMI_out/encode_ch2/bias[4]_i_5__1/O
                         net (fo=7, routed)           0.202    16.287    HDMI_out/encode_ch2/bias_reg[4]_1
    SLICE_X111Y136       LUT6 (Prop_lut6_I5_O)        0.326    16.613 r  HDMI_out/encode_ch2/o_tmds[7]_i_2__1/O
                         net (fo=4, routed)           0.815    17.428    display_timings_inst/o_tmds_reg[7]_0
    SLICE_X112Y128       LUT4 (Prop_lut4_I2_O)        0.124    17.552 r  display_timings_inst/o_tmds[7]_i_1__1/O
                         net (fo=1, routed)           0.000    17.552    HDMI_out/encode_ch2/o_tmds_reg[7]_0
    SLICE_X112Y128       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.848    20.045    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y128       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[7]/C
                         clock pessimism              0.534    20.579    
                         clock uncertainty           -0.168    20.410    
    SLICE_X112Y128       FDRE (Setup_fdre_C_D)        0.081    20.491    HDMI_out/encode_ch2/o_tmds_reg[7]
  -------------------------------------------------------------------
                         required time                         20.491    
                         arrival time                         -17.552    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 3.423ns (32.747%)  route 7.030ns (67.253%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    7.088ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.957     7.088    display_timings_inst/CLK
    SLICE_X99Y125        FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y125        FDSE (Prop_fdse_C_Q)         0.456     7.544 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=11, routed)          0.606     8.149    display_timings_inst/Q[1]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  display_timings_inst/o_tmds[7]_i_15/O
                         net (fo=1, routed)           0.000     8.273    display_timings_inst/o_tmds[7]_i_15_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  display_timings_inst/o_tmds_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.823    display_timings_inst/o_tmds_reg[7]_i_10_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 r  display_timings_inst/o_tmds_reg[7]_i_9/O[0]
                         net (fo=18, routed)          1.078    10.124    display_timings_inst/gfx_inst/sprite_compositor_1/sprite_render_y00_out[4]
    SLICE_X97Y134        LUT4 (Prop_lut4_I0_O)        0.325    10.449 r  display_timings_inst/o_tmds[7]_i_6/O
                         net (fo=1, routed)           0.733    11.181    display_timings_inst/o_tmds[7]_i_6_n_0
    SLICE_X100Y134       LUT6 (Prop_lut6_I1_O)        0.326    11.507 r  display_timings_inst/o_tmds[7]_i_4/O
                         net (fo=11, routed)          0.994    12.502    gfx_inst/sprite_compositor_1/o_tmds[6]_i_2__1
    SLICE_X104Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.652 f  gfx_inst/sprite_compositor_1/bias[1]_i_5/O
                         net (fo=15, routed)          0.636    13.288    gfx_inst/sprite_compositor_1/sprite_x_flip_reg_3
    SLICE_X104Y134       LUT6 (Prop_lut6_I0_O)        0.348    13.636 r  gfx_inst/sprite_compositor_1/bias[1]_i_9/O
                         net (fo=22, routed)          0.922    14.557    display_timings_inst/o_tmds_reg[7]_2
    SLICE_X109Y132       LUT4 (Prop_lut4_I0_O)        0.118    14.675 r  display_timings_inst/o_tmds[2]_i_2__1/O
                         net (fo=7, routed)           1.056    15.731    HDMI_out/encode_ch2/bias_reg[1]_2
    SLICE_X111Y136       LUT5 (Prop_lut5_I0_O)        0.354    16.085 r  HDMI_out/encode_ch2/bias[4]_i_5__1/O
                         net (fo=7, routed)           0.202    16.287    HDMI_out/encode_ch2/bias_reg[4]_1
    SLICE_X111Y136       LUT6 (Prop_lut6_I5_O)        0.326    16.613 r  HDMI_out/encode_ch2/o_tmds[7]_i_2__1/O
                         net (fo=4, routed)           0.804    17.417    display_timings_inst/o_tmds_reg[7]_0
    SLICE_X112Y128       LUT4 (Prop_lut4_I0_O)        0.124    17.541 r  display_timings_inst/o_tmds[0]_i_1__1/O
                         net (fo=1, routed)           0.000    17.541    HDMI_out/encode_ch2/o_tmds_reg[0]_0
    SLICE_X112Y128       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.196 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          1.848    20.045    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y128       FDRE                                         r  HDMI_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.534    20.579    
                         clock uncertainty           -0.168    20.410    
    SLICE_X112Y128       FDRE (Setup_fdre_C_D)        0.077    20.487    HDMI_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         20.487    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                  2.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch2/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.611%)  route 0.660ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y129       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.141     2.282 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.660     2.941    HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch2/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.491%)  route 0.714ns (83.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y129       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.141     2.282 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.714     2.996    HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_out/serialize_ch2/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.979     2.699    HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch1/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.141ns (16.369%)  route 0.720ns (83.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.709     2.141    HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y129       FDPE                                         r  HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.141     2.282 r  HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.720     3.002    HDMI_out/serialize_ch1/i_rst_oserdes
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.700    HDMI_out/serialize_ch1/o_clk_1x
    OLOGIC_X1Y129        OSERDESE2                                    r  HDMI_out/serialize_ch1/slave10/CLKDIV
                         clock pessimism             -0.527     2.174    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.733    HDMI_out/serialize_ch1/slave10
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch0/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.705     2.137    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X109Y123       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y123       FDRE (Prop_fdre_C_Q)         0.141     2.278 r  HDMI_out/encode_ch0/bias_reg[1]/Q
                         net (fo=14, routed)          0.193     2.470    HDMI_out/encode_ch0/Q[0]
    SLICE_X109Y123       LUT6 (Prop_lut6_I0_O)        0.045     2.515 r  HDMI_out/encode_ch0/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.515    HDMI_out/encode_ch0/bias[1]_i_1__1_n_0
    SLICE_X109Y123       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.976     2.696    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X109Y123       FDRE                                         r  HDMI_out/encode_ch0/bias_reg[1]/C
                         clock pessimism             -0.560     2.137    
    SLICE_X109Y123       FDRE (Hold_fdre_C_D)         0.091     2.228    HDMI_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.715     2.147    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y137       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.141     2.288 r  HDMI_out/encode_ch2/bias_reg[1]/Q
                         net (fo=13, routed)          0.193     2.480    HDMI_out/encode_ch2/Q[0]
    SLICE_X111Y137       LUT5 (Prop_lut5_I4_O)        0.045     2.525 r  HDMI_out/encode_ch2/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.525    HDMI_out/encode_ch2/bias[1]_i_1__0_n_0
    SLICE_X111Y137       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.990     2.710    HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y137       FDRE                                         r  HDMI_out/encode_ch2/bias_reg[1]/C
                         clock pessimism             -0.564     2.147    
    SLICE_X111Y137       FDRE (Hold_fdre_C_D)         0.091     2.238    HDMI_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.591%)  route 0.205ns (52.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.680     2.112    display_timings_inst/CLK
    SLICE_X101Y128       FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y128       FDRE (Prop_fdre_C_Q)         0.141     2.253 f  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=12, routed)          0.205     2.457    display_timings_inst/Q[0]
    SLICE_X101Y128       LUT1 (Prop_lut1_I0_O)        0.045     2.502 r  display_timings_inst/o_sy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.502    display_timings_inst/o_sy[0]_i_1_n_0
    SLICE_X101Y128       FDRE                                         r  display_timings_inst/o_sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.952     2.672    display_timings_inst/CLK
    SLICE_X101Y128       FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
                         clock pessimism             -0.561     2.112    
    SLICE_X101Y128       FDRE (Hold_fdre_C_D)         0.091     2.203    display_timings_inst/o_sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.680     2.112    display_timings_inst/CLK
    SLICE_X105Y127       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDRE (Prop_fdre_C_Q)         0.141     2.253 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=28, routed)          0.216     2.468    display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X105Y127       LUT1 (Prop_lut1_I0_O)        0.045     2.513 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.513    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X105Y127       FDRE                                         r  display_timings_inst/o_sx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.952     2.672    display_timings_inst/CLK
    SLICE_X105Y127       FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
                         clock pessimism             -0.561     2.112    
    SLICE_X105Y127       FDRE (Hold_fdre_C_D)         0.091     2.203    display_timings_inst/o_sx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch0/o_tmds_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch0/slave10/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.526%)  route 0.225ns (61.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.706     2.138    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X113Y126       FDSE                                         r  HDMI_out/encode_ch0/o_tmds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141     2.279 r  HDMI_out/encode_ch0/o_tmds_reg[8]/Q
                         net (fo=1, routed)           0.225     2.504    HDMI_out/serialize_ch0/i_data[4]
    OLOGIC_X1Y125        OSERDESE2                                    r  HDMI_out/serialize_ch0/slave10/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.978     2.698    HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y125        OSERDESE2                                    r  HDMI_out/serialize_ch0/slave10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.191    HDMI_out/serialize_ch0/slave10
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch1/o_tmds_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch1/master10/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.588%)  route 0.224ns (61.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.711     2.143    HDMI_out/encode_ch1/o_clk_1x
    SLICE_X111Y131       FDSE                                         r  HDMI_out/encode_ch1/o_tmds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDSE (Prop_fdse_C_Q)         0.141     2.284 r  HDMI_out/encode_ch1/o_tmds_reg[6]/Q
                         net (fo=1, routed)           0.224     2.508    HDMI_out/serialize_ch1/i_data[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  HDMI_out/serialize_ch1/master10/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.980     2.700    HDMI_out/serialize_ch1/o_clk_1x
    OLOGIC_X1Y130        OSERDESE2                                    r  HDMI_out/serialize_ch1/master10/CLKDIV
                         clock pessimism             -0.527     2.174    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.193    HDMI_out/serialize_ch1/master10
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 HDMI_out/encode_ch0/o_tmds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_out/serialize_ch0/slave10/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.988%)  route 0.230ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.704     2.136    HDMI_out/encode_ch0/o_clk_1x
    SLICE_X109Y125       FDRE                                         r  HDMI_out/encode_ch0/o_tmds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y125       FDRE (Prop_fdre_C_Q)         0.141     2.277 r  HDMI_out/encode_ch0/o_tmds_reg[9]/Q
                         net (fo=1, routed)           0.230     2.507    HDMI_out/serialize_ch0/i_data[5]
    OLOGIC_X1Y125        OSERDESE2                                    r  HDMI_out/serialize_ch0/slave10/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=74, routed)          0.978     2.698    HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y125        OSERDESE2                                    r  HDMI_out/serialize_ch0/slave10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.191    HDMI_out/serialize_ch0/slave10
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y129   HDMI_out/async_reset_instance/o_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y126   HDMI_out/encode_ch0/o_tmds_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X110Y126   HDMI_out/encode_ch0/o_tmds_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y126   HDMI_out/encode_ch0/o_tmds_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X113Y126   HDMI_out/encode_ch0/o_tmds_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X104Y134   display_timings_inst/o_sx_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X104Y134   display_timings_inst/o_sx_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X104Y134   display_timings_inst/o_sx_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X104Y134   display_timings_inst/o_sx_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X102Y135   display_timings_inst/o_sx_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y129   HDMI_out/async_reset_instance/o_rst_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y89    HDMI_out/async_reset_instance/o_rst_reg_lopt_replica/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y129   HDMI_out/encode_ch1/o_tmds_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y129   HDMI_out/encode_ch2/o_tmds_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y128   display_timings_inst/o_sy_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y123   HDMI_out/encode_ch0/bias_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y123   HDMI_out/encode_ch0/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y124   HDMI_out/encode_ch0/bias_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y124   HDMI_out/encode_ch0/bias_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y126   HDMI_out/encode_ch0/o_tmds_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



