module status (rd, wr, fifoWr, fifoRd, wPtr, rPtr, clk, rst, fifoFull, fifoEmpty, fifoThreshold, fifoOverflow, fifoUnderflow); 
  input rd, wr, fifoWr, fifoRd, wPtr, rPtr, clk, rst; 
  output reg fifoEmpty, fifoThreshold, fifoOverflow, fifoUnderflow; 
  parameter TH = 4'b1001; 
  
  always @ (posedge clk, wr, rd)begin 
    if (wr)begin
      if (wPtr > 4'b1111)begin
        if (!fifoFull) fifoFull <=1; 
        else if (fifoFull && !rd) fifoOverflow <= 1; 
        else begin
          fifoFull <=0; 
          fifoOverflow <= 0; 
        end 
      end 
    end
    
    if (rd)begin
      if (rPtr == 4'b0000)begin
        if (!fifoEmpty) fifoEmpty <=1; 
        else if (fifoEmpty && !wr) fifoUnderflow <= 1; 
        else begin
          fifoFull <=0; 
          fifoOverflow <= 0; 
        end 
      end 
    end 
  end
  
  assign fifoThreshold = wPTr> TH ? 1'b1: 1'b0;  
endmodule
  