{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709874600644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709874600644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  7 23:10:00 2024 " "Processing started: Thu Mar  7 23:10:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709874600644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874600644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874600645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709874601309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709874601309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "sumador1bit.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_tb " "Found entity 1: Divisor_tb" {  } { { "Divisor_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Divisor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 2 2 " "Found 2 design units, including 2 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613059 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_d " "Found entity 2: nand_d" {  } { { "inversor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_tb " "Found entity 1: restador_tb" {  } { { "restador_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/restador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_tb " "Found entity 1: multiplicador_tb" {  } { { "multiplicador_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andoperation " "Found entity 1: andoperation" {  } { { "andoperation.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/andoperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andoperation_tb " "Found entity 1: andoperation_tb" {  } { { "andoperation_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/andoperation_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperator.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oroperator " "Found entity 1: oroperator" {  } { { "oroperator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/oroperator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oroperator_tb " "Found entity 1: oroperator_tb" {  } { { "oroperator_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/oroperator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xoroperator.sv 1 1 " "Found 1 design units, including 1 entities, in source file xoroperator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xoroperator " "Found entity 1: xoroperator" {  } { { "xoroperator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/xoroperator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xoroperator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xoroperator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xoroperator_tb " "Found entity 1: xoroperator_tb" {  } { { "xoroperator_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/xoroperator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "shiftleft.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftleft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft_tb " "Found entity 1: shiftleft_tb" {  } { { "shiftleft_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftleft_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftright " "Found entity 1: shiftright" {  } { { "shiftright.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftright.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftright_tb " "Found entity 1: shiftright_tb" {  } { { "shiftright_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/shiftright_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator_tb " "Found entity 1: Calculator_tb" {  } { { "Calculator_tb.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrovariable.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrovariable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registrovariable " "Found entity 1: Registrovariable" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator_con_altera.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator_con_altera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator_con_altera " "Found entity 1: Calculator_con_altera" {  } { { "Calculator_con_altera.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613100 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registrovariable2.sv(10) " "Verilog HDL information at Registrovariable2.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "Registrovariable2.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable2.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709874613102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrovariable2.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrovariable2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registrovariable2 " "Found entity 1: Registrovariable2" {  } { { "Registrovariable2.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874613103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613103 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow Calculator.sv(29) " "Verilog HDL Implicit Net warning at Calculator.sv(29): created implicit net for \"overflow\"" {  } { { "Calculator.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator_con_altera " "Elaborating entity \"Calculator_con_altera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709874613207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrovariable Registrovariable:registro " "Elaborating entity \"Registrovariable\" for hierarchy \"Registrovariable:registro\"" {  } { { "Calculator_con_altera.sv" "registro" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613325 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rselector Registrovariable.sv(7) " "Verilog HDL Always Construct warning at Registrovariable.sv(7): inferring latch(es) for variable \"Rselector\", which holds its previous value in one or more paths through the always construct" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709874613326 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[0\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[0\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613327 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[1\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[1\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613327 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[2\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[2\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613327 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselector\[3\] Registrovariable.sv(7) " "Inferred latch for \"Rselector\[3\]\" at Registrovariable.sv(7)" {  } { { "Registrovariable.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Registrovariable.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709874613327 "|Calculator_con_altera|Registrovariable:registro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator Calculator:mycalculator " "Elaborating entity \"Calculator\" for hierarchy \"Calculator:mycalculator\"" {  } { { "Calculator_con_altera.sv" "mycalculator" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator_con_altera.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Calculator:mycalculator\|sumador:mysumador " "Elaborating entity \"sumador\" for hierarchy \"Calculator:mycalculator\|sumador:mysumador\"" {  } { { "Calculator.sv" "mysumador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 sumador.sv(6) " "Verilog HDL assignment warning at sumador.sv(6): truncated value with size 16 to match size of target (1)" {  } { { "sumador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709874613445 "|Calculator_con_altera|Calculator:mycalculator|sumador:mysumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1bit Calculator:mycalculator\|sumador:mysumador\|sumador1bit:forloop\[0\].misumador " "Elaborating entity \"sumador1bit\" for hierarchy \"Calculator:mycalculator\|sumador:mysumador\|sumador1bit:forloop\[0\].misumador\"" {  } { { "sumador.sv" "forloop\[0\].misumador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador Calculator:mycalculator\|restador:myrestador " "Elaborating entity \"restador\" for hierarchy \"Calculator:mycalculator\|restador:myrestador\"" {  } { { "Calculator.sv" "myrestador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor Calculator:mycalculator\|restador:myrestador\|inversor:inverter " "Elaborating entity \"inversor\" for hierarchy \"Calculator:mycalculator\|restador:myrestador\|inversor:inverter\"" {  } { { "restador.sv" "inverter" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/restador.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_d Calculator:mycalculator\|restador:myrestador\|inversor:inverter\|nand_d:loop\[0\].nand_inst " "Elaborating entity \"nand_d\" for hierarchy \"Calculator:mycalculator\|restador:myrestador\|inversor:inverter\|nand_d:loop\[0\].nand_inst\"" {  } { { "inversor.sv" "loop\[0\].nand_inst" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/inversor.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador Calculator:mycalculator\|multiplicador:mymultiplicador " "Elaborating entity \"multiplicador\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\"" {  } { { "Calculator.sv" "mymultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874613911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicador_1bit.sv 1 1 " "Using design file multiplicador_1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_1bit " "Found entity 1: Multiplicador_1bit" {  } { { "multiplicador_1bit.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709874614015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709874614015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[0\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[0\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[0\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Calculator:mycalculator\|multiplicador:mymultiplicador\|sumador:loop\[0\].misumador " "Elaborating entity \"sumador\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|sumador:loop\[0\].misumador\"" {  } { { "multiplicador.sv" "loop\[0\].misumador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 1 sumador.sv(6) " "Verilog HDL assignment warning at sumador.sv(6): truncated value with size 31 to match size of target (1)" {  } { { "sumador.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/sumador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709874614064 "|Calculator_con_altera|Calculator:mycalculator|multiplicador:mymultiplicador|sumador:loop[0].misumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[1\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[1\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[1\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[2\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[2\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[2\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[3\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[3\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[3\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[4\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[4\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[4\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[5\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[5\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[5\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[6\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[6\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[6\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[7\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[7\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[7\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[8\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[8\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[8\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[9\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[9\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[9\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[10\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[10\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[10\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[11\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[11\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[11\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[12\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[12\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[12\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[13\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[13\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[13\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874614980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[14\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[14\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[14\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874615044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador_1bit Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[15\].mimultiplicador " "Elaborating entity \"Multiplicador_1bit\" for hierarchy \"Calculator:mycalculator\|multiplicador:mymultiplicador\|Multiplicador_1bit:loop\[15\].mimultiplicador\"" {  } { { "multiplicador.sv" "loop\[15\].mimultiplicador" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/multiplicador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874615117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Calculator:mycalculator\|Divisor:mydivisor " "Elaborating entity \"Divisor\" for hierarchy \"Calculator:mycalculator\|Divisor:mydivisor\"" {  } { { "Calculator.sv" "mydivisor" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Calculator.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709874615189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Divisor.sv(24) " "Verilog HDL assignment warning at Divisor.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "Divisor.sv" "" { Text "C:/Users/Luis/Desktop/Problema2gitlab/L_gonzalez_digital_design_lab_II/problem1/Divisor.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709874615190 "|Calculator_con_altera|Calculator:mycalculator|Divisor:mydivisor"}
