git clone --depth 1 --no-tags https://github.com/mnasirEE/combinational-circuits-design_Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760362864
git clone --depth 1 --no-tags https://github.com/zhangyj-ops/axi_insert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750687282
git clone --depth 1 --no-tags https://github.com/SkyM27/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764503132
git clone --depth 1 --no-tags https://github.com/VairavanArun/hdl_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748732583
git clone --depth 1 --no-tags https://github.com/AnaFallas/Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767783560
git clone --depth 1 --no-tags https://github.com/gabogh123/Arqui2_Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767801878
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749404534
git clone --depth 1 --no-tags https://github.com/Chandranikhita-1/Router-1x3-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750755274
git clone --depth 1 --no-tags https://github.com/salehhesham244/UVM-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750492420
git clone --depth 1 --no-tags https://github.com/SaintAnger589/ddr_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751967355
git clone --depth 1 --no-tags https://github.com/kashamallikarjun/Team16_ECE593W24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752489081
git clone --depth 1 --no-tags https://github.com/aazam-gh/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753150585
git clone --depth 1 --no-tags https://github.com/dan-the-meme-man/ling_4466_hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749266673
git clone --depth 1 --no-tags https://github.com/kanade-k-1228/LogicIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753937518
git clone --depth 1 --no-tags https://github.com/r-butl/HighPerformanceComputing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753864887
git clone --depth 1 --no-tags https://github.com/devin-macy/tt-fpga-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754224756
git clone --depth 1 --no-tags https://github.com/ahmed-nader-ahmed/coursera_Getting_Strated_with_Git_and_GitHub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755090749
git clone --depth 1 --no-tags https://github.com/umamah2004/Lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756436098
git clone --depth 1 --no-tags https://github.com/ahmedatAED/APB_interrupt_cntrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757502918
git clone --depth 1 --no-tags https://github.com/yamamahashayer/Digital2-Verilog-HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756860161
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756480460
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756438093
git clone --depth 1 --no-tags https://github.com/alikhawja/Labn_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756451379
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/DRAM_COVERAGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757867866
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758415359
git clone --depth 1 --no-tags https://github.com/Alexbostroem/A5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758396747
git clone --depth 1 --no-tags https://github.com/aaayann/lab_no_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759498275
git clone --depth 1 --no-tags https://github.com/fazaleqadir/LAB-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752197084
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/LAB_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760067299
git clone --depth 1 --no-tags https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/AES_128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760331659
git clone --depth 1 --no-tags https://github.com/sajjadAtlas/SPI-Slave-UVC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761432815
git clone --depth 1 --no-tags https://github.com/parajk1/High-Performance-Image-Binarization-Circuit-with-256-to-8-Priority-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761951764
git clone --depth 1 --no-tags https://github.com/TomKeddie/tinytapeout-2024-tt06a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759651583
git clone --depth 1 --no-tags https://github.com/Mujtabadar537/RISCV_Single_Cycle_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755411783
git clone --depth 1 --no-tags https://github.com/Antonio-Kim/verilog_libraries.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758166212
git clone --depth 1 --no-tags https://github.com/ThaysonScript/simple_mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763260139
git clone --depth 1 --no-tags https://github.com/EnginDemirbas/access_control_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763179431
git clone --depth 1 --no-tags https://github.com/infini8-13/21DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762130761
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763832982
git clone --depth 1 --no-tags https://github.com/isabellavittori/projeto_IH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762840900
git clone --depth 1 --no-tags https://github.com/ani-penguino/RICS-V_pipelined_5stage_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765762030
git clone --depth 1 --no-tags https://github.com/ani-penguino/Collatz_Conjecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754445090
git clone --depth 1 --no-tags https://github.com/mnasirEE/sequential-circuits-design_computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763522655
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/logic_data_type.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765307153
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/RTL-Design-of-ARM-based-AHB-to-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763139396
git clone --depth 1 --no-tags https://github.com/pgenard/PRESENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766850833
git clone --depth 1 --no-tags https://github.com/nathangross1/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763746337
git clone --depth 1 --no-tags https://github.com/pemdas8/DLDLAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761444720
git clone --depth 1 --no-tags https://github.com/BNiVeDiTa29/SV_Project11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767717994
git clone --depth 1 --no-tags https://github.com/charkster/pwm_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763876562
git clone --depth 1 --no-tags https://github.com/charkster/i2c_slave_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759605331
git clone --depth 1 --no-tags https://github.com/VajaiacMarius/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766827562
git clone --depth 1 --no-tags https://github.com/bsc-loca/redma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755024702
git clone --depth 1 --no-tags https://github.com/alex2kameboss/Matrix-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767588108
git clone --depth 1 --no-tags https://github.com/DBT999/addressing_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765899902
git clone --depth 1 --no-tags https://github.com/bhavyareddygandeti/MtE-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767262213
git clone --depth 1 --no-tags https://github.com/rolandking/openFPGA-pocket-base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762728577
git clone --depth 1 --no-tags https://github.com/SujalAgarwal/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760871941
git clone --depth 1 --no-tags https://github.com/MatNepo/LabsVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764106829
git clone --depth 1 --no-tags https://github.com/ConsVin/hw_conv2d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749516148
git clone --depth 1 --no-tags https://github.com/Lane0218/mips-5-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750108919
git clone --depth 1 --no-tags https://github.com/reachtoananda/DFF-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751008276
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-2-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751124796
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-3-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751125286
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-7-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751125838
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-1-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751123636
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab0-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751126037
git clone --depth 1 --no-tags https://github.com/FRubinoC/Simplified-RC4-Encryption-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751735351
git clone --depth 1 --no-tags https://github.com/Jagatheshgiri/BFM-for-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753447052
git clone --depth 1 --no-tags https://github.com/artmedia1/Keep-Talking-and-Nobody-Explodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754768255
git clone --depth 1 --no-tags https://github.com/c3reuter-499/fpga-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755146996
git clone --depth 1 --no-tags https://github.com/nrbenn14/ecen-323.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755323431
git clone --depth 1 --no-tags https://github.com/Hammad1341/Lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756040233
git clone --depth 1 --no-tags https://github.com/rohithgopakumar/LAYERED_TESTBENCH_D-FLIP-FLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756931017
git clone --depth 1 --no-tags https://github.com/srikala-reddi/sr_latch_uvm_tb_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757253875
git clone --depth 1 --no-tags https://github.com/amansasidharan/sr_latch_uvmtb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757270676
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/address_filter_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756734705
git clone --depth 1 --no-tags https://github.com/SamiIonesi/SerialTransceiver_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758669557
git clone --depth 1 --no-tags https://github.com/Kboateng1982/DSP-Algo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760072419
git clone --depth 1 --no-tags https://github.com/WittenYeh/SpoonfulLake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754871657
git clone --depth 1 --no-tags https://github.com/emvipi03/systemverilog_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761289394
git clone --depth 1 --no-tags https://github.com/vignathajasti/git_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761147163
git clone --depth 1 --no-tags https://github.com/XHCFS/UNI-StopWatchHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761304045
git clone --depth 1 --no-tags https://github.com/nafeesanawar/16-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761938463
git clone --depth 1 --no-tags https://github.com/kalluri-bhavana/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762132014
git clone --depth 1 --no-tags https://github.com/Audrey-Li-CPEN/RISC-Machine-Simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762509089
git clone --depth 1 --no-tags https://github.com/0xoleg/sv-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764183853
git clone --depth 1 --no-tags https://github.com/Zymral/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763749501
git clone --depth 1 --no-tags https://github.com/Mosiah-Beal/ECE_485.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750610376
git clone --depth 1 --no-tags https://github.com/lucyhu798/Hamming_decoder_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753448696
git clone --depth 1 --no-tags https://github.com/ElectroInsights/system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766837927
git clone --depth 1 --no-tags https://github.com/daisukex/sc-scbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750985010
git clone --depth 1 --no-tags https://github.com/ConnerCrowl/DLD_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763653671
git clone --depth 1 --no-tags https://github.com/nehakr6/booleanSolverz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749256351
git clone --depth 1 --no-tags https://github.com/jv-n/Projeto-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762033001
git clone --depth 1 --no-tags https://github.com/Hamzaweb49/singlecycleprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762988101
git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767092811
git clone --depth 1 --no-tags https://github.com/Hammad1341/DSD-Lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767094250
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767039515
