static inline void F_1 ( T_1 V_1 , void T_2 * V_2 )\r\n{\r\nF_2 ( V_1 , V_2 ) ;\r\n}\r\nstatic inline T_1 F_3 ( void T_2 * V_2 )\r\n{\r\nreturn F_4 ( V_2 ) ;\r\n}\r\nstatic int F_5 ( struct V_3 * V_4 , unsigned V_5 )\r\n{\r\nreturn F_6 ( V_4 -> V_6 + V_5 ) ;\r\n}\r\nstatic void F_7 ( struct V_3 * V_4 , unsigned V_5 )\r\n{\r\nF_8 ( V_4 -> V_6 + V_5 ) ;\r\n}\r\nstatic int F_9 ( struct V_3 * V_7 , unsigned int V_8 )\r\n{\r\nstruct V_9 * V_10 =\r\nF_10 ( V_7 , struct V_9 , V_7 ) ;\r\nreturn ! ! ( F_3 ( V_10 -> V_11 + V_12 ) & F_11 ( V_8 ) ) ;\r\n}\r\nstatic void F_12 ( struct V_3 * V_7 , unsigned int V_8 , int V_1 )\r\n{\r\nstruct V_9 * V_10 =\r\nF_10 ( V_7 , struct V_9 , V_7 ) ;\r\nunsigned long V_13 = F_11 ( V_8 ) ;\r\nif ( V_1 )\r\nF_1 ( V_13 , V_10 -> V_11 + V_14 ) ;\r\nelse\r\nF_1 ( V_13 , V_10 -> V_11 + V_15 ) ;\r\n}\r\nstatic int F_13 ( struct V_3 * V_4 , unsigned V_8 )\r\n{\r\nreturn F_14 ( V_4 -> V_6 + V_8 ) ;\r\n}\r\nstatic int F_15 ( struct V_3 * V_4 , unsigned V_8 ,\r\nint V_16 )\r\n{\r\nF_12 ( V_4 , V_8 , V_16 ) ;\r\nreturn F_16 ( V_4 -> V_6 + V_8 ) ;\r\n}\r\nstatic void F_17 ( T_1 V_17 , struct V_18 * V_19 )\r\n{\r\nstruct V_9 * V_10 = F_18 ( V_17 ) ;\r\nstruct V_20 * V_4 = F_19 ( V_19 ) ;\r\nint V_21 ;\r\nunsigned long V_22 ;\r\nF_20 ( V_4 , V_19 ) ;\r\nV_22 = F_3 ( V_10 -> V_6 + V_23 ) ;\r\nF_21 (pin, &irq_isfr, VF610_GPIO_PER_PORT) {\r\nF_1 ( F_11 ( V_21 ) , V_10 -> V_6 + V_23 ) ;\r\nF_22 ( F_23 ( V_10 -> V_7 . V_24 , V_21 ) ) ;\r\n}\r\nF_24 ( V_4 , V_19 ) ;\r\n}\r\nstatic void F_25 ( struct V_25 * V_26 )\r\n{\r\nstruct V_9 * V_10 = F_26 ( V_26 ) ;\r\nint V_8 = V_26 -> V_27 ;\r\nF_1 ( F_11 ( V_8 ) , V_10 -> V_6 + V_23 ) ;\r\n}\r\nstatic int F_27 ( struct V_25 * V_26 , T_1 type )\r\n{\r\nstruct V_9 * V_10 = F_26 ( V_26 ) ;\r\nT_3 V_28 ;\r\nswitch ( type ) {\r\ncase V_29 :\r\nV_28 = V_30 ;\r\nbreak;\r\ncase V_31 :\r\nV_28 = V_32 ;\r\nbreak;\r\ncase V_33 :\r\nV_28 = V_34 ;\r\nbreak;\r\ncase V_35 :\r\nV_28 = V_36 ;\r\nbreak;\r\ncase V_37 :\r\nV_28 = V_38 ;\r\nbreak;\r\ndefault:\r\nreturn - V_39 ;\r\n}\r\nV_10 -> V_28 [ V_26 -> V_27 ] = V_28 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_28 ( struct V_25 * V_26 )\r\n{\r\nstruct V_9 * V_10 = F_26 ( V_26 ) ;\r\nvoid T_2 * V_40 = V_10 -> V_6 + F_29 ( V_26 -> V_27 ) ;\r\nF_1 ( 0 , V_40 ) ;\r\n}\r\nstatic void F_30 ( struct V_25 * V_26 )\r\n{\r\nstruct V_9 * V_10 = F_26 ( V_26 ) ;\r\nvoid T_2 * V_40 = V_10 -> V_6 + F_29 ( V_26 -> V_27 ) ;\r\nF_1 ( V_10 -> V_28 [ V_26 -> V_27 ] << V_41 ,\r\nV_40 ) ;\r\n}\r\nstatic int F_31 ( struct V_25 * V_26 , T_1 V_42 )\r\n{\r\nstruct V_9 * V_10 = F_26 ( V_26 ) ;\r\nif ( V_42 )\r\nF_32 ( V_10 -> V_17 ) ;\r\nelse\r\nF_33 ( V_10 -> V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_43 * V_44 )\r\n{\r\nstruct V_45 * V_46 = & V_44 -> V_46 ;\r\nstruct V_47 * V_48 = V_46 -> V_49 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_50 * V_51 ;\r\nstruct V_3 * V_7 ;\r\nint V_52 ;\r\nV_10 = F_35 ( & V_44 -> V_46 , sizeof( * V_10 ) , V_53 ) ;\r\nif ( ! V_10 )\r\nreturn - V_54 ;\r\nV_51 = F_36 ( V_44 , V_55 , 0 ) ;\r\nV_10 -> V_6 = F_37 ( V_46 , V_51 ) ;\r\nif ( F_38 ( V_10 -> V_6 ) )\r\nreturn F_39 ( V_10 -> V_6 ) ;\r\nV_51 = F_36 ( V_44 , V_55 , 1 ) ;\r\nV_10 -> V_11 = F_37 ( V_46 , V_51 ) ;\r\nif ( F_38 ( V_10 -> V_11 ) )\r\nreturn F_39 ( V_10 -> V_11 ) ;\r\nV_10 -> V_17 = F_40 ( V_44 , 0 ) ;\r\nif ( V_10 -> V_17 < 0 )\r\nreturn V_10 -> V_17 ;\r\nV_7 = & V_10 -> V_7 ;\r\nV_7 -> V_49 = V_48 ;\r\nV_7 -> V_46 = V_46 ;\r\nV_7 -> V_56 = L_1 ;\r\nV_7 -> V_57 = V_58 ;\r\nV_7 -> V_6 = F_41 ( V_48 , L_2 ) * V_58 ;\r\nV_7 -> V_59 = F_5 ;\r\nV_7 -> free = F_7 ;\r\nV_7 -> V_60 = F_13 ;\r\nV_7 -> V_61 = F_9 ;\r\nV_7 -> V_62 = F_15 ;\r\nV_7 -> V_63 = F_12 ;\r\nV_52 = F_42 ( V_7 ) ;\r\nif ( V_52 < 0 )\r\nreturn V_52 ;\r\nF_1 ( ~ 0 , V_10 -> V_6 + V_23 ) ;\r\nV_52 = F_43 ( V_7 , & V_64 , 0 ,\r\nV_65 , V_66 ) ;\r\nif ( V_52 ) {\r\nF_44 ( V_46 , L_3 ) ;\r\nF_45 ( V_7 ) ;\r\nreturn V_52 ;\r\n}\r\nF_46 ( V_7 , & V_64 , V_10 -> V_17 ,\r\nF_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_47 ( void )\r\n{\r\nreturn F_48 ( & V_67 ) ;\r\n}
