

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Sun Jun 16 23:48:17 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  2.968 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        1|  2080081|  6.734 ns|  14.007 ms|    1|  2080081|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2  |        3|     1923|  20.202 ns|  12.949 us|    3|  1923|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_979_1  |        0|  2080080|  6 ~ 1926|          -|          -|  0 ~ 1080|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      79|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      22|     331|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     153|    -|
|Register         |        -|     -|     115|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     137|     563|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2  |        0|   0|  22|  331|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                         |                                                   |        0|   0|  22|  331|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_245_p2                                                                     |         +|   0|  0|  18|          11|           1|
    |sub_i_fu_211_p2                                                                   |         +|   0|  0|  19|          12|           2|
    |and_ln979_fu_251_p2                                                               |       and|   0|  0|   2|           1|           1|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167_m_axis_video_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln979_1_fu_240_p2                                                            |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln979_fu_217_p2                                                              |      icmp|   0|  0|  18|          11|           1|
    |ap_block_state1                                                                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|  79|          48|          18|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |colorFormat_val20_blk_n  |   9|          2|    1|          2|
    |counter_loc_0_i_fu_100   |   9|          2|   16|         32|
    |empty_reg_145            |   9|          2|    1|          2|
    |fid                      |  14|          3|    1|          3|
    |fid_ap_vld               |  14|          3|    1|          3|
    |fid_in_val9_blk_n        |   9|          2|    1|          2|
    |field_id_val8_blk_n      |   9|          2|    1|          2|
    |height_val4_blk_n        |   9|          2|    1|          2|
    |i_fu_96                  |   9|          2|   11|         22|
    |ovrlayYUV_read           |   9|          2|    1|          2|
    |sof_reg_155              |   9|          2|    1|          2|
    |width_val7_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 153|         33|   39|         83|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln979_reg_330                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                  |   4|   0|    4|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |colorFormat_val20_read_reg_289                                             |   8|   0|    8|          0|
    |cols_reg_304                                                               |  11|   0|   11|          0|
    |counter                                                                    |  16|   0|   16|          0|
    |counter_loc_0_i_fu_100                                                     |  16|   0|   16|          0|
    |empty_reg_145                                                              |   1|   0|    1|          0|
    |fidStored                                                                  |   1|   0|    1|          0|
    |fid_in_val9_read_reg_294                                                   |   1|   0|    1|          0|
    |fid_preg                                                                   |   1|   0|    1|          0|
    |field_id_val8_read_reg_299                                                 |  16|   0|   16|          0|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_96                                                                    |  11|   0|   11|          0|
    |icmp_ln979_reg_322                                                         |   1|   0|    1|          0|
    |p_phi_i_loc_fu_104                                                         |   1|   0|    1|          0|
    |rows_reg_309                                                               |  11|   0|   11|          0|
    |sof_reg_155                                                                |   1|   0|    1|          0|
    |sub_i_reg_317                                                              |  12|   0|   12|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 115|   0|  115|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ovrlayYUV_dout                    |   in|   30|     ap_fifo|                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid          |   in|    5|     ap_fifo|                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap                |   in|    5|     ap_fifo|                ovrlayYUV|       pointer|
|ovrlayYUV_empty_n                 |   in|    1|     ap_fifo|                ovrlayYUV|       pointer|
|ovrlayYUV_read                    |  out|    1|     ap_fifo|                ovrlayYUV|       pointer|
|m_axis_video_TDATA                |  out|   32|        axis|    m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID               |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY               |   in|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST                |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP                |  out|    4|        axis|    m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB                |  out|    4|        axis|    m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER                |  out|    1|        axis|    m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST                |  out|    1|        axis|    m_axis_video_V_last_V|       pointer|
|m_axis_video_TID                  |  out|    1|        axis|      m_axis_video_V_id_V|       pointer|
|height_val4_dout                  |   in|   11|     ap_fifo|              height_val4|       pointer|
|height_val4_num_data_valid        |   in|    3|     ap_fifo|              height_val4|       pointer|
|height_val4_fifo_cap              |   in|    3|     ap_fifo|              height_val4|       pointer|
|height_val4_empty_n               |   in|    1|     ap_fifo|              height_val4|       pointer|
|height_val4_read                  |  out|    1|     ap_fifo|              height_val4|       pointer|
|width_val7_dout                   |   in|   11|     ap_fifo|               width_val7|       pointer|
|width_val7_num_data_valid         |   in|    3|     ap_fifo|               width_val7|       pointer|
|width_val7_fifo_cap               |   in|    3|     ap_fifo|               width_val7|       pointer|
|width_val7_empty_n                |   in|    1|     ap_fifo|               width_val7|       pointer|
|width_val7_read                   |  out|    1|     ap_fifo|               width_val7|       pointer|
|colorFormat_val20_dout            |   in|    8|     ap_fifo|        colorFormat_val20|       pointer|
|colorFormat_val20_num_data_valid  |   in|    3|     ap_fifo|        colorFormat_val20|       pointer|
|colorFormat_val20_fifo_cap        |   in|    3|     ap_fifo|        colorFormat_val20|       pointer|
|colorFormat_val20_empty_n         |   in|    1|     ap_fifo|        colorFormat_val20|       pointer|
|colorFormat_val20_read            |  out|    1|     ap_fifo|        colorFormat_val20|       pointer|
|fid_in_val9_dout                  |   in|    1|     ap_fifo|              fid_in_val9|       pointer|
|fid_in_val9_num_data_valid        |   in|    3|     ap_fifo|              fid_in_val9|       pointer|
|fid_in_val9_fifo_cap              |   in|    3|     ap_fifo|              fid_in_val9|       pointer|
|fid_in_val9_empty_n               |   in|    1|     ap_fifo|              fid_in_val9|       pointer|
|fid_in_val9_read                  |  out|    1|     ap_fifo|              fid_in_val9|       pointer|
|fid                               |  out|    1|      ap_vld|                      fid|       pointer|
|fid_ap_vld                        |  out|    1|      ap_vld|                      fid|       pointer|
|field_id_val8_dout                |   in|   16|     ap_fifo|            field_id_val8|       pointer|
|field_id_val8_num_data_valid      |   in|    3|     ap_fifo|            field_id_val8|       pointer|
|field_id_val8_fifo_cap            |   in|    3|     ap_fifo|            field_id_val8|       pointer|
|field_id_val8_empty_n             |   in|    1|     ap_fifo|            field_id_val8|       pointer|
|field_id_val8_read                |  out|    1|     ap_fifo|            field_id_val8|       pointer|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%counter_loc_0_i = alloca i32 1"   --->   Operation 6 'alloca' 'counter_loc_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_phi_i_loc = alloca i64 1"   --->   Operation 7 'alloca' 'p_phi_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%colorFormat_val20_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val20"   --->   Operation 9 'read' 'colorFormat_val20_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fid_in_val9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%fid_in_val9_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %fid_in_val9"   --->   Operation 11 'read' 'fid_in_val9_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %field_id_val8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%field_id_val8_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %field_id_val8"   --->   Operation 13 'read' 'field_id_val8_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width_val7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%cols = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %width_val7"   --->   Operation 15 'read' 'cols' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height_val4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%rows = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %height_val4"   --->   Operation 17 'read' 'rows' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_27"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln928 = zext i11 %cols" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 21 'zext' 'zext_ln928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fidStored_load = load i1 %fidStored" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:978->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 22 'load' 'fidStored_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln978 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fidStored_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:978->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 23 'write' 'write_ln978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%sub_i = add i12 %zext_ln928, i12 4095" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 24 'add' 'sub_i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln979 = icmp_eq  i11 %cols, i11 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 25 'icmp' 'icmp_ln979' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%counter_load = load i16 %counter" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 26 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln1005 = store i16 %counter_load, i16 %counter_loc_0_i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 27 'store' 'store_ln1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln979 = store i11 0, i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 28 'store' 'store_ln979' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%br_ln979 = br void %VITIS_LOOP_981_2.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 29 'br' 'br_ln979' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = phi i1 %fidStored_load, void %entry, i1 %p_phi_i_loc_load, void %VITIS_LOOP_981_2.split.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:978->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 30 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %entry, i1 %and_ln979, void %VITIS_LOOP_981_2.split.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 31 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 32 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln979_1 = icmp_eq  i11 %i_1, i11 %rows" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 33 'icmp' 'icmp_ln979_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1080, i64 0"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%i_2 = add i11 %i_1, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 35 'add' 'i_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln979 = br i1 %icmp_ln979_1, void %VITIS_LOOP_981_2.split.i, void %MultiPixStream2AXIvideo.exit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 36 'br' 'br_ln979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_137 = wait i32 @_ssdm_op_Wait"   --->   Operation 37 'wait' 'empty_137' <Predicate = (!icmp_ln979_1)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln979 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2, i1 %sof, i1 %empty, i11 %cols, i1 %fid_in_val9_read, i1 %fid, i30 %ovrlayYUV, i8 %colorFormat_val20_read, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i16 %field_id_val8_read, i12 %sub_i, i16 %counter_loc_0_i, i1 %p_phi_i_loc, i16 %counter" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 38 'call' 'call_ln979' <Predicate = (!icmp_ln979_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln979 = and i1 %icmp_ln979, i1 %sof" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 39 'and' 'and_ln979' <Predicate = (!icmp_ln979_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln979 = store i11 %i_2, i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 40 'store' 'store_ln979' <Predicate = (!icmp_ln979_1)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln1062 = store i1 %empty, i1 %fidStored" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1062->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 41 'store' 'store_ln1062' <Predicate = (icmp_ln979_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln399 = ret" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 42 'ret' 'ret_ln399' <Predicate = (icmp_ln979_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 43 [1/2] (2.96ns)   --->   "%call_ln979 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2, i1 %sof, i1 %empty, i11 %cols, i1 %fid_in_val9_read, i1 %fid, i30 %ovrlayYUV, i8 %colorFormat_val20_read, i32 %m_axis_video_V_data_V, i4 %m_axis_video_V_keep_V, i4 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i16 %field_id_val8_read, i12 %sub_i, i16 %counter_loc_0_i, i1 %p_phi_i_loc, i16 %counter" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 43 'call' 'call_ln979' <Predicate = true> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln979 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 44 'specloopname' 'specloopname_ln979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_phi_i_loc_load = load i1 %p_phi_i_loc"   --->   Operation 45 'load' 'p_phi_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln979 = br void %VITIS_LOOP_981_2.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:399]   --->   Operation 46 'br' 'br_ln979' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ height_val4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fid_in_val9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ field_id_val8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fidStored]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01111]
counter_loc_0_i         (alloca             ) [ 01111]
p_phi_i_loc             (alloca             ) [ 00111]
specinterface_ln0       (specinterface      ) [ 00000]
colorFormat_val20_read  (read               ) [ 00111]
specinterface_ln0       (specinterface      ) [ 00000]
fid_in_val9_read        (read               ) [ 00111]
specinterface_ln0       (specinterface      ) [ 00000]
field_id_val8_read      (read               ) [ 00111]
specinterface_ln0       (specinterface      ) [ 00000]
cols                    (read               ) [ 00111]
specinterface_ln0       (specinterface      ) [ 00000]
rows                    (read               ) [ 00111]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
zext_ln928              (zext               ) [ 00000]
fidStored_load          (load               ) [ 01111]
write_ln978             (write              ) [ 00000]
sub_i                   (add                ) [ 00111]
icmp_ln979              (icmp               ) [ 00111]
counter_load            (load               ) [ 00000]
store_ln1005            (store              ) [ 00000]
store_ln979             (store              ) [ 00000]
br_ln979                (br                 ) [ 01111]
empty                   (phi                ) [ 00110]
sof                     (phi                ) [ 00110]
i_1                     (load               ) [ 00000]
icmp_ln979_1            (icmp               ) [ 00111]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000]
i_2                     (add                ) [ 00000]
br_ln979                (br                 ) [ 00000]
empty_137               (wait               ) [ 00000]
and_ln979               (and                ) [ 01111]
store_ln979             (store              ) [ 00000]
store_ln1062            (store              ) [ 00000]
ret_ln399               (ret                ) [ 00000]
call_ln979              (call               ) [ 00000]
specloopname_ln979      (specloopname       ) [ 00000]
p_phi_i_loc_load        (load               ) [ 01111]
br_ln979                (br                 ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="height_val4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width_val7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="colorFormat_val20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fid_in_val9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in_val9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fid">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="field_id_val8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id_val8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fidStored">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fidStored"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="counter">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="counter_loc_0_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_loc_0_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_phi_i_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi_i_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="colorFormat_val20_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val20_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="fid_in_val9_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fid_in_val9_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="field_id_val8_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="field_id_val8_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cols_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rows_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="0"/>
<pin id="135" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln978_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln978/1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="empty_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="empty_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="sof_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="sof_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="0" index="3" bw="11" slack="1"/>
<pin id="172" dir="0" index="4" bw="1" slack="1"/>
<pin id="173" dir="0" index="5" bw="1" slack="0"/>
<pin id="174" dir="0" index="6" bw="30" slack="0"/>
<pin id="175" dir="0" index="7" bw="8" slack="1"/>
<pin id="176" dir="0" index="8" bw="32" slack="0"/>
<pin id="177" dir="0" index="9" bw="4" slack="0"/>
<pin id="178" dir="0" index="10" bw="4" slack="0"/>
<pin id="179" dir="0" index="11" bw="1" slack="0"/>
<pin id="180" dir="0" index="12" bw="1" slack="0"/>
<pin id="181" dir="0" index="13" bw="1" slack="0"/>
<pin id="182" dir="0" index="14" bw="1" slack="0"/>
<pin id="183" dir="0" index="15" bw="16" slack="1"/>
<pin id="184" dir="0" index="16" bw="12" slack="1"/>
<pin id="185" dir="0" index="17" bw="16" slack="1"/>
<pin id="186" dir="0" index="18" bw="1" slack="1"/>
<pin id="187" dir="0" index="19" bw="16" slack="0"/>
<pin id="188" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln979/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln928_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln928/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="fidStored_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fidStored_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln979_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="11" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln979/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="counter_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln1005_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1005/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln979_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln979/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_1_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="1"/>
<pin id="239" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln979_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="1"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln979_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln979_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln979/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln979_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln979/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln1062_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1062/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_phi_i_loc_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="3"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi_i_loc_load/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="277" class="1005" name="counter_loc_0_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="counter_loc_0_i "/>
</bind>
</comp>

<comp id="283" class="1005" name="p_phi_i_loc_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_phi_i_loc "/>
</bind>
</comp>

<comp id="289" class="1005" name="colorFormat_val20_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat_val20_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="fid_in_val9_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="fid_in_val9_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="field_id_val8_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="field_id_val8_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="cols_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="1"/>
<pin id="306" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="309" class="1005" name="rows_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="1"/>
<pin id="311" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="317" class="1005" name="sub_i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="1"/>
<pin id="319" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln979_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln979 "/>
</bind>
</comp>

<comp id="330" class="1005" name="and_ln979_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="and_ln979 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="154"><net_src comp="148" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="189"><net_src comp="90" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="190"><net_src comp="159" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="191"><net_src comp="148" pin="4"/><net_sink comp="167" pin=2"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="167" pin=5"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="167" pin=6"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="167" pin=8"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="167" pin=9"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="167" pin=10"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="167" pin=11"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="167" pin=12"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="167" pin=13"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="167" pin=14"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="167" pin=19"/></net>

<net id="205"><net_src comp="126" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="126" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="86" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="159" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="245" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="148" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="96" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="280"><net_src comp="100" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="167" pin=17"/></net>

<net id="286"><net_src comp="104" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="167" pin=18"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="292"><net_src comp="108" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="167" pin=7"/></net>

<net id="297"><net_src comp="114" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="302"><net_src comp="120" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="167" pin=15"/></net>

<net id="307"><net_src comp="126" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="312"><net_src comp="132" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="320"><net_src comp="211" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="167" pin=16"/></net>

<net id="325"><net_src comp="217" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="333"><net_src comp="251" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="159" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {2 3 }
	Port: m_axis_video_V_keep_V | {2 3 }
	Port: m_axis_video_V_strb_V | {2 3 }
	Port: m_axis_video_V_user_V | {2 3 }
	Port: m_axis_video_V_last_V | {2 3 }
	Port: m_axis_video_V_id_V | {2 3 }
	Port: m_axis_video_V_dest_V | {2 3 }
	Port: fid | {1 2 3 }
	Port: fidStored | {2 }
	Port: counter | {2 3 }
 - Input state : 
	Port: MultiPixStream2AXIvideo : ovrlayYUV | {2 3 }
	Port: MultiPixStream2AXIvideo : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo : height_val4 | {1 }
	Port: MultiPixStream2AXIvideo : width_val7 | {1 }
	Port: MultiPixStream2AXIvideo : colorFormat_val20 | {1 }
	Port: MultiPixStream2AXIvideo : fid_in_val9 | {1 }
	Port: MultiPixStream2AXIvideo : fid | {}
	Port: MultiPixStream2AXIvideo : field_id_val8 | {1 }
	Port: MultiPixStream2AXIvideo : fidStored | {1 }
	Port: MultiPixStream2AXIvideo : counter | {1 }
  - Chain level:
	State 1
		write_ln978 : 1
		sub_i : 1
		store_ln1005 : 1
		store_ln979 : 1
	State 2
		icmp_ln979_1 : 1
		i_2 : 1
		br_ln979 : 2
		call_ln979 : 1
		and_ln979 : 1
		store_ln979 : 2
		store_ln1062 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   call   | grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167 |   1.05  |    66   |   166   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|    add   |                         sub_i_fu_211                         |    0    |    0    |    18   |
|          |                          i_2_fu_245                          |    0    |    0    |    18   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   icmp   |                       icmp_ln979_fu_217                      |    0    |    0    |    18   |
|          |                      icmp_ln979_1_fu_240                     |    0    |    0    |    18   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|    and   |                       and_ln979_fu_251                       |    0    |    0    |    2    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|          |              colorFormat_val20_read_read_fu_108              |    0    |    0    |    0    |
|          |                 fid_in_val9_read_read_fu_114                 |    0    |    0    |    0    |
|   read   |                field_id_val8_read_read_fu_120                |    0    |    0    |    0    |
|          |                       cols_read_fu_126                       |    0    |    0    |    0    |
|          |                       rows_read_fu_132                       |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   write  |                   write_ln978_write_fu_138                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   zext   |                       zext_ln928_fu_202                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                              |   1.05  |    66   |   240   |
|----------|--------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       and_ln979_reg_330      |    1   |
|colorFormat_val20_read_reg_289|    8   |
|         cols_reg_304         |   11   |
|    counter_loc_0_i_reg_277   |   16   |
|         empty_reg_145        |    1   |
|   fid_in_val9_read_reg_294   |    1   |
|  field_id_val8_read_reg_299  |   16   |
|           i_reg_270          |   11   |
|      icmp_ln979_reg_322      |    1   |
|      p_phi_i_loc_reg_283     |    1   |
|         rows_reg_309         |   11   |
|          sof_reg_155         |    1   |
|         sub_i_reg_317        |   12   |
+------------------------------+--------+
|             Total            |   91   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------|------|------|------|--------||---------||---------||---------|
| sof_reg_155 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|-------------|------|------|------|--------||---------||---------||---------|
|    Total    |      |      |      |    2   ||  0.427  ||    0    ||    9    |
|-------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   66   |   240  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   91   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   157  |   249  |
+-----------+--------+--------+--------+
