#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n3009.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2889.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3009.clk[0] (.latch)                                            1.014     1.014
n3009.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5091.in[0] (.names)                                             1.014     2.070
n5091.out[0] (.names)                                            0.261     2.331
n5587.in[0] (.names)                                             1.014     3.344
n5587.out[0] (.names)                                            0.261     3.605
n5473.in[2] (.names)                                             1.014     4.619
n5473.out[0] (.names)                                            0.261     4.880
n5589.in[0] (.names)                                             1.014     5.894
n5589.out[0] (.names)                                            0.261     6.155
n5590.in[0] (.names)                                             1.014     7.169
n5590.out[0] (.names)                                            0.261     7.430
n5591.in[0] (.names)                                             1.014     8.444
n5591.out[0] (.names)                                            0.261     8.705
n5530.in[3] (.names)                                             1.014     9.719
n5530.out[0] (.names)                                            0.261     9.980
n5602.in[1] (.names)                                             1.014    10.993
n5602.out[0] (.names)                                            0.261    11.254
n5603.in[0] (.names)                                             1.014    12.268
n5603.out[0] (.names)                                            0.261    12.529
n5544.in[1] (.names)                                             1.014    13.543
n5544.out[0] (.names)                                            0.261    13.804
n5604.in[1] (.names)                                             1.014    14.818
n5604.out[0] (.names)                                            0.261    15.079
n5570.in[0] (.names)                                             1.014    16.093
n5570.out[0] (.names)                                            0.261    16.354
n2900.in[0] (.names)                                             1.014    17.367
n2900.out[0] (.names)                                            0.261    17.628
n5493.in[0] (.names)                                             1.014    18.642
n5493.out[0] (.names)                                            0.261    18.903
n5564.in[0] (.names)                                             1.014    19.917
n5564.out[0] (.names)                                            0.261    20.178
n5561.in[2] (.names)                                             1.014    21.192
n5561.out[0] (.names)                                            0.261    21.453
n5562.in[0] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5566.in[0] (.names)                                             1.014    23.742
n5566.out[0] (.names)                                            0.261    24.003
n2568.in[0] (.names)                                             1.014    25.016
n2568.out[0] (.names)                                            0.261    25.277
n5495.in[1] (.names)                                             1.014    26.291
n5495.out[0] (.names)                                            0.261    26.552
n5496.in[1] (.names)                                             1.014    27.566
n5496.out[0] (.names)                                            0.261    27.827
n4991.in[0] (.names)                                             1.014    28.841
n4991.out[0] (.names)                                            0.261    29.102
n5357.in[0] (.names)                                             1.014    30.116
n5357.out[0] (.names)                                            0.261    30.377
n5485.in[1] (.names)                                             1.014    31.390
n5485.out[0] (.names)                                            0.261    31.651
n5488.in[0] (.names)                                             1.014    32.665
n5488.out[0] (.names)                                            0.261    32.926
n4871.in[1] (.names)                                             1.014    33.940
n4871.out[0] (.names)                                            0.261    34.201
n5516.in[0] (.names)                                             1.014    35.215
n5516.out[0] (.names)                                            0.261    35.476
n5517.in[0] (.names)                                             1.014    36.490
n5517.out[0] (.names)                                            0.261    36.751
n4884.in[3] (.names)                                             1.014    37.765
n4884.out[0] (.names)                                            0.261    38.026
n3177.in[0] (.names)                                             1.014    39.039
n3177.out[0] (.names)                                            0.261    39.300
n3274.in[2] (.names)                                             1.014    40.314
n3274.out[0] (.names)                                            0.261    40.575
n3364.in[2] (.names)                                             1.014    41.589
n3364.out[0] (.names)                                            0.261    41.850
n3403.in[2] (.names)                                             1.014    42.864
n3403.out[0] (.names)                                            0.261    43.125
n3240.in[0] (.names)                                             1.014    44.139
n3240.out[0] (.names)                                            0.261    44.400
n2438.in[0] (.names)                                             1.014    45.413
n2438.out[0] (.names)                                            0.261    45.674
n3401.in[1] (.names)                                             1.014    46.688
n3401.out[0] (.names)                                            0.261    46.949
n3359.in[1] (.names)                                             1.014    47.963
n3359.out[0] (.names)                                            0.261    48.224
n2389.in[2] (.names)                                             1.014    49.238
n2389.out[0] (.names)                                            0.261    49.499
n3309.in[0] (.names)                                             1.014    50.513
n3309.out[0] (.names)                                            0.261    50.774
n2889.in[1] (.names)                                             1.014    51.787
n2889.out[0] (.names)                                            0.261    52.048
out:n2889.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n2234.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2829.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2234.clk[0] (.latch)                                            1.014     1.014
n2234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8539.in[0] (.names)                                             1.014     2.070
n8539.out[0] (.names)                                            0.261     2.331
n8506.in[1] (.names)                                             1.014     3.344
n8506.out[0] (.names)                                            0.261     3.605
n8441.in[1] (.names)                                             1.014     4.619
n8441.out[0] (.names)                                            0.261     4.880
n8507.in[0] (.names)                                             1.014     5.894
n8507.out[0] (.names)                                            0.261     6.155
n8508.in[0] (.names)                                             1.014     7.169
n8508.out[0] (.names)                                            0.261     7.430
n8509.in[1] (.names)                                             1.014     8.444
n8509.out[0] (.names)                                            0.261     8.705
n6768.in[1] (.names)                                             1.014     9.719
n6768.out[0] (.names)                                            0.261     9.980
n7970.in[0] (.names)                                             1.014    10.993
n7970.out[0] (.names)                                            0.261    11.254
n7973.in[1] (.names)                                             1.014    12.268
n7973.out[0] (.names)                                            0.261    12.529
n5224.in[0] (.names)                                             1.014    13.543
n5224.out[0] (.names)                                            0.261    13.804
n5225.in[1] (.names)                                             1.014    14.818
n5225.out[0] (.names)                                            0.261    15.079
n5227.in[0] (.names)                                             1.014    16.093
n5227.out[0] (.names)                                            0.261    16.354
n5231.in[0] (.names)                                             1.014    17.367
n5231.out[0] (.names)                                            0.261    17.628
n5232.in[2] (.names)                                             1.014    18.642
n5232.out[0] (.names)                                            0.261    18.903
n5233.in[0] (.names)                                             1.014    19.917
n5233.out[0] (.names)                                            0.261    20.178
n5234.in[0] (.names)                                             1.014    21.192
n5234.out[0] (.names)                                            0.261    21.453
n5245.in[0] (.names)                                             1.014    22.467
n5245.out[0] (.names)                                            0.261    22.728
n5390.in[1] (.names)                                             1.014    23.742
n5390.out[0] (.names)                                            0.261    24.003
n5397.in[2] (.names)                                             1.014    25.016
n5397.out[0] (.names)                                            0.261    25.277
n5060.in[0] (.names)                                             1.014    26.291
n5060.out[0] (.names)                                            0.261    26.552
n5394.in[0] (.names)                                             1.014    27.566
n5394.out[0] (.names)                                            0.261    27.827
n5395.in[0] (.names)                                             1.014    28.841
n5395.out[0] (.names)                                            0.261    29.102
n4985.in[0] (.names)                                             1.014    30.116
n4985.out[0] (.names)                                            0.261    30.377
n2987.in[1] (.names)                                             1.014    31.390
n2987.out[0] (.names)                                            0.261    31.651
n5283.in[2] (.names)                                             1.014    32.665
n5283.out[0] (.names)                                            0.261    32.926
n5271.in[1] (.names)                                             1.014    33.940
n5271.out[0] (.names)                                            0.261    34.201
n5352.in[0] (.names)                                             1.014    35.215
n5352.out[0] (.names)                                            0.261    35.476
n5353.in[1] (.names)                                             1.014    36.490
n5353.out[0] (.names)                                            0.261    36.751
n2387.in[0] (.names)                                             1.014    37.765
n2387.out[0] (.names)                                            0.261    38.026
n5372.in[2] (.names)                                             1.014    39.039
n5372.out[0] (.names)                                            0.261    39.300
n5366.in[1] (.names)                                             1.014    40.314
n5366.out[0] (.names)                                            0.261    40.575
n5376.in[0] (.names)                                             1.014    41.589
n5376.out[0] (.names)                                            0.261    41.850
n5367.in[1] (.names)                                             1.014    42.864
n5367.out[0] (.names)                                            0.261    43.125
n5377.in[0] (.names)                                             1.014    44.139
n5377.out[0] (.names)                                            0.261    44.400
n5421.in[0] (.names)                                             1.014    45.413
n5421.out[0] (.names)                                            0.261    45.674
n5221.in[0] (.names)                                             1.014    46.688
n5221.out[0] (.names)                                            0.261    46.949
n2945.in[1] (.names)                                             1.014    47.963
n2945.out[0] (.names)                                            0.261    48.224
n5424.in[1] (.names)                                             1.014    49.238
n5424.out[0] (.names)                                            0.261    49.499
n2544.in[0] (.names)                                             1.014    50.513
n2544.out[0] (.names)                                            0.261    50.774
n2829.in[0] (.names)                                             1.014    51.787
n2829.out[0] (.names)                                            0.261    52.048
out:n2829.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n3060.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2475.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3060.clk[0] (.latch)                                            1.014     1.014
n3060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10691.in[0] (.names)                                            1.014     2.070
n10691.out[0] (.names)                                           0.261     2.331
n10720.in[0] (.names)                                            1.014     3.344
n10720.out[0] (.names)                                           0.261     3.605
n10723.in[0] (.names)                                            1.014     4.619
n10723.out[0] (.names)                                           0.261     4.880
n2171.in[0] (.names)                                             1.014     5.894
n2171.out[0] (.names)                                            0.261     6.155
n11732.in[1] (.names)                                            1.014     7.169
n11732.out[0] (.names)                                           0.261     7.430
n11733.in[1] (.names)                                            1.014     8.444
n11733.out[0] (.names)                                           0.261     8.705
n11543.in[0] (.names)                                            1.014     9.719
n11543.out[0] (.names)                                           0.261     9.980
n11544.in[1] (.names)                                            1.014    10.993
n11544.out[0] (.names)                                           0.261    11.254
n11549.in[0] (.names)                                            1.014    12.268
n11549.out[0] (.names)                                           0.261    12.529
n9871.in[0] (.names)                                             1.014    13.543
n9871.out[0] (.names)                                            0.261    13.804
n11550.in[0] (.names)                                            1.014    14.818
n11550.out[0] (.names)                                           0.261    15.079
n11598.in[1] (.names)                                            1.014    16.093
n11598.out[0] (.names)                                           0.261    16.354
n11599.in[1] (.names)                                            1.014    17.367
n11599.out[0] (.names)                                           0.261    17.628
n11584.in[0] (.names)                                            1.014    18.642
n11584.out[0] (.names)                                           0.261    18.903
n11601.in[0] (.names)                                            1.014    19.917
n11601.out[0] (.names)                                           0.261    20.178
n11572.in[0] (.names)                                            1.014    21.192
n11572.out[0] (.names)                                           0.261    21.453
n11573.in[0] (.names)                                            1.014    22.467
n11573.out[0] (.names)                                           0.261    22.728
n11574.in[0] (.names)                                            1.014    23.742
n11574.out[0] (.names)                                           0.261    24.003
n11581.in[1] (.names)                                            1.014    25.016
n11581.out[0] (.names)                                           0.261    25.277
n11583.in[0] (.names)                                            1.014    26.291
n11583.out[0] (.names)                                           0.261    26.552
n11585.in[0] (.names)                                            1.014    27.566
n11585.out[0] (.names)                                           0.261    27.827
n11589.in[2] (.names)                                            1.014    28.841
n11589.out[0] (.names)                                           0.261    29.102
n11592.in[0] (.names)                                            1.014    30.116
n11592.out[0] (.names)                                           0.261    30.377
n11593.in[0] (.names)                                            1.014    31.390
n11593.out[0] (.names)                                           0.261    31.651
n2331.in[0] (.names)                                             1.014    32.665
n2331.out[0] (.names)                                            0.261    32.926
n10505.in[1] (.names)                                            1.014    33.940
n10505.out[0] (.names)                                           0.261    34.201
n8628.in[0] (.names)                                             1.014    35.215
n8628.out[0] (.names)                                            0.261    35.476
n12043.in[2] (.names)                                            1.014    36.490
n12043.out[0] (.names)                                           0.261    36.751
n12089.in[1] (.names)                                            1.014    37.765
n12089.out[0] (.names)                                           0.261    38.026
n12091.in[0] (.names)                                            1.014    39.039
n12091.out[0] (.names)                                           0.261    39.300
n11975.in[1] (.names)                                            1.014    40.314
n11975.out[0] (.names)                                           0.261    40.575
n11976.in[0] (.names)                                            1.014    41.589
n11976.out[0] (.names)                                           0.261    41.850
n2343.in[2] (.names)                                             1.014    42.864
n2343.out[0] (.names)                                            0.261    43.125
n11977.in[0] (.names)                                            1.014    44.139
n11977.out[0] (.names)                                           0.261    44.400
n10581.in[1] (.names)                                            1.014    45.413
n10581.out[0] (.names)                                           0.261    45.674
n10523.in[0] (.names)                                            1.014    46.688
n10523.out[0] (.names)                                           0.261    46.949
n10526.in[0] (.names)                                            1.014    47.963
n10526.out[0] (.names)                                           0.261    48.224
n12191.in[1] (.names)                                            1.014    49.238
n12191.out[0] (.names)                                           0.261    49.499
n2485.in[0] (.names)                                             1.014    50.513
n2485.out[0] (.names)                                            0.261    50.774
n2475.in[0] (.names)                                             1.014    51.787
n2475.out[0] (.names)                                            0.261    52.048
out:n2475.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n2126.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2143.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2126.clk[0] (.latch)                                            1.014     1.014
n2126.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6996.in[0] (.names)                                             1.014     2.070
n6996.out[0] (.names)                                            0.261     2.331
n6997.in[0] (.names)                                             1.014     3.344
n6997.out[0] (.names)                                            0.261     3.605
n6998.in[0] (.names)                                             1.014     4.619
n6998.out[0] (.names)                                            0.261     4.880
n6999.in[0] (.names)                                             1.014     5.894
n6999.out[0] (.names)                                            0.261     6.155
n6956.in[0] (.names)                                             1.014     7.169
n6956.out[0] (.names)                                            0.261     7.430
n7002.in[1] (.names)                                             1.014     8.444
n7002.out[0] (.names)                                            0.261     8.705
n7006.in[1] (.names)                                             1.014     9.719
n7006.out[0] (.names)                                            0.261     9.980
n7007.in[2] (.names)                                             1.014    10.993
n7007.out[0] (.names)                                            0.261    11.254
n7009.in[0] (.names)                                             1.014    12.268
n7009.out[0] (.names)                                            0.261    12.529
n7010.in[0] (.names)                                             1.014    13.543
n7010.out[0] (.names)                                            0.261    13.804
n6923.in[2] (.names)                                             1.014    14.818
n6923.out[0] (.names)                                            0.261    15.079
n6924.in[1] (.names)                                             1.014    16.093
n6924.out[0] (.names)                                            0.261    16.354
n6925.in[0] (.names)                                             1.014    17.367
n6925.out[0] (.names)                                            0.261    17.628
n6926.in[0] (.names)                                             1.014    18.642
n6926.out[0] (.names)                                            0.261    18.903
n6928.in[1] (.names)                                             1.014    19.917
n6928.out[0] (.names)                                            0.261    20.178
n4765.in[0] (.names)                                             1.014    21.192
n4765.out[0] (.names)                                            0.261    21.453
n6932.in[0] (.names)                                             1.014    22.467
n6932.out[0] (.names)                                            0.261    22.728
n6933.in[0] (.names)                                             1.014    23.742
n6933.out[0] (.names)                                            0.261    24.003
n6958.in[0] (.names)                                             1.014    25.016
n6958.out[0] (.names)                                            0.261    25.277
n6955.in[1] (.names)                                             1.014    26.291
n6955.out[0] (.names)                                            0.261    26.552
n6951.in[1] (.names)                                             1.014    27.566
n6951.out[0] (.names)                                            0.261    27.827
n6969.in[1] (.names)                                             1.014    28.841
n6969.out[0] (.names)                                            0.261    29.102
n6968.in[1] (.names)                                             1.014    30.116
n6968.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n5936.in[1] (.names)                                             1.014    32.665
n5936.out[0] (.names)                                            0.261    32.926
n3077.in[1] (.names)                                             1.014    33.940
n3077.out[0] (.names)                                            0.261    34.201
n6104.in[1] (.names)                                             1.014    35.215
n6104.out[0] (.names)                                            0.261    35.476
n6496.in[1] (.names)                                             1.014    36.490
n6496.out[0] (.names)                                            0.261    36.751
n5836.in[2] (.names)                                             1.014    37.765
n5836.out[0] (.names)                                            0.261    38.026
n6500.in[1] (.names)                                             1.014    39.039
n6500.out[0] (.names)                                            0.261    39.300
n6501.in[1] (.names)                                             1.014    40.314
n6501.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n6218.in[1] (.names)                                             1.014    42.864
n6218.out[0] (.names)                                            0.261    43.125
n6195.in[0] (.names)                                             1.014    44.139
n6195.out[0] (.names)                                            0.261    44.400
n6235.in[0] (.names)                                             1.014    45.413
n6235.out[0] (.names)                                            0.261    45.674
n6237.in[0] (.names)                                             1.014    46.688
n6237.out[0] (.names)                                            0.261    46.949
n6359.in[0] (.names)                                             1.014    47.963
n6359.out[0] (.names)                                            0.261    48.224
n6365.in[0] (.names)                                             1.014    49.238
n6365.out[0] (.names)                                            0.261    49.499
n5674.in[1] (.names)                                             1.014    50.513
n5674.out[0] (.names)                                            0.261    50.774
n2143.in[1] (.names)                                             1.014    51.787
n2143.out[0] (.names)                                            0.261    52.048
out:n2143.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n10592.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2259.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10592.clk[0] (.latch)                                           1.014     1.014
n10592.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10664.in[0] (.names)                                            1.014     2.070
n10664.out[0] (.names)                                           0.261     2.331
n10665.in[0] (.names)                                            1.014     3.344
n10665.out[0] (.names)                                           0.261     3.605
n10666.in[1] (.names)                                            1.014     4.619
n10666.out[0] (.names)                                           0.261     4.880
n10670.in[1] (.names)                                            1.014     5.894
n10670.out[0] (.names)                                           0.261     6.155
n10672.in[1] (.names)                                            1.014     7.169
n10672.out[0] (.names)                                           0.261     7.430
n10713.in[2] (.names)                                            1.014     8.444
n10713.out[0] (.names)                                           0.261     8.705
n10716.in[0] (.names)                                            1.014     9.719
n10716.out[0] (.names)                                           0.261     9.980
n10688.in[1] (.names)                                            1.014    10.993
n10688.out[0] (.names)                                           0.261    11.254
n10725.in[0] (.names)                                            1.014    12.268
n10725.out[0] (.names)                                           0.261    12.529
n10726.in[0] (.names)                                            1.014    13.543
n10726.out[0] (.names)                                           0.261    13.804
n11640.in[2] (.names)                                            1.014    14.818
n11640.out[0] (.names)                                           0.261    15.079
n11644.in[1] (.names)                                            1.014    16.093
n11644.out[0] (.names)                                           0.261    16.354
n11649.in[2] (.names)                                            1.014    17.367
n11649.out[0] (.names)                                           0.261    17.628
n2210.in[0] (.names)                                             1.014    18.642
n2210.out[0] (.names)                                            0.261    18.903
n11650.in[0] (.names)                                            1.014    19.917
n11650.out[0] (.names)                                           0.261    20.178
n11816.in[0] (.names)                                            1.014    21.192
n11816.out[0] (.names)                                           0.261    21.453
n11818.in[0] (.names)                                            1.014    22.467
n11818.out[0] (.names)                                           0.261    22.728
n11806.in[3] (.names)                                            1.014    23.742
n11806.out[0] (.names)                                           0.261    24.003
n11821.in[0] (.names)                                            1.014    25.016
n11821.out[0] (.names)                                           0.261    25.277
n11823.in[0] (.names)                                            1.014    26.291
n11823.out[0] (.names)                                           0.261    26.552
n2526.in[2] (.names)                                             1.014    27.566
n2526.out[0] (.names)                                            0.261    27.827
n11829.in[1] (.names)                                            1.014    28.841
n11829.out[0] (.names)                                           0.261    29.102
n11830.in[0] (.names)                                            1.014    30.116
n11830.out[0] (.names)                                           0.261    30.377
n11834.in[1] (.names)                                            1.014    31.390
n11834.out[0] (.names)                                           0.261    31.651
n11763.in[0] (.names)                                            1.014    32.665
n11763.out[0] (.names)                                           0.261    32.926
n11824.in[1] (.names)                                            1.014    33.940
n11824.out[0] (.names)                                           0.261    34.201
n11836.in[0] (.names)                                            1.014    35.215
n11836.out[0] (.names)                                           0.261    35.476
n10580.in[1] (.names)                                            1.014    36.490
n10580.out[0] (.names)                                           0.261    36.751
n11850.in[0] (.names)                                            1.014    37.765
n11850.out[0] (.names)                                           0.261    38.026
n11854.in[0] (.names)                                            1.014    39.039
n11854.out[0] (.names)                                           0.261    39.300
n11857.in[2] (.names)                                            1.014    40.314
n11857.out[0] (.names)                                           0.261    40.575
n10516.in[1] (.names)                                            1.014    41.589
n10516.out[0] (.names)                                           0.261    41.850
n3002.in[1] (.names)                                             1.014    42.864
n3002.out[0] (.names)                                            0.261    43.125
n11810.in[1] (.names)                                            1.014    44.139
n11810.out[0] (.names)                                           0.261    44.400
n11811.in[0] (.names)                                            1.014    45.413
n11811.out[0] (.names)                                           0.261    45.674
n10650.in[1] (.names)                                            1.014    46.688
n10650.out[0] (.names)                                           0.261    46.949
n11709.in[0] (.names)                                            1.014    47.963
n11709.out[0] (.names)                                           0.261    48.224
n11815.in[0] (.names)                                            1.014    49.238
n11815.out[0] (.names)                                           0.261    49.499
n11667.in[1] (.names)                                            1.014    50.513
n11667.out[0] (.names)                                           0.261    50.774
n2259.in[0] (.names)                                             1.014    51.787
n2259.out[0] (.names)                                            0.261    52.048
out:n2259.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n6788.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2409.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6788.clk[0] (.latch)                                            1.014     1.014
n6788.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6790.in[0] (.names)                                             1.014     2.070
n6790.out[0] (.names)                                            0.261     2.331
n6791.in[0] (.names)                                             1.014     3.344
n6791.out[0] (.names)                                            0.261     3.605
n6792.in[2] (.names)                                             1.014     4.619
n6792.out[0] (.names)                                            0.261     4.880
n6368.in[0] (.names)                                             1.014     5.894
n6368.out[0] (.names)                                            0.261     6.155
n6793.in[0] (.names)                                             1.014     7.169
n6793.out[0] (.names)                                            0.261     7.430
n6827.in[0] (.names)                                             1.014     8.444
n6827.out[0] (.names)                                            0.261     8.705
n6766.in[1] (.names)                                             1.014     9.719
n6766.out[0] (.names)                                            0.261     9.980
n6767.in[0] (.names)                                             1.014    10.993
n6767.out[0] (.names)                                            0.261    11.254
n5763.in[1] (.names)                                             1.014    12.268
n5763.out[0] (.names)                                            0.261    12.529
n6517.in[0] (.names)                                             1.014    13.543
n6517.out[0] (.names)                                            0.261    13.804
n6795.in[2] (.names)                                             1.014    14.818
n6795.out[0] (.names)                                            0.261    15.079
n6796.in[1] (.names)                                             1.014    16.093
n6796.out[0] (.names)                                            0.261    16.354
n6636.in[0] (.names)                                             1.014    17.367
n6636.out[0] (.names)                                            0.261    17.628
n6797.in[1] (.names)                                             1.014    18.642
n6797.out[0] (.names)                                            0.261    18.903
n6798.in[3] (.names)                                             1.014    19.917
n6798.out[0] (.names)                                            0.261    20.178
n6799.in[2] (.names)                                             1.014    21.192
n6799.out[0] (.names)                                            0.261    21.453
n6800.in[1] (.names)                                             1.014    22.467
n6800.out[0] (.names)                                            0.261    22.728
n6804.in[0] (.names)                                             1.014    23.742
n6804.out[0] (.names)                                            0.261    24.003
n6806.in[0] (.names)                                             1.014    25.016
n6806.out[0] (.names)                                            0.261    25.277
n6808.in[0] (.names)                                             1.014    26.291
n6808.out[0] (.names)                                            0.261    26.552
n6809.in[0] (.names)                                             1.014    27.566
n6809.out[0] (.names)                                            0.261    27.827
n10839.in[1] (.names)                                            1.014    28.841
n10839.out[0] (.names)                                           0.261    29.102
n10865.in[0] (.names)                                            1.014    30.116
n10865.out[0] (.names)                                           0.261    30.377
n10867.in[1] (.names)                                            1.014    31.390
n10867.out[0] (.names)                                           0.261    31.651
n10869.in[1] (.names)                                            1.014    32.665
n10869.out[0] (.names)                                           0.261    32.926
n3110.in[0] (.names)                                             1.014    33.940
n3110.out[0] (.names)                                            0.261    34.201
n10908.in[3] (.names)                                            1.014    35.215
n10908.out[0] (.names)                                           0.261    35.476
n10915.in[2] (.names)                                            1.014    36.490
n10915.out[0] (.names)                                           0.261    36.751
n10893.in[0] (.names)                                            1.014    37.765
n10893.out[0] (.names)                                           0.261    38.026
n10909.in[0] (.names)                                            1.014    39.039
n10909.out[0] (.names)                                           0.261    39.300
n10912.in[0] (.names)                                            1.014    40.314
n10912.out[0] (.names)                                           0.261    40.575
n10906.in[0] (.names)                                            1.014    41.589
n10906.out[0] (.names)                                           0.261    41.850
n10917.in[0] (.names)                                            1.014    42.864
n10917.out[0] (.names)                                           0.261    43.125
n10571.in[0] (.names)                                            1.014    44.139
n10571.out[0] (.names)                                           0.261    44.400
n10889.in[1] (.names)                                            1.014    45.413
n10889.out[0] (.names)                                           0.261    45.674
n10891.in[1] (.names)                                            1.014    46.688
n10891.out[0] (.names)                                           0.261    46.949
n10898.in[1] (.names)                                            1.014    47.963
n10898.out[0] (.names)                                           0.261    48.224
n11059.in[3] (.names)                                            1.014    49.238
n11059.out[0] (.names)                                           0.261    49.499
n10569.in[0] (.names)                                            1.014    50.513
n10569.out[0] (.names)                                           0.261    50.774
n2409.in[1] (.names)                                             1.014    51.787
n2409.out[0] (.names)                                            0.261    52.048
out:n2409.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n5798.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2141.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
n5798.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9318.in[0] (.names)                                             1.014     2.070
n9318.out[0] (.names)                                            0.261     2.331
n9319.in[0] (.names)                                             1.014     3.344
n9319.out[0] (.names)                                            0.261     3.605
n9502.in[0] (.names)                                             1.014     4.619
n9502.out[0] (.names)                                            0.261     4.880
n9476.in[0] (.names)                                             1.014     5.894
n9476.out[0] (.names)                                            0.261     6.155
n9370.in[0] (.names)                                             1.014     7.169
n9370.out[0] (.names)                                            0.261     7.430
n9371.in[2] (.names)                                             1.014     8.444
n9371.out[0] (.names)                                            0.261     8.705
n9393.in[0] (.names)                                             1.014     9.719
n9393.out[0] (.names)                                            0.261     9.980
n9394.in[1] (.names)                                             1.014    10.993
n9394.out[0] (.names)                                            0.261    11.254
n9400.in[3] (.names)                                             1.014    12.268
n9400.out[0] (.names)                                            0.261    12.529
n9401.in[0] (.names)                                             1.014    13.543
n9401.out[0] (.names)                                            0.261    13.804
n9403.in[0] (.names)                                             1.014    14.818
n9403.out[0] (.names)                                            0.261    15.079
n9406.in[0] (.names)                                             1.014    16.093
n9406.out[0] (.names)                                            0.261    16.354
n9407.in[0] (.names)                                             1.014    17.367
n9407.out[0] (.names)                                            0.261    17.628
n11462.in[2] (.names)                                            1.014    18.642
n11462.out[0] (.names)                                           0.261    18.903
n11463.in[1] (.names)                                            1.014    19.917
n11463.out[0] (.names)                                           0.261    20.178
n11484.in[0] (.names)                                            1.014    21.192
n11484.out[0] (.names)                                           0.261    21.453
n11487.in[0] (.names)                                            1.014    22.467
n11487.out[0] (.names)                                           0.261    22.728
n11489.in[1] (.names)                                            1.014    23.742
n11489.out[0] (.names)                                           0.261    24.003
n11490.in[0] (.names)                                            1.014    25.016
n11490.out[0] (.names)                                           0.261    25.277
n11491.in[0] (.names)                                            1.014    26.291
n11491.out[0] (.names)                                           0.261    26.552
n11492.in[0] (.names)                                            1.014    27.566
n11492.out[0] (.names)                                           0.261    27.827
n10693.in[1] (.names)                                            1.014    28.841
n10693.out[0] (.names)                                           0.261    29.102
n10994.in[1] (.names)                                            1.014    30.116
n10994.out[0] (.names)                                           0.261    30.377
n10974.in[0] (.names)                                            1.014    31.390
n10974.out[0] (.names)                                           0.261    31.651
n10995.in[0] (.names)                                            1.014    32.665
n10995.out[0] (.names)                                           0.261    32.926
n11019.in[2] (.names)                                            1.014    33.940
n11019.out[0] (.names)                                           0.261    34.201
n10629.in[1] (.names)                                            1.014    35.215
n10629.out[0] (.names)                                           0.261    35.476
n11021.in[0] (.names)                                            1.014    36.490
n11021.out[0] (.names)                                           0.261    36.751
n11027.in[0] (.names)                                            1.014    37.765
n11027.out[0] (.names)                                           0.261    38.026
n10954.in[0] (.names)                                            1.014    39.039
n10954.out[0] (.names)                                           0.261    39.300
n10955.in[1] (.names)                                            1.014    40.314
n10955.out[0] (.names)                                           0.261    40.575
n10961.in[0] (.names)                                            1.014    41.589
n10961.out[0] (.names)                                           0.261    41.850
n11028.in[3] (.names)                                            1.014    42.864
n11028.out[0] (.names)                                           0.261    43.125
n2315.in[0] (.names)                                             1.014    44.139
n2315.out[0] (.names)                                            0.261    44.400
n11029.in[2] (.names)                                            1.014    45.413
n11029.out[0] (.names)                                           0.261    45.674
n11144.in[0] (.names)                                            1.014    46.688
n11144.out[0] (.names)                                           0.261    46.949
n10851.in[2] (.names)                                            1.014    47.963
n10851.out[0] (.names)                                           0.261    48.224
n10920.in[0] (.names)                                            1.014    49.238
n10920.out[0] (.names)                                           0.261    49.499
n11116.in[0] (.names)                                            1.014    50.513
n11116.out[0] (.names)                                           0.261    50.774
n2141.in[0] (.names)                                             1.014    51.787
n2141.out[0] (.names)                                            0.261    52.048
out:n2141.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n5798.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2739.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
n5798.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9318.in[0] (.names)                                             1.014     2.070
n9318.out[0] (.names)                                            0.261     2.331
n9319.in[0] (.names)                                             1.014     3.344
n9319.out[0] (.names)                                            0.261     3.605
n9502.in[0] (.names)                                             1.014     4.619
n9502.out[0] (.names)                                            0.261     4.880
n9476.in[0] (.names)                                             1.014     5.894
n9476.out[0] (.names)                                            0.261     6.155
n9370.in[0] (.names)                                             1.014     7.169
n9370.out[0] (.names)                                            0.261     7.430
n9371.in[2] (.names)                                             1.014     8.444
n9371.out[0] (.names)                                            0.261     8.705
n9393.in[0] (.names)                                             1.014     9.719
n9393.out[0] (.names)                                            0.261     9.980
n9409.in[0] (.names)                                             1.014    10.993
n9409.out[0] (.names)                                            0.261    11.254
n10170.in[0] (.names)                                            1.014    12.268
n10170.out[0] (.names)                                           0.261    12.529
n2151.in[0] (.names)                                             1.014    13.543
n2151.out[0] (.names)                                            0.261    13.804
n10172.in[1] (.names)                                            1.014    14.818
n10172.out[0] (.names)                                           0.261    15.079
n10173.in[1] (.names)                                            1.014    16.093
n10173.out[0] (.names)                                           0.261    16.354
n2652.in[0] (.names)                                             1.014    17.367
n2652.out[0] (.names)                                            0.261    17.628
n10177.in[0] (.names)                                            1.014    18.642
n10177.out[0] (.names)                                           0.261    18.903
n10180.in[0] (.names)                                            1.014    19.917
n10180.out[0] (.names)                                           0.261    20.178
n10238.in[0] (.names)                                            1.014    21.192
n10238.out[0] (.names)                                           0.261    21.453
n10239.in[0] (.names)                                            1.014    22.467
n10239.out[0] (.names)                                           0.261    22.728
n10242.in[1] (.names)                                            1.014    23.742
n10242.out[0] (.names)                                           0.261    24.003
n10245.in[1] (.names)                                            1.014    25.016
n10245.out[0] (.names)                                           0.261    25.277
n10246.in[0] (.names)                                            1.014    26.291
n10246.out[0] (.names)                                           0.261    26.552
n2359.in[1] (.names)                                             1.014    27.566
n2359.out[0] (.names)                                            0.261    27.827
n10300.in[0] (.names)                                            1.014    28.841
n10300.out[0] (.names)                                           0.261    29.102
n10143.in[0] (.names)                                            1.014    30.116
n10143.out[0] (.names)                                           0.261    30.377
n2414.in[1] (.names)                                             1.014    31.390
n2414.out[0] (.names)                                            0.261    31.651
n10144.in[1] (.names)                                            1.014    32.665
n10144.out[0] (.names)                                           0.261    32.926
n10145.in[0] (.names)                                            1.014    33.940
n10145.out[0] (.names)                                           0.261    34.201
n10147.in[1] (.names)                                            1.014    35.215
n10147.out[0] (.names)                                           0.261    35.476
n8665.in[0] (.names)                                             1.014    36.490
n8665.out[0] (.names)                                            0.261    36.751
n8577.in[0] (.names)                                             1.014    37.765
n8577.out[0] (.names)                                            0.261    38.026
n9904.in[1] (.names)                                             1.014    39.039
n9904.out[0] (.names)                                            0.261    39.300
n10012.in[1] (.names)                                            1.014    40.314
n10012.out[0] (.names)                                           0.261    40.575
n9948.in[0] (.names)                                             1.014    41.589
n9948.out[0] (.names)                                            0.261    41.850
n9949.in[0] (.names)                                             1.014    42.864
n9949.out[0] (.names)                                            0.261    43.125
n9951.in[1] (.names)                                             1.014    44.139
n9951.out[0] (.names)                                            0.261    44.400
n9458.in[0] (.names)                                             1.014    45.413
n9458.out[0] (.names)                                            0.261    45.674
n9459.in[2] (.names)                                             1.014    46.688
n9459.out[0] (.names)                                            0.261    46.949
n9462.in[2] (.names)                                             1.014    47.963
n9462.out[0] (.names)                                            0.261    48.224
n8785.in[0] (.names)                                             1.014    49.238
n8785.out[0] (.names)                                            0.261    49.499
n8801.in[0] (.names)                                             1.014    50.513
n8801.out[0] (.names)                                            0.261    50.774
n2739.in[0] (.names)                                             1.014    51.787
n2739.out[0] (.names)                                            0.261    52.048
out:n2739.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2339.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11481.in[0] (.names)                                            1.014     2.070
n11481.out[0] (.names)                                           0.261     2.331
n11483.in[0] (.names)                                            1.014     3.344
n11483.out[0] (.names)                                           0.261     3.605
n11488.in[0] (.names)                                            1.014     4.619
n11488.out[0] (.names)                                           0.261     4.880
n11452.in[0] (.names)                                            1.014     5.894
n11452.out[0] (.names)                                           0.261     6.155
n11495.in[0] (.names)                                            1.014     7.169
n11495.out[0] (.names)                                           0.261     7.430
n2206.in[0] (.names)                                             1.014     8.444
n2206.out[0] (.names)                                            0.261     8.705
n2153.in[3] (.names)                                             1.014     9.719
n2153.out[0] (.names)                                            0.261     9.980
n12585.in[2] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12555.in[0] (.names)                                            1.014    12.268
n12555.out[0] (.names)                                           0.261    12.529
n12556.in[1] (.names)                                            1.014    13.543
n12556.out[0] (.names)                                           0.261    13.804
n12552.in[0] (.names)                                            1.014    14.818
n12552.out[0] (.names)                                           0.261    15.079
n12537.in[0] (.names)                                            1.014    16.093
n12537.out[0] (.names)                                           0.261    16.354
n12519.in[0] (.names)                                            1.014    17.367
n12519.out[0] (.names)                                           0.261    17.628
n12520.in[0] (.names)                                            1.014    18.642
n12520.out[0] (.names)                                           0.261    18.903
n12521.in[0] (.names)                                            1.014    19.917
n12521.out[0] (.names)                                           0.261    20.178
n12526.in[0] (.names)                                            1.014    21.192
n12526.out[0] (.names)                                           0.261    21.453
n2865.in[2] (.names)                                             1.014    22.467
n2865.out[0] (.names)                                            0.261    22.728
n12530.in[1] (.names)                                            1.014    23.742
n12530.out[0] (.names)                                           0.261    24.003
n12597.in[1] (.names)                                            1.014    25.016
n12597.out[0] (.names)                                           0.261    25.277
n12541.in[0] (.names)                                            1.014    26.291
n12541.out[0] (.names)                                           0.261    26.552
n12591.in[1] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12561.in[0] (.names)                                            1.014    28.841
n12561.out[0] (.names)                                           0.261    29.102
n12562.in[2] (.names)                                            1.014    30.116
n12562.out[0] (.names)                                           0.261    30.377
n12564.in[1] (.names)                                            1.014    31.390
n12564.out[0] (.names)                                           0.261    31.651
n12565.in[0] (.names)                                            1.014    32.665
n12565.out[0] (.names)                                           0.261    32.926
n12567.in[0] (.names)                                            1.014    33.940
n12567.out[0] (.names)                                           0.261    34.201
n12570.in[1] (.names)                                            1.014    35.215
n12570.out[0] (.names)                                           0.261    35.476
n12579.in[0] (.names)                                            1.014    36.490
n12579.out[0] (.names)                                           0.261    36.751
n12549.in[0] (.names)                                            1.014    37.765
n12549.out[0] (.names)                                           0.261    38.026
n12581.in[1] (.names)                                            1.014    39.039
n12581.out[0] (.names)                                           0.261    39.300
n12583.in[0] (.names)                                            1.014    40.314
n12583.out[0] (.names)                                           0.261    40.575
n12539.in[0] (.names)                                            1.014    41.589
n12539.out[0] (.names)                                           0.261    41.850
n12540.in[2] (.names)                                            1.014    42.864
n12540.out[0] (.names)                                           0.261    43.125
n12543.in[0] (.names)                                            1.014    44.139
n12543.out[0] (.names)                                           0.261    44.400
n12544.in[0] (.names)                                            1.014    45.413
n12544.out[0] (.names)                                           0.261    45.674
n12551.in[2] (.names)                                            1.014    46.688
n12551.out[0] (.names)                                           0.261    46.949
n2577.in[2] (.names)                                             1.014    47.963
n2577.out[0] (.names)                                            0.261    48.224
n12728.in[0] (.names)                                            1.014    49.238
n12728.out[0] (.names)                                           0.261    49.499
n3051.in[1] (.names)                                             1.014    50.513
n3051.out[0] (.names)                                            0.261    50.774
n2339.in[1] (.names)                                             1.014    51.787
n2339.out[0] (.names)                                            0.261    52.048
out:n2339.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n2907.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2915.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2907.clk[0] (.latch)                                            1.014     1.014
n2907.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3536.in[0] (.names)                                             1.014     2.070
n3536.out[0] (.names)                                            0.261     2.331
n3537.in[0] (.names)                                             1.014     3.344
n3537.out[0] (.names)                                            0.261     3.605
n3542.in[2] (.names)                                             1.014     4.619
n3542.out[0] (.names)                                            0.261     4.880
n3884.in[1] (.names)                                             1.014     5.894
n3884.out[0] (.names)                                            0.261     6.155
n3885.in[0] (.names)                                             1.014     7.169
n3885.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3826.in[0] (.names)                                             1.014     9.719
n3826.out[0] (.names)                                            0.261     9.980
n3887.in[0] (.names)                                             1.014    10.993
n3887.out[0] (.names)                                            0.261    11.254
n3888.in[1] (.names)                                             1.014    12.268
n3888.out[0] (.names)                                            0.261    12.529
n3213.in[0] (.names)                                             1.014    13.543
n3213.out[0] (.names)                                            0.261    13.804
n4442.in[1] (.names)                                             1.014    14.818
n4442.out[0] (.names)                                            0.261    15.079
n4353.in[0] (.names)                                             1.014    16.093
n4353.out[0] (.names)                                            0.261    16.354
n2406.in[0] (.names)                                             1.014    17.367
n2406.out[0] (.names)                                            0.261    17.628
n4354.in[0] (.names)                                             1.014    18.642
n4354.out[0] (.names)                                            0.261    18.903
n4342.in[2] (.names)                                             1.014    19.917
n4342.out[0] (.names)                                            0.261    20.178
n4166.in[2] (.names)                                             1.014    21.192
n4166.out[0] (.names)                                            0.261    21.453
n4168.in[1] (.names)                                             1.014    22.467
n4168.out[0] (.names)                                            0.261    22.728
n4171.in[1] (.names)                                             1.014    23.742
n4171.out[0] (.names)                                            0.261    24.003
n2755.in[0] (.names)                                             1.014    25.016
n2755.out[0] (.names)                                            0.261    25.277
n4172.in[0] (.names)                                             1.014    26.291
n4172.out[0] (.names)                                            0.261    26.552
n4174.in[2] (.names)                                             1.014    27.566
n4174.out[0] (.names)                                            0.261    27.827
n4175.in[1] (.names)                                             1.014    28.841
n4175.out[0] (.names)                                            0.261    29.102
n2256.in[0] (.names)                                             1.014    30.116
n2256.out[0] (.names)                                            0.261    30.377
n4176.in[0] (.names)                                             1.014    31.390
n4176.out[0] (.names)                                            0.261    31.651
n4177.in[0] (.names)                                             1.014    32.665
n4177.out[0] (.names)                                            0.261    32.926
n4138.in[0] (.names)                                             1.014    33.940
n4138.out[0] (.names)                                            0.261    34.201
n3294.in[1] (.names)                                             1.014    35.215
n3294.out[0] (.names)                                            0.261    35.476
n4187.in[0] (.names)                                             1.014    36.490
n4187.out[0] (.names)                                            0.261    36.751
n4188.in[0] (.names)                                             1.014    37.765
n4188.out[0] (.names)                                            0.261    38.026
n3973.in[3] (.names)                                             1.014    39.039
n3973.out[0] (.names)                                            0.261    39.300
n3974.in[2] (.names)                                             1.014    40.314
n3974.out[0] (.names)                                            0.261    40.575
n3975.in[2] (.names)                                             1.014    41.589
n3975.out[0] (.names)                                            0.261    41.850
n3986.in[0] (.names)                                             1.014    42.864
n3986.out[0] (.names)                                            0.261    43.125
n3895.in[0] (.names)                                             1.014    44.139
n3895.out[0] (.names)                                            0.261    44.400
n3307.in[1] (.names)                                             1.014    45.413
n3307.out[0] (.names)                                            0.261    45.674
n3896.in[0] (.names)                                             1.014    46.688
n3896.out[0] (.names)                                            0.261    46.949
n3898.in[1] (.names)                                             1.014    47.963
n3898.out[0] (.names)                                            0.261    48.224
n3757.in[2] (.names)                                             1.014    49.238
n3757.out[0] (.names)                                            0.261    49.499
n2589.in[0] (.names)                                             1.014    50.513
n2589.out[0] (.names)                                            0.261    50.774
n2915.in[0] (.names)                                             1.014    51.787
n2915.out[0] (.names)                                            0.261    52.048
out:n2915.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 11
Startpoint: n4933.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2185.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4933.clk[0] (.latch)                                            1.014     1.014
n4933.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7577.in[0] (.names)                                             1.014     2.070
n7577.out[0] (.names)                                            0.261     2.331
n7683.in[0] (.names)                                             1.014     3.344
n7683.out[0] (.names)                                            0.261     3.605
n7337.in[0] (.names)                                             1.014     4.619
n7337.out[0] (.names)                                            0.261     4.880
n7673.in[0] (.names)                                             1.014     5.894
n7673.out[0] (.names)                                            0.261     6.155
n7656.in[2] (.names)                                             1.014     7.169
n7656.out[0] (.names)                                            0.261     7.430
n7690.in[0] (.names)                                             1.014     8.444
n7690.out[0] (.names)                                            0.261     8.705
n7582.in[3] (.names)                                             1.014     9.719
n7582.out[0] (.names)                                            0.261     9.980
n7583.in[1] (.names)                                             1.014    10.993
n7583.out[0] (.names)                                            0.261    11.254
n7584.in[3] (.names)                                             1.014    12.268
n7584.out[0] (.names)                                            0.261    12.529
n7598.in[1] (.names)                                             1.014    13.543
n7598.out[0] (.names)                                            0.261    13.804
n7592.in[1] (.names)                                             1.014    14.818
n7592.out[0] (.names)                                            0.261    15.079
n7389.in[0] (.names)                                             1.014    16.093
n7389.out[0] (.names)                                            0.261    16.354
n5459.in[1] (.names)                                             1.014    17.367
n5459.out[0] (.names)                                            0.261    17.628
n7580.in[0] (.names)                                             1.014    18.642
n7580.out[0] (.names)                                            0.261    18.903
n7671.in[1] (.names)                                             1.014    19.917
n7671.out[0] (.names)                                            0.261    20.178
n7676.in[1] (.names)                                             1.014    21.192
n7676.out[0] (.names)                                            0.261    21.453
n7677.in[0] (.names)                                             1.014    22.467
n7677.out[0] (.names)                                            0.261    22.728
n5993.in[0] (.names)                                             1.014    23.742
n5993.out[0] (.names)                                            0.261    24.003
n5994.in[0] (.names)                                             1.014    25.016
n5994.out[0] (.names)                                            0.261    25.277
n5975.in[1] (.names)                                             1.014    26.291
n5975.out[0] (.names)                                            0.261    26.552
n5999.in[0] (.names)                                             1.014    27.566
n5999.out[0] (.names)                                            0.261    27.827
n6002.in[0] (.names)                                             1.014    28.841
n6002.out[0] (.names)                                            0.261    29.102
n5790.in[0] (.names)                                             1.014    30.116
n5790.out[0] (.names)                                            0.261    30.377
n6003.in[0] (.names)                                             1.014    31.390
n6003.out[0] (.names)                                            0.261    31.651
n6004.in[0] (.names)                                             1.014    32.665
n6004.out[0] (.names)                                            0.261    32.926
n6005.in[0] (.names)                                             1.014    33.940
n6005.out[0] (.names)                                            0.261    34.201
n5940.in[0] (.names)                                             1.014    35.215
n5940.out[0] (.names)                                            0.261    35.476
n5941.in[0] (.names)                                             1.014    36.490
n5941.out[0] (.names)                                            0.261    36.751
n5844.in[3] (.names)                                             1.014    37.765
n5844.out[0] (.names)                                            0.261    38.026
n5942.in[0] (.names)                                             1.014    39.039
n5942.out[0] (.names)                                            0.261    39.300
n5709.in[0] (.names)                                             1.014    40.314
n5709.out[0] (.names)                                            0.261    40.575
n5950.in[0] (.names)                                             1.014    41.589
n5950.out[0] (.names)                                            0.261    41.850
n5951.in[0] (.names)                                             1.014    42.864
n5951.out[0] (.names)                                            0.261    43.125
n5952.in[0] (.names)                                             1.014    44.139
n5952.out[0] (.names)                                            0.261    44.400
n5969.in[1] (.names)                                             1.014    45.413
n5969.out[0] (.names)                                            0.261    45.674
n5971.in[1] (.names)                                             1.014    46.688
n5971.out[0] (.names)                                            0.261    46.949
n6419.in[1] (.names)                                             1.014    47.963
n6419.out[0] (.names)                                            0.261    48.224
n6421.in[0] (.names)                                             1.014    49.238
n6421.out[0] (.names)                                            0.261    49.499
n5777.in[0] (.names)                                             1.014    50.513
n5777.out[0] (.names)                                            0.261    50.774
n2185.in[0] (.names)                                             1.014    51.787
n2185.out[0] (.names)                                            0.261    52.048
out:n2185.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 12
Startpoint: n2907.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2191.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2907.clk[0] (.latch)                                            1.014     1.014
n2907.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3536.in[0] (.names)                                             1.014     2.070
n3536.out[0] (.names)                                            0.261     2.331
n3537.in[0] (.names)                                             1.014     3.344
n3537.out[0] (.names)                                            0.261     3.605
n3542.in[2] (.names)                                             1.014     4.619
n3542.out[0] (.names)                                            0.261     4.880
n3884.in[1] (.names)                                             1.014     5.894
n3884.out[0] (.names)                                            0.261     6.155
n3885.in[0] (.names)                                             1.014     7.169
n3885.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3826.in[0] (.names)                                             1.014     9.719
n3826.out[0] (.names)                                            0.261     9.980
n3887.in[0] (.names)                                             1.014    10.993
n3887.out[0] (.names)                                            0.261    11.254
n3888.in[1] (.names)                                             1.014    12.268
n3888.out[0] (.names)                                            0.261    12.529
n3213.in[0] (.names)                                             1.014    13.543
n3213.out[0] (.names)                                            0.261    13.804
n4442.in[1] (.names)                                             1.014    14.818
n4442.out[0] (.names)                                            0.261    15.079
n4353.in[0] (.names)                                             1.014    16.093
n4353.out[0] (.names)                                            0.261    16.354
n2406.in[0] (.names)                                             1.014    17.367
n2406.out[0] (.names)                                            0.261    17.628
n4354.in[0] (.names)                                             1.014    18.642
n4354.out[0] (.names)                                            0.261    18.903
n4342.in[2] (.names)                                             1.014    19.917
n4342.out[0] (.names)                                            0.261    20.178
n4166.in[2] (.names)                                             1.014    21.192
n4166.out[0] (.names)                                            0.261    21.453
n4168.in[1] (.names)                                             1.014    22.467
n4168.out[0] (.names)                                            0.261    22.728
n4171.in[1] (.names)                                             1.014    23.742
n4171.out[0] (.names)                                            0.261    24.003
n2755.in[0] (.names)                                             1.014    25.016
n2755.out[0] (.names)                                            0.261    25.277
n4172.in[0] (.names)                                             1.014    26.291
n4172.out[0] (.names)                                            0.261    26.552
n4174.in[2] (.names)                                             1.014    27.566
n4174.out[0] (.names)                                            0.261    27.827
n4175.in[1] (.names)                                             1.014    28.841
n4175.out[0] (.names)                                            0.261    29.102
n2256.in[0] (.names)                                             1.014    30.116
n2256.out[0] (.names)                                            0.261    30.377
n4176.in[0] (.names)                                             1.014    31.390
n4176.out[0] (.names)                                            0.261    31.651
n4179.in[0] (.names)                                             1.014    32.665
n4179.out[0] (.names)                                            0.261    32.926
n4180.in[2] (.names)                                             1.014    33.940
n4180.out[0] (.names)                                            0.261    34.201
n4148.in[0] (.names)                                             1.014    35.215
n4148.out[0] (.names)                                            0.261    35.476
n3968.in[0] (.names)                                             1.014    36.490
n3968.out[0] (.names)                                            0.261    36.751
n4184.in[0] (.names)                                             1.014    37.765
n4184.out[0] (.names)                                            0.261    38.026
n4196.in[1] (.names)                                             1.014    39.039
n4196.out[0] (.names)                                            0.261    39.300
n4206.in[0] (.names)                                             1.014    40.314
n4206.out[0] (.names)                                            0.261    40.575
n4208.in[2] (.names)                                             1.014    41.589
n4208.out[0] (.names)                                            0.261    41.850
n3259.in[0] (.names)                                             1.014    42.864
n3259.out[0] (.names)                                            0.261    43.125
n4231.in[0] (.names)                                             1.014    44.139
n4231.out[0] (.names)                                            0.261    44.400
n2878.in[1] (.names)                                             1.014    45.413
n2878.out[0] (.names)                                            0.261    45.674
n4013.in[0] (.names)                                             1.014    46.688
n4013.out[0] (.names)                                            0.261    46.949
n4233.in[0] (.names)                                             1.014    47.963
n4233.out[0] (.names)                                            0.261    48.224
n3852.in[0] (.names)                                             1.014    49.238
n3852.out[0] (.names)                                            0.261    49.499
n3445.in[0] (.names)                                             1.014    50.513
n3445.out[0] (.names)                                            0.261    50.774
n2191.in[0] (.names)                                             1.014    51.787
n2191.out[0] (.names)                                            0.261    52.048
out:n2191.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 13
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2341.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11481.in[0] (.names)                                            1.014     2.070
n11481.out[0] (.names)                                           0.261     2.331
n11483.in[0] (.names)                                            1.014     3.344
n11483.out[0] (.names)                                           0.261     3.605
n11488.in[0] (.names)                                            1.014     4.619
n11488.out[0] (.names)                                           0.261     4.880
n11452.in[0] (.names)                                            1.014     5.894
n11452.out[0] (.names)                                           0.261     6.155
n11495.in[0] (.names)                                            1.014     7.169
n11495.out[0] (.names)                                           0.261     7.430
n2206.in[0] (.names)                                             1.014     8.444
n2206.out[0] (.names)                                            0.261     8.705
n2153.in[3] (.names)                                             1.014     9.719
n2153.out[0] (.names)                                            0.261     9.980
n12585.in[2] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12555.in[0] (.names)                                            1.014    12.268
n12555.out[0] (.names)                                           0.261    12.529
n12556.in[1] (.names)                                            1.014    13.543
n12556.out[0] (.names)                                           0.261    13.804
n12552.in[0] (.names)                                            1.014    14.818
n12552.out[0] (.names)                                           0.261    15.079
n12537.in[0] (.names)                                            1.014    16.093
n12537.out[0] (.names)                                           0.261    16.354
n12519.in[0] (.names)                                            1.014    17.367
n12519.out[0] (.names)                                           0.261    17.628
n12520.in[0] (.names)                                            1.014    18.642
n12520.out[0] (.names)                                           0.261    18.903
n12521.in[0] (.names)                                            1.014    19.917
n12521.out[0] (.names)                                           0.261    20.178
n12526.in[0] (.names)                                            1.014    21.192
n12526.out[0] (.names)                                           0.261    21.453
n2865.in[2] (.names)                                             1.014    22.467
n2865.out[0] (.names)                                            0.261    22.728
n12530.in[1] (.names)                                            1.014    23.742
n12530.out[0] (.names)                                           0.261    24.003
n12597.in[1] (.names)                                            1.014    25.016
n12597.out[0] (.names)                                           0.261    25.277
n12541.in[0] (.names)                                            1.014    26.291
n12541.out[0] (.names)                                           0.261    26.552
n12591.in[1] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12561.in[0] (.names)                                            1.014    28.841
n12561.out[0] (.names)                                           0.261    29.102
n12562.in[2] (.names)                                            1.014    30.116
n12562.out[0] (.names)                                           0.261    30.377
n12564.in[1] (.names)                                            1.014    31.390
n12564.out[0] (.names)                                           0.261    31.651
n12565.in[0] (.names)                                            1.014    32.665
n12565.out[0] (.names)                                           0.261    32.926
n12567.in[0] (.names)                                            1.014    33.940
n12567.out[0] (.names)                                           0.261    34.201
n12570.in[1] (.names)                                            1.014    35.215
n12570.out[0] (.names)                                           0.261    35.476
n12579.in[0] (.names)                                            1.014    36.490
n12579.out[0] (.names)                                           0.261    36.751
n12549.in[0] (.names)                                            1.014    37.765
n12549.out[0] (.names)                                           0.261    38.026
n12581.in[1] (.names)                                            1.014    39.039
n12581.out[0] (.names)                                           0.261    39.300
n12583.in[0] (.names)                                            1.014    40.314
n12583.out[0] (.names)                                           0.261    40.575
n12539.in[0] (.names)                                            1.014    41.589
n12539.out[0] (.names)                                           0.261    41.850
n12540.in[2] (.names)                                            1.014    42.864
n12540.out[0] (.names)                                           0.261    43.125
n12543.in[0] (.names)                                            1.014    44.139
n12543.out[0] (.names)                                           0.261    44.400
n12544.in[0] (.names)                                            1.014    45.413
n12544.out[0] (.names)                                           0.261    45.674
n12551.in[2] (.names)                                            1.014    46.688
n12551.out[0] (.names)                                           0.261    46.949
n2577.in[2] (.names)                                             1.014    47.963
n2577.out[0] (.names)                                            0.261    48.224
n12728.in[0] (.names)                                            1.014    49.238
n12728.out[0] (.names)                                           0.261    49.499
n8561.in[0] (.names)                                             1.014    50.513
n8561.out[0] (.names)                                            0.261    50.774
n2341.in[0] (.names)                                             1.014    51.787
n2341.out[0] (.names)                                            0.261    52.048
out:n2341.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 14
Startpoint: n3060.Q[0] (.latch clocked by pclk)
Endpoint  : n2557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3060.clk[0] (.latch)                                            1.014     1.014
n3060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10691.in[0] (.names)                                            1.014     2.070
n10691.out[0] (.names)                                           0.261     2.331
n10720.in[0] (.names)                                            1.014     3.344
n10720.out[0] (.names)                                           0.261     3.605
n10723.in[0] (.names)                                            1.014     4.619
n10723.out[0] (.names)                                           0.261     4.880
n2171.in[0] (.names)                                             1.014     5.894
n2171.out[0] (.names)                                            0.261     6.155
n11732.in[1] (.names)                                            1.014     7.169
n11732.out[0] (.names)                                           0.261     7.430
n11733.in[1] (.names)                                            1.014     8.444
n11733.out[0] (.names)                                           0.261     8.705
n11543.in[0] (.names)                                            1.014     9.719
n11543.out[0] (.names)                                           0.261     9.980
n11544.in[1] (.names)                                            1.014    10.993
n11544.out[0] (.names)                                           0.261    11.254
n11549.in[0] (.names)                                            1.014    12.268
n11549.out[0] (.names)                                           0.261    12.529
n9871.in[0] (.names)                                             1.014    13.543
n9871.out[0] (.names)                                            0.261    13.804
n11550.in[0] (.names)                                            1.014    14.818
n11550.out[0] (.names)                                           0.261    15.079
n11598.in[1] (.names)                                            1.014    16.093
n11598.out[0] (.names)                                           0.261    16.354
n11599.in[1] (.names)                                            1.014    17.367
n11599.out[0] (.names)                                           0.261    17.628
n11584.in[0] (.names)                                            1.014    18.642
n11584.out[0] (.names)                                           0.261    18.903
n11601.in[0] (.names)                                            1.014    19.917
n11601.out[0] (.names)                                           0.261    20.178
n11572.in[0] (.names)                                            1.014    21.192
n11572.out[0] (.names)                                           0.261    21.453
n11573.in[0] (.names)                                            1.014    22.467
n11573.out[0] (.names)                                           0.261    22.728
n11574.in[0] (.names)                                            1.014    23.742
n11574.out[0] (.names)                                           0.261    24.003
n11581.in[1] (.names)                                            1.014    25.016
n11581.out[0] (.names)                                           0.261    25.277
n11583.in[0] (.names)                                            1.014    26.291
n11583.out[0] (.names)                                           0.261    26.552
n11585.in[0] (.names)                                            1.014    27.566
n11585.out[0] (.names)                                           0.261    27.827
n11589.in[2] (.names)                                            1.014    28.841
n11589.out[0] (.names)                                           0.261    29.102
n11592.in[0] (.names)                                            1.014    30.116
n11592.out[0] (.names)                                           0.261    30.377
n11593.in[0] (.names)                                            1.014    31.390
n11593.out[0] (.names)                                           0.261    31.651
n2331.in[0] (.names)                                             1.014    32.665
n2331.out[0] (.names)                                            0.261    32.926
n10505.in[1] (.names)                                            1.014    33.940
n10505.out[0] (.names)                                           0.261    34.201
n8628.in[0] (.names)                                             1.014    35.215
n8628.out[0] (.names)                                            0.261    35.476
n12043.in[2] (.names)                                            1.014    36.490
n12043.out[0] (.names)                                           0.261    36.751
n12089.in[1] (.names)                                            1.014    37.765
n12089.out[0] (.names)                                           0.261    38.026
n12090.in[0] (.names)                                            1.014    39.039
n12090.out[0] (.names)                                           0.261    39.300
n12066.in[0] (.names)                                            1.014    40.314
n12066.out[0] (.names)                                           0.261    40.575
n12049.in[0] (.names)                                            1.014    41.589
n12049.out[0] (.names)                                           0.261    41.850
n12050.in[0] (.names)                                            1.014    42.864
n12050.out[0] (.names)                                           0.261    43.125
n12082.in[0] (.names)                                            1.014    44.139
n12082.out[0] (.names)                                           0.261    44.400
n12081.in[0] (.names)                                            1.014    45.413
n12081.out[0] (.names)                                           0.261    45.674
n12069.in[1] (.names)                                            1.014    46.688
n12069.out[0] (.names)                                           0.261    46.949
n12051.in[2] (.names)                                            1.014    47.963
n12051.out[0] (.names)                                           0.261    48.224
n12052.in[0] (.names)                                            1.014    49.238
n12052.out[0] (.names)                                           0.261    49.499
n12004.in[0] (.names)                                            1.014    50.513
n12004.out[0] (.names)                                           0.261    50.774
n10566.in[1] (.names)                                            1.014    51.787
n10566.out[0] (.names)                                           0.261    52.048
n2557.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2557.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n5798.Q[0] (.latch clocked by pclk)
Endpoint  : n5274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
n5798.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9318.in[0] (.names)                                             1.014     2.070
n9318.out[0] (.names)                                            0.261     2.331
n9319.in[0] (.names)                                             1.014     3.344
n9319.out[0] (.names)                                            0.261     3.605
n9502.in[0] (.names)                                             1.014     4.619
n9502.out[0] (.names)                                            0.261     4.880
n9476.in[0] (.names)                                             1.014     5.894
n9476.out[0] (.names)                                            0.261     6.155
n9370.in[0] (.names)                                             1.014     7.169
n9370.out[0] (.names)                                            0.261     7.430
n9371.in[2] (.names)                                             1.014     8.444
n9371.out[0] (.names)                                            0.261     8.705
n9393.in[0] (.names)                                             1.014     9.719
n9393.out[0] (.names)                                            0.261     9.980
n9409.in[0] (.names)                                             1.014    10.993
n9409.out[0] (.names)                                            0.261    11.254
n10170.in[0] (.names)                                            1.014    12.268
n10170.out[0] (.names)                                           0.261    12.529
n2151.in[0] (.names)                                             1.014    13.543
n2151.out[0] (.names)                                            0.261    13.804
n10172.in[1] (.names)                                            1.014    14.818
n10172.out[0] (.names)                                           0.261    15.079
n10173.in[1] (.names)                                            1.014    16.093
n10173.out[0] (.names)                                           0.261    16.354
n2652.in[0] (.names)                                             1.014    17.367
n2652.out[0] (.names)                                            0.261    17.628
n10177.in[0] (.names)                                            1.014    18.642
n10177.out[0] (.names)                                           0.261    18.903
n10180.in[0] (.names)                                            1.014    19.917
n10180.out[0] (.names)                                           0.261    20.178
n10238.in[0] (.names)                                            1.014    21.192
n10238.out[0] (.names)                                           0.261    21.453
n10239.in[0] (.names)                                            1.014    22.467
n10239.out[0] (.names)                                           0.261    22.728
n10242.in[1] (.names)                                            1.014    23.742
n10242.out[0] (.names)                                           0.261    24.003
n10245.in[1] (.names)                                            1.014    25.016
n10245.out[0] (.names)                                           0.261    25.277
n10246.in[0] (.names)                                            1.014    26.291
n10246.out[0] (.names)                                           0.261    26.552
n2359.in[1] (.names)                                             1.014    27.566
n2359.out[0] (.names)                                            0.261    27.827
n10300.in[0] (.names)                                            1.014    28.841
n10300.out[0] (.names)                                           0.261    29.102
n10143.in[0] (.names)                                            1.014    30.116
n10143.out[0] (.names)                                           0.261    30.377
n2414.in[1] (.names)                                             1.014    31.390
n2414.out[0] (.names)                                            0.261    31.651
n10144.in[1] (.names)                                            1.014    32.665
n10144.out[0] (.names)                                           0.261    32.926
n10145.in[0] (.names)                                            1.014    33.940
n10145.out[0] (.names)                                           0.261    34.201
n10147.in[1] (.names)                                            1.014    35.215
n10147.out[0] (.names)                                           0.261    35.476
n8665.in[0] (.names)                                             1.014    36.490
n8665.out[0] (.names)                                            0.261    36.751
n8577.in[0] (.names)                                             1.014    37.765
n8577.out[0] (.names)                                            0.261    38.026
n9904.in[1] (.names)                                             1.014    39.039
n9904.out[0] (.names)                                            0.261    39.300
n10012.in[1] (.names)                                            1.014    40.314
n10012.out[0] (.names)                                           0.261    40.575
n9948.in[0] (.names)                                             1.014    41.589
n9948.out[0] (.names)                                            0.261    41.850
n9949.in[0] (.names)                                             1.014    42.864
n9949.out[0] (.names)                                            0.261    43.125
n9951.in[1] (.names)                                             1.014    44.139
n9951.out[0] (.names)                                            0.261    44.400
n9458.in[0] (.names)                                             1.014    45.413
n9458.out[0] (.names)                                            0.261    45.674
n9837.in[0] (.names)                                             1.014    46.688
n9837.out[0] (.names)                                            0.261    46.949
n9742.in[1] (.names)                                             1.014    47.963
n9742.out[0] (.names)                                            0.261    48.224
n9712.in[2] (.names)                                             1.014    49.238
n9712.out[0] (.names)                                            0.261    49.499
n9131.in[2] (.names)                                             1.014    50.513
n9131.out[0] (.names)                                            0.261    50.774
n9134.in[1] (.names)                                             1.014    51.787
n9134.out[0] (.names)                                            0.261    52.048
n5274.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5274.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n2234.Q[0] (.latch clocked by pclk)
Endpoint  : n4993.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2234.clk[0] (.latch)                                            1.014     1.014
n2234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8539.in[0] (.names)                                             1.014     2.070
n8539.out[0] (.names)                                            0.261     2.331
n8506.in[1] (.names)                                             1.014     3.344
n8506.out[0] (.names)                                            0.261     3.605
n8441.in[1] (.names)                                             1.014     4.619
n8441.out[0] (.names)                                            0.261     4.880
n8507.in[0] (.names)                                             1.014     5.894
n8507.out[0] (.names)                                            0.261     6.155
n8508.in[0] (.names)                                             1.014     7.169
n8508.out[0] (.names)                                            0.261     7.430
n8509.in[1] (.names)                                             1.014     8.444
n8509.out[0] (.names)                                            0.261     8.705
n6768.in[1] (.names)                                             1.014     9.719
n6768.out[0] (.names)                                            0.261     9.980
n7970.in[0] (.names)                                             1.014    10.993
n7970.out[0] (.names)                                            0.261    11.254
n7973.in[1] (.names)                                             1.014    12.268
n7973.out[0] (.names)                                            0.261    12.529
n5224.in[0] (.names)                                             1.014    13.543
n5224.out[0] (.names)                                            0.261    13.804
n5225.in[1] (.names)                                             1.014    14.818
n5225.out[0] (.names)                                            0.261    15.079
n5227.in[0] (.names)                                             1.014    16.093
n5227.out[0] (.names)                                            0.261    16.354
n5231.in[0] (.names)                                             1.014    17.367
n5231.out[0] (.names)                                            0.261    17.628
n5232.in[2] (.names)                                             1.014    18.642
n5232.out[0] (.names)                                            0.261    18.903
n5233.in[0] (.names)                                             1.014    19.917
n5233.out[0] (.names)                                            0.261    20.178
n5234.in[0] (.names)                                             1.014    21.192
n5234.out[0] (.names)                                            0.261    21.453
n5245.in[0] (.names)                                             1.014    22.467
n5245.out[0] (.names)                                            0.261    22.728
n5390.in[1] (.names)                                             1.014    23.742
n5390.out[0] (.names)                                            0.261    24.003
n5397.in[2] (.names)                                             1.014    25.016
n5397.out[0] (.names)                                            0.261    25.277
n5060.in[0] (.names)                                             1.014    26.291
n5060.out[0] (.names)                                            0.261    26.552
n5394.in[0] (.names)                                             1.014    27.566
n5394.out[0] (.names)                                            0.261    27.827
n5395.in[0] (.names)                                             1.014    28.841
n5395.out[0] (.names)                                            0.261    29.102
n5398.in[1] (.names)                                             1.014    30.116
n5398.out[0] (.names)                                            0.261    30.377
n5399.in[0] (.names)                                             1.014    31.390
n5399.out[0] (.names)                                            0.261    31.651
n5400.in[2] (.names)                                             1.014    32.665
n5400.out[0] (.names)                                            0.261    32.926
n5401.in[0] (.names)                                             1.014    33.940
n5401.out[0] (.names)                                            0.261    34.201
n5434.in[0] (.names)                                             1.014    35.215
n5434.out[0] (.names)                                            0.261    35.476
n5454.in[1] (.names)                                             1.014    36.490
n5454.out[0] (.names)                                            0.261    36.751
n4911.in[0] (.names)                                             1.014    37.765
n4911.out[0] (.names)                                            0.261    38.026
n5457.in[0] (.names)                                             1.014    39.039
n5457.out[0] (.names)                                            0.261    39.300
n5422.in[1] (.names)                                             1.014    40.314
n5422.out[0] (.names)                                            0.261    40.575
n5253.in[0] (.names)                                             1.014    41.589
n5253.out[0] (.names)                                            0.261    41.850
n2574.in[1] (.names)                                             1.014    42.864
n2574.out[0] (.names)                                            0.261    43.125
n5258.in[0] (.names)                                             1.014    44.139
n5258.out[0] (.names)                                            0.261    44.400
n5262.in[0] (.names)                                             1.014    45.413
n5262.out[0] (.names)                                            0.261    45.674
n5084.in[0] (.names)                                             1.014    46.688
n5084.out[0] (.names)                                            0.261    46.949
n5028.in[0] (.names)                                             1.014    47.963
n5028.out[0] (.names)                                            0.261    48.224
n4987.in[0] (.names)                                             1.014    49.238
n4987.out[0] (.names)                                            0.261    49.499
n4967.in[0] (.names)                                             1.014    50.513
n4967.out[0] (.names)                                            0.261    50.774
n4992.in[0] (.names)                                             1.014    51.787
n4992.out[0] (.names)                                            0.261    52.048
n4993.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4993.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n2234.Q[0] (.latch clocked by pclk)
Endpoint  : n4887.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2234.clk[0] (.latch)                                            1.014     1.014
n2234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8539.in[0] (.names)                                             1.014     2.070
n8539.out[0] (.names)                                            0.261     2.331
n8506.in[1] (.names)                                             1.014     3.344
n8506.out[0] (.names)                                            0.261     3.605
n8441.in[1] (.names)                                             1.014     4.619
n8441.out[0] (.names)                                            0.261     4.880
n8507.in[0] (.names)                                             1.014     5.894
n8507.out[0] (.names)                                            0.261     6.155
n8508.in[0] (.names)                                             1.014     7.169
n8508.out[0] (.names)                                            0.261     7.430
n8509.in[1] (.names)                                             1.014     8.444
n8509.out[0] (.names)                                            0.261     8.705
n6768.in[1] (.names)                                             1.014     9.719
n6768.out[0] (.names)                                            0.261     9.980
n7970.in[0] (.names)                                             1.014    10.993
n7970.out[0] (.names)                                            0.261    11.254
n7973.in[1] (.names)                                             1.014    12.268
n7973.out[0] (.names)                                            0.261    12.529
n5224.in[0] (.names)                                             1.014    13.543
n5224.out[0] (.names)                                            0.261    13.804
n5225.in[1] (.names)                                             1.014    14.818
n5225.out[0] (.names)                                            0.261    15.079
n5227.in[0] (.names)                                             1.014    16.093
n5227.out[0] (.names)                                            0.261    16.354
n5231.in[0] (.names)                                             1.014    17.367
n5231.out[0] (.names)                                            0.261    17.628
n5232.in[2] (.names)                                             1.014    18.642
n5232.out[0] (.names)                                            0.261    18.903
n5233.in[0] (.names)                                             1.014    19.917
n5233.out[0] (.names)                                            0.261    20.178
n5234.in[0] (.names)                                             1.014    21.192
n5234.out[0] (.names)                                            0.261    21.453
n5245.in[0] (.names)                                             1.014    22.467
n5245.out[0] (.names)                                            0.261    22.728
n5390.in[1] (.names)                                             1.014    23.742
n5390.out[0] (.names)                                            0.261    24.003
n5397.in[2] (.names)                                             1.014    25.016
n5397.out[0] (.names)                                            0.261    25.277
n5060.in[0] (.names)                                             1.014    26.291
n5060.out[0] (.names)                                            0.261    26.552
n5394.in[0] (.names)                                             1.014    27.566
n5394.out[0] (.names)                                            0.261    27.827
n5395.in[0] (.names)                                             1.014    28.841
n5395.out[0] (.names)                                            0.261    29.102
n5398.in[1] (.names)                                             1.014    30.116
n5398.out[0] (.names)                                            0.261    30.377
n5399.in[0] (.names)                                             1.014    31.390
n5399.out[0] (.names)                                            0.261    31.651
n5400.in[2] (.names)                                             1.014    32.665
n5400.out[0] (.names)                                            0.261    32.926
n5401.in[0] (.names)                                             1.014    33.940
n5401.out[0] (.names)                                            0.261    34.201
n5434.in[0] (.names)                                             1.014    35.215
n5434.out[0] (.names)                                            0.261    35.476
n5454.in[1] (.names)                                             1.014    36.490
n5454.out[0] (.names)                                            0.261    36.751
n4911.in[0] (.names)                                             1.014    37.765
n4911.out[0] (.names)                                            0.261    38.026
n5457.in[0] (.names)                                             1.014    39.039
n5457.out[0] (.names)                                            0.261    39.300
n5422.in[1] (.names)                                             1.014    40.314
n5422.out[0] (.names)                                            0.261    40.575
n5253.in[0] (.names)                                             1.014    41.589
n5253.out[0] (.names)                                            0.261    41.850
n5441.in[0] (.names)                                             1.014    42.864
n5441.out[0] (.names)                                            0.261    43.125
n5442.in[2] (.names)                                             1.014    44.139
n5442.out[0] (.names)                                            0.261    44.400
n5443.in[1] (.names)                                             1.014    45.413
n5443.out[0] (.names)                                            0.261    45.674
n5364.in[0] (.names)                                             1.014    46.688
n5364.out[0] (.names)                                            0.261    46.949
n5270.in[0] (.names)                                             1.014    47.963
n5270.out[0] (.names)                                            0.261    48.224
n5438.in[1] (.names)                                             1.014    49.238
n5438.out[0] (.names)                                            0.261    49.499
n5115.in[0] (.names)                                             1.014    50.513
n5115.out[0] (.names)                                            0.261    50.774
n4886.in[0] (.names)                                             1.014    51.787
n4886.out[0] (.names)                                            0.261    52.048
n4887.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4887.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n2126.Q[0] (.latch clocked by pclk)
Endpoint  : n11224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2126.clk[0] (.latch)                                            1.014     1.014
n2126.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6996.in[0] (.names)                                             1.014     2.070
n6996.out[0] (.names)                                            0.261     2.331
n6997.in[0] (.names)                                             1.014     3.344
n6997.out[0] (.names)                                            0.261     3.605
n6998.in[0] (.names)                                             1.014     4.619
n6998.out[0] (.names)                                            0.261     4.880
n6999.in[0] (.names)                                             1.014     5.894
n6999.out[0] (.names)                                            0.261     6.155
n6956.in[0] (.names)                                             1.014     7.169
n6956.out[0] (.names)                                            0.261     7.430
n7002.in[1] (.names)                                             1.014     8.444
n7002.out[0] (.names)                                            0.261     8.705
n7006.in[1] (.names)                                             1.014     9.719
n7006.out[0] (.names)                                            0.261     9.980
n7007.in[2] (.names)                                             1.014    10.993
n7007.out[0] (.names)                                            0.261    11.254
n7009.in[0] (.names)                                             1.014    12.268
n7009.out[0] (.names)                                            0.261    12.529
n7010.in[0] (.names)                                             1.014    13.543
n7010.out[0] (.names)                                            0.261    13.804
n6923.in[2] (.names)                                             1.014    14.818
n6923.out[0] (.names)                                            0.261    15.079
n6924.in[1] (.names)                                             1.014    16.093
n6924.out[0] (.names)                                            0.261    16.354
n6925.in[0] (.names)                                             1.014    17.367
n6925.out[0] (.names)                                            0.261    17.628
n6926.in[0] (.names)                                             1.014    18.642
n6926.out[0] (.names)                                            0.261    18.903
n6928.in[1] (.names)                                             1.014    19.917
n6928.out[0] (.names)                                            0.261    20.178
n4765.in[0] (.names)                                             1.014    21.192
n4765.out[0] (.names)                                            0.261    21.453
n6932.in[0] (.names)                                             1.014    22.467
n6932.out[0] (.names)                                            0.261    22.728
n6933.in[0] (.names)                                             1.014    23.742
n6933.out[0] (.names)                                            0.261    24.003
n6958.in[0] (.names)                                             1.014    25.016
n6958.out[0] (.names)                                            0.261    25.277
n6955.in[1] (.names)                                             1.014    26.291
n6955.out[0] (.names)                                            0.261    26.552
n6951.in[1] (.names)                                             1.014    27.566
n6951.out[0] (.names)                                            0.261    27.827
n6969.in[1] (.names)                                             1.014    28.841
n6969.out[0] (.names)                                            0.261    29.102
n6968.in[1] (.names)                                             1.014    30.116
n6968.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n5936.in[1] (.names)                                             1.014    32.665
n5936.out[0] (.names)                                            0.261    32.926
n3077.in[1] (.names)                                             1.014    33.940
n3077.out[0] (.names)                                            0.261    34.201
n6104.in[1] (.names)                                             1.014    35.215
n6104.out[0] (.names)                                            0.261    35.476
n6496.in[1] (.names)                                             1.014    36.490
n6496.out[0] (.names)                                            0.261    36.751
n5836.in[2] (.names)                                             1.014    37.765
n5836.out[0] (.names)                                            0.261    38.026
n6500.in[1] (.names)                                             1.014    39.039
n6500.out[0] (.names)                                            0.261    39.300
n6501.in[1] (.names)                                             1.014    40.314
n6501.out[0] (.names)                                            0.261    40.575
n5797.in[0] (.names)                                             1.014    41.589
n5797.out[0] (.names)                                            0.261    41.850
n6218.in[1] (.names)                                             1.014    42.864
n6218.out[0] (.names)                                            0.261    43.125
n6195.in[0] (.names)                                             1.014    44.139
n6195.out[0] (.names)                                            0.261    44.400
n6235.in[0] (.names)                                             1.014    45.413
n6235.out[0] (.names)                                            0.261    45.674
n6237.in[0] (.names)                                             1.014    46.688
n6237.out[0] (.names)                                            0.261    46.949
n6359.in[0] (.names)                                             1.014    47.963
n6359.out[0] (.names)                                            0.261    48.224
n6365.in[0] (.names)                                             1.014    49.238
n6365.out[0] (.names)                                            0.261    49.499
n5674.in[1] (.names)                                             1.014    50.513
n5674.out[0] (.names)                                            0.261    50.774
n2143.in[1] (.names)                                             1.014    51.787
n2143.out[0] (.names)                                            0.261    52.048
n11224.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11224.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n6551.Q[0] (.latch clocked by pclk)
Endpoint  : n5610.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6551.clk[0] (.latch)                                            1.014     1.014
n6551.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6552.in[1] (.names)                                             1.014     2.070
n6552.out[0] (.names)                                            0.261     2.331
n6531.in[0] (.names)                                             1.014     3.344
n6531.out[0] (.names)                                            0.261     3.605
n6553.in[0] (.names)                                             1.014     4.619
n6553.out[0] (.names)                                            0.261     4.880
n6568.in[2] (.names)                                             1.014     5.894
n6568.out[0] (.names)                                            0.261     6.155
n6612.in[1] (.names)                                             1.014     7.169
n6612.out[0] (.names)                                            0.261     7.430
n6613.in[0] (.names)                                             1.014     8.444
n6613.out[0] (.names)                                            0.261     8.705
n6614.in[1] (.names)                                             1.014     9.719
n6614.out[0] (.names)                                            0.261     9.980
n3046.in[0] (.names)                                             1.014    10.993
n3046.out[0] (.names)                                            0.261    11.254
n8077.in[2] (.names)                                             1.014    12.268
n8077.out[0] (.names)                                            0.261    12.529
n7074.in[0] (.names)                                             1.014    13.543
n7074.out[0] (.names)                                            0.261    13.804
n8081.in[0] (.names)                                             1.014    14.818
n8081.out[0] (.names)                                            0.261    15.079
n8083.in[1] (.names)                                             1.014    16.093
n8083.out[0] (.names)                                            0.261    16.354
n8071.in[1] (.names)                                             1.014    17.367
n8071.out[0] (.names)                                            0.261    17.628
n8072.in[1] (.names)                                             1.014    18.642
n8072.out[0] (.names)                                            0.261    18.903
n7980.in[0] (.names)                                             1.014    19.917
n7980.out[0] (.names)                                            0.261    20.178
n7981.in[0] (.names)                                             1.014    21.192
n7981.out[0] (.names)                                            0.261    21.453
n2390.in[1] (.names)                                             1.014    22.467
n2390.out[0] (.names)                                            0.261    22.728
n7982.in[0] (.names)                                             1.014    23.742
n7982.out[0] (.names)                                            0.261    24.003
n7983.in[0] (.names)                                             1.014    25.016
n7983.out[0] (.names)                                            0.261    25.277
n7968.in[2] (.names)                                             1.014    26.291
n7968.out[0] (.names)                                            0.261    26.552
n7969.in[2] (.names)                                             1.014    27.566
n7969.out[0] (.names)                                            0.261    27.827
n7972.in[2] (.names)                                             1.014    28.841
n7972.out[0] (.names)                                            0.261    29.102
n8045.in[0] (.names)                                             1.014    30.116
n8045.out[0] (.names)                                            0.261    30.377
n5647.in[1] (.names)                                             1.014    31.390
n5647.out[0] (.names)                                            0.261    31.651
n8046.in[0] (.names)                                             1.014    32.665
n8046.out[0] (.names)                                            0.261    32.926
n8010.in[2] (.names)                                             1.014    33.940
n8010.out[0] (.names)                                            0.261    34.201
n8011.in[0] (.names)                                             1.014    35.215
n8011.out[0] (.names)                                            0.261    35.476
n8024.in[3] (.names)                                             1.014    36.490
n8024.out[0] (.names)                                            0.261    36.751
n8015.in[1] (.names)                                             1.014    37.765
n8015.out[0] (.names)                                            0.261    38.026
n7908.in[1] (.names)                                             1.014    39.039
n7908.out[0] (.names)                                            0.261    39.300
n8016.in[0] (.names)                                             1.014    40.314
n8016.out[0] (.names)                                            0.261    40.575
n7928.in[0] (.names)                                             1.014    41.589
n7928.out[0] (.names)                                            0.261    41.850
n8111.in[2] (.names)                                             1.014    42.864
n8111.out[0] (.names)                                            0.261    43.125
n7974.in[0] (.names)                                             1.014    44.139
n7974.out[0] (.names)                                            0.261    44.400
n8112.in[2] (.names)                                             1.014    45.413
n8112.out[0] (.names)                                            0.261    45.674
n3112.in[0] (.names)                                             1.014    46.688
n3112.out[0] (.names)                                            0.261    46.949
n8116.in[0] (.names)                                             1.014    47.963
n8116.out[0] (.names)                                            0.261    48.224
n8115.in[0] (.names)                                             1.014    49.238
n8115.out[0] (.names)                                            0.261    49.499
n5620.in[0] (.names)                                             1.014    50.513
n5620.out[0] (.names)                                            0.261    50.774
n5609.in[1] (.names)                                             1.014    51.787
n5609.out[0] (.names)                                            0.261    52.048
n5610.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5610.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n5798.Q[0] (.latch clocked by pclk)
Endpoint  : n7332.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
n5798.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9318.in[0] (.names)                                             1.014     2.070
n9318.out[0] (.names)                                            0.261     2.331
n9319.in[0] (.names)                                             1.014     3.344
n9319.out[0] (.names)                                            0.261     3.605
n9502.in[0] (.names)                                             1.014     4.619
n9502.out[0] (.names)                                            0.261     4.880
n9476.in[0] (.names)                                             1.014     5.894
n9476.out[0] (.names)                                            0.261     6.155
n9370.in[0] (.names)                                             1.014     7.169
n9370.out[0] (.names)                                            0.261     7.430
n9371.in[2] (.names)                                             1.014     8.444
n9371.out[0] (.names)                                            0.261     8.705
n9393.in[0] (.names)                                             1.014     9.719
n9393.out[0] (.names)                                            0.261     9.980
n9409.in[0] (.names)                                             1.014    10.993
n9409.out[0] (.names)                                            0.261    11.254
n10170.in[0] (.names)                                            1.014    12.268
n10170.out[0] (.names)                                           0.261    12.529
n2151.in[0] (.names)                                             1.014    13.543
n2151.out[0] (.names)                                            0.261    13.804
n10172.in[1] (.names)                                            1.014    14.818
n10172.out[0] (.names)                                           0.261    15.079
n10173.in[1] (.names)                                            1.014    16.093
n10173.out[0] (.names)                                           0.261    16.354
n2652.in[0] (.names)                                             1.014    17.367
n2652.out[0] (.names)                                            0.261    17.628
n10177.in[0] (.names)                                            1.014    18.642
n10177.out[0] (.names)                                           0.261    18.903
n10180.in[0] (.names)                                            1.014    19.917
n10180.out[0] (.names)                                           0.261    20.178
n10238.in[0] (.names)                                            1.014    21.192
n10238.out[0] (.names)                                           0.261    21.453
n10239.in[0] (.names)                                            1.014    22.467
n10239.out[0] (.names)                                           0.261    22.728
n10242.in[1] (.names)                                            1.014    23.742
n10242.out[0] (.names)                                           0.261    24.003
n10245.in[1] (.names)                                            1.014    25.016
n10245.out[0] (.names)                                           0.261    25.277
n10246.in[0] (.names)                                            1.014    26.291
n10246.out[0] (.names)                                           0.261    26.552
n2359.in[1] (.names)                                             1.014    27.566
n2359.out[0] (.names)                                            0.261    27.827
n10300.in[0] (.names)                                            1.014    28.841
n10300.out[0] (.names)                                           0.261    29.102
n10143.in[0] (.names)                                            1.014    30.116
n10143.out[0] (.names)                                           0.261    30.377
n2414.in[1] (.names)                                             1.014    31.390
n2414.out[0] (.names)                                            0.261    31.651
n10144.in[1] (.names)                                            1.014    32.665
n10144.out[0] (.names)                                           0.261    32.926
n10145.in[0] (.names)                                            1.014    33.940
n10145.out[0] (.names)                                           0.261    34.201
n10147.in[1] (.names)                                            1.014    35.215
n10147.out[0] (.names)                                           0.261    35.476
n10128.in[0] (.names)                                            1.014    36.490
n10128.out[0] (.names)                                           0.261    36.751
n10130.in[1] (.names)                                            1.014    37.765
n10130.out[0] (.names)                                           0.261    38.026
n6026.in[0] (.names)                                             1.014    39.039
n6026.out[0] (.names)                                            0.261    39.300
n10137.in[0] (.names)                                            1.014    40.314
n10137.out[0] (.names)                                           0.261    40.575
n10169.in[2] (.names)                                            1.014    41.589
n10169.out[0] (.names)                                           0.261    41.850
n10178.in[0] (.names)                                            1.014    42.864
n10178.out[0] (.names)                                           0.261    43.125
n10179.in[2] (.names)                                            1.014    44.139
n10179.out[0] (.names)                                           0.261    44.400
n10181.in[1] (.names)                                            1.014    45.413
n10181.out[0] (.names)                                           0.261    45.674
n8692.in[0] (.names)                                             1.014    46.688
n8692.out[0] (.names)                                            0.261    46.949
n10214.in[0] (.names)                                            1.014    47.963
n10214.out[0] (.names)                                           0.261    48.224
n2677.in[0] (.names)                                             1.014    49.238
n2677.out[0] (.names)                                            0.261    49.499
n8670.in[0] (.names)                                             1.014    50.513
n8670.out[0] (.names)                                            0.261    50.774
n8666.in[0] (.names)                                             1.014    51.787
n8666.out[0] (.names)                                            0.261    52.048
n7332.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7332.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n5798.Q[0] (.latch clocked by pclk)
Endpoint  : n10216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
n5798.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9318.in[0] (.names)                                             1.014     2.070
n9318.out[0] (.names)                                            0.261     2.331
n9319.in[0] (.names)                                             1.014     3.344
n9319.out[0] (.names)                                            0.261     3.605
n9502.in[0] (.names)                                             1.014     4.619
n9502.out[0] (.names)                                            0.261     4.880
n9476.in[0] (.names)                                             1.014     5.894
n9476.out[0] (.names)                                            0.261     6.155
n9370.in[0] (.names)                                             1.014     7.169
n9370.out[0] (.names)                                            0.261     7.430
n9371.in[2] (.names)                                             1.014     8.444
n9371.out[0] (.names)                                            0.261     8.705
n9393.in[0] (.names)                                             1.014     9.719
n9393.out[0] (.names)                                            0.261     9.980
n9409.in[0] (.names)                                             1.014    10.993
n9409.out[0] (.names)                                            0.261    11.254
n10170.in[0] (.names)                                            1.014    12.268
n10170.out[0] (.names)                                           0.261    12.529
n2151.in[0] (.names)                                             1.014    13.543
n2151.out[0] (.names)                                            0.261    13.804
n10172.in[1] (.names)                                            1.014    14.818
n10172.out[0] (.names)                                           0.261    15.079
n10173.in[1] (.names)                                            1.014    16.093
n10173.out[0] (.names)                                           0.261    16.354
n2652.in[0] (.names)                                             1.014    17.367
n2652.out[0] (.names)                                            0.261    17.628
n10177.in[0] (.names)                                            1.014    18.642
n10177.out[0] (.names)                                           0.261    18.903
n10180.in[0] (.names)                                            1.014    19.917
n10180.out[0] (.names)                                           0.261    20.178
n10238.in[0] (.names)                                            1.014    21.192
n10238.out[0] (.names)                                           0.261    21.453
n10239.in[0] (.names)                                            1.014    22.467
n10239.out[0] (.names)                                           0.261    22.728
n10242.in[1] (.names)                                            1.014    23.742
n10242.out[0] (.names)                                           0.261    24.003
n10245.in[1] (.names)                                            1.014    25.016
n10245.out[0] (.names)                                           0.261    25.277
n10246.in[0] (.names)                                            1.014    26.291
n10246.out[0] (.names)                                           0.261    26.552
n2359.in[1] (.names)                                             1.014    27.566
n2359.out[0] (.names)                                            0.261    27.827
n10300.in[0] (.names)                                            1.014    28.841
n10300.out[0] (.names)                                           0.261    29.102
n10143.in[0] (.names)                                            1.014    30.116
n10143.out[0] (.names)                                           0.261    30.377
n2414.in[1] (.names)                                             1.014    31.390
n2414.out[0] (.names)                                            0.261    31.651
n10144.in[1] (.names)                                            1.014    32.665
n10144.out[0] (.names)                                           0.261    32.926
n10145.in[0] (.names)                                            1.014    33.940
n10145.out[0] (.names)                                           0.261    34.201
n10147.in[1] (.names)                                            1.014    35.215
n10147.out[0] (.names)                                           0.261    35.476
n10128.in[0] (.names)                                            1.014    36.490
n10128.out[0] (.names)                                           0.261    36.751
n10130.in[1] (.names)                                            1.014    37.765
n10130.out[0] (.names)                                           0.261    38.026
n6026.in[0] (.names)                                             1.014    39.039
n6026.out[0] (.names)                                            0.261    39.300
n10137.in[0] (.names)                                            1.014    40.314
n10137.out[0] (.names)                                           0.261    40.575
n10169.in[2] (.names)                                            1.014    41.589
n10169.out[0] (.names)                                           0.261    41.850
n10178.in[0] (.names)                                            1.014    42.864
n10178.out[0] (.names)                                           0.261    43.125
n10179.in[2] (.names)                                            1.014    44.139
n10179.out[0] (.names)                                           0.261    44.400
n10181.in[1] (.names)                                            1.014    45.413
n10181.out[0] (.names)                                           0.261    45.674
n8692.in[0] (.names)                                             1.014    46.688
n8692.out[0] (.names)                                            0.261    46.949
n10214.in[0] (.names)                                            1.014    47.963
n10214.out[0] (.names)                                           0.261    48.224
n2677.in[0] (.names)                                             1.014    49.238
n2677.out[0] (.names)                                            0.261    49.499
n8670.in[0] (.names)                                             1.014    50.513
n8670.out[0] (.names)                                            0.261    50.774
n8666.in[0] (.names)                                             1.014    51.787
n8666.out[0] (.names)                                            0.261    52.048
n10216.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10216.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n2661.Q[0] (.latch clocked by pclk)
Endpoint  : n8829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2661.clk[0] (.latch)                                            1.014     1.014
n2661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8130.in[0] (.names)                                             1.014     2.070
n8130.out[0] (.names)                                            0.261     2.331
n8132.in[0] (.names)                                             1.014     3.344
n8132.out[0] (.names)                                            0.261     3.605
n8133.in[0] (.names)                                             1.014     4.619
n8133.out[0] (.names)                                            0.261     4.880
n8147.in[1] (.names)                                             1.014     5.894
n8147.out[0] (.names)                                            0.261     6.155
n8149.in[1] (.names)                                             1.014     7.169
n8149.out[0] (.names)                                            0.261     7.430
n8151.in[0] (.names)                                             1.014     8.444
n8151.out[0] (.names)                                            0.261     8.705
n8128.in[1] (.names)                                             1.014     9.719
n8128.out[0] (.names)                                            0.261     9.980
n8129.in[0] (.names)                                             1.014    10.993
n8129.out[0] (.names)                                            0.261    11.254
n8134.in[0] (.names)                                             1.014    12.268
n8134.out[0] (.names)                                            0.261    12.529
n8135.in[1] (.names)                                             1.014    13.543
n8135.out[0] (.names)                                            0.261    13.804
n8221.in[0] (.names)                                             1.014    14.818
n8221.out[0] (.names)                                            0.261    15.079
n8209.in[1] (.names)                                             1.014    16.093
n8209.out[0] (.names)                                            0.261    16.354
n2469.in[0] (.names)                                             1.014    17.367
n2469.out[0] (.names)                                            0.261    17.628
n7876.in[1] (.names)                                             1.014    18.642
n7876.out[0] (.names)                                            0.261    18.903
n7864.in[1] (.names)                                             1.014    19.917
n7864.out[0] (.names)                                            0.261    20.178
n7865.in[1] (.names)                                             1.014    21.192
n7865.out[0] (.names)                                            0.261    21.453
n7867.in[0] (.names)                                             1.014    22.467
n7867.out[0] (.names)                                            0.261    22.728
n2859.in[0] (.names)                                             1.014    23.742
n2859.out[0] (.names)                                            0.261    24.003
n7868.in[0] (.names)                                             1.014    25.016
n7868.out[0] (.names)                                            0.261    25.277
n7874.in[1] (.names)                                             1.014    26.291
n7874.out[0] (.names)                                            0.261    26.552
n7869.in[0] (.names)                                             1.014    27.566
n7869.out[0] (.names)                                            0.261    27.827
n2880.in[0] (.names)                                             1.014    28.841
n2880.out[0] (.names)                                            0.261    29.102
n7875.in[1] (.names)                                             1.014    30.116
n7875.out[0] (.names)                                            0.261    30.377
n7877.in[1] (.names)                                             1.014    31.390
n7877.out[0] (.names)                                            0.261    31.651
n7851.in[0] (.names)                                             1.014    32.665
n7851.out[0] (.names)                                            0.261    32.926
n7878.in[0] (.names)                                             1.014    33.940
n7878.out[0] (.names)                                            0.261    34.201
n7879.in[1] (.names)                                             1.014    35.215
n7879.out[0] (.names)                                            0.261    35.476
n8912.in[3] (.names)                                             1.014    36.490
n8912.out[0] (.names)                                            0.261    36.751
n8865.in[0] (.names)                                             1.014    37.765
n8865.out[0] (.names)                                            0.261    38.026
n8915.in[0] (.names)                                             1.014    39.039
n8915.out[0] (.names)                                            0.261    39.300
n8917.in[0] (.names)                                             1.014    40.314
n8917.out[0] (.names)                                            0.261    40.575
n8918.in[0] (.names)                                             1.014    41.589
n8918.out[0] (.names)                                            0.261    41.850
n8921.in[1] (.names)                                             1.014    42.864
n8921.out[0] (.names)                                            0.261    43.125
n8922.in[0] (.names)                                             1.014    44.139
n8922.out[0] (.names)                                            0.261    44.400
n8929.in[0] (.names)                                             1.014    45.413
n8929.out[0] (.names)                                            0.261    45.674
n8933.in[0] (.names)                                             1.014    46.688
n8933.out[0] (.names)                                            0.261    46.949
n8935.in[0] (.names)                                             1.014    47.963
n8935.out[0] (.names)                                            0.261    48.224
n8937.in[1] (.names)                                             1.014    49.238
n8937.out[0] (.names)                                            0.261    49.499
n9095.in[2] (.names)                                             1.014    50.513
n9095.out[0] (.names)                                            0.261    50.774
n8828.in[1] (.names)                                             1.014    51.787
n8828.out[0] (.names)                                            0.261    52.048
n8829.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8829.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n2661.Q[0] (.latch clocked by pclk)
Endpoint  : n9074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2661.clk[0] (.latch)                                            1.014     1.014
n2661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8130.in[0] (.names)                                             1.014     2.070
n8130.out[0] (.names)                                            0.261     2.331
n8132.in[0] (.names)                                             1.014     3.344
n8132.out[0] (.names)                                            0.261     3.605
n8133.in[0] (.names)                                             1.014     4.619
n8133.out[0] (.names)                                            0.261     4.880
n8147.in[1] (.names)                                             1.014     5.894
n8147.out[0] (.names)                                            0.261     6.155
n8149.in[1] (.names)                                             1.014     7.169
n8149.out[0] (.names)                                            0.261     7.430
n8151.in[0] (.names)                                             1.014     8.444
n8151.out[0] (.names)                                            0.261     8.705
n8128.in[1] (.names)                                             1.014     9.719
n8128.out[0] (.names)                                            0.261     9.980
n8129.in[0] (.names)                                             1.014    10.993
n8129.out[0] (.names)                                            0.261    11.254
n8134.in[0] (.names)                                             1.014    12.268
n8134.out[0] (.names)                                            0.261    12.529
n8135.in[1] (.names)                                             1.014    13.543
n8135.out[0] (.names)                                            0.261    13.804
n8221.in[0] (.names)                                             1.014    14.818
n8221.out[0] (.names)                                            0.261    15.079
n8209.in[1] (.names)                                             1.014    16.093
n8209.out[0] (.names)                                            0.261    16.354
n2469.in[0] (.names)                                             1.014    17.367
n2469.out[0] (.names)                                            0.261    17.628
n7876.in[1] (.names)                                             1.014    18.642
n7876.out[0] (.names)                                            0.261    18.903
n7864.in[1] (.names)                                             1.014    19.917
n7864.out[0] (.names)                                            0.261    20.178
n7865.in[1] (.names)                                             1.014    21.192
n7865.out[0] (.names)                                            0.261    21.453
n7867.in[0] (.names)                                             1.014    22.467
n7867.out[0] (.names)                                            0.261    22.728
n2859.in[0] (.names)                                             1.014    23.742
n2859.out[0] (.names)                                            0.261    24.003
n7868.in[0] (.names)                                             1.014    25.016
n7868.out[0] (.names)                                            0.261    25.277
n7874.in[1] (.names)                                             1.014    26.291
n7874.out[0] (.names)                                            0.261    26.552
n7869.in[0] (.names)                                             1.014    27.566
n7869.out[0] (.names)                                            0.261    27.827
n2880.in[0] (.names)                                             1.014    28.841
n2880.out[0] (.names)                                            0.261    29.102
n7875.in[1] (.names)                                             1.014    30.116
n7875.out[0] (.names)                                            0.261    30.377
n7877.in[1] (.names)                                             1.014    31.390
n7877.out[0] (.names)                                            0.261    31.651
n7851.in[0] (.names)                                             1.014    32.665
n7851.out[0] (.names)                                            0.261    32.926
n7878.in[0] (.names)                                             1.014    33.940
n7878.out[0] (.names)                                            0.261    34.201
n7879.in[1] (.names)                                             1.014    35.215
n7879.out[0] (.names)                                            0.261    35.476
n8912.in[3] (.names)                                             1.014    36.490
n8912.out[0] (.names)                                            0.261    36.751
n8865.in[0] (.names)                                             1.014    37.765
n8865.out[0] (.names)                                            0.261    38.026
n8915.in[0] (.names)                                             1.014    39.039
n8915.out[0] (.names)                                            0.261    39.300
n8917.in[0] (.names)                                             1.014    40.314
n8917.out[0] (.names)                                            0.261    40.575
n8918.in[0] (.names)                                             1.014    41.589
n8918.out[0] (.names)                                            0.261    41.850
n8921.in[1] (.names)                                             1.014    42.864
n8921.out[0] (.names)                                            0.261    43.125
n8922.in[0] (.names)                                             1.014    44.139
n8922.out[0] (.names)                                            0.261    44.400
n8929.in[0] (.names)                                             1.014    45.413
n8929.out[0] (.names)                                            0.261    45.674
n8933.in[0] (.names)                                             1.014    46.688
n8933.out[0] (.names)                                            0.261    46.949
n8935.in[0] (.names)                                             1.014    47.963
n8935.out[0] (.names)                                            0.261    48.224
n8937.in[1] (.names)                                             1.014    49.238
n8937.out[0] (.names)                                            0.261    49.499
n9095.in[2] (.names)                                             1.014    50.513
n9095.out[0] (.names)                                            0.261    50.774
n8828.in[1] (.names)                                             1.014    51.787
n8828.out[0] (.names)                                            0.261    52.048
n9074.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9074.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n2661.Q[0] (.latch clocked by pclk)
Endpoint  : n8300.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2661.clk[0] (.latch)                                            1.014     1.014
n2661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8130.in[0] (.names)                                             1.014     2.070
n8130.out[0] (.names)                                            0.261     2.331
n8132.in[0] (.names)                                             1.014     3.344
n8132.out[0] (.names)                                            0.261     3.605
n8133.in[0] (.names)                                             1.014     4.619
n8133.out[0] (.names)                                            0.261     4.880
n8147.in[1] (.names)                                             1.014     5.894
n8147.out[0] (.names)                                            0.261     6.155
n8149.in[1] (.names)                                             1.014     7.169
n8149.out[0] (.names)                                            0.261     7.430
n8151.in[0] (.names)                                             1.014     8.444
n8151.out[0] (.names)                                            0.261     8.705
n8128.in[1] (.names)                                             1.014     9.719
n8128.out[0] (.names)                                            0.261     9.980
n8129.in[0] (.names)                                             1.014    10.993
n8129.out[0] (.names)                                            0.261    11.254
n8134.in[0] (.names)                                             1.014    12.268
n8134.out[0] (.names)                                            0.261    12.529
n8135.in[1] (.names)                                             1.014    13.543
n8135.out[0] (.names)                                            0.261    13.804
n8221.in[0] (.names)                                             1.014    14.818
n8221.out[0] (.names)                                            0.261    15.079
n9111.in[0] (.names)                                             1.014    16.093
n9111.out[0] (.names)                                            0.261    16.354
n8930.in[0] (.names)                                             1.014    17.367
n8930.out[0] (.names)                                            0.261    17.628
n8896.in[0] (.names)                                             1.014    18.642
n8896.out[0] (.names)                                            0.261    18.903
n8882.in[0] (.names)                                             1.014    19.917
n8882.out[0] (.names)                                            0.261    20.178
n8884.in[0] (.names)                                             1.014    21.192
n8884.out[0] (.names)                                            0.261    21.453
n8886.in[0] (.names)                                             1.014    22.467
n8886.out[0] (.names)                                            0.261    22.728
n8891.in[2] (.names)                                             1.014    23.742
n8891.out[0] (.names)                                            0.261    24.003
n8895.in[1] (.names)                                             1.014    25.016
n8895.out[0] (.names)                                            0.261    25.277
n8876.in[1] (.names)                                             1.014    26.291
n8876.out[0] (.names)                                            0.261    26.552
n8877.in[0] (.names)                                             1.014    27.566
n8877.out[0] (.names)                                            0.261    27.827
n8878.in[0] (.names)                                             1.014    28.841
n8878.out[0] (.names)                                            0.261    29.102
n8879.in[0] (.names)                                             1.014    30.116
n8879.out[0] (.names)                                            0.261    30.377
n8838.in[0] (.names)                                             1.014    31.390
n8838.out[0] (.names)                                            0.261    31.651
n8840.in[0] (.names)                                             1.014    32.665
n8840.out[0] (.names)                                            0.261    32.926
n8835.in[2] (.names)                                             1.014    33.940
n8835.out[0] (.names)                                            0.261    34.201
n8837.in[0] (.names)                                             1.014    35.215
n8837.out[0] (.names)                                            0.261    35.476
n8842.in[0] (.names)                                             1.014    36.490
n8842.out[0] (.names)                                            0.261    36.751
n8843.in[0] (.names)                                             1.014    37.765
n8843.out[0] (.names)                                            0.261    38.026
n8846.in[1] (.names)                                             1.014    39.039
n8846.out[0] (.names)                                            0.261    39.300
n8830.in[0] (.names)                                             1.014    40.314
n8830.out[0] (.names)                                            0.261    40.575
n9590.in[1] (.names)                                             1.014    41.589
n9590.out[0] (.names)                                            0.261    41.850
n9591.in[0] (.names)                                             1.014    42.864
n9591.out[0] (.names)                                            0.261    43.125
n8805.in[1] (.names)                                             1.014    44.139
n8805.out[0] (.names)                                            0.261    44.400
n3096.in[1] (.names)                                             1.014    45.413
n3096.out[0] (.names)                                            0.261    45.674
n9595.in[1] (.names)                                             1.014    46.688
n9595.out[0] (.names)                                            0.261    46.949
n9604.in[0] (.names)                                             1.014    47.963
n9604.out[0] (.names)                                            0.261    48.224
n9605.in[0] (.names)                                             1.014    49.238
n9605.out[0] (.names)                                            0.261    49.499
n9540.in[1] (.names)                                             1.014    50.513
n9540.out[0] (.names)                                            0.261    50.774
n8674.in[0] (.names)                                             1.014    51.787
n8674.out[0] (.names)                                            0.261    52.048
n8300.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8300.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n3299.Q[0] (.latch clocked by pclk)
Endpoint  : n5667.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3299.clk[0] (.latch)                                            1.014     1.014
n3299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4789.in[0] (.names)                                             1.014     2.070
n4789.out[0] (.names)                                            0.261     2.331
n4791.in[3] (.names)                                             1.014     3.344
n4791.out[0] (.names)                                            0.261     3.605
n2861.in[0] (.names)                                             1.014     4.619
n2861.out[0] (.names)                                            0.261     4.880
n4752.in[0] (.names)                                             1.014     5.894
n4752.out[0] (.names)                                            0.261     6.155
n4753.in[3] (.names)                                             1.014     7.169
n4753.out[0] (.names)                                            0.261     7.430
n4759.in[0] (.names)                                             1.014     8.444
n4759.out[0] (.names)                                            0.261     8.705
n4760.in[0] (.names)                                             1.014     9.719
n4760.out[0] (.names)                                            0.261     9.980
n4764.in[1] (.names)                                             1.014    10.993
n4764.out[0] (.names)                                            0.261    11.254
n4766.in[3] (.names)                                             1.014    12.268
n4766.out[0] (.names)                                            0.261    12.529
n4799.in[0] (.names)                                             1.014    13.543
n4799.out[0] (.names)                                            0.261    13.804
n4800.in[2] (.names)                                             1.014    14.818
n4800.out[0] (.names)                                            0.261    15.079
n2805.in[0] (.names)                                             1.014    16.093
n2805.out[0] (.names)                                            0.261    16.354
n4680.in[0] (.names)                                             1.014    17.367
n4680.out[0] (.names)                                            0.261    17.628
n3512.in[0] (.names)                                             1.014    18.642
n3512.out[0] (.names)                                            0.261    18.903
n4465.in[0] (.names)                                             1.014    19.917
n4465.out[0] (.names)                                            0.261    20.178
n4466.in[3] (.names)                                             1.014    21.192
n4466.out[0] (.names)                                            0.261    21.453
n4470.in[1] (.names)                                             1.014    22.467
n4470.out[0] (.names)                                            0.261    22.728
n4474.in[2] (.names)                                             1.014    23.742
n4474.out[0] (.names)                                            0.261    24.003
n2723.in[0] (.names)                                             1.014    25.016
n2723.out[0] (.names)                                            0.261    25.277
n8284.in[0] (.names)                                             1.014    26.291
n8284.out[0] (.names)                                            0.261    26.552
n8289.in[1] (.names)                                             1.014    27.566
n8289.out[0] (.names)                                            0.261    27.827
n2683.in[1] (.names)                                             1.014    28.841
n2683.out[0] (.names)                                            0.261    29.102
n8287.in[1] (.names)                                             1.014    30.116
n8287.out[0] (.names)                                            0.261    30.377
n8228.in[0] (.names)                                             1.014    31.390
n8228.out[0] (.names)                                            0.261    31.651
n8229.in[0] (.names)                                             1.014    32.665
n8229.out[0] (.names)                                            0.261    32.926
n8233.in[0] (.names)                                             1.014    33.940
n8233.out[0] (.names)                                            0.261    34.201
n8236.in[0] (.names)                                             1.014    35.215
n8236.out[0] (.names)                                            0.261    35.476
n5658.in[0] (.names)                                             1.014    36.490
n5658.out[0] (.names)                                            0.261    36.751
n8187.in[0] (.names)                                             1.014    37.765
n8187.out[0] (.names)                                            0.261    38.026
n8188.in[0] (.names)                                             1.014    39.039
n8188.out[0] (.names)                                            0.261    39.300
n3021.in[1] (.names)                                             1.014    40.314
n3021.out[0] (.names)                                            0.261    40.575
n8280.in[1] (.names)                                             1.014    41.589
n8280.out[0] (.names)                                            0.261    41.850
n8297.in[2] (.names)                                             1.014    42.864
n8297.out[0] (.names)                                            0.261    43.125
n2636.in[0] (.names)                                             1.014    44.139
n2636.out[0] (.names)                                            0.261    44.400
n8365.in[0] (.names)                                             1.014    45.413
n8365.out[0] (.names)                                            0.261    45.674
n8425.in[0] (.names)                                             1.014    46.688
n8425.out[0] (.names)                                            0.261    46.949
n4941.in[1] (.names)                                             1.014    47.963
n4941.out[0] (.names)                                            0.261    48.224
n5605.in[0] (.names)                                             1.014    49.238
n5605.out[0] (.names)                                            0.261    49.499
n3079.in[0] (.names)                                             1.014    50.513
n3079.out[0] (.names)                                            0.261    50.774
n5666.in[0] (.names)                                             1.014    51.787
n5666.out[0] (.names)                                            0.261    52.048
n5667.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5667.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n2661.Q[0] (.latch clocked by pclk)
Endpoint  : n2946.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2661.clk[0] (.latch)                                            1.014     1.014
n2661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8130.in[0] (.names)                                             1.014     2.070
n8130.out[0] (.names)                                            0.261     2.331
n8132.in[0] (.names)                                             1.014     3.344
n8132.out[0] (.names)                                            0.261     3.605
n8133.in[0] (.names)                                             1.014     4.619
n8133.out[0] (.names)                                            0.261     4.880
n8147.in[1] (.names)                                             1.014     5.894
n8147.out[0] (.names)                                            0.261     6.155
n8149.in[1] (.names)                                             1.014     7.169
n8149.out[0] (.names)                                            0.261     7.430
n8151.in[0] (.names)                                             1.014     8.444
n8151.out[0] (.names)                                            0.261     8.705
n8128.in[1] (.names)                                             1.014     9.719
n8128.out[0] (.names)                                            0.261     9.980
n8129.in[0] (.names)                                             1.014    10.993
n8129.out[0] (.names)                                            0.261    11.254
n8134.in[0] (.names)                                             1.014    12.268
n8134.out[0] (.names)                                            0.261    12.529
n8135.in[1] (.names)                                             1.014    13.543
n8135.out[0] (.names)                                            0.261    13.804
n8221.in[0] (.names)                                             1.014    14.818
n8221.out[0] (.names)                                            0.261    15.079
n9111.in[0] (.names)                                             1.014    16.093
n9111.out[0] (.names)                                            0.261    16.354
n8930.in[0] (.names)                                             1.014    17.367
n8930.out[0] (.names)                                            0.261    17.628
n8896.in[0] (.names)                                             1.014    18.642
n8896.out[0] (.names)                                            0.261    18.903
n8882.in[0] (.names)                                             1.014    19.917
n8882.out[0] (.names)                                            0.261    20.178
n8884.in[0] (.names)                                             1.014    21.192
n8884.out[0] (.names)                                            0.261    21.453
n8886.in[0] (.names)                                             1.014    22.467
n8886.out[0] (.names)                                            0.261    22.728
n8891.in[2] (.names)                                             1.014    23.742
n8891.out[0] (.names)                                            0.261    24.003
n8895.in[1] (.names)                                             1.014    25.016
n8895.out[0] (.names)                                            0.261    25.277
n8876.in[1] (.names)                                             1.014    26.291
n8876.out[0] (.names)                                            0.261    26.552
n8877.in[0] (.names)                                             1.014    27.566
n8877.out[0] (.names)                                            0.261    27.827
n8878.in[0] (.names)                                             1.014    28.841
n8878.out[0] (.names)                                            0.261    29.102
n8879.in[0] (.names)                                             1.014    30.116
n8879.out[0] (.names)                                            0.261    30.377
n8838.in[0] (.names)                                             1.014    31.390
n8838.out[0] (.names)                                            0.261    31.651
n8840.in[0] (.names)                                             1.014    32.665
n8840.out[0] (.names)                                            0.261    32.926
n8835.in[2] (.names)                                             1.014    33.940
n8835.out[0] (.names)                                            0.261    34.201
n8837.in[0] (.names)                                             1.014    35.215
n8837.out[0] (.names)                                            0.261    35.476
n8842.in[0] (.names)                                             1.014    36.490
n8842.out[0] (.names)                                            0.261    36.751
n8843.in[0] (.names)                                             1.014    37.765
n8843.out[0] (.names)                                            0.261    38.026
n8846.in[1] (.names)                                             1.014    39.039
n8846.out[0] (.names)                                            0.261    39.300
n8830.in[0] (.names)                                             1.014    40.314
n8830.out[0] (.names)                                            0.261    40.575
n9590.in[1] (.names)                                             1.014    41.589
n9590.out[0] (.names)                                            0.261    41.850
n9591.in[0] (.names)                                             1.014    42.864
n9591.out[0] (.names)                                            0.261    43.125
n8805.in[1] (.names)                                             1.014    44.139
n8805.out[0] (.names)                                            0.261    44.400
n3096.in[1] (.names)                                             1.014    45.413
n3096.out[0] (.names)                                            0.261    45.674
n9595.in[1] (.names)                                             1.014    46.688
n9595.out[0] (.names)                                            0.261    46.949
n9604.in[0] (.names)                                             1.014    47.963
n9604.out[0] (.names)                                            0.261    48.224
n9605.in[0] (.names)                                             1.014    49.238
n9605.out[0] (.names)                                            0.261    49.499
n9540.in[1] (.names)                                             1.014    50.513
n9540.out[0] (.names)                                            0.261    50.774
n8674.in[0] (.names)                                             1.014    51.787
n8674.out[0] (.names)                                            0.261    52.048
n2946.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2946.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n9795.Q[0] (.latch clocked by pclk)
Endpoint  : n4676.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9795.clk[0] (.latch)                                            1.014     1.014
n9795.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8823.in[0] (.names)                                             1.014     2.070
n8823.out[0] (.names)                                            0.261     2.331
n8807.in[0] (.names)                                             1.014     3.344
n8807.out[0] (.names)                                            0.261     3.605
n8808.in[0] (.names)                                             1.014     4.619
n8808.out[0] (.names)                                            0.261     4.880
n8815.in[2] (.names)                                             1.014     5.894
n8815.out[0] (.names)                                            0.261     6.155
n8816.in[0] (.names)                                             1.014     7.169
n8816.out[0] (.names)                                            0.261     7.430
n8817.in[0] (.names)                                             1.014     8.444
n8817.out[0] (.names)                                            0.261     8.705
n8809.in[0] (.names)                                             1.014     9.719
n8809.out[0] (.names)                                            0.261     9.980
n8811.in[0] (.names)                                             1.014    10.993
n8811.out[0] (.names)                                            0.261    11.254
n8819.in[0] (.names)                                             1.014    12.268
n8819.out[0] (.names)                                            0.261    12.529
n9474.in[1] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9357.in[1] (.names)                                             1.014    14.818
n9357.out[0] (.names)                                            0.261    15.079
n9244.in[1] (.names)                                             1.014    16.093
n9244.out[0] (.names)                                            0.261    16.354
n9245.in[1] (.names)                                             1.014    17.367
n9245.out[0] (.names)                                            0.261    17.628
n9247.in[1] (.names)                                             1.014    18.642
n9247.out[0] (.names)                                            0.261    18.903
n8883.in[1] (.names)                                             1.014    19.917
n8883.out[0] (.names)                                            0.261    20.178
n9453.in[0] (.names)                                             1.014    21.192
n9453.out[0] (.names)                                            0.261    21.453
n9412.in[0] (.names)                                             1.014    22.467
n9412.out[0] (.names)                                            0.261    22.728
n9414.in[0] (.names)                                             1.014    23.742
n9414.out[0] (.names)                                            0.261    24.003
n9432.in[1] (.names)                                             1.014    25.016
n9432.out[0] (.names)                                            0.261    25.277
n2790.in[0] (.names)                                             1.014    26.291
n2790.out[0] (.names)                                            0.261    26.552
n4741.in[1] (.names)                                             1.014    27.566
n4741.out[0] (.names)                                            0.261    27.827
n4746.in[1] (.names)                                             1.014    28.841
n4746.out[0] (.names)                                            0.261    29.102
n4707.in[0] (.names)                                             1.014    30.116
n4707.out[0] (.names)                                            0.261    30.377
n4748.in[0] (.names)                                             1.014    31.390
n4748.out[0] (.names)                                            0.261    31.651
n4757.in[0] (.names)                                             1.014    32.665
n4757.out[0] (.names)                                            0.261    32.926
n4768.in[0] (.names)                                             1.014    33.940
n4768.out[0] (.names)                                            0.261    34.201
n4656.in[0] (.names)                                             1.014    35.215
n4656.out[0] (.names)                                            0.261    35.476
n4617.in[1] (.names)                                             1.014    36.490
n4617.out[0] (.names)                                            0.261    36.751
n4657.in[0] (.names)                                             1.014    37.765
n4657.out[0] (.names)                                            0.261    38.026
n4659.in[0] (.names)                                             1.014    39.039
n4659.out[0] (.names)                                            0.261    39.300
n4660.in[2] (.names)                                             1.014    40.314
n4660.out[0] (.names)                                            0.261    40.575
n3331.in[0] (.names)                                             1.014    41.589
n3331.out[0] (.names)                                            0.261    41.850
n4662.in[0] (.names)                                             1.014    42.864
n4662.out[0] (.names)                                            0.261    43.125
n4663.in[0] (.names)                                             1.014    44.139
n4663.out[0] (.names)                                            0.261    44.400
n4670.in[0] (.names)                                             1.014    45.413
n4670.out[0] (.names)                                            0.261    45.674
n3335.in[0] (.names)                                             1.014    46.688
n3335.out[0] (.names)                                            0.261    46.949
n4666.in[0] (.names)                                             1.014    47.963
n4666.out[0] (.names)                                            0.261    48.224
n4668.in[0] (.names)                                             1.014    49.238
n4668.out[0] (.names)                                            0.261    49.499
n4671.in[0] (.names)                                             1.014    50.513
n4671.out[0] (.names)                                            0.261    50.774
n4672.in[1] (.names)                                             1.014    51.787
n4672.out[0] (.names)                                            0.261    52.048
n4676.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4676.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n9795.Q[0] (.latch clocked by pclk)
Endpoint  : n8686.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9795.clk[0] (.latch)                                            1.014     1.014
n9795.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8823.in[0] (.names)                                             1.014     2.070
n8823.out[0] (.names)                                            0.261     2.331
n8807.in[0] (.names)                                             1.014     3.344
n8807.out[0] (.names)                                            0.261     3.605
n8808.in[0] (.names)                                             1.014     4.619
n8808.out[0] (.names)                                            0.261     4.880
n8815.in[2] (.names)                                             1.014     5.894
n8815.out[0] (.names)                                            0.261     6.155
n8816.in[0] (.names)                                             1.014     7.169
n8816.out[0] (.names)                                            0.261     7.430
n8817.in[0] (.names)                                             1.014     8.444
n8817.out[0] (.names)                                            0.261     8.705
n8809.in[0] (.names)                                             1.014     9.719
n8809.out[0] (.names)                                            0.261     9.980
n8811.in[0] (.names)                                             1.014    10.993
n8811.out[0] (.names)                                            0.261    11.254
n8819.in[0] (.names)                                             1.014    12.268
n8819.out[0] (.names)                                            0.261    12.529
n9474.in[1] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9357.in[1] (.names)                                             1.014    14.818
n9357.out[0] (.names)                                            0.261    15.079
n9244.in[1] (.names)                                             1.014    16.093
n9244.out[0] (.names)                                            0.261    16.354
n9454.in[0] (.names)                                             1.014    17.367
n9454.out[0] (.names)                                            0.261    17.628
n3085.in[0] (.names)                                             1.014    18.642
n3085.out[0] (.names)                                            0.261    18.903
n10323.in[0] (.names)                                            1.014    19.917
n10323.out[0] (.names)                                           0.261    20.178
n10324.in[2] (.names)                                            1.014    21.192
n10324.out[0] (.names)                                           0.261    21.453
n10326.in[0] (.names)                                            1.014    22.467
n10326.out[0] (.names)                                           0.261    22.728
n10339.in[1] (.names)                                            1.014    23.742
n10339.out[0] (.names)                                           0.261    24.003
n2760.in[0] (.names)                                             1.014    25.016
n2760.out[0] (.names)                                            0.261    25.277
n10341.in[3] (.names)                                            1.014    26.291
n10341.out[0] (.names)                                           0.261    26.552
n10342.in[0] (.names)                                            1.014    27.566
n10342.out[0] (.names)                                           0.261    27.827
n10332.in[0] (.names)                                            1.014    28.841
n10332.out[0] (.names)                                           0.261    29.102
n8547.in[2] (.names)                                             1.014    30.116
n8547.out[0] (.names)                                            0.261    30.377
n10333.in[0] (.names)                                            1.014    31.390
n10333.out[0] (.names)                                           0.261    31.651
n10335.in[1] (.names)                                            1.014    32.665
n10335.out[0] (.names)                                           0.261    32.926
n10351.in[3] (.names)                                            1.014    33.940
n10351.out[0] (.names)                                           0.261    34.201
n10353.in[2] (.names)                                            1.014    35.215
n10353.out[0] (.names)                                           0.261    35.476
n10235.in[1] (.names)                                            1.014    36.490
n10235.out[0] (.names)                                           0.261    36.751
n10237.in[0] (.names)                                            1.014    37.765
n10237.out[0] (.names)                                           0.261    38.026
n10240.in[1] (.names)                                            1.014    39.039
n10240.out[0] (.names)                                           0.261    39.300
n10271.in[0] (.names)                                            1.014    40.314
n10271.out[0] (.names)                                           0.261    40.575
n3026.in[3] (.names)                                             1.014    41.589
n3026.out[0] (.names)                                            0.261    41.850
n8632.in[1] (.names)                                             1.014    42.864
n8632.out[0] (.names)                                            0.261    43.125
n10294.in[0] (.names)                                            1.014    44.139
n10294.out[0] (.names)                                           0.261    44.400
n10297.in[1] (.names)                                            1.014    45.413
n10297.out[0] (.names)                                           0.261    45.674
n10298.in[0] (.names)                                            1.014    46.688
n10298.out[0] (.names)                                           0.261    46.949
n10295.in[3] (.names)                                            1.014    47.963
n10295.out[0] (.names)                                           0.261    48.224
n8594.in[1] (.names)                                             1.014    49.238
n8594.out[0] (.names)                                            0.261    49.499
n3162.in[2] (.names)                                             1.014    50.513
n3162.out[0] (.names)                                            0.261    50.774
n8685.in[1] (.names)                                             1.014    51.787
n8685.out[0] (.names)                                            0.261    52.048
n8686.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8686.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n3299.Q[0] (.latch clocked by pclk)
Endpoint  : n2659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3299.clk[0] (.latch)                                            1.014     1.014
n3299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4789.in[0] (.names)                                             1.014     2.070
n4789.out[0] (.names)                                            0.261     2.331
n4791.in[3] (.names)                                             1.014     3.344
n4791.out[0] (.names)                                            0.261     3.605
n2861.in[0] (.names)                                             1.014     4.619
n2861.out[0] (.names)                                            0.261     4.880
n4752.in[0] (.names)                                             1.014     5.894
n4752.out[0] (.names)                                            0.261     6.155
n4753.in[3] (.names)                                             1.014     7.169
n4753.out[0] (.names)                                            0.261     7.430
n4759.in[0] (.names)                                             1.014     8.444
n4759.out[0] (.names)                                            0.261     8.705
n4760.in[0] (.names)                                             1.014     9.719
n4760.out[0] (.names)                                            0.261     9.980
n4764.in[1] (.names)                                             1.014    10.993
n4764.out[0] (.names)                                            0.261    11.254
n4766.in[3] (.names)                                             1.014    12.268
n4766.out[0] (.names)                                            0.261    12.529
n4799.in[0] (.names)                                             1.014    13.543
n4799.out[0] (.names)                                            0.261    13.804
n4800.in[2] (.names)                                             1.014    14.818
n4800.out[0] (.names)                                            0.261    15.079
n2805.in[0] (.names)                                             1.014    16.093
n2805.out[0] (.names)                                            0.261    16.354
n4725.in[2] (.names)                                             1.014    17.367
n4725.out[0] (.names)                                            0.261    17.628
n4767.in[1] (.names)                                             1.014    18.642
n4767.out[0] (.names)                                            0.261    18.903
n2936.in[0] (.names)                                             1.014    19.917
n2936.out[0] (.names)                                            0.261    20.178
n3572.in[0] (.names)                                             1.014    21.192
n3572.out[0] (.names)                                            0.261    21.453
n3573.in[3] (.names)                                             1.014    22.467
n3573.out[0] (.names)                                            0.261    22.728
n3578.in[1] (.names)                                             1.014    23.742
n3578.out[0] (.names)                                            0.261    24.003
n3550.in[0] (.names)                                             1.014    25.016
n3550.out[0] (.names)                                            0.261    25.277
n3443.in[0] (.names)                                             1.014    26.291
n3443.out[0] (.names)                                            0.261    26.552
n3508.in[0] (.names)                                             1.014    27.566
n3508.out[0] (.names)                                            0.261    27.827
n3515.in[0] (.names)                                             1.014    28.841
n3515.out[0] (.names)                                            0.261    29.102
n3521.in[0] (.names)                                             1.014    30.116
n3521.out[0] (.names)                                            0.261    30.377
n3522.in[1] (.names)                                             1.014    31.390
n3522.out[0] (.names)                                            0.261    31.651
n3518.in[1] (.names)                                             1.014    32.665
n3518.out[0] (.names)                                            0.261    32.926
n3527.in[0] (.names)                                             1.014    33.940
n3527.out[0] (.names)                                            0.261    34.201
n3523.in[0] (.names)                                             1.014    35.215
n3523.out[0] (.names)                                            0.261    35.476
n3524.in[1] (.names)                                             1.014    36.490
n3524.out[0] (.names)                                            0.261    36.751
n3346.in[0] (.names)                                             1.014    37.765
n3346.out[0] (.names)                                            0.261    38.026
n3481.in[1] (.names)                                             1.014    39.039
n3481.out[0] (.names)                                            0.261    39.300
n3271.in[0] (.names)                                             1.014    40.314
n3271.out[0] (.names)                                            0.261    40.575
n4011.in[1] (.names)                                             1.014    41.589
n4011.out[0] (.names)                                            0.261    41.850
n4012.in[1] (.names)                                             1.014    42.864
n4012.out[0] (.names)                                            0.261    43.125
n4198.in[1] (.names)                                             1.014    44.139
n4198.out[0] (.names)                                            0.261    44.400
n4537.in[1] (.names)                                             1.014    45.413
n4537.out[0] (.names)                                            0.261    45.674
n4539.in[2] (.names)                                             1.014    46.688
n4539.out[0] (.names)                                            0.261    46.949
n4543.in[0] (.names)                                             1.014    47.963
n4543.out[0] (.names)                                            0.261    48.224
n4313.in[1] (.names)                                             1.014    49.238
n4313.out[0] (.names)                                            0.261    49.499
n4547.in[0] (.names)                                             1.014    50.513
n4547.out[0] (.names)                                            0.261    50.774
n3028.in[1] (.names)                                             1.014    51.787
n3028.out[0] (.names)                                            0.261    52.048
n2659.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2659.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n2638.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11481.in[0] (.names)                                            1.014     2.070
n11481.out[0] (.names)                                           0.261     2.331
n11483.in[0] (.names)                                            1.014     3.344
n11483.out[0] (.names)                                           0.261     3.605
n11488.in[0] (.names)                                            1.014     4.619
n11488.out[0] (.names)                                           0.261     4.880
n11452.in[0] (.names)                                            1.014     5.894
n11452.out[0] (.names)                                           0.261     6.155
n11495.in[0] (.names)                                            1.014     7.169
n11495.out[0] (.names)                                           0.261     7.430
n2206.in[0] (.names)                                             1.014     8.444
n2206.out[0] (.names)                                            0.261     8.705
n2153.in[3] (.names)                                             1.014     9.719
n2153.out[0] (.names)                                            0.261     9.980
n12585.in[2] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12555.in[0] (.names)                                            1.014    12.268
n12555.out[0] (.names)                                           0.261    12.529
n12556.in[1] (.names)                                            1.014    13.543
n12556.out[0] (.names)                                           0.261    13.804
n12552.in[0] (.names)                                            1.014    14.818
n12552.out[0] (.names)                                           0.261    15.079
n12537.in[0] (.names)                                            1.014    16.093
n12537.out[0] (.names)                                           0.261    16.354
n12519.in[0] (.names)                                            1.014    17.367
n12519.out[0] (.names)                                           0.261    17.628
n12520.in[0] (.names)                                            1.014    18.642
n12520.out[0] (.names)                                           0.261    18.903
n12521.in[0] (.names)                                            1.014    19.917
n12521.out[0] (.names)                                           0.261    20.178
n12526.in[0] (.names)                                            1.014    21.192
n12526.out[0] (.names)                                           0.261    21.453
n2865.in[2] (.names)                                             1.014    22.467
n2865.out[0] (.names)                                            0.261    22.728
n12530.in[1] (.names)                                            1.014    23.742
n12530.out[0] (.names)                                           0.261    24.003
n12597.in[1] (.names)                                            1.014    25.016
n12597.out[0] (.names)                                           0.261    25.277
n12541.in[0] (.names)                                            1.014    26.291
n12541.out[0] (.names)                                           0.261    26.552
n12591.in[1] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12561.in[0] (.names)                                            1.014    28.841
n12561.out[0] (.names)                                           0.261    29.102
n12562.in[2] (.names)                                            1.014    30.116
n12562.out[0] (.names)                                           0.261    30.377
n12564.in[1] (.names)                                            1.014    31.390
n12564.out[0] (.names)                                           0.261    31.651
n12565.in[0] (.names)                                            1.014    32.665
n12565.out[0] (.names)                                           0.261    32.926
n12567.in[0] (.names)                                            1.014    33.940
n12567.out[0] (.names)                                           0.261    34.201
n12570.in[1] (.names)                                            1.014    35.215
n12570.out[0] (.names)                                           0.261    35.476
n12579.in[0] (.names)                                            1.014    36.490
n12579.out[0] (.names)                                           0.261    36.751
n12549.in[0] (.names)                                            1.014    37.765
n12549.out[0] (.names)                                           0.261    38.026
n12550.in[2] (.names)                                            1.014    39.039
n12550.out[0] (.names)                                           0.261    39.300
n12614.in[2] (.names)                                            1.014    40.314
n12614.out[0] (.names)                                           0.261    40.575
n12615.in[3] (.names)                                            1.014    41.589
n12615.out[0] (.names)                                           0.261    41.850
n12619.in[1] (.names)                                            1.014    42.864
n12619.out[0] (.names)                                           0.261    43.125
n12706.in[0] (.names)                                            1.014    44.139
n12706.out[0] (.names)                                           0.261    44.400
n3017.in[1] (.names)                                             1.014    45.413
n3017.out[0] (.names)                                            0.261    45.674
n12725.in[0] (.names)                                            1.014    46.688
n12725.out[0] (.names)                                           0.261    46.949
n12765.in[1] (.names)                                            1.014    47.963
n12765.out[0] (.names)                                           0.261    48.224
n8550.in[0] (.names)                                             1.014    49.238
n8550.out[0] (.names)                                            0.261    49.499
n8579.in[1] (.names)                                             1.014    50.513
n8579.out[0] (.names)                                            0.261    50.774
n3189.in[0] (.names)                                             1.014    51.787
n3189.out[0] (.names)                                            0.261    52.048
n2638.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2638.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n2144.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n7535.in[0] (.names)                                             1.014    42.864
n7535.out[0] (.names)                                            0.261    43.125
n7262.in[2] (.names)                                             1.014    44.139
n7262.out[0] (.names)                                            0.261    44.400
n7093.in[1] (.names)                                             1.014    45.413
n7093.out[0] (.names)                                            0.261    45.674
n2744.in[0] (.names)                                             1.014    46.688
n2744.out[0] (.names)                                            0.261    46.949
n7263.in[0] (.names)                                             1.014    47.963
n7263.out[0] (.names)                                            0.261    48.224
n7264.in[0] (.names)                                             1.014    49.238
n7264.out[0] (.names)                                            0.261    49.499
n7266.in[2] (.names)                                             1.014    50.513
n7266.out[0] (.names)                                            0.261    50.774
n5712.in[0] (.names)                                             1.014    51.787
n5712.out[0] (.names)                                            0.261    52.048
n2144.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2144.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n2907.Q[0] (.latch clocked by pclk)
Endpoint  : n3426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2907.clk[0] (.latch)                                            1.014     1.014
n2907.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3536.in[0] (.names)                                             1.014     2.070
n3536.out[0] (.names)                                            0.261     2.331
n3537.in[0] (.names)                                             1.014     3.344
n3537.out[0] (.names)                                            0.261     3.605
n3542.in[2] (.names)                                             1.014     4.619
n3542.out[0] (.names)                                            0.261     4.880
n3487.in[0] (.names)                                             1.014     5.894
n3487.out[0] (.names)                                            0.261     6.155
n3488.in[0] (.names)                                             1.014     7.169
n3488.out[0] (.names)                                            0.261     7.430
n3465.in[1] (.names)                                             1.014     8.444
n3465.out[0] (.names)                                            0.261     8.705
n3490.in[0] (.names)                                             1.014     9.719
n3490.out[0] (.names)                                            0.261     9.980
n3492.in[0] (.names)                                             1.014    10.993
n3492.out[0] (.names)                                            0.261    11.254
n3478.in[0] (.names)                                             1.014    12.268
n3478.out[0] (.names)                                            0.261    12.529
n3477.in[0] (.names)                                             1.014    13.543
n3477.out[0] (.names)                                            0.261    13.804
n3479.in[0] (.names)                                             1.014    14.818
n3479.out[0] (.names)                                            0.261    15.079
n3498.in[3] (.names)                                             1.014    16.093
n3498.out[0] (.names)                                            0.261    16.354
n3501.in[0] (.names)                                             1.014    17.367
n3501.out[0] (.names)                                            0.261    17.628
n3727.in[2] (.names)                                             1.014    18.642
n3727.out[0] (.names)                                            0.261    18.903
n3952.in[0] (.names)                                             1.014    19.917
n3952.out[0] (.names)                                            0.261    20.178
n3953.in[0] (.names)                                             1.014    21.192
n3953.out[0] (.names)                                            0.261    21.453
n3995.in[1] (.names)                                             1.014    22.467
n3995.out[0] (.names)                                            0.261    22.728
n3996.in[0] (.names)                                             1.014    23.742
n3996.out[0] (.names)                                            0.261    24.003
n3819.in[0] (.names)                                             1.014    25.016
n3819.out[0] (.names)                                            0.261    25.277
n3822.in[0] (.names)                                             1.014    26.291
n3822.out[0] (.names)                                            0.261    26.552
n3823.in[2] (.names)                                             1.014    27.566
n3823.out[0] (.names)                                            0.261    27.827
n3810.in[2] (.names)                                             1.014    28.841
n3810.out[0] (.names)                                            0.261    29.102
n3812.in[0] (.names)                                             1.014    30.116
n3812.out[0] (.names)                                            0.261    30.377
n3794.in[0] (.names)                                             1.014    31.390
n3794.out[0] (.names)                                            0.261    31.651
n3689.in[1] (.names)                                             1.014    32.665
n3689.out[0] (.names)                                            0.261    32.926
n3449.in[3] (.names)                                             1.014    33.940
n3449.out[0] (.names)                                            0.261    34.201
n3690.in[2] (.names)                                             1.014    35.215
n3690.out[0] (.names)                                            0.261    35.476
n3697.in[1] (.names)                                             1.014    36.490
n3697.out[0] (.names)                                            0.261    36.751
n3636.in[0] (.names)                                             1.014    37.765
n3636.out[0] (.names)                                            0.261    38.026
n3624.in[0] (.names)                                             1.014    39.039
n3624.out[0] (.names)                                            0.261    39.300
n3639.in[1] (.names)                                             1.014    40.314
n3639.out[0] (.names)                                            0.261    40.575
n3644.in[2] (.names)                                             1.014    41.589
n3644.out[0] (.names)                                            0.261    41.850
n2403.in[0] (.names)                                             1.014    42.864
n2403.out[0] (.names)                                            0.261    43.125
n3629.in[0] (.names)                                             1.014    44.139
n3629.out[0] (.names)                                            0.261    44.400
n3630.in[3] (.names)                                             1.014    45.413
n3630.out[0] (.names)                                            0.261    45.674
n3631.in[0] (.names)                                             1.014    46.688
n3631.out[0] (.names)                                            0.261    46.949
n3532.in[0] (.names)                                             1.014    47.963
n3532.out[0] (.names)                                            0.261    48.224
n3270.in[1] (.names)                                             1.014    49.238
n3270.out[0] (.names)                                            0.261    49.499
n3441.in[1] (.names)                                             1.014    50.513
n3441.out[0] (.names)                                            0.261    50.774
n3425.in[1] (.names)                                             1.014    51.787
n3425.out[0] (.names)                                            0.261    52.048
n3426.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3426.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n2907.Q[0] (.latch clocked by pclk)
Endpoint  : n3705.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2907.clk[0] (.latch)                                            1.014     1.014
n2907.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3536.in[0] (.names)                                             1.014     2.070
n3536.out[0] (.names)                                            0.261     2.331
n3537.in[0] (.names)                                             1.014     3.344
n3537.out[0] (.names)                                            0.261     3.605
n3542.in[2] (.names)                                             1.014     4.619
n3542.out[0] (.names)                                            0.261     4.880
n3884.in[1] (.names)                                             1.014     5.894
n3884.out[0] (.names)                                            0.261     6.155
n3885.in[0] (.names)                                             1.014     7.169
n3885.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3826.in[0] (.names)                                             1.014     9.719
n3826.out[0] (.names)                                            0.261     9.980
n3887.in[0] (.names)                                             1.014    10.993
n3887.out[0] (.names)                                            0.261    11.254
n3888.in[1] (.names)                                             1.014    12.268
n3888.out[0] (.names)                                            0.261    12.529
n3213.in[0] (.names)                                             1.014    13.543
n3213.out[0] (.names)                                            0.261    13.804
n4442.in[1] (.names)                                             1.014    14.818
n4442.out[0] (.names)                                            0.261    15.079
n4353.in[0] (.names)                                             1.014    16.093
n4353.out[0] (.names)                                            0.261    16.354
n2406.in[0] (.names)                                             1.014    17.367
n2406.out[0] (.names)                                            0.261    17.628
n4354.in[0] (.names)                                             1.014    18.642
n4354.out[0] (.names)                                            0.261    18.903
n4342.in[2] (.names)                                             1.014    19.917
n4342.out[0] (.names)                                            0.261    20.178
n4166.in[2] (.names)                                             1.014    21.192
n4166.out[0] (.names)                                            0.261    21.453
n4168.in[1] (.names)                                             1.014    22.467
n4168.out[0] (.names)                                            0.261    22.728
n4171.in[1] (.names)                                             1.014    23.742
n4171.out[0] (.names)                                            0.261    24.003
n2755.in[0] (.names)                                             1.014    25.016
n2755.out[0] (.names)                                            0.261    25.277
n4172.in[0] (.names)                                             1.014    26.291
n4172.out[0] (.names)                                            0.261    26.552
n4174.in[2] (.names)                                             1.014    27.566
n4174.out[0] (.names)                                            0.261    27.827
n4175.in[1] (.names)                                             1.014    28.841
n4175.out[0] (.names)                                            0.261    29.102
n2256.in[0] (.names)                                             1.014    30.116
n2256.out[0] (.names)                                            0.261    30.377
n4176.in[0] (.names)                                             1.014    31.390
n4176.out[0] (.names)                                            0.261    31.651
n4177.in[0] (.names)                                             1.014    32.665
n4177.out[0] (.names)                                            0.261    32.926
n4138.in[0] (.names)                                             1.014    33.940
n4138.out[0] (.names)                                            0.261    34.201
n3294.in[1] (.names)                                             1.014    35.215
n3294.out[0] (.names)                                            0.261    35.476
n4187.in[0] (.names)                                             1.014    36.490
n4187.out[0] (.names)                                            0.261    36.751
n4188.in[0] (.names)                                             1.014    37.765
n4188.out[0] (.names)                                            0.261    38.026
n3973.in[3] (.names)                                             1.014    39.039
n3973.out[0] (.names)                                            0.261    39.300
n3974.in[2] (.names)                                             1.014    40.314
n3974.out[0] (.names)                                            0.261    40.575
n3975.in[2] (.names)                                             1.014    41.589
n3975.out[0] (.names)                                            0.261    41.850
n3986.in[0] (.names)                                             1.014    42.864
n3986.out[0] (.names)                                            0.261    43.125
n3895.in[0] (.names)                                             1.014    44.139
n3895.out[0] (.names)                                            0.261    44.400
n3307.in[1] (.names)                                             1.014    45.413
n3307.out[0] (.names)                                            0.261    45.674
n3896.in[0] (.names)                                             1.014    46.688
n3896.out[0] (.names)                                            0.261    46.949
n3898.in[1] (.names)                                             1.014    47.963
n3898.out[0] (.names)                                            0.261    48.224
n3757.in[2] (.names)                                             1.014    49.238
n3757.out[0] (.names)                                            0.261    49.499
n4085.in[0] (.names)                                             1.014    50.513
n4085.out[0] (.names)                                            0.261    50.774
n3704.in[0] (.names)                                             1.014    51.787
n3704.out[0] (.names)                                            0.261    52.048
n3705.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3705.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n2907.Q[0] (.latch clocked by pclk)
Endpoint  : n3297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2907.clk[0] (.latch)                                            1.014     1.014
n2907.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3536.in[0] (.names)                                             1.014     2.070
n3536.out[0] (.names)                                            0.261     2.331
n3537.in[0] (.names)                                             1.014     3.344
n3537.out[0] (.names)                                            0.261     3.605
n3542.in[2] (.names)                                             1.014     4.619
n3542.out[0] (.names)                                            0.261     4.880
n3884.in[1] (.names)                                             1.014     5.894
n3884.out[0] (.names)                                            0.261     6.155
n3885.in[0] (.names)                                             1.014     7.169
n3885.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3826.in[0] (.names)                                             1.014     9.719
n3826.out[0] (.names)                                            0.261     9.980
n3887.in[0] (.names)                                             1.014    10.993
n3887.out[0] (.names)                                            0.261    11.254
n3888.in[1] (.names)                                             1.014    12.268
n3888.out[0] (.names)                                            0.261    12.529
n3213.in[0] (.names)                                             1.014    13.543
n3213.out[0] (.names)                                            0.261    13.804
n4442.in[1] (.names)                                             1.014    14.818
n4442.out[0] (.names)                                            0.261    15.079
n4353.in[0] (.names)                                             1.014    16.093
n4353.out[0] (.names)                                            0.261    16.354
n2406.in[0] (.names)                                             1.014    17.367
n2406.out[0] (.names)                                            0.261    17.628
n4354.in[0] (.names)                                             1.014    18.642
n4354.out[0] (.names)                                            0.261    18.903
n4342.in[2] (.names)                                             1.014    19.917
n4342.out[0] (.names)                                            0.261    20.178
n4166.in[2] (.names)                                             1.014    21.192
n4166.out[0] (.names)                                            0.261    21.453
n4168.in[1] (.names)                                             1.014    22.467
n4168.out[0] (.names)                                            0.261    22.728
n4171.in[1] (.names)                                             1.014    23.742
n4171.out[0] (.names)                                            0.261    24.003
n2755.in[0] (.names)                                             1.014    25.016
n2755.out[0] (.names)                                            0.261    25.277
n4172.in[0] (.names)                                             1.014    26.291
n4172.out[0] (.names)                                            0.261    26.552
n4174.in[2] (.names)                                             1.014    27.566
n4174.out[0] (.names)                                            0.261    27.827
n4175.in[1] (.names)                                             1.014    28.841
n4175.out[0] (.names)                                            0.261    29.102
n2256.in[0] (.names)                                             1.014    30.116
n2256.out[0] (.names)                                            0.261    30.377
n4176.in[0] (.names)                                             1.014    31.390
n4176.out[0] (.names)                                            0.261    31.651
n4179.in[0] (.names)                                             1.014    32.665
n4179.out[0] (.names)                                            0.261    32.926
n4180.in[2] (.names)                                             1.014    33.940
n4180.out[0] (.names)                                            0.261    34.201
n4148.in[0] (.names)                                             1.014    35.215
n4148.out[0] (.names)                                            0.261    35.476
n3968.in[0] (.names)                                             1.014    36.490
n3968.out[0] (.names)                                            0.261    36.751
n4184.in[0] (.names)                                             1.014    37.765
n4184.out[0] (.names)                                            0.261    38.026
n4196.in[1] (.names)                                             1.014    39.039
n4196.out[0] (.names)                                            0.261    39.300
n4206.in[0] (.names)                                             1.014    40.314
n4206.out[0] (.names)                                            0.261    40.575
n4208.in[2] (.names)                                             1.014    41.589
n4208.out[0] (.names)                                            0.261    41.850
n3259.in[0] (.names)                                             1.014    42.864
n3259.out[0] (.names)                                            0.261    43.125
n4231.in[0] (.names)                                             1.014    44.139
n4231.out[0] (.names)                                            0.261    44.400
n2878.in[1] (.names)                                             1.014    45.413
n2878.out[0] (.names)                                            0.261    45.674
n4013.in[0] (.names)                                             1.014    46.688
n4013.out[0] (.names)                                            0.261    46.949
n2295.in[0] (.names)                                             1.014    47.963
n2295.out[0] (.names)                                            0.261    48.224
n3483.in[0] (.names)                                             1.014    49.238
n3483.out[0] (.names)                                            0.261    49.499
n2834.in[0] (.names)                                             1.014    50.513
n2834.out[0] (.names)                                            0.261    50.774
n3296.in[0] (.names)                                             1.014    51.787
n3296.out[0] (.names)                                            0.261    52.048
n3297.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3297.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n3299.Q[0] (.latch clocked by pclk)
Endpoint  : n2985.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3299.clk[0] (.latch)                                            1.014     1.014
n3299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4789.in[0] (.names)                                             1.014     2.070
n4789.out[0] (.names)                                            0.261     2.331
n4791.in[3] (.names)                                             1.014     3.344
n4791.out[0] (.names)                                            0.261     3.605
n2861.in[0] (.names)                                             1.014     4.619
n2861.out[0] (.names)                                            0.261     4.880
n4752.in[0] (.names)                                             1.014     5.894
n4752.out[0] (.names)                                            0.261     6.155
n4753.in[3] (.names)                                             1.014     7.169
n4753.out[0] (.names)                                            0.261     7.430
n4759.in[0] (.names)                                             1.014     8.444
n4759.out[0] (.names)                                            0.261     8.705
n4760.in[0] (.names)                                             1.014     9.719
n4760.out[0] (.names)                                            0.261     9.980
n4764.in[1] (.names)                                             1.014    10.993
n4764.out[0] (.names)                                            0.261    11.254
n4766.in[3] (.names)                                             1.014    12.268
n4766.out[0] (.names)                                            0.261    12.529
n4799.in[0] (.names)                                             1.014    13.543
n4799.out[0] (.names)                                            0.261    13.804
n4800.in[2] (.names)                                             1.014    14.818
n4800.out[0] (.names)                                            0.261    15.079
n2805.in[0] (.names)                                             1.014    16.093
n2805.out[0] (.names)                                            0.261    16.354
n4725.in[2] (.names)                                             1.014    17.367
n4725.out[0] (.names)                                            0.261    17.628
n4767.in[1] (.names)                                             1.014    18.642
n4767.out[0] (.names)                                            0.261    18.903
n2936.in[0] (.names)                                             1.014    19.917
n2936.out[0] (.names)                                            0.261    20.178
n3572.in[0] (.names)                                             1.014    21.192
n3572.out[0] (.names)                                            0.261    21.453
n3573.in[3] (.names)                                             1.014    22.467
n3573.out[0] (.names)                                            0.261    22.728
n3578.in[1] (.names)                                             1.014    23.742
n3578.out[0] (.names)                                            0.261    24.003
n3550.in[0] (.names)                                             1.014    25.016
n3550.out[0] (.names)                                            0.261    25.277
n3443.in[0] (.names)                                             1.014    26.291
n3443.out[0] (.names)                                            0.261    26.552
n3508.in[0] (.names)                                             1.014    27.566
n3508.out[0] (.names)                                            0.261    27.827
n3515.in[0] (.names)                                             1.014    28.841
n3515.out[0] (.names)                                            0.261    29.102
n3521.in[0] (.names)                                             1.014    30.116
n3521.out[0] (.names)                                            0.261    30.377
n3522.in[1] (.names)                                             1.014    31.390
n3522.out[0] (.names)                                            0.261    31.651
n3518.in[1] (.names)                                             1.014    32.665
n3518.out[0] (.names)                                            0.261    32.926
n3527.in[0] (.names)                                             1.014    33.940
n3527.out[0] (.names)                                            0.261    34.201
n3523.in[0] (.names)                                             1.014    35.215
n3523.out[0] (.names)                                            0.261    35.476
n3524.in[1] (.names)                                             1.014    36.490
n3524.out[0] (.names)                                            0.261    36.751
n3346.in[0] (.names)                                             1.014    37.765
n3346.out[0] (.names)                                            0.261    38.026
n3481.in[1] (.names)                                             1.014    39.039
n3481.out[0] (.names)                                            0.261    39.300
n3271.in[0] (.names)                                             1.014    40.314
n3271.out[0] (.names)                                            0.261    40.575
n4011.in[1] (.names)                                             1.014    41.589
n4011.out[0] (.names)                                            0.261    41.850
n4012.in[1] (.names)                                             1.014    42.864
n4012.out[0] (.names)                                            0.261    43.125
n4198.in[1] (.names)                                             1.014    44.139
n4198.out[0] (.names)                                            0.261    44.400
n4199.in[0] (.names)                                             1.014    45.413
n4199.out[0] (.names)                                            0.261    45.674
n4205.in[1] (.names)                                             1.014    46.688
n4205.out[0] (.names)                                            0.261    46.949
n4207.in[0] (.names)                                             1.014    47.963
n4207.out[0] (.names)                                            0.261    48.224
n3430.in[1] (.names)                                             1.014    49.238
n3430.out[0] (.names)                                            0.261    49.499
n3277.in[1] (.names)                                             1.014    50.513
n3277.out[0] (.names)                                            0.261    50.774
n3267.in[0] (.names)                                             1.014    51.787
n3267.out[0] (.names)                                            0.261    52.048
n2985.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2985.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n2661.Q[0] (.latch clocked by pclk)
Endpoint  : n2444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2661.clk[0] (.latch)                                            1.014     1.014
n2661.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8130.in[0] (.names)                                             1.014     2.070
n8130.out[0] (.names)                                            0.261     2.331
n8132.in[0] (.names)                                             1.014     3.344
n8132.out[0] (.names)                                            0.261     3.605
n8133.in[0] (.names)                                             1.014     4.619
n8133.out[0] (.names)                                            0.261     4.880
n8147.in[1] (.names)                                             1.014     5.894
n8147.out[0] (.names)                                            0.261     6.155
n8149.in[1] (.names)                                             1.014     7.169
n8149.out[0] (.names)                                            0.261     7.430
n8151.in[0] (.names)                                             1.014     8.444
n8151.out[0] (.names)                                            0.261     8.705
n8128.in[1] (.names)                                             1.014     9.719
n8128.out[0] (.names)                                            0.261     9.980
n8129.in[0] (.names)                                             1.014    10.993
n8129.out[0] (.names)                                            0.261    11.254
n8134.in[0] (.names)                                             1.014    12.268
n8134.out[0] (.names)                                            0.261    12.529
n8135.in[1] (.names)                                             1.014    13.543
n8135.out[0] (.names)                                            0.261    13.804
n8221.in[0] (.names)                                             1.014    14.818
n8221.out[0] (.names)                                            0.261    15.079
n8209.in[1] (.names)                                             1.014    16.093
n8209.out[0] (.names)                                            0.261    16.354
n2469.in[0] (.names)                                             1.014    17.367
n2469.out[0] (.names)                                            0.261    17.628
n7876.in[1] (.names)                                             1.014    18.642
n7876.out[0] (.names)                                            0.261    18.903
n7864.in[1] (.names)                                             1.014    19.917
n7864.out[0] (.names)                                            0.261    20.178
n7865.in[1] (.names)                                             1.014    21.192
n7865.out[0] (.names)                                            0.261    21.453
n7867.in[0] (.names)                                             1.014    22.467
n7867.out[0] (.names)                                            0.261    22.728
n2859.in[0] (.names)                                             1.014    23.742
n2859.out[0] (.names)                                            0.261    24.003
n7868.in[0] (.names)                                             1.014    25.016
n7868.out[0] (.names)                                            0.261    25.277
n7874.in[1] (.names)                                             1.014    26.291
n7874.out[0] (.names)                                            0.261    26.552
n7869.in[0] (.names)                                             1.014    27.566
n7869.out[0] (.names)                                            0.261    27.827
n2880.in[0] (.names)                                             1.014    28.841
n2880.out[0] (.names)                                            0.261    29.102
n7875.in[1] (.names)                                             1.014    30.116
n7875.out[0] (.names)                                            0.261    30.377
n7877.in[1] (.names)                                             1.014    31.390
n7877.out[0] (.names)                                            0.261    31.651
n7851.in[0] (.names)                                             1.014    32.665
n7851.out[0] (.names)                                            0.261    32.926
n7878.in[0] (.names)                                             1.014    33.940
n7878.out[0] (.names)                                            0.261    34.201
n7879.in[1] (.names)                                             1.014    35.215
n7879.out[0] (.names)                                            0.261    35.476
n7880.in[0] (.names)                                             1.014    36.490
n7880.out[0] (.names)                                            0.261    36.751
n7766.in[0] (.names)                                             1.014    37.765
n7766.out[0] (.names)                                            0.261    38.026
n7508.in[1] (.names)                                             1.014    39.039
n7508.out[0] (.names)                                            0.261    39.300
n7883.in[0] (.names)                                             1.014    40.314
n7883.out[0] (.names)                                            0.261    40.575
n7885.in[0] (.names)                                             1.014    41.589
n7885.out[0] (.names)                                            0.261    41.850
n2309.in[0] (.names)                                             1.014    42.864
n2309.out[0] (.names)                                            0.261    43.125
n11961.in[0] (.names)                                            1.014    44.139
n11961.out[0] (.names)                                           0.261    44.400
n11973.in[0] (.names)                                            1.014    45.413
n11973.out[0] (.names)                                           0.261    45.674
n11974.in[2] (.names)                                            1.014    46.688
n11974.out[0] (.names)                                           0.261    46.949
n11979.in[0] (.names)                                            1.014    47.963
n11979.out[0] (.names)                                           0.261    48.224
n11980.in[1] (.names)                                            1.014    49.238
n11980.out[0] (.names)                                           0.261    49.499
n9508.in[0] (.names)                                             1.014    50.513
n9508.out[0] (.names)                                            0.261    50.774
n8595.in[0] (.names)                                             1.014    51.787
n8595.out[0] (.names)                                            0.261    52.048
n2444.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2444.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n5147.Q[0] (.latch clocked by pclk)
Endpoint  : n8943.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5147.clk[0] (.latch)                                            1.014     1.014
n5147.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5148.in[1] (.names)                                             1.014     2.070
n5148.out[0] (.names)                                            0.261     2.331
n5149.in[0] (.names)                                             1.014     3.344
n5149.out[0] (.names)                                            0.261     3.605
n5247.in[1] (.names)                                             1.014     4.619
n5247.out[0] (.names)                                            0.261     4.880
n5263.in[0] (.names)                                             1.014     5.894
n5263.out[0] (.names)                                            0.261     6.155
n5265.in[1] (.names)                                             1.014     7.169
n5265.out[0] (.names)                                            0.261     7.430
n5266.in[1] (.names)                                             1.014     8.444
n5266.out[0] (.names)                                            0.261     8.705
n5344.in[2] (.names)                                             1.014     9.719
n5344.out[0] (.names)                                            0.261     9.980
n5277.in[0] (.names)                                             1.014    10.993
n5277.out[0] (.names)                                            0.261    11.254
n5347.in[0] (.names)                                             1.014    12.268
n5347.out[0] (.names)                                            0.261    12.529
n5333.in[1] (.names)                                             1.014    13.543
n5333.out[0] (.names)                                            0.261    13.804
n5269.in[0] (.names)                                             1.014    14.818
n5269.out[0] (.names)                                            0.261    15.079
n5317.in[0] (.names)                                             1.014    16.093
n5317.out[0] (.names)                                            0.261    16.354
n5278.in[1] (.names)                                             1.014    17.367
n5278.out[0] (.names)                                            0.261    17.628
n5285.in[0] (.names)                                             1.014    18.642
n5285.out[0] (.names)                                            0.261    18.903
n5273.in[0] (.names)                                             1.014    19.917
n5273.out[0] (.names)                                            0.261    20.178
n5254.in[0] (.names)                                             1.014    21.192
n5254.out[0] (.names)                                            0.261    21.453
n5276.in[0] (.names)                                             1.014    22.467
n5276.out[0] (.names)                                            0.261    22.728
n5282.in[0] (.names)                                             1.014    23.742
n5282.out[0] (.names)                                            0.261    24.003
n5298.in[0] (.names)                                             1.014    25.016
n5298.out[0] (.names)                                            0.261    25.277
n5301.in[1] (.names)                                             1.014    26.291
n5301.out[0] (.names)                                            0.261    26.552
n5306.in[3] (.names)                                             1.014    27.566
n5306.out[0] (.names)                                            0.261    27.827
n5308.in[3] (.names)                                             1.014    28.841
n5308.out[0] (.names)                                            0.261    29.102
n5309.in[0] (.names)                                             1.014    30.116
n5309.out[0] (.names)                                            0.261    30.377
n5260.in[0] (.names)                                             1.014    31.390
n5260.out[0] (.names)                                            0.261    31.651
n5327.in[0] (.names)                                             1.014    32.665
n5327.out[0] (.names)                                            0.261    32.926
n5328.in[0] (.names)                                             1.014    33.940
n5328.out[0] (.names)                                            0.261    34.201
n5342.in[1] (.names)                                             1.014    35.215
n5342.out[0] (.names)                                            0.261    35.476
n5322.in[2] (.names)                                             1.014    36.490
n5322.out[0] (.names)                                            0.261    36.751
n5323.in[0] (.names)                                             1.014    37.765
n5323.out[0] (.names)                                            0.261    38.026
n5325.in[1] (.names)                                             1.014    39.039
n5325.out[0] (.names)                                            0.261    39.300
n5329.in[0] (.names)                                             1.014    40.314
n5329.out[0] (.names)                                            0.261    40.575
n5331.in[0] (.names)                                             1.014    41.589
n5331.out[0] (.names)                                            0.261    41.850
n5332.in[1] (.names)                                             1.014    42.864
n5332.out[0] (.names)                                            0.261    43.125
n5334.in[0] (.names)                                             1.014    44.139
n5334.out[0] (.names)                                            0.261    44.400
n5335.in[1] (.names)                                             1.014    45.413
n5335.out[0] (.names)                                            0.261    45.674
n5336.in[0] (.names)                                             1.014    46.688
n5336.out[0] (.names)                                            0.261    46.949
n5339.in[0] (.names)                                             1.014    47.963
n5339.out[0] (.names)                                            0.261    48.224
n5340.in[0] (.names)                                             1.014    49.238
n5340.out[0] (.names)                                            0.261    49.499
n10354.in[2] (.names)                                            1.014    50.513
n10354.out[0] (.names)                                           0.261    50.774
n10356.in[1] (.names)                                            1.014    51.787
n10356.out[0] (.names)                                           0.261    52.048
n8943.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8943.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n6395.Q[0] (.latch clocked by pclk)
Endpoint  : n5703.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6395.clk[0] (.latch)                                            1.014     1.014
n6395.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6412.in[0] (.names)                                             1.014     2.070
n6412.out[0] (.names)                                            0.261     2.331
n5903.in[1] (.names)                                             1.014     3.344
n5903.out[0] (.names)                                            0.261     3.605
n5904.in[0] (.names)                                             1.014     4.619
n5904.out[0] (.names)                                            0.261     4.880
n6146.in[2] (.names)                                             1.014     5.894
n6146.out[0] (.names)                                            0.261     6.155
n6152.in[0] (.names)                                             1.014     7.169
n6152.out[0] (.names)                                            0.261     7.430
n6153.in[1] (.names)                                             1.014     8.444
n6153.out[0] (.names)                                            0.261     8.705
n6154.in[0] (.names)                                             1.014     9.719
n6154.out[0] (.names)                                            0.261     9.980
n5731.in[0] (.names)                                             1.014    10.993
n5731.out[0] (.names)                                            0.261    11.254
n6687.in[0] (.names)                                             1.014    12.268
n6687.out[0] (.names)                                            0.261    12.529
n6716.in[2] (.names)                                             1.014    13.543
n6716.out[0] (.names)                                            0.261    13.804
n6717.in[0] (.names)                                             1.014    14.818
n6717.out[0] (.names)                                            0.261    15.079
n6675.in[0] (.names)                                             1.014    16.093
n6675.out[0] (.names)                                            0.261    16.354
n6694.in[0] (.names)                                             1.014    17.367
n6694.out[0] (.names)                                            0.261    17.628
n6689.in[0] (.names)                                             1.014    18.642
n6689.out[0] (.names)                                            0.261    18.903
n6676.in[2] (.names)                                             1.014    19.917
n6676.out[0] (.names)                                            0.261    20.178
n5824.in[0] (.names)                                             1.014    21.192
n5824.out[0] (.names)                                            0.261    21.453
n6642.in[3] (.names)                                             1.014    22.467
n6642.out[0] (.names)                                            0.261    22.728
n6673.in[0] (.names)                                             1.014    23.742
n6673.out[0] (.names)                                            0.261    24.003
n6680.in[0] (.names)                                             1.014    25.016
n6680.out[0] (.names)                                            0.261    25.277
n6674.in[1] (.names)                                             1.014    26.291
n6674.out[0] (.names)                                            0.261    26.552
n6671.in[0] (.names)                                             1.014    27.566
n6671.out[0] (.names)                                            0.261    27.827
n6677.in[2] (.names)                                             1.014    28.841
n6677.out[0] (.names)                                            0.261    29.102
n6682.in[0] (.names)                                             1.014    30.116
n6682.out[0] (.names)                                            0.261    30.377
n6684.in[1] (.names)                                             1.014    31.390
n6684.out[0] (.names)                                            0.261    31.651
n5947.in[0] (.names)                                             1.014    32.665
n5947.out[0] (.names)                                            0.261    32.926
n7185.in[1] (.names)                                             1.014    33.940
n7185.out[0] (.names)                                            0.261    34.201
n7186.in[1] (.names)                                             1.014    35.215
n7186.out[0] (.names)                                            0.261    35.476
n7243.in[2] (.names)                                             1.014    36.490
n7243.out[0] (.names)                                            0.261    36.751
n7244.in[2] (.names)                                             1.014    37.765
n7244.out[0] (.names)                                            0.261    38.026
n7232.in[0] (.names)                                             1.014    39.039
n7232.out[0] (.names)                                            0.261    39.300
n5717.in[0] (.names)                                             1.014    40.314
n5717.out[0] (.names)                                            0.261    40.575
n7149.in[0] (.names)                                             1.014    41.589
n7149.out[0] (.names)                                            0.261    41.850
n5766.in[2] (.names)                                             1.014    42.864
n5766.out[0] (.names)                                            0.261    43.125
n7151.in[1] (.names)                                             1.014    44.139
n7151.out[0] (.names)                                            0.261    44.400
n7152.in[1] (.names)                                             1.014    45.413
n7152.out[0] (.names)                                            0.261    45.674
n5616.in[1] (.names)                                             1.014    46.688
n5616.out[0] (.names)                                            0.261    46.949
n7091.in[1] (.names)                                             1.014    47.963
n7091.out[0] (.names)                                            0.261    48.224
n7155.in[1] (.names)                                             1.014    49.238
n7155.out[0] (.names)                                            0.261    49.499
n4877.in[1] (.names)                                             1.014    50.513
n4877.out[0] (.names)                                            0.261    50.774
n5702.in[0] (.names)                                             1.014    51.787
n5702.out[0] (.names)                                            0.261    52.048
n5703.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5703.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n6395.Q[0] (.latch clocked by pclk)
Endpoint  : n7158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6395.clk[0] (.latch)                                            1.014     1.014
n6395.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6412.in[0] (.names)                                             1.014     2.070
n6412.out[0] (.names)                                            0.261     2.331
n5903.in[1] (.names)                                             1.014     3.344
n5903.out[0] (.names)                                            0.261     3.605
n5904.in[0] (.names)                                             1.014     4.619
n5904.out[0] (.names)                                            0.261     4.880
n6146.in[2] (.names)                                             1.014     5.894
n6146.out[0] (.names)                                            0.261     6.155
n6152.in[0] (.names)                                             1.014     7.169
n6152.out[0] (.names)                                            0.261     7.430
n6153.in[1] (.names)                                             1.014     8.444
n6153.out[0] (.names)                                            0.261     8.705
n6154.in[0] (.names)                                             1.014     9.719
n6154.out[0] (.names)                                            0.261     9.980
n5731.in[0] (.names)                                             1.014    10.993
n5731.out[0] (.names)                                            0.261    11.254
n6687.in[0] (.names)                                             1.014    12.268
n6687.out[0] (.names)                                            0.261    12.529
n6716.in[2] (.names)                                             1.014    13.543
n6716.out[0] (.names)                                            0.261    13.804
n6717.in[0] (.names)                                             1.014    14.818
n6717.out[0] (.names)                                            0.261    15.079
n6675.in[0] (.names)                                             1.014    16.093
n6675.out[0] (.names)                                            0.261    16.354
n6694.in[0] (.names)                                             1.014    17.367
n6694.out[0] (.names)                                            0.261    17.628
n6689.in[0] (.names)                                             1.014    18.642
n6689.out[0] (.names)                                            0.261    18.903
n6676.in[2] (.names)                                             1.014    19.917
n6676.out[0] (.names)                                            0.261    20.178
n5824.in[0] (.names)                                             1.014    21.192
n5824.out[0] (.names)                                            0.261    21.453
n6642.in[3] (.names)                                             1.014    22.467
n6642.out[0] (.names)                                            0.261    22.728
n6673.in[0] (.names)                                             1.014    23.742
n6673.out[0] (.names)                                            0.261    24.003
n6680.in[0] (.names)                                             1.014    25.016
n6680.out[0] (.names)                                            0.261    25.277
n6674.in[1] (.names)                                             1.014    26.291
n6674.out[0] (.names)                                            0.261    26.552
n6671.in[0] (.names)                                             1.014    27.566
n6671.out[0] (.names)                                            0.261    27.827
n6677.in[2] (.names)                                             1.014    28.841
n6677.out[0] (.names)                                            0.261    29.102
n6682.in[0] (.names)                                             1.014    30.116
n6682.out[0] (.names)                                            0.261    30.377
n6684.in[1] (.names)                                             1.014    31.390
n6684.out[0] (.names)                                            0.261    31.651
n5947.in[0] (.names)                                             1.014    32.665
n5947.out[0] (.names)                                            0.261    32.926
n7185.in[1] (.names)                                             1.014    33.940
n7185.out[0] (.names)                                            0.261    34.201
n7186.in[1] (.names)                                             1.014    35.215
n7186.out[0] (.names)                                            0.261    35.476
n7243.in[2] (.names)                                             1.014    36.490
n7243.out[0] (.names)                                            0.261    36.751
n7244.in[2] (.names)                                             1.014    37.765
n7244.out[0] (.names)                                            0.261    38.026
n7232.in[0] (.names)                                             1.014    39.039
n7232.out[0] (.names)                                            0.261    39.300
n5717.in[0] (.names)                                             1.014    40.314
n5717.out[0] (.names)                                            0.261    40.575
n7149.in[0] (.names)                                             1.014    41.589
n7149.out[0] (.names)                                            0.261    41.850
n5766.in[2] (.names)                                             1.014    42.864
n5766.out[0] (.names)                                            0.261    43.125
n7151.in[1] (.names)                                             1.014    44.139
n7151.out[0] (.names)                                            0.261    44.400
n7152.in[1] (.names)                                             1.014    45.413
n7152.out[0] (.names)                                            0.261    45.674
n5616.in[1] (.names)                                             1.014    46.688
n5616.out[0] (.names)                                            0.261    46.949
n7091.in[1] (.names)                                             1.014    47.963
n7091.out[0] (.names)                                            0.261    48.224
n7155.in[1] (.names)                                             1.014    49.238
n7155.out[0] (.names)                                            0.261    49.499
n4877.in[1] (.names)                                             1.014    50.513
n4877.out[0] (.names)                                            0.261    50.774
n5702.in[0] (.names)                                             1.014    51.787
n5702.out[0] (.names)                                            0.261    52.048
n7158.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7158.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n3009.Q[0] (.latch clocked by pclk)
Endpoint  : n2631.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3009.clk[0] (.latch)                                            1.014     1.014
n3009.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5091.in[0] (.names)                                             1.014     2.070
n5091.out[0] (.names)                                            0.261     2.331
n5587.in[0] (.names)                                             1.014     3.344
n5587.out[0] (.names)                                            0.261     3.605
n5473.in[2] (.names)                                             1.014     4.619
n5473.out[0] (.names)                                            0.261     4.880
n5589.in[0] (.names)                                             1.014     5.894
n5589.out[0] (.names)                                            0.261     6.155
n5590.in[0] (.names)                                             1.014     7.169
n5590.out[0] (.names)                                            0.261     7.430
n5591.in[0] (.names)                                             1.014     8.444
n5591.out[0] (.names)                                            0.261     8.705
n5530.in[3] (.names)                                             1.014     9.719
n5530.out[0] (.names)                                            0.261     9.980
n5602.in[1] (.names)                                             1.014    10.993
n5602.out[0] (.names)                                            0.261    11.254
n5603.in[0] (.names)                                             1.014    12.268
n5603.out[0] (.names)                                            0.261    12.529
n5544.in[1] (.names)                                             1.014    13.543
n5544.out[0] (.names)                                            0.261    13.804
n5604.in[1] (.names)                                             1.014    14.818
n5604.out[0] (.names)                                            0.261    15.079
n5570.in[0] (.names)                                             1.014    16.093
n5570.out[0] (.names)                                            0.261    16.354
n2900.in[0] (.names)                                             1.014    17.367
n2900.out[0] (.names)                                            0.261    17.628
n5493.in[0] (.names)                                             1.014    18.642
n5493.out[0] (.names)                                            0.261    18.903
n5564.in[0] (.names)                                             1.014    19.917
n5564.out[0] (.names)                                            0.261    20.178
n5561.in[2] (.names)                                             1.014    21.192
n5561.out[0] (.names)                                            0.261    21.453
n5562.in[0] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5566.in[0] (.names)                                             1.014    23.742
n5566.out[0] (.names)                                            0.261    24.003
n2568.in[0] (.names)                                             1.014    25.016
n2568.out[0] (.names)                                            0.261    25.277
n5495.in[1] (.names)                                             1.014    26.291
n5495.out[0] (.names)                                            0.261    26.552
n5496.in[1] (.names)                                             1.014    27.566
n5496.out[0] (.names)                                            0.261    27.827
n4991.in[0] (.names)                                             1.014    28.841
n4991.out[0] (.names)                                            0.261    29.102
n5180.in[0] (.names)                                             1.014    30.116
n5180.out[0] (.names)                                            0.261    30.377
n5145.in[0] (.names)                                             1.014    31.390
n5145.out[0] (.names)                                            0.261    31.651
n5181.in[0] (.names)                                             1.014    32.665
n5181.out[0] (.names)                                            0.261    32.926
n2663.in[1] (.names)                                             1.014    33.940
n2663.out[0] (.names)                                            0.261    34.201
n5182.in[1] (.names)                                             1.014    35.215
n5182.out[0] (.names)                                            0.261    35.476
n5169.in[0] (.names)                                             1.014    36.490
n5169.out[0] (.names)                                            0.261    36.751
n5183.in[2] (.names)                                             1.014    37.765
n5183.out[0] (.names)                                            0.261    38.026
n5152.in[2] (.names)                                             1.014    39.039
n5152.out[0] (.names)                                            0.261    39.300
n3283.in[0] (.names)                                             1.014    40.314
n3283.out[0] (.names)                                            0.261    40.575
n5061.in[1] (.names)                                             1.014    41.589
n5061.out[0] (.names)                                            0.261    41.850
n5073.in[0] (.names)                                             1.014    42.864
n5073.out[0] (.names)                                            0.261    43.125
n5078.in[1] (.names)                                             1.014    44.139
n5078.out[0] (.names)                                            0.261    44.400
n4974.in[0] (.names)                                             1.014    45.413
n4974.out[0] (.names)                                            0.261    45.674
n4994.in[1] (.names)                                             1.014    46.688
n4994.out[0] (.names)                                            0.261    46.949
n4997.in[0] (.names)                                             1.014    47.963
n4997.out[0] (.names)                                            0.261    48.224
n5035.in[1] (.names)                                             1.014    49.238
n5035.out[0] (.names)                                            0.261    49.499
n4863.in[0] (.names)                                             1.014    50.513
n4863.out[0] (.names)                                            0.261    50.774
n4879.in[1] (.names)                                             1.014    51.787
n4879.out[0] (.names)                                            0.261    52.048
n2631.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2631.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n3009.Q[0] (.latch clocked by pclk)
Endpoint  : n2585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3009.clk[0] (.latch)                                            1.014     1.014
n3009.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5091.in[0] (.names)                                             1.014     2.070
n5091.out[0] (.names)                                            0.261     2.331
n5587.in[0] (.names)                                             1.014     3.344
n5587.out[0] (.names)                                            0.261     3.605
n5473.in[2] (.names)                                             1.014     4.619
n5473.out[0] (.names)                                            0.261     4.880
n5589.in[0] (.names)                                             1.014     5.894
n5589.out[0] (.names)                                            0.261     6.155
n5590.in[0] (.names)                                             1.014     7.169
n5590.out[0] (.names)                                            0.261     7.430
n5591.in[0] (.names)                                             1.014     8.444
n5591.out[0] (.names)                                            0.261     8.705
n5530.in[3] (.names)                                             1.014     9.719
n5530.out[0] (.names)                                            0.261     9.980
n5602.in[1] (.names)                                             1.014    10.993
n5602.out[0] (.names)                                            0.261    11.254
n5603.in[0] (.names)                                             1.014    12.268
n5603.out[0] (.names)                                            0.261    12.529
n5544.in[1] (.names)                                             1.014    13.543
n5544.out[0] (.names)                                            0.261    13.804
n5604.in[1] (.names)                                             1.014    14.818
n5604.out[0] (.names)                                            0.261    15.079
n5570.in[0] (.names)                                             1.014    16.093
n5570.out[0] (.names)                                            0.261    16.354
n2900.in[0] (.names)                                             1.014    17.367
n2900.out[0] (.names)                                            0.261    17.628
n5493.in[0] (.names)                                             1.014    18.642
n5493.out[0] (.names)                                            0.261    18.903
n5564.in[0] (.names)                                             1.014    19.917
n5564.out[0] (.names)                                            0.261    20.178
n5561.in[2] (.names)                                             1.014    21.192
n5561.out[0] (.names)                                            0.261    21.453
n5562.in[0] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5566.in[0] (.names)                                             1.014    23.742
n5566.out[0] (.names)                                            0.261    24.003
n2568.in[0] (.names)                                             1.014    25.016
n2568.out[0] (.names)                                            0.261    25.277
n5495.in[1] (.names)                                             1.014    26.291
n5495.out[0] (.names)                                            0.261    26.552
n5496.in[1] (.names)                                             1.014    27.566
n5496.out[0] (.names)                                            0.261    27.827
n4991.in[0] (.names)                                             1.014    28.841
n4991.out[0] (.names)                                            0.261    29.102
n5180.in[0] (.names)                                             1.014    30.116
n5180.out[0] (.names)                                            0.261    30.377
n5145.in[0] (.names)                                             1.014    31.390
n5145.out[0] (.names)                                            0.261    31.651
n5181.in[0] (.names)                                             1.014    32.665
n5181.out[0] (.names)                                            0.261    32.926
n2663.in[1] (.names)                                             1.014    33.940
n2663.out[0] (.names)                                            0.261    34.201
n5182.in[1] (.names)                                             1.014    35.215
n5182.out[0] (.names)                                            0.261    35.476
n5169.in[0] (.names)                                             1.014    36.490
n5169.out[0] (.names)                                            0.261    36.751
n5183.in[2] (.names)                                             1.014    37.765
n5183.out[0] (.names)                                            0.261    38.026
n5152.in[2] (.names)                                             1.014    39.039
n5152.out[0] (.names)                                            0.261    39.300
n3283.in[0] (.names)                                             1.014    40.314
n3283.out[0] (.names)                                            0.261    40.575
n5061.in[1] (.names)                                             1.014    41.589
n5061.out[0] (.names)                                            0.261    41.850
n5073.in[0] (.names)                                             1.014    42.864
n5073.out[0] (.names)                                            0.261    43.125
n5078.in[1] (.names)                                             1.014    44.139
n5078.out[0] (.names)                                            0.261    44.400
n4974.in[0] (.names)                                             1.014    45.413
n4974.out[0] (.names)                                            0.261    45.674
n4994.in[1] (.names)                                             1.014    46.688
n4994.out[0] (.names)                                            0.261    46.949
n5083.in[0] (.names)                                             1.014    47.963
n5083.out[0] (.names)                                            0.261    48.224
n3092.in[0] (.names)                                             1.014    49.238
n3092.out[0] (.names)                                            0.261    49.499
n4980.in[2] (.names)                                             1.014    50.513
n4980.out[0] (.names)                                            0.261    50.774
n4971.in[0] (.names)                                             1.014    51.787
n4971.out[0] (.names)                                            0.261    52.048
n2585.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2585.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n3009.Q[0] (.latch clocked by pclk)
Endpoint  : n5072.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3009.clk[0] (.latch)                                            1.014     1.014
n3009.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5091.in[0] (.names)                                             1.014     2.070
n5091.out[0] (.names)                                            0.261     2.331
n5587.in[0] (.names)                                             1.014     3.344
n5587.out[0] (.names)                                            0.261     3.605
n5473.in[2] (.names)                                             1.014     4.619
n5473.out[0] (.names)                                            0.261     4.880
n5589.in[0] (.names)                                             1.014     5.894
n5589.out[0] (.names)                                            0.261     6.155
n5590.in[0] (.names)                                             1.014     7.169
n5590.out[0] (.names)                                            0.261     7.430
n5591.in[0] (.names)                                             1.014     8.444
n5591.out[0] (.names)                                            0.261     8.705
n5530.in[3] (.names)                                             1.014     9.719
n5530.out[0] (.names)                                            0.261     9.980
n5602.in[1] (.names)                                             1.014    10.993
n5602.out[0] (.names)                                            0.261    11.254
n5603.in[0] (.names)                                             1.014    12.268
n5603.out[0] (.names)                                            0.261    12.529
n5544.in[1] (.names)                                             1.014    13.543
n5544.out[0] (.names)                                            0.261    13.804
n5604.in[1] (.names)                                             1.014    14.818
n5604.out[0] (.names)                                            0.261    15.079
n5570.in[0] (.names)                                             1.014    16.093
n5570.out[0] (.names)                                            0.261    16.354
n2900.in[0] (.names)                                             1.014    17.367
n2900.out[0] (.names)                                            0.261    17.628
n5493.in[0] (.names)                                             1.014    18.642
n5493.out[0] (.names)                                            0.261    18.903
n5564.in[0] (.names)                                             1.014    19.917
n5564.out[0] (.names)                                            0.261    20.178
n5561.in[2] (.names)                                             1.014    21.192
n5561.out[0] (.names)                                            0.261    21.453
n5562.in[0] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5566.in[0] (.names)                                             1.014    23.742
n5566.out[0] (.names)                                            0.261    24.003
n2568.in[0] (.names)                                             1.014    25.016
n2568.out[0] (.names)                                            0.261    25.277
n5495.in[1] (.names)                                             1.014    26.291
n5495.out[0] (.names)                                            0.261    26.552
n5496.in[1] (.names)                                             1.014    27.566
n5496.out[0] (.names)                                            0.261    27.827
n4991.in[0] (.names)                                             1.014    28.841
n4991.out[0] (.names)                                            0.261    29.102
n5180.in[0] (.names)                                             1.014    30.116
n5180.out[0] (.names)                                            0.261    30.377
n5145.in[0] (.names)                                             1.014    31.390
n5145.out[0] (.names)                                            0.261    31.651
n5181.in[0] (.names)                                             1.014    32.665
n5181.out[0] (.names)                                            0.261    32.926
n2663.in[1] (.names)                                             1.014    33.940
n2663.out[0] (.names)                                            0.261    34.201
n5182.in[1] (.names)                                             1.014    35.215
n5182.out[0] (.names)                                            0.261    35.476
n5169.in[0] (.names)                                             1.014    36.490
n5169.out[0] (.names)                                            0.261    36.751
n5183.in[2] (.names)                                             1.014    37.765
n5183.out[0] (.names)                                            0.261    38.026
n5152.in[2] (.names)                                             1.014    39.039
n5152.out[0] (.names)                                            0.261    39.300
n3283.in[0] (.names)                                             1.014    40.314
n3283.out[0] (.names)                                            0.261    40.575
n5061.in[1] (.names)                                             1.014    41.589
n5061.out[0] (.names)                                            0.261    41.850
n5073.in[0] (.names)                                             1.014    42.864
n5073.out[0] (.names)                                            0.261    43.125
n5078.in[1] (.names)                                             1.014    44.139
n5078.out[0] (.names)                                            0.261    44.400
n4974.in[0] (.names)                                             1.014    45.413
n4974.out[0] (.names)                                            0.261    45.674
n4994.in[1] (.names)                                             1.014    46.688
n4994.out[0] (.names)                                            0.261    46.949
n5083.in[0] (.names)                                             1.014    47.963
n5083.out[0] (.names)                                            0.261    48.224
n3092.in[0] (.names)                                             1.014    49.238
n3092.out[0] (.names)                                            0.261    49.499
n4980.in[2] (.names)                                             1.014    50.513
n4980.out[0] (.names)                                            0.261    50.774
n4971.in[0] (.names)                                             1.014    51.787
n4971.out[0] (.names)                                            0.261    52.048
n5072.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5072.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n3009.Q[0] (.latch clocked by pclk)
Endpoint  : n2612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3009.clk[0] (.latch)                                            1.014     1.014
n3009.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5091.in[0] (.names)                                             1.014     2.070
n5091.out[0] (.names)                                            0.261     2.331
n5587.in[0] (.names)                                             1.014     3.344
n5587.out[0] (.names)                                            0.261     3.605
n5473.in[2] (.names)                                             1.014     4.619
n5473.out[0] (.names)                                            0.261     4.880
n5589.in[0] (.names)                                             1.014     5.894
n5589.out[0] (.names)                                            0.261     6.155
n5590.in[0] (.names)                                             1.014     7.169
n5590.out[0] (.names)                                            0.261     7.430
n5591.in[0] (.names)                                             1.014     8.444
n5591.out[0] (.names)                                            0.261     8.705
n5530.in[3] (.names)                                             1.014     9.719
n5530.out[0] (.names)                                            0.261     9.980
n5602.in[1] (.names)                                             1.014    10.993
n5602.out[0] (.names)                                            0.261    11.254
n5603.in[0] (.names)                                             1.014    12.268
n5603.out[0] (.names)                                            0.261    12.529
n5544.in[1] (.names)                                             1.014    13.543
n5544.out[0] (.names)                                            0.261    13.804
n5604.in[1] (.names)                                             1.014    14.818
n5604.out[0] (.names)                                            0.261    15.079
n5570.in[0] (.names)                                             1.014    16.093
n5570.out[0] (.names)                                            0.261    16.354
n2900.in[0] (.names)                                             1.014    17.367
n2900.out[0] (.names)                                            0.261    17.628
n5493.in[0] (.names)                                             1.014    18.642
n5493.out[0] (.names)                                            0.261    18.903
n5564.in[0] (.names)                                             1.014    19.917
n5564.out[0] (.names)                                            0.261    20.178
n5561.in[2] (.names)                                             1.014    21.192
n5561.out[0] (.names)                                            0.261    21.453
n5562.in[0] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5566.in[0] (.names)                                             1.014    23.742
n5566.out[0] (.names)                                            0.261    24.003
n2568.in[0] (.names)                                             1.014    25.016
n2568.out[0] (.names)                                            0.261    25.277
n5495.in[1] (.names)                                             1.014    26.291
n5495.out[0] (.names)                                            0.261    26.552
n5496.in[1] (.names)                                             1.014    27.566
n5496.out[0] (.names)                                            0.261    27.827
n4991.in[0] (.names)                                             1.014    28.841
n4991.out[0] (.names)                                            0.261    29.102
n5357.in[0] (.names)                                             1.014    30.116
n5357.out[0] (.names)                                            0.261    30.377
n5485.in[1] (.names)                                             1.014    31.390
n5485.out[0] (.names)                                            0.261    31.651
n5488.in[0] (.names)                                             1.014    32.665
n5488.out[0] (.names)                                            0.261    32.926
n4871.in[1] (.names)                                             1.014    33.940
n4871.out[0] (.names)                                            0.261    34.201
n5516.in[0] (.names)                                             1.014    35.215
n5516.out[0] (.names)                                            0.261    35.476
n5517.in[0] (.names)                                             1.014    36.490
n5517.out[0] (.names)                                            0.261    36.751
n4884.in[3] (.names)                                             1.014    37.765
n4884.out[0] (.names)                                            0.261    38.026
n3177.in[0] (.names)                                             1.014    39.039
n3177.out[0] (.names)                                            0.261    39.300
n3274.in[2] (.names)                                             1.014    40.314
n3274.out[0] (.names)                                            0.261    40.575
n3364.in[2] (.names)                                             1.014    41.589
n3364.out[0] (.names)                                            0.261    41.850
n3403.in[2] (.names)                                             1.014    42.864
n3403.out[0] (.names)                                            0.261    43.125
n3240.in[0] (.names)                                             1.014    44.139
n3240.out[0] (.names)                                            0.261    44.400
n2438.in[0] (.names)                                             1.014    45.413
n2438.out[0] (.names)                                            0.261    45.674
n3401.in[1] (.names)                                             1.014    46.688
n3401.out[0] (.names)                                            0.261    46.949
n3359.in[1] (.names)                                             1.014    47.963
n3359.out[0] (.names)                                            0.261    48.224
n2389.in[2] (.names)                                             1.014    49.238
n2389.out[0] (.names)                                            0.261    49.499
n3309.in[0] (.names)                                             1.014    50.513
n3309.out[0] (.names)                                            0.261    50.774
n2889.in[1] (.names)                                             1.014    51.787
n2889.out[0] (.names)                                            0.261    52.048
n2612.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2612.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n2234.Q[0] (.latch clocked by pclk)
Endpoint  : n5174.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2234.clk[0] (.latch)                                            1.014     1.014
n2234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8539.in[0] (.names)                                             1.014     2.070
n8539.out[0] (.names)                                            0.261     2.331
n8506.in[1] (.names)                                             1.014     3.344
n8506.out[0] (.names)                                            0.261     3.605
n8441.in[1] (.names)                                             1.014     4.619
n8441.out[0] (.names)                                            0.261     4.880
n8507.in[0] (.names)                                             1.014     5.894
n8507.out[0] (.names)                                            0.261     6.155
n8508.in[0] (.names)                                             1.014     7.169
n8508.out[0] (.names)                                            0.261     7.430
n8509.in[1] (.names)                                             1.014     8.444
n8509.out[0] (.names)                                            0.261     8.705
n6768.in[1] (.names)                                             1.014     9.719
n6768.out[0] (.names)                                            0.261     9.980
n7970.in[0] (.names)                                             1.014    10.993
n7970.out[0] (.names)                                            0.261    11.254
n7973.in[1] (.names)                                             1.014    12.268
n7973.out[0] (.names)                                            0.261    12.529
n5224.in[0] (.names)                                             1.014    13.543
n5224.out[0] (.names)                                            0.261    13.804
n5225.in[1] (.names)                                             1.014    14.818
n5225.out[0] (.names)                                            0.261    15.079
n5227.in[0] (.names)                                             1.014    16.093
n5227.out[0] (.names)                                            0.261    16.354
n5231.in[0] (.names)                                             1.014    17.367
n5231.out[0] (.names)                                            0.261    17.628
n5232.in[2] (.names)                                             1.014    18.642
n5232.out[0] (.names)                                            0.261    18.903
n5233.in[0] (.names)                                             1.014    19.917
n5233.out[0] (.names)                                            0.261    20.178
n5234.in[0] (.names)                                             1.014    21.192
n5234.out[0] (.names)                                            0.261    21.453
n5245.in[0] (.names)                                             1.014    22.467
n5245.out[0] (.names)                                            0.261    22.728
n5390.in[1] (.names)                                             1.014    23.742
n5390.out[0] (.names)                                            0.261    24.003
n5397.in[2] (.names)                                             1.014    25.016
n5397.out[0] (.names)                                            0.261    25.277
n5060.in[0] (.names)                                             1.014    26.291
n5060.out[0] (.names)                                            0.261    26.552
n5394.in[0] (.names)                                             1.014    27.566
n5394.out[0] (.names)                                            0.261    27.827
n5395.in[0] (.names)                                             1.014    28.841
n5395.out[0] (.names)                                            0.261    29.102
n4985.in[0] (.names)                                             1.014    30.116
n4985.out[0] (.names)                                            0.261    30.377
n2987.in[1] (.names)                                             1.014    31.390
n2987.out[0] (.names)                                            0.261    31.651
n5283.in[2] (.names)                                             1.014    32.665
n5283.out[0] (.names)                                            0.261    32.926
n5271.in[1] (.names)                                             1.014    33.940
n5271.out[0] (.names)                                            0.261    34.201
n5352.in[0] (.names)                                             1.014    35.215
n5352.out[0] (.names)                                            0.261    35.476
n5353.in[1] (.names)                                             1.014    36.490
n5353.out[0] (.names)                                            0.261    36.751
n2387.in[0] (.names)                                             1.014    37.765
n2387.out[0] (.names)                                            0.261    38.026
n5372.in[2] (.names)                                             1.014    39.039
n5372.out[0] (.names)                                            0.261    39.300
n5366.in[1] (.names)                                             1.014    40.314
n5366.out[0] (.names)                                            0.261    40.575
n5376.in[0] (.names)                                             1.014    41.589
n5376.out[0] (.names)                                            0.261    41.850
n5367.in[1] (.names)                                             1.014    42.864
n5367.out[0] (.names)                                            0.261    43.125
n5377.in[0] (.names)                                             1.014    44.139
n5377.out[0] (.names)                                            0.261    44.400
n5421.in[0] (.names)                                             1.014    45.413
n5421.out[0] (.names)                                            0.261    45.674
n5221.in[0] (.names)                                             1.014    46.688
n5221.out[0] (.names)                                            0.261    46.949
n2945.in[1] (.names)                                             1.014    47.963
n2945.out[0] (.names)                                            0.261    48.224
n5424.in[1] (.names)                                             1.014    49.238
n5424.out[0] (.names)                                            0.261    49.499
n2544.in[0] (.names)                                             1.014    50.513
n2544.out[0] (.names)                                            0.261    50.774
n2829.in[0] (.names)                                             1.014    51.787
n2829.out[0] (.names)                                            0.261    52.048
n5174.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5174.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n7089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n7535.in[0] (.names)                                             1.014    42.864
n7535.out[0] (.names)                                            0.261    43.125
n7262.in[2] (.names)                                             1.014    44.139
n7262.out[0] (.names)                                            0.261    44.400
n7093.in[1] (.names)                                             1.014    45.413
n7093.out[0] (.names)                                            0.261    45.674
n2744.in[0] (.names)                                             1.014    46.688
n2744.out[0] (.names)                                            0.261    46.949
n7263.in[0] (.names)                                             1.014    47.963
n7263.out[0] (.names)                                            0.261    48.224
n7264.in[0] (.names)                                             1.014    49.238
n7264.out[0] (.names)                                            0.261    49.499
n7266.in[2] (.names)                                             1.014    50.513
n7266.out[0] (.names)                                            0.261    50.774
n5712.in[0] (.names)                                             1.014    51.787
n5712.out[0] (.names)                                            0.261    52.048
n7089.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7089.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n2592.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n7535.in[0] (.names)                                             1.014    42.864
n7535.out[0] (.names)                                            0.261    43.125
n7262.in[2] (.names)                                             1.014    44.139
n7262.out[0] (.names)                                            0.261    44.400
n7093.in[1] (.names)                                             1.014    45.413
n7093.out[0] (.names)                                            0.261    45.674
n2744.in[0] (.names)                                             1.014    46.688
n2744.out[0] (.names)                                            0.261    46.949
n7263.in[0] (.names)                                             1.014    47.963
n7263.out[0] (.names)                                            0.261    48.224
n7264.in[0] (.names)                                             1.014    49.238
n7264.out[0] (.names)                                            0.261    49.499
n7266.in[2] (.names)                                             1.014    50.513
n7266.out[0] (.names)                                            0.261    50.774
n5681.in[1] (.names)                                             1.014    51.787
n5681.out[0] (.names)                                            0.261    52.048
n2592.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2592.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n7253.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n7535.in[0] (.names)                                             1.014    42.864
n7535.out[0] (.names)                                            0.261    43.125
n7262.in[2] (.names)                                             1.014    44.139
n7262.out[0] (.names)                                            0.261    44.400
n7093.in[1] (.names)                                             1.014    45.413
n7093.out[0] (.names)                                            0.261    45.674
n2744.in[0] (.names)                                             1.014    46.688
n2744.out[0] (.names)                                            0.261    46.949
n7263.in[0] (.names)                                             1.014    47.963
n7263.out[0] (.names)                                            0.261    48.224
n7264.in[0] (.names)                                             1.014    49.238
n7264.out[0] (.names)                                            0.261    49.499
n7266.in[2] (.names)                                             1.014    50.513
n7266.out[0] (.names)                                            0.261    50.774
n5681.in[1] (.names)                                             1.014    51.787
n5681.out[0] (.names)                                            0.261    52.048
n7253.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7253.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n4920.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n3263.in[0] (.names)                                             1.014    42.864
n3263.out[0] (.names)                                            0.261    43.125
n7476.in[0] (.names)                                             1.014    44.139
n7476.out[0] (.names)                                            0.261    44.400
n2133.in[0] (.names)                                             1.014    45.413
n2133.out[0] (.names)                                            0.261    45.674
n7545.in[0] (.names)                                             1.014    46.688
n7545.out[0] (.names)                                            0.261    46.949
n7487.in[0] (.names)                                             1.014    47.963
n7487.out[0] (.names)                                            0.261    48.224
n7488.in[0] (.names)                                             1.014    49.238
n7488.out[0] (.names)                                            0.261    49.499
n7494.in[2] (.names)                                             1.014    50.513
n7494.out[0] (.names)                                            0.261    50.774
n4919.in[0] (.names)                                             1.014    51.787
n4919.out[0] (.names)                                            0.261    52.048
n4920.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4920.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n7495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n3263.in[0] (.names)                                             1.014    42.864
n3263.out[0] (.names)                                            0.261    43.125
n7476.in[0] (.names)                                             1.014    44.139
n7476.out[0] (.names)                                            0.261    44.400
n2133.in[0] (.names)                                             1.014    45.413
n2133.out[0] (.names)                                            0.261    45.674
n7545.in[0] (.names)                                             1.014    46.688
n7545.out[0] (.names)                                            0.261    46.949
n7487.in[0] (.names)                                             1.014    47.963
n7487.out[0] (.names)                                            0.261    48.224
n7488.in[0] (.names)                                             1.014    49.238
n7488.out[0] (.names)                                            0.261    49.499
n7494.in[2] (.names)                                             1.014    50.513
n7494.out[0] (.names)                                            0.261    50.774
n4919.in[0] (.names)                                             1.014    51.787
n4919.out[0] (.names)                                            0.261    52.048
n7495.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7495.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n5612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n3263.in[0] (.names)                                             1.014    42.864
n3263.out[0] (.names)                                            0.261    43.125
n7476.in[0] (.names)                                             1.014    44.139
n7476.out[0] (.names)                                            0.261    44.400
n2133.in[0] (.names)                                             1.014    45.413
n2133.out[0] (.names)                                            0.261    45.674
n7545.in[0] (.names)                                             1.014    46.688
n7545.out[0] (.names)                                            0.261    46.949
n7487.in[0] (.names)                                             1.014    47.963
n7487.out[0] (.names)                                            0.261    48.224
n7488.in[0] (.names)                                             1.014    49.238
n7488.out[0] (.names)                                            0.261    49.499
n7494.in[2] (.names)                                             1.014    50.513
n7494.out[0] (.names)                                            0.261    50.774
n5611.in[1] (.names)                                             1.014    51.787
n5611.out[0] (.names)                                            0.261    52.048
n5612.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5612.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n7544.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7434.in[2] (.names)                                             1.014    21.192
n7434.out[0] (.names)                                            0.261    21.453
n7533.in[0] (.names)                                             1.014    22.467
n7533.out[0] (.names)                                            0.261    22.728
n7345.in[0] (.names)                                             1.014    23.742
n7345.out[0] (.names)                                            0.261    24.003
n7427.in[0] (.names)                                             1.014    25.016
n7427.out[0] (.names)                                            0.261    25.277
n7430.in[0] (.names)                                             1.014    26.291
n7430.out[0] (.names)                                            0.261    26.552
n7431.in[0] (.names)                                             1.014    27.566
n7431.out[0] (.names)                                            0.261    27.827
n7432.in[0] (.names)                                             1.014    28.841
n7432.out[0] (.names)                                            0.261    29.102
n7448.in[0] (.names)                                             1.014    30.116
n7448.out[0] (.names)                                            0.261    30.377
n7534.in[1] (.names)                                             1.014    31.390
n7534.out[0] (.names)                                            0.261    31.651
n7538.in[0] (.names)                                             1.014    32.665
n7538.out[0] (.names)                                            0.261    32.926
n7530.in[0] (.names)                                             1.014    33.940
n7530.out[0] (.names)                                            0.261    34.201
n3276.in[1] (.names)                                             1.014    35.215
n3276.out[0] (.names)                                            0.261    35.476
n3080.in[1] (.names)                                             1.014    36.490
n3080.out[0] (.names)                                            0.261    36.751
n7324.in[0] (.names)                                             1.014    37.765
n7324.out[0] (.names)                                            0.261    38.026
n7539.in[0] (.names)                                             1.014    39.039
n7539.out[0] (.names)                                            0.261    39.300
n7540.in[3] (.names)                                             1.014    40.314
n7540.out[0] (.names)                                            0.261    40.575
n7541.in[0] (.names)                                             1.014    41.589
n7541.out[0] (.names)                                            0.261    41.850
n3263.in[0] (.names)                                             1.014    42.864
n3263.out[0] (.names)                                            0.261    43.125
n7476.in[0] (.names)                                             1.014    44.139
n7476.out[0] (.names)                                            0.261    44.400
n2133.in[0] (.names)                                             1.014    45.413
n2133.out[0] (.names)                                            0.261    45.674
n7545.in[0] (.names)                                             1.014    46.688
n7545.out[0] (.names)                                            0.261    46.949
n7487.in[0] (.names)                                             1.014    47.963
n7487.out[0] (.names)                                            0.261    48.224
n7488.in[0] (.names)                                             1.014    49.238
n7488.out[0] (.names)                                            0.261    49.499
n7494.in[2] (.names)                                             1.014    50.513
n7494.out[0] (.names)                                            0.261    50.774
n5611.in[1] (.names)                                             1.014    51.787
n5611.out[0] (.names)                                            0.261    52.048
n7544.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7544.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n7159.Q[0] (.latch clocked by pclk)
Endpoint  : n4164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7159.clk[0] (.latch)                                            1.014     1.014
n7159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7138.in[1] (.names)                                             1.014     2.070
n7138.out[0] (.names)                                            0.261     2.331
n7160.in[2] (.names)                                             1.014     3.344
n7160.out[0] (.names)                                            0.261     3.605
n7104.in[0] (.names)                                             1.014     4.619
n7104.out[0] (.names)                                            0.261     4.880
n7105.in[1] (.names)                                             1.014     5.894
n7105.out[0] (.names)                                            0.261     6.155
n7564.in[1] (.names)                                             1.014     7.169
n7564.out[0] (.names)                                            0.261     7.430
n7563.in[3] (.names)                                             1.014     8.444
n7563.out[0] (.names)                                            0.261     8.705
n7299.in[0] (.names)                                             1.014     9.719
n7299.out[0] (.names)                                            0.261     9.980
n7461.in[1] (.names)                                             1.014    10.993
n7461.out[0] (.names)                                            0.261    11.254
n3892.in[2] (.names)                                             1.014    12.268
n3892.out[0] (.names)                                            0.261    12.529
n7463.in[2] (.names)                                             1.014    13.543
n7463.out[0] (.names)                                            0.261    13.804
n7465.in[2] (.names)                                             1.014    14.818
n7465.out[0] (.names)                                            0.261    15.079
n7466.in[0] (.names)                                             1.014    16.093
n7466.out[0] (.names)                                            0.261    16.354
n7467.in[0] (.names)                                             1.014    17.367
n7467.out[0] (.names)                                            0.261    17.628
n2421.in[0] (.names)                                             1.014    18.642
n2421.out[0] (.names)                                            0.261    18.903
n7504.in[2] (.names)                                             1.014    19.917
n7504.out[0] (.names)                                            0.261    20.178
n7553.in[1] (.names)                                             1.014    21.192
n7553.out[0] (.names)                                            0.261    21.453
n7436.in[1] (.names)                                             1.014    22.467
n7436.out[0] (.names)                                            0.261    22.728
n3193.in[0] (.names)                                             1.014    23.742
n3193.out[0] (.names)                                            0.261    24.003
n7498.in[1] (.names)                                             1.014    25.016
n7498.out[0] (.names)                                            0.261    25.277
n7512.in[1] (.names)                                             1.014    26.291
n7512.out[0] (.names)                                            0.261    26.552
n7475.in[0] (.names)                                             1.014    27.566
n7475.out[0] (.names)                                            0.261    27.827
n7492.in[0] (.names)                                             1.014    28.841
n7492.out[0] (.names)                                            0.261    29.102
n7493.in[2] (.names)                                             1.014    30.116
n7493.out[0] (.names)                                            0.261    30.377
n7496.in[2] (.names)                                             1.014    31.390
n7496.out[0] (.names)                                            0.261    31.651
n7499.in[0] (.names)                                             1.014    32.665
n7499.out[0] (.names)                                            0.261    32.926
n2849.in[1] (.names)                                             1.014    33.940
n2849.out[0] (.names)                                            0.261    34.201
n2420.in[0] (.names)                                             1.014    35.215
n2420.out[0] (.names)                                            0.261    35.476
n7478.in[0] (.names)                                             1.014    36.490
n7478.out[0] (.names)                                            0.261    36.751
n7479.in[1] (.names)                                             1.014    37.765
n7479.out[0] (.names)                                            0.261    38.026
n7480.in[0] (.names)                                             1.014    39.039
n7480.out[0] (.names)                                            0.261    39.300
n7501.in[0] (.names)                                             1.014    40.314
n7501.out[0] (.names)                                            0.261    40.575
n7507.in[2] (.names)                                             1.014    41.589
n7507.out[0] (.names)                                            0.261    41.850
n7509.in[1] (.names)                                             1.014    42.864
n7509.out[0] (.names)                                            0.261    43.125
n7510.in[0] (.names)                                             1.014    44.139
n7510.out[0] (.names)                                            0.261    44.400
n2955.in[0] (.names)                                             1.014    45.413
n2955.out[0] (.names)                                            0.261    45.674
n7511.in[1] (.names)                                             1.014    46.688
n7511.out[0] (.names)                                            0.261    46.949
n2961.in[0] (.names)                                             1.014    47.963
n2961.out[0] (.names)                                            0.261    48.224
n7454.in[2] (.names)                                             1.014    49.238
n7454.out[0] (.names)                                            0.261    49.499
n7458.in[0] (.names)                                             1.014    50.513
n7458.out[0] (.names)                                            0.261    50.774
n5643.in[1] (.names)                                             1.014    51.787
n5643.out[0] (.names)                                            0.261    52.048
n4164.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4164.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n3299.Q[0] (.latch clocked by pclk)
Endpoint  : n2320.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3299.clk[0] (.latch)                                            1.014     1.014
n3299.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4789.in[0] (.names)                                             1.014     2.070
n4789.out[0] (.names)                                            0.261     2.331
n4791.in[3] (.names)                                             1.014     3.344
n4791.out[0] (.names)                                            0.261     3.605
n2861.in[0] (.names)                                             1.014     4.619
n2861.out[0] (.names)                                            0.261     4.880
n4752.in[0] (.names)                                             1.014     5.894
n4752.out[0] (.names)                                            0.261     6.155
n4753.in[3] (.names)                                             1.014     7.169
n4753.out[0] (.names)                                            0.261     7.430
n4759.in[0] (.names)                                             1.014     8.444
n4759.out[0] (.names)                                            0.261     8.705
n4760.in[0] (.names)                                             1.014     9.719
n4760.out[0] (.names)                                            0.261     9.980
n4764.in[1] (.names)                                             1.014    10.993
n4764.out[0] (.names)                                            0.261    11.254
n4766.in[3] (.names)                                             1.014    12.268
n4766.out[0] (.names)                                            0.261    12.529
n4799.in[0] (.names)                                             1.014    13.543
n4799.out[0] (.names)                                            0.261    13.804
n4800.in[2] (.names)                                             1.014    14.818
n4800.out[0] (.names)                                            0.261    15.079
n2805.in[0] (.names)                                             1.014    16.093
n2805.out[0] (.names)                                            0.261    16.354
n4680.in[0] (.names)                                             1.014    17.367
n4680.out[0] (.names)                                            0.261    17.628
n3512.in[0] (.names)                                             1.014    18.642
n3512.out[0] (.names)                                            0.261    18.903
n4465.in[0] (.names)                                             1.014    19.917
n4465.out[0] (.names)                                            0.261    20.178
n4466.in[3] (.names)                                             1.014    21.192
n4466.out[0] (.names)                                            0.261    21.453
n4470.in[1] (.names)                                             1.014    22.467
n4470.out[0] (.names)                                            0.261    22.728
n4474.in[2] (.names)                                             1.014    23.742
n4474.out[0] (.names)                                            0.261    24.003
n2723.in[0] (.names)                                             1.014    25.016
n2723.out[0] (.names)                                            0.261    25.277
n8284.in[0] (.names)                                             1.014    26.291
n8284.out[0] (.names)                                            0.261    26.552
n8289.in[1] (.names)                                             1.014    27.566
n8289.out[0] (.names)                                            0.261    27.827
n2683.in[1] (.names)                                             1.014    28.841
n2683.out[0] (.names)                                            0.261    29.102
n8287.in[1] (.names)                                             1.014    30.116
n8287.out[0] (.names)                                            0.261    30.377
n8228.in[0] (.names)                                             1.014    31.390
n8228.out[0] (.names)                                            0.261    31.651
n8229.in[0] (.names)                                             1.014    32.665
n8229.out[0] (.names)                                            0.261    32.926
n8233.in[0] (.names)                                             1.014    33.940
n8233.out[0] (.names)                                            0.261    34.201
n8236.in[0] (.names)                                             1.014    35.215
n8236.out[0] (.names)                                            0.261    35.476
n5658.in[0] (.names)                                             1.014    36.490
n5658.out[0] (.names)                                            0.261    36.751
n8187.in[0] (.names)                                             1.014    37.765
n8187.out[0] (.names)                                            0.261    38.026
n8188.in[0] (.names)                                             1.014    39.039
n8188.out[0] (.names)                                            0.261    39.300
n3021.in[1] (.names)                                             1.014    40.314
n3021.out[0] (.names)                                            0.261    40.575
n8280.in[1] (.names)                                             1.014    41.589
n8280.out[0] (.names)                                            0.261    41.850
n8297.in[2] (.names)                                             1.014    42.864
n8297.out[0] (.names)                                            0.261    43.125
n2636.in[0] (.names)                                             1.014    44.139
n2636.out[0] (.names)                                            0.261    44.400
n8365.in[0] (.names)                                             1.014    45.413
n8365.out[0] (.names)                                            0.261    45.674
n8366.in[0] (.names)                                             1.014    46.688
n8366.out[0] (.names)                                            0.261    46.949
n8367.in[0] (.names)                                             1.014    47.963
n8367.out[0] (.names)                                            0.261    48.224
n3286.in[0] (.names)                                             1.014    49.238
n3286.out[0] (.names)                                            0.261    49.499
n8368.in[0] (.names)                                             1.014    50.513
n8368.out[0] (.names)                                            0.261    50.774
n3173.in[1] (.names)                                             1.014    51.787
n3173.out[0] (.names)                                            0.261    52.048
n2320.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2320.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n6915.Q[0] (.latch clocked by pclk)
Endpoint  : n7214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6915.clk[0] (.latch)                                            1.014     1.014
n6915.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7738.in[0] (.names)                                             1.014     2.070
n7738.out[0] (.names)                                            0.261     2.331
n2582.in[0] (.names)                                             1.014     3.344
n2582.out[0] (.names)                                            0.261     3.605
n7774.in[1] (.names)                                             1.014     4.619
n7774.out[0] (.names)                                            0.261     4.880
n7775.in[0] (.names)                                             1.014     5.894
n7775.out[0] (.names)                                            0.261     6.155
n7776.in[1] (.names)                                             1.014     7.169
n7776.out[0] (.names)                                            0.261     7.430
n7777.in[0] (.names)                                             1.014     8.444
n7777.out[0] (.names)                                            0.261     8.705
n7779.in[1] (.names)                                             1.014     9.719
n7779.out[0] (.names)                                            0.261     9.980
n7056.in[1] (.names)                                             1.014    10.993
n7056.out[0] (.names)                                            0.261    11.254
n7780.in[0] (.names)                                             1.014    12.268
n7780.out[0] (.names)                                            0.261    12.529
n7782.in[1] (.names)                                             1.014    13.543
n7782.out[0] (.names)                                            0.261    13.804
n7784.in[1] (.names)                                             1.014    14.818
n7784.out[0] (.names)                                            0.261    15.079
n7786.in[1] (.names)                                             1.014    16.093
n7786.out[0] (.names)                                            0.261    16.354
n7787.in[0] (.names)                                             1.014    17.367
n7787.out[0] (.names)                                            0.261    17.628
n7791.in[0] (.names)                                             1.014    18.642
n7791.out[0] (.names)                                            0.261    18.903
n7792.in[0] (.names)                                             1.014    19.917
n7792.out[0] (.names)                                            0.261    20.178
n7793.in[0] (.names)                                             1.014    21.192
n7793.out[0] (.names)                                            0.261    21.453
n7794.in[1] (.names)                                             1.014    22.467
n7794.out[0] (.names)                                            0.261    22.728
n7225.in[1] (.names)                                             1.014    23.742
n7225.out[0] (.names)                                            0.261    24.003
n7226.in[2] (.names)                                             1.014    25.016
n7226.out[0] (.names)                                            0.261    25.277
n7229.in[0] (.names)                                             1.014    26.291
n7229.out[0] (.names)                                            0.261    26.552
n7230.in[0] (.names)                                             1.014    27.566
n7230.out[0] (.names)                                            0.261    27.827
n7235.in[0] (.names)                                             1.014    28.841
n7235.out[0] (.names)                                            0.261    29.102
n7273.in[1] (.names)                                             1.014    30.116
n7273.out[0] (.names)                                            0.261    30.377
n7153.in[0] (.names)                                             1.014    31.390
n7153.out[0] (.names)                                            0.261    31.651
n7276.in[0] (.names)                                             1.014    32.665
n7276.out[0] (.names)                                            0.261    32.926
n7277.in[0] (.names)                                             1.014    33.940
n7277.out[0] (.names)                                            0.261    34.201
n7281.in[0] (.names)                                             1.014    35.215
n7281.out[0] (.names)                                            0.261    35.476
n2969.in[1] (.names)                                             1.014    36.490
n2969.out[0] (.names)                                            0.261    36.751
n7283.in[0] (.names)                                             1.014    37.765
n7283.out[0] (.names)                                            0.261    38.026
n7271.in[0] (.names)                                             1.014    39.039
n7271.out[0] (.names)                                            0.261    39.300
n7272.in[0] (.names)                                             1.014    40.314
n7272.out[0] (.names)                                            0.261    40.575
n7275.in[1] (.names)                                             1.014    41.589
n7275.out[0] (.names)                                            0.261    41.850
n7092.in[0] (.names)                                             1.014    42.864
n7092.out[0] (.names)                                            0.261    43.125
n5746.in[0] (.names)                                             1.014    44.139
n5746.out[0] (.names)                                            0.261    44.400
n7215.in[0] (.names)                                             1.014    45.413
n7215.out[0] (.names)                                            0.261    45.674
n5759.in[3] (.names)                                             1.014    46.688
n5759.out[0] (.names)                                            0.261    46.949
n7217.in[0] (.names)                                             1.014    47.963
n7217.out[0] (.names)                                            0.261    48.224
n2366.in[0] (.names)                                             1.014    49.238
n2366.out[0] (.names)                                            0.261    49.499
n5718.in[1] (.names)                                             1.014    50.513
n5718.out[0] (.names)                                            0.261    50.774
n5749.in[0] (.names)                                             1.014    51.787
n5749.out[0] (.names)                                            0.261    52.048
n7214.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7214.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n2234.Q[0] (.latch clocked by pclk)
Endpoint  : n11266.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2234.clk[0] (.latch)                                            1.014     1.014
n2234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8539.in[0] (.names)                                             1.014     2.070
n8539.out[0] (.names)                                            0.261     2.331
n8506.in[1] (.names)                                             1.014     3.344
n8506.out[0] (.names)                                            0.261     3.605
n8441.in[1] (.names)                                             1.014     4.619
n8441.out[0] (.names)                                            0.261     4.880
n8507.in[0] (.names)                                             1.014     5.894
n8507.out[0] (.names)                                            0.261     6.155
n8508.in[0] (.names)                                             1.014     7.169
n8508.out[0] (.names)                                            0.261     7.430
n8509.in[1] (.names)                                             1.014     8.444
n8509.out[0] (.names)                                            0.261     8.705
n6768.in[1] (.names)                                             1.014     9.719
n6768.out[0] (.names)                                            0.261     9.980
n7970.in[0] (.names)                                             1.014    10.993
n7970.out[0] (.names)                                            0.261    11.254
n7973.in[1] (.names)                                             1.014    12.268
n7973.out[0] (.names)                                            0.261    12.529
n5224.in[0] (.names)                                             1.014    13.543
n5224.out[0] (.names)                                            0.261    13.804
n5225.in[1] (.names)                                             1.014    14.818
n5225.out[0] (.names)                                            0.261    15.079
n5227.in[0] (.names)                                             1.014    16.093
n5227.out[0] (.names)                                            0.261    16.354
n5231.in[0] (.names)                                             1.014    17.367
n5231.out[0] (.names)                                            0.261    17.628
n5232.in[2] (.names)                                             1.014    18.642
n5232.out[0] (.names)                                            0.261    18.903
n5233.in[0] (.names)                                             1.014    19.917
n5233.out[0] (.names)                                            0.261    20.178
n5234.in[0] (.names)                                             1.014    21.192
n5234.out[0] (.names)                                            0.261    21.453
n5245.in[0] (.names)                                             1.014    22.467
n5245.out[0] (.names)                                            0.261    22.728
n5390.in[1] (.names)                                             1.014    23.742
n5390.out[0] (.names)                                            0.261    24.003
n5397.in[2] (.names)                                             1.014    25.016
n5397.out[0] (.names)                                            0.261    25.277
n5060.in[0] (.names)                                             1.014    26.291
n5060.out[0] (.names)                                            0.261    26.552
n5394.in[0] (.names)                                             1.014    27.566
n5394.out[0] (.names)                                            0.261    27.827
n5395.in[0] (.names)                                             1.014    28.841
n5395.out[0] (.names)                                            0.261    29.102
n4985.in[0] (.names)                                             1.014    30.116
n4985.out[0] (.names)                                            0.261    30.377
n2987.in[1] (.names)                                             1.014    31.390
n2987.out[0] (.names)                                            0.261    31.651
n5283.in[2] (.names)                                             1.014    32.665
n5283.out[0] (.names)                                            0.261    32.926
n5271.in[1] (.names)                                             1.014    33.940
n5271.out[0] (.names)                                            0.261    34.201
n5352.in[0] (.names)                                             1.014    35.215
n5352.out[0] (.names)                                            0.261    35.476
n5353.in[1] (.names)                                             1.014    36.490
n5353.out[0] (.names)                                            0.261    36.751
n2387.in[0] (.names)                                             1.014    37.765
n2387.out[0] (.names)                                            0.261    38.026
n5372.in[2] (.names)                                             1.014    39.039
n5372.out[0] (.names)                                            0.261    39.300
n5366.in[1] (.names)                                             1.014    40.314
n5366.out[0] (.names)                                            0.261    40.575
n5376.in[0] (.names)                                             1.014    41.589
n5376.out[0] (.names)                                            0.261    41.850
n5367.in[1] (.names)                                             1.014    42.864
n5367.out[0] (.names)                                            0.261    43.125
n5377.in[0] (.names)                                             1.014    44.139
n5377.out[0] (.names)                                            0.261    44.400
n5421.in[0] (.names)                                             1.014    45.413
n5421.out[0] (.names)                                            0.261    45.674
n5221.in[0] (.names)                                             1.014    46.688
n5221.out[0] (.names)                                            0.261    46.949
n2945.in[1] (.names)                                             1.014    47.963
n2945.out[0] (.names)                                            0.261    48.224
n5424.in[1] (.names)                                             1.014    49.238
n5424.out[0] (.names)                                            0.261    49.499
n2544.in[0] (.names)                                             1.014    50.513
n2544.out[0] (.names)                                            0.261    50.774
n5010.in[1] (.names)                                             1.014    51.787
n5010.out[0] (.names)                                            0.261    52.048
n11266.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11266.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n10861.Q[0] (.latch clocked by pclk)
Endpoint  : n11003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10861.clk[0] (.latch)                                           1.014     1.014
n10861.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10862.in[0] (.names)                                            1.014     2.070
n10862.out[0] (.names)                                           0.261     2.331
n11099.in[0] (.names)                                            1.014     3.344
n11099.out[0] (.names)                                           0.261     3.605
n11100.in[0] (.names)                                            1.014     4.619
n11100.out[0] (.names)                                           0.261     4.880
n11102.in[1] (.names)                                            1.014     5.894
n11102.out[0] (.names)                                           0.261     6.155
n11123.in[1] (.names)                                            1.014     7.169
n11123.out[0] (.names)                                           0.261     7.430
n11125.in[1] (.names)                                            1.014     8.444
n11125.out[0] (.names)                                           0.261     8.705
n10737.in[0] (.names)                                            1.014     9.719
n10737.out[0] (.names)                                           0.261     9.980
n10738.in[3] (.names)                                            1.014    10.993
n10738.out[0] (.names)                                           0.261    11.254
n10734.in[2] (.names)                                            1.014    12.268
n10734.out[0] (.names)                                           0.261    12.529
n10735.in[0] (.names)                                            1.014    13.543
n10735.out[0] (.names)                                           0.261    13.804
n10740.in[1] (.names)                                            1.014    14.818
n10740.out[0] (.names)                                           0.261    15.079
n10744.in[2] (.names)                                            1.014    16.093
n10744.out[0] (.names)                                           0.261    16.354
n10745.in[0] (.names)                                            1.014    17.367
n10745.out[0] (.names)                                           0.261    17.628
n10750.in[1] (.names)                                            1.014    18.642
n10750.out[0] (.names)                                           0.261    18.903
n10755.in[0] (.names)                                            1.014    19.917
n10755.out[0] (.names)                                           0.261    20.178
n10756.in[0] (.names)                                            1.014    21.192
n10756.out[0] (.names)                                           0.261    21.453
n10757.in[0] (.names)                                            1.014    22.467
n10757.out[0] (.names)                                           0.261    22.728
n10763.in[1] (.names)                                            1.014    23.742
n10763.out[0] (.names)                                           0.261    24.003
n10764.in[0] (.names)                                            1.014    25.016
n10764.out[0] (.names)                                           0.261    25.277
n10635.in[1] (.names)                                            1.014    26.291
n10635.out[0] (.names)                                           0.261    26.552
n10631.in[2] (.names)                                            1.014    27.566
n10631.out[0] (.names)                                           0.261    27.827
n10638.in[0] (.names)                                            1.014    28.841
n10638.out[0] (.names)                                           0.261    29.102
n2974.in[0] (.names)                                             1.014    30.116
n2974.out[0] (.names)                                            0.261    30.377
n11657.in[0] (.names)                                            1.014    31.390
n11657.out[0] (.names)                                           0.261    31.651
n11658.in[2] (.names)                                            1.014    32.665
n11658.out[0] (.names)                                           0.261    32.926
n11662.in[3] (.names)                                            1.014    33.940
n11662.out[0] (.names)                                           0.261    34.201
n11665.in[0] (.names)                                            1.014    35.215
n11665.out[0] (.names)                                           0.261    35.476
n11680.in[2] (.names)                                            1.014    36.490
n11680.out[0] (.names)                                           0.261    36.751
n11703.in[0] (.names)                                            1.014    37.765
n11703.out[0] (.names)                                           0.261    38.026
n11705.in[0] (.names)                                            1.014    39.039
n11705.out[0] (.names)                                           0.261    39.300
n11707.in[2] (.names)                                            1.014    40.314
n11707.out[0] (.names)                                           0.261    40.575
n8598.in[1] (.names)                                             1.014    41.589
n8598.out[0] (.names)                                            0.261    41.850
n11708.in[0] (.names)                                            1.014    42.864
n11708.out[0] (.names)                                           0.261    43.125
n10973.in[0] (.names)                                            1.014    44.139
n10973.out[0] (.names)                                           0.261    44.400
n10976.in[0] (.names)                                            1.014    45.413
n10976.out[0] (.names)                                           0.261    45.674
n10988.in[0] (.names)                                            1.014    46.688
n10988.out[0] (.names)                                           0.261    46.949
n10937.in[0] (.names)                                            1.014    47.963
n10937.out[0] (.names)                                           0.261    48.224
n11043.in[0] (.names)                                            1.014    49.238
n11043.out[0] (.names)                                           0.261    49.499
n10998.in[0] (.names)                                            1.014    50.513
n10998.out[0] (.names)                                           0.261    50.774
n10999.in[0] (.names)                                            1.014    51.787
n10999.out[0] (.names)                                           0.261    52.048
n11003.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11003.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n12306.Q[0] (.latch clocked by pclk)
Endpoint  : n3210.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12306.clk[0] (.latch)                                           1.014     1.014
n12306.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12307.in[2] (.names)                                            1.014     2.070
n12307.out[0] (.names)                                           0.261     2.331
n12308.in[1] (.names)                                            1.014     3.344
n12308.out[0] (.names)                                           0.261     3.605
n11454.in[0] (.names)                                            1.014     4.619
n11454.out[0] (.names)                                           0.261     4.880
n10096.in[0] (.names)                                            1.014     5.894
n10096.out[0] (.names)                                           0.261     6.155
n12309.in[1] (.names)                                            1.014     7.169
n12309.out[0] (.names)                                           0.261     7.430
n12140.in[0] (.names)                                            1.014     8.444
n12140.out[0] (.names)                                           0.261     8.705
n12315.in[2] (.names)                                            1.014     9.719
n12315.out[0] (.names)                                           0.261     9.980
n12319.in[0] (.names)                                            1.014    10.993
n12319.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n2254.in[1] (.names)                                             1.014    13.543
n2254.out[0] (.names)                                            0.261    13.804
n9887.in[1] (.names)                                             1.014    14.818
n9887.out[0] (.names)                                            0.261    15.079
n9891.in[0] (.names)                                             1.014    16.093
n9891.out[0] (.names)                                            0.261    16.354
n9880.in[0] (.names)                                             1.014    17.367
n9880.out[0] (.names)                                            0.261    17.628
n9892.in[0] (.names)                                             1.014    18.642
n9892.out[0] (.names)                                            0.261    18.903
n2456.in[1] (.names)                                             1.014    19.917
n2456.out[0] (.names)                                            0.261    20.178
n4045.in[0] (.names)                                             1.014    21.192
n4045.out[0] (.names)                                            0.261    21.453
n3739.in[3] (.names)                                             1.014    22.467
n3739.out[0] (.names)                                            0.261    22.728
n4041.in[3] (.names)                                             1.014    23.742
n4041.out[0] (.names)                                            0.261    24.003
n4042.in[2] (.names)                                             1.014    25.016
n4042.out[0] (.names)                                            0.261    25.277
n4108.in[1] (.names)                                             1.014    26.291
n4108.out[0] (.names)                                            0.261    26.552
n6200.in[1] (.names)                                             1.014    27.566
n6200.out[0] (.names)                                            0.261    27.827
n6228.in[2] (.names)                                             1.014    28.841
n6228.out[0] (.names)                                            0.261    29.102
n6252.in[1] (.names)                                             1.014    30.116
n6252.out[0] (.names)                                            0.261    30.377
n6337.in[0] (.names)                                             1.014    31.390
n6337.out[0] (.names)                                            0.261    31.651
n6238.in[0] (.names)                                             1.014    32.665
n6238.out[0] (.names)                                            0.261    32.926
n6346.in[0] (.names)                                             1.014    33.940
n6346.out[0] (.names)                                            0.261    34.201
n6344.in[2] (.names)                                             1.014    35.215
n6344.out[0] (.names)                                            0.261    35.476
n6339.in[1] (.names)                                             1.014    36.490
n6339.out[0] (.names)                                            0.261    36.751
n6338.in[0] (.names)                                             1.014    37.765
n6338.out[0] (.names)                                            0.261    38.026
n6340.in[1] (.names)                                             1.014    39.039
n6340.out[0] (.names)                                            0.261    39.300
n6176.in[0] (.names)                                             1.014    40.314
n6176.out[0] (.names)                                            0.261    40.575
n5640.in[2] (.names)                                             1.014    41.589
n5640.out[0] (.names)                                            0.261    41.850
n5788.in[0] (.names)                                             1.014    42.864
n5788.out[0] (.names)                                            0.261    43.125
n5881.in[0] (.names)                                             1.014    44.139
n5881.out[0] (.names)                                            0.261    44.400
n5882.in[0] (.names)                                             1.014    45.413
n5882.out[0] (.names)                                            0.261    45.674
n5883.in[1] (.names)                                             1.014    46.688
n5883.out[0] (.names)                                            0.261    46.949
n5886.in[0] (.names)                                             1.014    47.963
n5886.out[0] (.names)                                            0.261    48.224
n3166.in[1] (.names)                                             1.014    49.238
n3166.out[0] (.names)                                            0.261    49.499
n5889.in[1] (.names)                                             1.014    50.513
n5889.out[0] (.names)                                            0.261    50.774
n3209.in[0] (.names)                                             1.014    51.787
n3209.out[0] (.names)                                            0.261    52.048
n3210.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3210.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n12306.Q[0] (.latch clocked by pclk)
Endpoint  : n6016.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12306.clk[0] (.latch)                                           1.014     1.014
n12306.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12307.in[2] (.names)                                            1.014     2.070
n12307.out[0] (.names)                                           0.261     2.331
n12308.in[1] (.names)                                            1.014     3.344
n12308.out[0] (.names)                                           0.261     3.605
n11454.in[0] (.names)                                            1.014     4.619
n11454.out[0] (.names)                                           0.261     4.880
n10096.in[0] (.names)                                            1.014     5.894
n10096.out[0] (.names)                                           0.261     6.155
n12309.in[1] (.names)                                            1.014     7.169
n12309.out[0] (.names)                                           0.261     7.430
n12140.in[0] (.names)                                            1.014     8.444
n12140.out[0] (.names)                                           0.261     8.705
n12315.in[2] (.names)                                            1.014     9.719
n12315.out[0] (.names)                                           0.261     9.980
n12319.in[0] (.names)                                            1.014    10.993
n12319.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n2254.in[1] (.names)                                             1.014    13.543
n2254.out[0] (.names)                                            0.261    13.804
n9887.in[1] (.names)                                             1.014    14.818
n9887.out[0] (.names)                                            0.261    15.079
n9891.in[0] (.names)                                             1.014    16.093
n9891.out[0] (.names)                                            0.261    16.354
n9880.in[0] (.names)                                             1.014    17.367
n9880.out[0] (.names)                                            0.261    17.628
n9892.in[0] (.names)                                             1.014    18.642
n9892.out[0] (.names)                                            0.261    18.903
n2456.in[1] (.names)                                             1.014    19.917
n2456.out[0] (.names)                                            0.261    20.178
n4045.in[0] (.names)                                             1.014    21.192
n4045.out[0] (.names)                                            0.261    21.453
n3739.in[3] (.names)                                             1.014    22.467
n3739.out[0] (.names)                                            0.261    22.728
n4041.in[3] (.names)                                             1.014    23.742
n4041.out[0] (.names)                                            0.261    24.003
n4042.in[2] (.names)                                             1.014    25.016
n4042.out[0] (.names)                                            0.261    25.277
n4108.in[1] (.names)                                             1.014    26.291
n4108.out[0] (.names)                                            0.261    26.552
n6200.in[1] (.names)                                             1.014    27.566
n6200.out[0] (.names)                                            0.261    27.827
n6228.in[2] (.names)                                             1.014    28.841
n6228.out[0] (.names)                                            0.261    29.102
n6252.in[1] (.names)                                             1.014    30.116
n6252.out[0] (.names)                                            0.261    30.377
n6337.in[0] (.names)                                             1.014    31.390
n6337.out[0] (.names)                                            0.261    31.651
n6238.in[0] (.names)                                             1.014    32.665
n6238.out[0] (.names)                                            0.261    32.926
n6346.in[0] (.names)                                             1.014    33.940
n6346.out[0] (.names)                                            0.261    34.201
n6344.in[2] (.names)                                             1.014    35.215
n6344.out[0] (.names)                                            0.261    35.476
n6339.in[1] (.names)                                             1.014    36.490
n6339.out[0] (.names)                                            0.261    36.751
n6338.in[0] (.names)                                             1.014    37.765
n6338.out[0] (.names)                                            0.261    38.026
n6340.in[1] (.names)                                             1.014    39.039
n6340.out[0] (.names)                                            0.261    39.300
n6176.in[0] (.names)                                             1.014    40.314
n6176.out[0] (.names)                                            0.261    40.575
n5640.in[2] (.names)                                             1.014    41.589
n5640.out[0] (.names)                                            0.261    41.850
n5788.in[0] (.names)                                             1.014    42.864
n5788.out[0] (.names)                                            0.261    43.125
n5881.in[0] (.names)                                             1.014    44.139
n5881.out[0] (.names)                                            0.261    44.400
n5882.in[0] (.names)                                             1.014    45.413
n5882.out[0] (.names)                                            0.261    45.674
n5883.in[1] (.names)                                             1.014    46.688
n5883.out[0] (.names)                                            0.261    46.949
n5886.in[0] (.names)                                             1.014    47.963
n5886.out[0] (.names)                                            0.261    48.224
n3166.in[1] (.names)                                             1.014    49.238
n3166.out[0] (.names)                                            0.261    49.499
n5889.in[1] (.names)                                             1.014    50.513
n5889.out[0] (.names)                                            0.261    50.774
n6014.in[0] (.names)                                             1.014    51.787
n6014.out[0] (.names)                                            0.261    52.048
n6016.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6016.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n12306.Q[0] (.latch clocked by pclk)
Endpoint  : n2187.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12306.clk[0] (.latch)                                           1.014     1.014
n12306.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12307.in[2] (.names)                                            1.014     2.070
n12307.out[0] (.names)                                           0.261     2.331
n12308.in[1] (.names)                                            1.014     3.344
n12308.out[0] (.names)                                           0.261     3.605
n11454.in[0] (.names)                                            1.014     4.619
n11454.out[0] (.names)                                           0.261     4.880
n10096.in[0] (.names)                                            1.014     5.894
n10096.out[0] (.names)                                           0.261     6.155
n12309.in[1] (.names)                                            1.014     7.169
n12309.out[0] (.names)                                           0.261     7.430
n12140.in[0] (.names)                                            1.014     8.444
n12140.out[0] (.names)                                           0.261     8.705
n12315.in[2] (.names)                                            1.014     9.719
n12315.out[0] (.names)                                           0.261     9.980
n12319.in[0] (.names)                                            1.014    10.993
n12319.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n2254.in[1] (.names)                                             1.014    13.543
n2254.out[0] (.names)                                            0.261    13.804
n9887.in[1] (.names)                                             1.014    14.818
n9887.out[0] (.names)                                            0.261    15.079
n9891.in[0] (.names)                                             1.014    16.093
n9891.out[0] (.names)                                            0.261    16.354
n9880.in[0] (.names)                                             1.014    17.367
n9880.out[0] (.names)                                            0.261    17.628
n9892.in[0] (.names)                                             1.014    18.642
n9892.out[0] (.names)                                            0.261    18.903
n2456.in[1] (.names)                                             1.014    19.917
n2456.out[0] (.names)                                            0.261    20.178
n4045.in[0] (.names)                                             1.014    21.192
n4045.out[0] (.names)                                            0.261    21.453
n3739.in[3] (.names)                                             1.014    22.467
n3739.out[0] (.names)                                            0.261    22.728
n4041.in[3] (.names)                                             1.014    23.742
n4041.out[0] (.names)                                            0.261    24.003
n4042.in[2] (.names)                                             1.014    25.016
n4042.out[0] (.names)                                            0.261    25.277
n4108.in[1] (.names)                                             1.014    26.291
n4108.out[0] (.names)                                            0.261    26.552
n6200.in[1] (.names)                                             1.014    27.566
n6200.out[0] (.names)                                            0.261    27.827
n6228.in[2] (.names)                                             1.014    28.841
n6228.out[0] (.names)                                            0.261    29.102
n6252.in[1] (.names)                                             1.014    30.116
n6252.out[0] (.names)                                            0.261    30.377
n6337.in[0] (.names)                                             1.014    31.390
n6337.out[0] (.names)                                            0.261    31.651
n6238.in[0] (.names)                                             1.014    32.665
n6238.out[0] (.names)                                            0.261    32.926
n6346.in[0] (.names)                                             1.014    33.940
n6346.out[0] (.names)                                            0.261    34.201
n6344.in[2] (.names)                                             1.014    35.215
n6344.out[0] (.names)                                            0.261    35.476
n6339.in[1] (.names)                                             1.014    36.490
n6339.out[0] (.names)                                            0.261    36.751
n6338.in[0] (.names)                                             1.014    37.765
n6338.out[0] (.names)                                            0.261    38.026
n6340.in[1] (.names)                                             1.014    39.039
n6340.out[0] (.names)                                            0.261    39.300
n6176.in[0] (.names)                                             1.014    40.314
n6176.out[0] (.names)                                            0.261    40.575
n5640.in[2] (.names)                                             1.014    41.589
n5640.out[0] (.names)                                            0.261    41.850
n5788.in[0] (.names)                                             1.014    42.864
n5788.out[0] (.names)                                            0.261    43.125
n5881.in[0] (.names)                                             1.014    44.139
n5881.out[0] (.names)                                            0.261    44.400
n5882.in[0] (.names)                                             1.014    45.413
n5882.out[0] (.names)                                            0.261    45.674
n5883.in[1] (.names)                                             1.014    46.688
n5883.out[0] (.names)                                            0.261    46.949
n5886.in[0] (.names)                                             1.014    47.963
n5886.out[0] (.names)                                            0.261    48.224
n3166.in[1] (.names)                                             1.014    49.238
n3166.out[0] (.names)                                            0.261    49.499
n7558.in[0] (.names)                                             1.014    50.513
n7558.out[0] (.names)                                            0.261    50.774
n5748.in[1] (.names)                                             1.014    51.787
n5748.out[0] (.names)                                            0.261    52.048
n2187.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2187.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n12306.Q[0] (.latch clocked by pclk)
Endpoint  : n7565.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12306.clk[0] (.latch)                                           1.014     1.014
n12306.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12307.in[2] (.names)                                            1.014     2.070
n12307.out[0] (.names)                                           0.261     2.331
n12308.in[1] (.names)                                            1.014     3.344
n12308.out[0] (.names)                                           0.261     3.605
n11454.in[0] (.names)                                            1.014     4.619
n11454.out[0] (.names)                                           0.261     4.880
n10096.in[0] (.names)                                            1.014     5.894
n10096.out[0] (.names)                                           0.261     6.155
n12309.in[1] (.names)                                            1.014     7.169
n12309.out[0] (.names)                                           0.261     7.430
n12140.in[0] (.names)                                            1.014     8.444
n12140.out[0] (.names)                                           0.261     8.705
n12315.in[2] (.names)                                            1.014     9.719
n12315.out[0] (.names)                                           0.261     9.980
n12319.in[0] (.names)                                            1.014    10.993
n12319.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n2254.in[1] (.names)                                             1.014    13.543
n2254.out[0] (.names)                                            0.261    13.804
n9887.in[1] (.names)                                             1.014    14.818
n9887.out[0] (.names)                                            0.261    15.079
n9891.in[0] (.names)                                             1.014    16.093
n9891.out[0] (.names)                                            0.261    16.354
n9880.in[0] (.names)                                             1.014    17.367
n9880.out[0] (.names)                                            0.261    17.628
n9892.in[0] (.names)                                             1.014    18.642
n9892.out[0] (.names)                                            0.261    18.903
n2456.in[1] (.names)                                             1.014    19.917
n2456.out[0] (.names)                                            0.261    20.178
n4045.in[0] (.names)                                             1.014    21.192
n4045.out[0] (.names)                                            0.261    21.453
n3739.in[3] (.names)                                             1.014    22.467
n3739.out[0] (.names)                                            0.261    22.728
n4041.in[3] (.names)                                             1.014    23.742
n4041.out[0] (.names)                                            0.261    24.003
n4042.in[2] (.names)                                             1.014    25.016
n4042.out[0] (.names)                                            0.261    25.277
n4108.in[1] (.names)                                             1.014    26.291
n4108.out[0] (.names)                                            0.261    26.552
n6200.in[1] (.names)                                             1.014    27.566
n6200.out[0] (.names)                                            0.261    27.827
n6228.in[2] (.names)                                             1.014    28.841
n6228.out[0] (.names)                                            0.261    29.102
n6252.in[1] (.names)                                             1.014    30.116
n6252.out[0] (.names)                                            0.261    30.377
n6337.in[0] (.names)                                             1.014    31.390
n6337.out[0] (.names)                                            0.261    31.651
n6238.in[0] (.names)                                             1.014    32.665
n6238.out[0] (.names)                                            0.261    32.926
n6346.in[0] (.names)                                             1.014    33.940
n6346.out[0] (.names)                                            0.261    34.201
n6344.in[2] (.names)                                             1.014    35.215
n6344.out[0] (.names)                                            0.261    35.476
n6339.in[1] (.names)                                             1.014    36.490
n6339.out[0] (.names)                                            0.261    36.751
n6338.in[0] (.names)                                             1.014    37.765
n6338.out[0] (.names)                                            0.261    38.026
n6340.in[1] (.names)                                             1.014    39.039
n6340.out[0] (.names)                                            0.261    39.300
n6176.in[0] (.names)                                             1.014    40.314
n6176.out[0] (.names)                                            0.261    40.575
n5640.in[2] (.names)                                             1.014    41.589
n5640.out[0] (.names)                                            0.261    41.850
n5788.in[0] (.names)                                             1.014    42.864
n5788.out[0] (.names)                                            0.261    43.125
n5881.in[0] (.names)                                             1.014    44.139
n5881.out[0] (.names)                                            0.261    44.400
n5882.in[0] (.names)                                             1.014    45.413
n5882.out[0] (.names)                                            0.261    45.674
n5883.in[1] (.names)                                             1.014    46.688
n5883.out[0] (.names)                                            0.261    46.949
n5886.in[0] (.names)                                             1.014    47.963
n5886.out[0] (.names)                                            0.261    48.224
n3166.in[1] (.names)                                             1.014    49.238
n3166.out[0] (.names)                                            0.261    49.499
n7558.in[0] (.names)                                             1.014    50.513
n7558.out[0] (.names)                                            0.261    50.774
n5748.in[1] (.names)                                             1.014    51.787
n5748.out[0] (.names)                                            0.261    52.048
n7565.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7565.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n8717.Q[0] (.latch clocked by pclk)
Endpoint  : n9924.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8717.clk[0] (.latch)                                            1.014     1.014
n8717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8711.in[0] (.names)                                             1.014     2.070
n8711.out[0] (.names)                                            0.261     2.331
n8712.in[0] (.names)                                             1.014     3.344
n8712.out[0] (.names)                                            0.261     3.605
n2868.in[0] (.names)                                             1.014     4.619
n2868.out[0] (.names)                                            0.261     4.880
n8714.in[0] (.names)                                             1.014     5.894
n8714.out[0] (.names)                                            0.261     6.155
n8715.in[0] (.names)                                             1.014     7.169
n8715.out[0] (.names)                                            0.261     7.430
n3658.in[0] (.names)                                             1.014     8.444
n3658.out[0] (.names)                                            0.261     8.705
n8716.in[0] (.names)                                             1.014     9.719
n8716.out[0] (.names)                                            0.261     9.980
n8719.in[1] (.names)                                             1.014    10.993
n8719.out[0] (.names)                                            0.261    11.254
n8720.in[0] (.names)                                             1.014    12.268
n8720.out[0] (.names)                                            0.261    12.529
n8721.in[0] (.names)                                             1.014    13.543
n8721.out[0] (.names)                                            0.261    13.804
n8722.in[1] (.names)                                             1.014    14.818
n8722.out[0] (.names)                                            0.261    15.079
n8733.in[2] (.names)                                             1.014    16.093
n8733.out[0] (.names)                                            0.261    16.354
n8734.in[0] (.names)                                             1.014    17.367
n8734.out[0] (.names)                                            0.261    17.628
n8735.in[1] (.names)                                             1.014    18.642
n8735.out[0] (.names)                                            0.261    18.903
n2662.in[2] (.names)                                             1.014    19.917
n2662.out[0] (.names)                                            0.261    20.178
n4732.in[2] (.names)                                             1.014    21.192
n4732.out[0] (.names)                                            0.261    21.453
n4723.in[1] (.names)                                             1.014    22.467
n4723.out[0] (.names)                                            0.261    22.728
n4716.in[0] (.names)                                             1.014    23.742
n4716.out[0] (.names)                                            0.261    24.003
n4717.in[3] (.names)                                             1.014    25.016
n4717.out[0] (.names)                                            0.261    25.277
n2604.in[0] (.names)                                             1.014    26.291
n2604.out[0] (.names)                                            0.261    26.552
n4250.in[0] (.names)                                             1.014    27.566
n4250.out[0] (.names)                                            0.261    27.827
n4724.in[0] (.names)                                             1.014    28.841
n4724.out[0] (.names)                                            0.261    29.102
n2207.in[0] (.names)                                             1.014    30.116
n2207.out[0] (.names)                                            0.261    30.377
n4683.in[0] (.names)                                             1.014    31.390
n4683.out[0] (.names)                                            0.261    31.651
n4684.in[3] (.names)                                             1.014    32.665
n4684.out[0] (.names)                                            0.261    32.926
n4687.in[0] (.names)                                             1.014    33.940
n4687.out[0] (.names)                                            0.261    34.201
n4664.in[0] (.names)                                             1.014    35.215
n4664.out[0] (.names)                                            0.261    35.476
n4665.in[3] (.names)                                             1.014    36.490
n4665.out[0] (.names)                                            0.261    36.751
n4675.in[0] (.names)                                             1.014    37.765
n4675.out[0] (.names)                                            0.261    38.026
n4711.in[1] (.names)                                             1.014    39.039
n4711.out[0] (.names)                                            0.261    39.300
n3200.in[3] (.names)                                             1.014    40.314
n3200.out[0] (.names)                                            0.261    40.575
n4712.in[0] (.names)                                             1.014    41.589
n4712.out[0] (.names)                                            0.261    41.850
n4713.in[0] (.names)                                             1.014    42.864
n4713.out[0] (.names)                                            0.261    43.125
n3318.in[1] (.names)                                             1.014    44.139
n3318.out[0] (.names)                                            0.261    44.400
n3404.in[0] (.names)                                             1.014    45.413
n3404.out[0] (.names)                                            0.261    45.674
n4558.in[0] (.names)                                             1.014    46.688
n4558.out[0] (.names)                                            0.261    46.949
n4544.in[1] (.names)                                             1.014    47.963
n4544.out[0] (.names)                                            0.261    48.224
n2405.in[1] (.names)                                             1.014    49.238
n2405.out[0] (.names)                                            0.261    49.499
n9920.in[0] (.names)                                             1.014    50.513
n9920.out[0] (.names)                                            0.261    50.774
n9921.in[0] (.names)                                             1.014    51.787
n9921.out[0] (.names)                                            0.261    52.048
n9924.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9924.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n8717.Q[0] (.latch clocked by pclk)
Endpoint  : n8804.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8717.clk[0] (.latch)                                            1.014     1.014
n8717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8711.in[0] (.names)                                             1.014     2.070
n8711.out[0] (.names)                                            0.261     2.331
n8712.in[0] (.names)                                             1.014     3.344
n8712.out[0] (.names)                                            0.261     3.605
n2868.in[0] (.names)                                             1.014     4.619
n2868.out[0] (.names)                                            0.261     4.880
n8714.in[0] (.names)                                             1.014     5.894
n8714.out[0] (.names)                                            0.261     6.155
n8715.in[0] (.names)                                             1.014     7.169
n8715.out[0] (.names)                                            0.261     7.430
n3658.in[0] (.names)                                             1.014     8.444
n3658.out[0] (.names)                                            0.261     8.705
n8716.in[0] (.names)                                             1.014     9.719
n8716.out[0] (.names)                                            0.261     9.980
n8719.in[1] (.names)                                             1.014    10.993
n8719.out[0] (.names)                                            0.261    11.254
n8720.in[0] (.names)                                             1.014    12.268
n8720.out[0] (.names)                                            0.261    12.529
n8721.in[0] (.names)                                             1.014    13.543
n8721.out[0] (.names)                                            0.261    13.804
n8722.in[1] (.names)                                             1.014    14.818
n8722.out[0] (.names)                                            0.261    15.079
n8733.in[2] (.names)                                             1.014    16.093
n8733.out[0] (.names)                                            0.261    16.354
n8734.in[0] (.names)                                             1.014    17.367
n8734.out[0] (.names)                                            0.261    17.628
n8735.in[1] (.names)                                             1.014    18.642
n8735.out[0] (.names)                                            0.261    18.903
n2662.in[2] (.names)                                             1.014    19.917
n2662.out[0] (.names)                                            0.261    20.178
n4732.in[2] (.names)                                             1.014    21.192
n4732.out[0] (.names)                                            0.261    21.453
n4723.in[1] (.names)                                             1.014    22.467
n4723.out[0] (.names)                                            0.261    22.728
n4716.in[0] (.names)                                             1.014    23.742
n4716.out[0] (.names)                                            0.261    24.003
n4717.in[3] (.names)                                             1.014    25.016
n4717.out[0] (.names)                                            0.261    25.277
n2604.in[0] (.names)                                             1.014    26.291
n2604.out[0] (.names)                                            0.261    26.552
n4250.in[0] (.names)                                             1.014    27.566
n4250.out[0] (.names)                                            0.261    27.827
n4724.in[0] (.names)                                             1.014    28.841
n4724.out[0] (.names)                                            0.261    29.102
n2207.in[0] (.names)                                             1.014    30.116
n2207.out[0] (.names)                                            0.261    30.377
n4683.in[0] (.names)                                             1.014    31.390
n4683.out[0] (.names)                                            0.261    31.651
n4684.in[3] (.names)                                             1.014    32.665
n4684.out[0] (.names)                                            0.261    32.926
n4687.in[0] (.names)                                             1.014    33.940
n4687.out[0] (.names)                                            0.261    34.201
n4664.in[0] (.names)                                             1.014    35.215
n4664.out[0] (.names)                                            0.261    35.476
n4665.in[3] (.names)                                             1.014    36.490
n4665.out[0] (.names)                                            0.261    36.751
n4675.in[0] (.names)                                             1.014    37.765
n4675.out[0] (.names)                                            0.261    38.026
n4711.in[1] (.names)                                             1.014    39.039
n4711.out[0] (.names)                                            0.261    39.300
n3200.in[3] (.names)                                             1.014    40.314
n3200.out[0] (.names)                                            0.261    40.575
n4712.in[0] (.names)                                             1.014    41.589
n4712.out[0] (.names)                                            0.261    41.850
n4713.in[0] (.names)                                             1.014    42.864
n4713.out[0] (.names)                                            0.261    43.125
n3318.in[1] (.names)                                             1.014    44.139
n3318.out[0] (.names)                                            0.261    44.400
n3404.in[0] (.names)                                             1.014    45.413
n3404.out[0] (.names)                                            0.261    45.674
n4558.in[0] (.names)                                             1.014    46.688
n4558.out[0] (.names)                                            0.261    46.949
n4544.in[1] (.names)                                             1.014    47.963
n4544.out[0] (.names)                                            0.261    48.224
n2405.in[1] (.names)                                             1.014    49.238
n2405.out[0] (.names)                                            0.261    49.499
n9920.in[0] (.names)                                             1.014    50.513
n9920.out[0] (.names)                                            0.261    50.774
n8803.in[0] (.names)                                             1.014    51.787
n8803.out[0] (.names)                                            0.261    52.048
n8804.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8804.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n8717.Q[0] (.latch clocked by pclk)
Endpoint  : n10109.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8717.clk[0] (.latch)                                            1.014     1.014
n8717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8711.in[0] (.names)                                             1.014     2.070
n8711.out[0] (.names)                                            0.261     2.331
n8712.in[0] (.names)                                             1.014     3.344
n8712.out[0] (.names)                                            0.261     3.605
n2868.in[0] (.names)                                             1.014     4.619
n2868.out[0] (.names)                                            0.261     4.880
n8714.in[0] (.names)                                             1.014     5.894
n8714.out[0] (.names)                                            0.261     6.155
n8715.in[0] (.names)                                             1.014     7.169
n8715.out[0] (.names)                                            0.261     7.430
n3658.in[0] (.names)                                             1.014     8.444
n3658.out[0] (.names)                                            0.261     8.705
n8716.in[0] (.names)                                             1.014     9.719
n8716.out[0] (.names)                                            0.261     9.980
n8719.in[1] (.names)                                             1.014    10.993
n8719.out[0] (.names)                                            0.261    11.254
n8720.in[0] (.names)                                             1.014    12.268
n8720.out[0] (.names)                                            0.261    12.529
n8721.in[0] (.names)                                             1.014    13.543
n8721.out[0] (.names)                                            0.261    13.804
n8722.in[1] (.names)                                             1.014    14.818
n8722.out[0] (.names)                                            0.261    15.079
n8733.in[2] (.names)                                             1.014    16.093
n8733.out[0] (.names)                                            0.261    16.354
n8734.in[0] (.names)                                             1.014    17.367
n8734.out[0] (.names)                                            0.261    17.628
n8735.in[1] (.names)                                             1.014    18.642
n8735.out[0] (.names)                                            0.261    18.903
n2662.in[2] (.names)                                             1.014    19.917
n2662.out[0] (.names)                                            0.261    20.178
n4732.in[2] (.names)                                             1.014    21.192
n4732.out[0] (.names)                                            0.261    21.453
n4723.in[1] (.names)                                             1.014    22.467
n4723.out[0] (.names)                                            0.261    22.728
n4716.in[0] (.names)                                             1.014    23.742
n4716.out[0] (.names)                                            0.261    24.003
n4717.in[3] (.names)                                             1.014    25.016
n4717.out[0] (.names)                                            0.261    25.277
n2604.in[0] (.names)                                             1.014    26.291
n2604.out[0] (.names)                                            0.261    26.552
n4250.in[0] (.names)                                             1.014    27.566
n4250.out[0] (.names)                                            0.261    27.827
n4724.in[0] (.names)                                             1.014    28.841
n4724.out[0] (.names)                                            0.261    29.102
n2207.in[0] (.names)                                             1.014    30.116
n2207.out[0] (.names)                                            0.261    30.377
n4683.in[0] (.names)                                             1.014    31.390
n4683.out[0] (.names)                                            0.261    31.651
n4684.in[3] (.names)                                             1.014    32.665
n4684.out[0] (.names)                                            0.261    32.926
n4687.in[0] (.names)                                             1.014    33.940
n4687.out[0] (.names)                                            0.261    34.201
n4664.in[0] (.names)                                             1.014    35.215
n4664.out[0] (.names)                                            0.261    35.476
n4665.in[3] (.names)                                             1.014    36.490
n4665.out[0] (.names)                                            0.261    36.751
n4675.in[0] (.names)                                             1.014    37.765
n4675.out[0] (.names)                                            0.261    38.026
n4711.in[1] (.names)                                             1.014    39.039
n4711.out[0] (.names)                                            0.261    39.300
n3200.in[3] (.names)                                             1.014    40.314
n3200.out[0] (.names)                                            0.261    40.575
n4712.in[0] (.names)                                             1.014    41.589
n4712.out[0] (.names)                                            0.261    41.850
n4713.in[0] (.names)                                             1.014    42.864
n4713.out[0] (.names)                                            0.261    43.125
n3318.in[1] (.names)                                             1.014    44.139
n3318.out[0] (.names)                                            0.261    44.400
n3404.in[0] (.names)                                             1.014    45.413
n3404.out[0] (.names)                                            0.261    45.674
n4558.in[0] (.names)                                             1.014    46.688
n4558.out[0] (.names)                                            0.261    46.949
n4544.in[1] (.names)                                             1.014    47.963
n4544.out[0] (.names)                                            0.261    48.224
n2405.in[1] (.names)                                             1.014    49.238
n2405.out[0] (.names)                                            0.261    49.499
n9920.in[0] (.names)                                             1.014    50.513
n9920.out[0] (.names)                                            0.261    50.774
n8803.in[0] (.names)                                             1.014    51.787
n8803.out[0] (.names)                                            0.261    52.048
n10109.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10109.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n9279.Q[0] (.latch clocked by pclk)
Endpoint  : n9130.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9279.clk[0] (.latch)                                            1.014     1.014
n9279.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9284.in[0] (.names)                                             1.014     2.070
n9284.out[0] (.names)                                            0.261     2.331
n9204.in[0] (.names)                                             1.014     3.344
n9204.out[0] (.names)                                            0.261     3.605
n9156.in[0] (.names)                                             1.014     4.619
n9156.out[0] (.names)                                            0.261     4.880
n9157.in[0] (.names)                                             1.014     5.894
n9157.out[0] (.names)                                            0.261     6.155
n9160.in[0] (.names)                                             1.014     7.169
n9160.out[0] (.names)                                            0.261     7.430
n9178.in[2] (.names)                                             1.014     8.444
n9178.out[0] (.names)                                            0.261     8.705
n2685.in[2] (.names)                                             1.014     9.719
n2685.out[0] (.names)                                            0.261     9.980
n9193.in[0] (.names)                                             1.014    10.993
n9193.out[0] (.names)                                            0.261    11.254
n9234.in[1] (.names)                                             1.014    12.268
n9234.out[0] (.names)                                            0.261    12.529
n2408.in[0] (.names)                                             1.014    13.543
n2408.out[0] (.names)                                            0.261    13.804
n9235.in[0] (.names)                                             1.014    14.818
n9235.out[0] (.names)                                            0.261    15.079
n10030.in[1] (.names)                                            1.014    16.093
n10030.out[0] (.names)                                           0.261    16.354
n10120.in[0] (.names)                                            1.014    17.367
n10120.out[0] (.names)                                           0.261    17.628
n9786.in[1] (.names)                                             1.014    18.642
n9786.out[0] (.names)                                            0.261    18.903
n9776.in[3] (.names)                                             1.014    19.917
n9776.out[0] (.names)                                            0.261    20.178
n9777.in[1] (.names)                                             1.014    21.192
n9777.out[0] (.names)                                            0.261    21.453
n9778.in[2] (.names)                                             1.014    22.467
n9778.out[0] (.names)                                            0.261    22.728
n9780.in[1] (.names)                                             1.014    23.742
n9780.out[0] (.names)                                            0.261    24.003
n9691.in[1] (.names)                                             1.014    25.016
n9691.out[0] (.names)                                            0.261    25.277
n9687.in[1] (.names)                                             1.014    26.291
n9687.out[0] (.names)                                            0.261    26.552
n9688.in[1] (.names)                                             1.014    27.566
n9688.out[0] (.names)                                            0.261    27.827
n9682.in[1] (.names)                                             1.014    28.841
n9682.out[0] (.names)                                            0.261    29.102
n2214.in[1] (.names)                                             1.014    30.116
n2214.out[0] (.names)                                            0.261    30.377
n9695.in[1] (.names)                                             1.014    31.390
n9695.out[0] (.names)                                            0.261    31.651
n9544.in[0] (.names)                                             1.014    32.665
n9544.out[0] (.names)                                            0.261    32.926
n9543.in[0] (.names)                                             1.014    33.940
n9543.out[0] (.names)                                            0.261    34.201
n9807.in[0] (.names)                                             1.014    35.215
n9807.out[0] (.names)                                            0.261    35.476
n9793.in[1] (.names)                                             1.014    36.490
n9793.out[0] (.names)                                            0.261    36.751
n9794.in[1] (.names)                                             1.014    37.765
n9794.out[0] (.names)                                            0.261    38.026
n9722.in[1] (.names)                                             1.014    39.039
n9722.out[0] (.names)                                            0.261    39.300
n9549.in[0] (.names)                                             1.014    40.314
n9549.out[0] (.names)                                            0.261    40.575
n2563.in[1] (.names)                                             1.014    41.589
n2563.out[0] (.names)                                            0.261    41.850
n9518.in[1] (.names)                                             1.014    42.864
n9518.out[0] (.names)                                            0.261    43.125
n2765.in[3] (.names)                                             1.014    44.139
n2765.out[0] (.names)                                            0.261    44.400
n2844.in[2] (.names)                                             1.014    45.413
n2844.out[0] (.names)                                            0.261    45.674
n9980.in[1] (.names)                                             1.014    46.688
n9980.out[0] (.names)                                            0.261    46.949
n9919.in[0] (.names)                                             1.014    47.963
n9919.out[0] (.names)                                            0.261    48.224
n9985.in[0] (.names)                                             1.014    49.238
n9985.out[0] (.names)                                            0.261    49.499
n9523.in[0] (.names)                                             1.014    50.513
n9523.out[0] (.names)                                            0.261    50.774
n9129.in[0] (.names)                                             1.014    51.787
n9129.out[0] (.names)                                            0.261    52.048
n9130.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9130.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n9279.Q[0] (.latch clocked by pclk)
Endpoint  : n8587.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9279.clk[0] (.latch)                                            1.014     1.014
n9279.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9284.in[0] (.names)                                             1.014     2.070
n9284.out[0] (.names)                                            0.261     2.331
n9204.in[0] (.names)                                             1.014     3.344
n9204.out[0] (.names)                                            0.261     3.605
n9156.in[0] (.names)                                             1.014     4.619
n9156.out[0] (.names)                                            0.261     4.880
n9157.in[0] (.names)                                             1.014     5.894
n9157.out[0] (.names)                                            0.261     6.155
n9160.in[0] (.names)                                             1.014     7.169
n9160.out[0] (.names)                                            0.261     7.430
n9178.in[2] (.names)                                             1.014     8.444
n9178.out[0] (.names)                                            0.261     8.705
n2685.in[2] (.names)                                             1.014     9.719
n2685.out[0] (.names)                                            0.261     9.980
n9193.in[0] (.names)                                             1.014    10.993
n9193.out[0] (.names)                                            0.261    11.254
n9234.in[1] (.names)                                             1.014    12.268
n9234.out[0] (.names)                                            0.261    12.529
n2408.in[0] (.names)                                             1.014    13.543
n2408.out[0] (.names)                                            0.261    13.804
n9235.in[0] (.names)                                             1.014    14.818
n9235.out[0] (.names)                                            0.261    15.079
n10030.in[1] (.names)                                            1.014    16.093
n10030.out[0] (.names)                                           0.261    16.354
n10120.in[0] (.names)                                            1.014    17.367
n10120.out[0] (.names)                                           0.261    17.628
n9786.in[1] (.names)                                             1.014    18.642
n9786.out[0] (.names)                                            0.261    18.903
n9776.in[3] (.names)                                             1.014    19.917
n9776.out[0] (.names)                                            0.261    20.178
n9777.in[1] (.names)                                             1.014    21.192
n9777.out[0] (.names)                                            0.261    21.453
n9778.in[2] (.names)                                             1.014    22.467
n9778.out[0] (.names)                                            0.261    22.728
n9780.in[1] (.names)                                             1.014    23.742
n9780.out[0] (.names)                                            0.261    24.003
n9789.in[1] (.names)                                             1.014    25.016
n9789.out[0] (.names)                                            0.261    25.277
n9791.in[2] (.names)                                             1.014    26.291
n9791.out[0] (.names)                                            0.261    26.552
n9813.in[2] (.names)                                             1.014    27.566
n9813.out[0] (.names)                                            0.261    27.827
n9798.in[0] (.names)                                             1.014    28.841
n9798.out[0] (.names)                                            0.261    29.102
n9800.in[1] (.names)                                             1.014    30.116
n9800.out[0] (.names)                                            0.261    30.377
n9713.in[2] (.names)                                             1.014    31.390
n9713.out[0] (.names)                                            0.261    31.651
n9714.in[2] (.names)                                             1.014    32.665
n9714.out[0] (.names)                                            0.261    32.926
n9698.in[0] (.names)                                             1.014    33.940
n9698.out[0] (.names)                                            0.261    34.201
n9674.in[0] (.names)                                             1.014    35.215
n9674.out[0] (.names)                                            0.261    35.476
n9696.in[1] (.names)                                             1.014    36.490
n9696.out[0] (.names)                                            0.261    36.751
n9703.in[1] (.names)                                             1.014    37.765
n9703.out[0] (.names)                                            0.261    38.026
n9706.in[1] (.names)                                             1.014    39.039
n9706.out[0] (.names)                                            0.261    39.300
n2937.in[1] (.names)                                             1.014    40.314
n2937.out[0] (.names)                                            0.261    40.575
n9759.in[2] (.names)                                             1.014    41.589
n9759.out[0] (.names)                                            0.261    41.850
n10112.in[2] (.names)                                            1.014    42.864
n10112.out[0] (.names)                                           0.261    43.125
n10113.in[0] (.names)                                            1.014    44.139
n10113.out[0] (.names)                                           0.261    44.400
n10069.in[0] (.names)                                            1.014    45.413
n10069.out[0] (.names)                                           0.261    45.674
n10118.in[0] (.names)                                            1.014    46.688
n10118.out[0] (.names)                                           0.261    46.949
n9609.in[0] (.names)                                             1.014    47.963
n9609.out[0] (.names)                                            0.261    48.224
n9525.in[0] (.names)                                             1.014    49.238
n9525.out[0] (.names)                                            0.261    49.499
n10070.in[0] (.names)                                            1.014    50.513
n10070.out[0] (.names)                                           0.261    50.774
n8586.in[1] (.names)                                             1.014    51.787
n8586.out[0] (.names)                                            0.261    52.048
n8587.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8587.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n9279.Q[0] (.latch clocked by pclk)
Endpoint  : n9911.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9279.clk[0] (.latch)                                            1.014     1.014
n9279.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9284.in[0] (.names)                                             1.014     2.070
n9284.out[0] (.names)                                            0.261     2.331
n9204.in[0] (.names)                                             1.014     3.344
n9204.out[0] (.names)                                            0.261     3.605
n9156.in[0] (.names)                                             1.014     4.619
n9156.out[0] (.names)                                            0.261     4.880
n9157.in[0] (.names)                                             1.014     5.894
n9157.out[0] (.names)                                            0.261     6.155
n9160.in[0] (.names)                                             1.014     7.169
n9160.out[0] (.names)                                            0.261     7.430
n9178.in[2] (.names)                                             1.014     8.444
n9178.out[0] (.names)                                            0.261     8.705
n2685.in[2] (.names)                                             1.014     9.719
n2685.out[0] (.names)                                            0.261     9.980
n9193.in[0] (.names)                                             1.014    10.993
n9193.out[0] (.names)                                            0.261    11.254
n9234.in[1] (.names)                                             1.014    12.268
n9234.out[0] (.names)                                            0.261    12.529
n2408.in[0] (.names)                                             1.014    13.543
n2408.out[0] (.names)                                            0.261    13.804
n9235.in[0] (.names)                                             1.014    14.818
n9235.out[0] (.names)                                            0.261    15.079
n10030.in[1] (.names)                                            1.014    16.093
n10030.out[0] (.names)                                           0.261    16.354
n10120.in[0] (.names)                                            1.014    17.367
n10120.out[0] (.names)                                           0.261    17.628
n9786.in[1] (.names)                                             1.014    18.642
n9786.out[0] (.names)                                            0.261    18.903
n9776.in[3] (.names)                                             1.014    19.917
n9776.out[0] (.names)                                            0.261    20.178
n9777.in[1] (.names)                                             1.014    21.192
n9777.out[0] (.names)                                            0.261    21.453
n9778.in[2] (.names)                                             1.014    22.467
n9778.out[0] (.names)                                            0.261    22.728
n9780.in[1] (.names)                                             1.014    23.742
n9780.out[0] (.names)                                            0.261    24.003
n9691.in[1] (.names)                                             1.014    25.016
n9691.out[0] (.names)                                            0.261    25.277
n9687.in[1] (.names)                                             1.014    26.291
n9687.out[0] (.names)                                            0.261    26.552
n9688.in[1] (.names)                                             1.014    27.566
n9688.out[0] (.names)                                            0.261    27.827
n9682.in[1] (.names)                                             1.014    28.841
n9682.out[0] (.names)                                            0.261    29.102
n2214.in[1] (.names)                                             1.014    30.116
n2214.out[0] (.names)                                            0.261    30.377
n9695.in[1] (.names)                                             1.014    31.390
n9695.out[0] (.names)                                            0.261    31.651
n9544.in[0] (.names)                                             1.014    32.665
n9544.out[0] (.names)                                            0.261    32.926
n9543.in[0] (.names)                                             1.014    33.940
n9543.out[0] (.names)                                            0.261    34.201
n9807.in[0] (.names)                                             1.014    35.215
n9807.out[0] (.names)                                            0.261    35.476
n9793.in[1] (.names)                                             1.014    36.490
n9793.out[0] (.names)                                            0.261    36.751
n9794.in[1] (.names)                                             1.014    37.765
n9794.out[0] (.names)                                            0.261    38.026
n9722.in[1] (.names)                                             1.014    39.039
n9722.out[0] (.names)                                            0.261    39.300
n9724.in[1] (.names)                                             1.014    40.314
n9724.out[0] (.names)                                            0.261    40.575
n8797.in[0] (.names)                                             1.014    41.589
n8797.out[0] (.names)                                            0.261    41.850
n9729.in[0] (.names)                                             1.014    42.864
n9729.out[0] (.names)                                            0.261    43.125
n9731.in[0] (.names)                                             1.014    44.139
n9731.out[0] (.names)                                            0.261    44.400
n9734.in[0] (.names)                                             1.014    45.413
n9734.out[0] (.names)                                            0.261    45.674
n9711.in[1] (.names)                                             1.014    46.688
n9711.out[0] (.names)                                            0.261    46.949
n9735.in[0] (.names)                                             1.014    47.963
n9735.out[0] (.names)                                            0.261    48.224
n9754.in[1] (.names)                                             1.014    49.238
n9754.out[0] (.names)                                            0.261    49.499
n9763.in[1] (.names)                                             1.014    50.513
n9763.out[0] (.names)                                            0.261    50.774
n9764.in[1] (.names)                                             1.014    51.787
n9764.out[0] (.names)                                            0.261    52.048
n9911.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9911.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n12306.Q[0] (.latch clocked by pclk)
Endpoint  : n3191.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12306.clk[0] (.latch)                                           1.014     1.014
n12306.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12307.in[2] (.names)                                            1.014     2.070
n12307.out[0] (.names)                                           0.261     2.331
n12308.in[1] (.names)                                            1.014     3.344
n12308.out[0] (.names)                                           0.261     3.605
n11454.in[0] (.names)                                            1.014     4.619
n11454.out[0] (.names)                                           0.261     4.880
n10096.in[0] (.names)                                            1.014     5.894
n10096.out[0] (.names)                                           0.261     6.155
n12309.in[1] (.names)                                            1.014     7.169
n12309.out[0] (.names)                                           0.261     7.430
n12140.in[0] (.names)                                            1.014     8.444
n12140.out[0] (.names)                                           0.261     8.705
n12315.in[2] (.names)                                            1.014     9.719
n12315.out[0] (.names)                                           0.261     9.980
n12319.in[0] (.names)                                            1.014    10.993
n12319.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n2254.in[1] (.names)                                             1.014    13.543
n2254.out[0] (.names)                                            0.261    13.804
n12318.in[1] (.names)                                            1.014    14.818
n12318.out[0] (.names)                                           0.261    15.079
n12321.in[1] (.names)                                            1.014    16.093
n12321.out[0] (.names)                                           0.261    16.354
n9960.in[1] (.names)                                             1.014    17.367
n9960.out[0] (.names)                                            0.261    17.628
n12326.in[2] (.names)                                            1.014    18.642
n12326.out[0] (.names)                                           0.261    18.903
n11892.in[0] (.names)                                            1.014    19.917
n11892.out[0] (.names)                                           0.261    20.178
n11905.in[0] (.names)                                            1.014    21.192
n11905.out[0] (.names)                                           0.261    21.453
n12322.in[2] (.names)                                            1.014    22.467
n12322.out[0] (.names)                                           0.261    22.728
n12330.in[2] (.names)                                            1.014    23.742
n12330.out[0] (.names)                                           0.261    24.003
n12263.in[1] (.names)                                            1.014    25.016
n12263.out[0] (.names)                                           0.261    25.277
n12229.in[0] (.names)                                            1.014    26.291
n12229.out[0] (.names)                                           0.261    26.552
n12230.in[0] (.names)                                            1.014    27.566
n12230.out[0] (.names)                                           0.261    27.827
n12231.in[0] (.names)                                            1.014    28.841
n12231.out[0] (.names)                                           0.261    29.102
n12276.in[1] (.names)                                            1.014    30.116
n12276.out[0] (.names)                                           0.261    30.377
n12279.in[2] (.names)                                            1.014    31.390
n12279.out[0] (.names)                                           0.261    31.651
n12280.in[0] (.names)                                            1.014    32.665
n12280.out[0] (.names)                                           0.261    32.926
n12159.in[0] (.names)                                            1.014    33.940
n12159.out[0] (.names)                                           0.261    34.201
n9059.in[1] (.names)                                             1.014    35.215
n9059.out[0] (.names)                                            0.261    35.476
n11126.in[0] (.names)                                            1.014    36.490
n11126.out[0] (.names)                                           0.261    36.751
n10872.in[1] (.names)                                            1.014    37.765
n10872.out[0] (.names)                                           0.261    38.026
n9861.in[1] (.names)                                             1.014    39.039
n9861.out[0] (.names)                                            0.261    39.300
n10873.in[2] (.names)                                            1.014    40.314
n10873.out[0] (.names)                                           0.261    40.575
n11155.in[1] (.names)                                            1.014    41.589
n11155.out[0] (.names)                                           0.261    41.850
n11142.in[1] (.names)                                            1.014    42.864
n11142.out[0] (.names)                                           0.261    43.125
n11166.in[0] (.names)                                            1.014    44.139
n11166.out[0] (.names)                                           0.261    44.400
n11168.in[2] (.names)                                            1.014    45.413
n11168.out[0] (.names)                                           0.261    45.674
n10962.in[0] (.names)                                            1.014    46.688
n10962.out[0] (.names)                                           0.261    46.949
n10964.in[0] (.names)                                            1.014    47.963
n10964.out[0] (.names)                                           0.261    48.224
n10966.in[1] (.names)                                            1.014    49.238
n10966.out[0] (.names)                                           0.261    49.499
n10803.in[0] (.names)                                            1.014    50.513
n10803.out[0] (.names)                                           0.261    50.774
n3190.in[1] (.names)                                             1.014    51.787
n3190.out[0] (.names)                                            0.261    52.048
n3191.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3191.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n12306.Q[0] (.latch clocked by pclk)
Endpoint  : n9914.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12306.clk[0] (.latch)                                           1.014     1.014
n12306.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12307.in[2] (.names)                                            1.014     2.070
n12307.out[0] (.names)                                           0.261     2.331
n12308.in[1] (.names)                                            1.014     3.344
n12308.out[0] (.names)                                           0.261     3.605
n11454.in[0] (.names)                                            1.014     4.619
n11454.out[0] (.names)                                           0.261     4.880
n10096.in[0] (.names)                                            1.014     5.894
n10096.out[0] (.names)                                           0.261     6.155
n12309.in[1] (.names)                                            1.014     7.169
n12309.out[0] (.names)                                           0.261     7.430
n12140.in[0] (.names)                                            1.014     8.444
n12140.out[0] (.names)                                           0.261     8.705
n12315.in[2] (.names)                                            1.014     9.719
n12315.out[0] (.names)                                           0.261     9.980
n12319.in[0] (.names)                                            1.014    10.993
n12319.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n2254.in[1] (.names)                                             1.014    13.543
n2254.out[0] (.names)                                            0.261    13.804
n12318.in[1] (.names)                                            1.014    14.818
n12318.out[0] (.names)                                           0.261    15.079
n12321.in[1] (.names)                                            1.014    16.093
n12321.out[0] (.names)                                           0.261    16.354
n9960.in[1] (.names)                                             1.014    17.367
n9960.out[0] (.names)                                            0.261    17.628
n12326.in[2] (.names)                                            1.014    18.642
n12326.out[0] (.names)                                           0.261    18.903
n11892.in[0] (.names)                                            1.014    19.917
n11892.out[0] (.names)                                           0.261    20.178
n11905.in[0] (.names)                                            1.014    21.192
n11905.out[0] (.names)                                           0.261    21.453
n12322.in[2] (.names)                                            1.014    22.467
n12322.out[0] (.names)                                           0.261    22.728
n12330.in[2] (.names)                                            1.014    23.742
n12330.out[0] (.names)                                           0.261    24.003
n12263.in[1] (.names)                                            1.014    25.016
n12263.out[0] (.names)                                           0.261    25.277
n12229.in[0] (.names)                                            1.014    26.291
n12229.out[0] (.names)                                           0.261    26.552
n12230.in[0] (.names)                                            1.014    27.566
n12230.out[0] (.names)                                           0.261    27.827
n12231.in[0] (.names)                                            1.014    28.841
n12231.out[0] (.names)                                           0.261    29.102
n12276.in[1] (.names)                                            1.014    30.116
n12276.out[0] (.names)                                           0.261    30.377
n12279.in[2] (.names)                                            1.014    31.390
n12279.out[0] (.names)                                           0.261    31.651
n12280.in[0] (.names)                                            1.014    32.665
n12280.out[0] (.names)                                           0.261    32.926
n12159.in[0] (.names)                                            1.014    33.940
n12159.out[0] (.names)                                           0.261    34.201
n9059.in[1] (.names)                                             1.014    35.215
n9059.out[0] (.names)                                            0.261    35.476
n11126.in[0] (.names)                                            1.014    36.490
n11126.out[0] (.names)                                           0.261    36.751
n10872.in[1] (.names)                                            1.014    37.765
n10872.out[0] (.names)                                           0.261    38.026
n9861.in[1] (.names)                                             1.014    39.039
n9861.out[0] (.names)                                            0.261    39.300
n10873.in[2] (.names)                                            1.014    40.314
n10873.out[0] (.names)                                           0.261    40.575
n11155.in[1] (.names)                                            1.014    41.589
n11155.out[0] (.names)                                           0.261    41.850
n11142.in[1] (.names)                                            1.014    42.864
n11142.out[0] (.names)                                           0.261    43.125
n11166.in[0] (.names)                                            1.014    44.139
n11166.out[0] (.names)                                           0.261    44.400
n11168.in[2] (.names)                                            1.014    45.413
n11168.out[0] (.names)                                           0.261    45.674
n10962.in[0] (.names)                                            1.014    46.688
n10962.out[0] (.names)                                           0.261    46.949
n10964.in[0] (.names)                                            1.014    47.963
n10964.out[0] (.names)                                           0.261    48.224
n10966.in[1] (.names)                                            1.014    49.238
n10966.out[0] (.names)                                           0.261    49.499
n10803.in[0] (.names)                                            1.014    50.513
n10803.out[0] (.names)                                           0.261    50.774
n3190.in[1] (.names)                                             1.014    51.787
n3190.out[0] (.names)                                            0.261    52.048
n9914.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9914.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n4933.Q[0] (.latch clocked by pclk)
Endpoint  : n6429.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4933.clk[0] (.latch)                                            1.014     1.014
n4933.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7577.in[0] (.names)                                             1.014     2.070
n7577.out[0] (.names)                                            0.261     2.331
n7683.in[0] (.names)                                             1.014     3.344
n7683.out[0] (.names)                                            0.261     3.605
n7337.in[0] (.names)                                             1.014     4.619
n7337.out[0] (.names)                                            0.261     4.880
n7673.in[0] (.names)                                             1.014     5.894
n7673.out[0] (.names)                                            0.261     6.155
n7656.in[2] (.names)                                             1.014     7.169
n7656.out[0] (.names)                                            0.261     7.430
n7690.in[0] (.names)                                             1.014     8.444
n7690.out[0] (.names)                                            0.261     8.705
n7582.in[3] (.names)                                             1.014     9.719
n7582.out[0] (.names)                                            0.261     9.980
n7583.in[1] (.names)                                             1.014    10.993
n7583.out[0] (.names)                                            0.261    11.254
n7584.in[3] (.names)                                             1.014    12.268
n7584.out[0] (.names)                                            0.261    12.529
n7598.in[1] (.names)                                             1.014    13.543
n7598.out[0] (.names)                                            0.261    13.804
n7592.in[1] (.names)                                             1.014    14.818
n7592.out[0] (.names)                                            0.261    15.079
n7389.in[0] (.names)                                             1.014    16.093
n7389.out[0] (.names)                                            0.261    16.354
n5459.in[1] (.names)                                             1.014    17.367
n5459.out[0] (.names)                                            0.261    17.628
n7580.in[0] (.names)                                             1.014    18.642
n7580.out[0] (.names)                                            0.261    18.903
n7671.in[1] (.names)                                             1.014    19.917
n7671.out[0] (.names)                                            0.261    20.178
n7676.in[1] (.names)                                             1.014    21.192
n7676.out[0] (.names)                                            0.261    21.453
n7677.in[0] (.names)                                             1.014    22.467
n7677.out[0] (.names)                                            0.261    22.728
n5993.in[0] (.names)                                             1.014    23.742
n5993.out[0] (.names)                                            0.261    24.003
n5994.in[0] (.names)                                             1.014    25.016
n5994.out[0] (.names)                                            0.261    25.277
n5975.in[1] (.names)                                             1.014    26.291
n5975.out[0] (.names)                                            0.261    26.552
n5999.in[0] (.names)                                             1.014    27.566
n5999.out[0] (.names)                                            0.261    27.827
n6002.in[0] (.names)                                             1.014    28.841
n6002.out[0] (.names)                                            0.261    29.102
n5790.in[0] (.names)                                             1.014    30.116
n5790.out[0] (.names)                                            0.261    30.377
n6003.in[0] (.names)                                             1.014    31.390
n6003.out[0] (.names)                                            0.261    31.651
n6004.in[0] (.names)                                             1.014    32.665
n6004.out[0] (.names)                                            0.261    32.926
n6005.in[0] (.names)                                             1.014    33.940
n6005.out[0] (.names)                                            0.261    34.201
n5940.in[0] (.names)                                             1.014    35.215
n5940.out[0] (.names)                                            0.261    35.476
n5941.in[0] (.names)                                             1.014    36.490
n5941.out[0] (.names)                                            0.261    36.751
n5844.in[3] (.names)                                             1.014    37.765
n5844.out[0] (.names)                                            0.261    38.026
n5942.in[0] (.names)                                             1.014    39.039
n5942.out[0] (.names)                                            0.261    39.300
n5709.in[0] (.names)                                             1.014    40.314
n5709.out[0] (.names)                                            0.261    40.575
n5950.in[0] (.names)                                             1.014    41.589
n5950.out[0] (.names)                                            0.261    41.850
n5951.in[0] (.names)                                             1.014    42.864
n5951.out[0] (.names)                                            0.261    43.125
n5952.in[0] (.names)                                             1.014    44.139
n5952.out[0] (.names)                                            0.261    44.400
n5969.in[1] (.names)                                             1.014    45.413
n5969.out[0] (.names)                                            0.261    45.674
n5971.in[1] (.names)                                             1.014    46.688
n5971.out[0] (.names)                                            0.261    46.949
n6419.in[1] (.names)                                             1.014    47.963
n6419.out[0] (.names)                                            0.261    48.224
n6421.in[0] (.names)                                             1.014    49.238
n6421.out[0] (.names)                                            0.261    49.499
n5777.in[0] (.names)                                             1.014    50.513
n5777.out[0] (.names)                                            0.261    50.774
n2185.in[0] (.names)                                             1.014    51.787
n2185.out[0] (.names)                                            0.261    52.048
n6429.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6429.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n5798.Q[0] (.latch clocked by pclk)
Endpoint  : n10793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
n5798.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9318.in[0] (.names)                                             1.014     2.070
n9318.out[0] (.names)                                            0.261     2.331
n9319.in[0] (.names)                                             1.014     3.344
n9319.out[0] (.names)                                            0.261     3.605
n9502.in[0] (.names)                                             1.014     4.619
n9502.out[0] (.names)                                            0.261     4.880
n9476.in[0] (.names)                                             1.014     5.894
n9476.out[0] (.names)                                            0.261     6.155
n9370.in[0] (.names)                                             1.014     7.169
n9370.out[0] (.names)                                            0.261     7.430
n9371.in[2] (.names)                                             1.014     8.444
n9371.out[0] (.names)                                            0.261     8.705
n9393.in[0] (.names)                                             1.014     9.719
n9393.out[0] (.names)                                            0.261     9.980
n9394.in[1] (.names)                                             1.014    10.993
n9394.out[0] (.names)                                            0.261    11.254
n9400.in[3] (.names)                                             1.014    12.268
n9400.out[0] (.names)                                            0.261    12.529
n9401.in[0] (.names)                                             1.014    13.543
n9401.out[0] (.names)                                            0.261    13.804
n9403.in[0] (.names)                                             1.014    14.818
n9403.out[0] (.names)                                            0.261    15.079
n9406.in[0] (.names)                                             1.014    16.093
n9406.out[0] (.names)                                            0.261    16.354
n9407.in[0] (.names)                                             1.014    17.367
n9407.out[0] (.names)                                            0.261    17.628
n11462.in[2] (.names)                                            1.014    18.642
n11462.out[0] (.names)                                           0.261    18.903
n11463.in[1] (.names)                                            1.014    19.917
n11463.out[0] (.names)                                           0.261    20.178
n11484.in[0] (.names)                                            1.014    21.192
n11484.out[0] (.names)                                           0.261    21.453
n11487.in[0] (.names)                                            1.014    22.467
n11487.out[0] (.names)                                           0.261    22.728
n11489.in[1] (.names)                                            1.014    23.742
n11489.out[0] (.names)                                           0.261    24.003
n11490.in[0] (.names)                                            1.014    25.016
n11490.out[0] (.names)                                           0.261    25.277
n11491.in[0] (.names)                                            1.014    26.291
n11491.out[0] (.names)                                           0.261    26.552
n11492.in[0] (.names)                                            1.014    27.566
n11492.out[0] (.names)                                           0.261    27.827
n10693.in[1] (.names)                                            1.014    28.841
n10693.out[0] (.names)                                           0.261    29.102
n10994.in[1] (.names)                                            1.014    30.116
n10994.out[0] (.names)                                           0.261    30.377
n10974.in[0] (.names)                                            1.014    31.390
n10974.out[0] (.names)                                           0.261    31.651
n10995.in[0] (.names)                                            1.014    32.665
n10995.out[0] (.names)                                           0.261    32.926
n11019.in[2] (.names)                                            1.014    33.940
n11019.out[0] (.names)                                           0.261    34.201
n10629.in[1] (.names)                                            1.014    35.215
n10629.out[0] (.names)                                           0.261    35.476
n11021.in[0] (.names)                                            1.014    36.490
n11021.out[0] (.names)                                           0.261    36.751
n11027.in[0] (.names)                                            1.014    37.765
n11027.out[0] (.names)                                           0.261    38.026
n10954.in[0] (.names)                                            1.014    39.039
n10954.out[0] (.names)                                           0.261    39.300
n10955.in[1] (.names)                                            1.014    40.314
n10955.out[0] (.names)                                           0.261    40.575
n10961.in[0] (.names)                                            1.014    41.589
n10961.out[0] (.names)                                           0.261    41.850
n11028.in[3] (.names)                                            1.014    42.864
n11028.out[0] (.names)                                           0.261    43.125
n2315.in[0] (.names)                                             1.014    44.139
n2315.out[0] (.names)                                            0.261    44.400
n11029.in[2] (.names)                                            1.014    45.413
n11029.out[0] (.names)                                           0.261    45.674
n11144.in[0] (.names)                                            1.014    46.688
n11144.out[0] (.names)                                           0.261    46.949
n10851.in[2] (.names)                                            1.014    47.963
n10851.out[0] (.names)                                           0.261    48.224
n10920.in[0] (.names)                                            1.014    49.238
n10920.out[0] (.names)                                           0.261    49.499
n10899.in[1] (.names)                                            1.014    50.513
n10899.out[0] (.names)                                           0.261    50.774
n10792.in[1] (.names)                                            1.014    51.787
n10792.out[0] (.names)                                           0.261    52.048
n10793.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10793.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n5798.Q[0] (.latch clocked by pclk)
Endpoint  : n10821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
n5798.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9318.in[0] (.names)                                             1.014     2.070
n9318.out[0] (.names)                                            0.261     2.331
n9319.in[0] (.names)                                             1.014     3.344
n9319.out[0] (.names)                                            0.261     3.605
n9502.in[0] (.names)                                             1.014     4.619
n9502.out[0] (.names)                                            0.261     4.880
n9476.in[0] (.names)                                             1.014     5.894
n9476.out[0] (.names)                                            0.261     6.155
n9370.in[0] (.names)                                             1.014     7.169
n9370.out[0] (.names)                                            0.261     7.430
n9371.in[2] (.names)                                             1.014     8.444
n9371.out[0] (.names)                                            0.261     8.705
n9393.in[0] (.names)                                             1.014     9.719
n9393.out[0] (.names)                                            0.261     9.980
n9394.in[1] (.names)                                             1.014    10.993
n9394.out[0] (.names)                                            0.261    11.254
n9400.in[3] (.names)                                             1.014    12.268
n9400.out[0] (.names)                                            0.261    12.529
n9401.in[0] (.names)                                             1.014    13.543
n9401.out[0] (.names)                                            0.261    13.804
n9403.in[0] (.names)                                             1.014    14.818
n9403.out[0] (.names)                                            0.261    15.079
n9406.in[0] (.names)                                             1.014    16.093
n9406.out[0] (.names)                                            0.261    16.354
n9407.in[0] (.names)                                             1.014    17.367
n9407.out[0] (.names)                                            0.261    17.628
n11462.in[2] (.names)                                            1.014    18.642
n11462.out[0] (.names)                                           0.261    18.903
n11463.in[1] (.names)                                            1.014    19.917
n11463.out[0] (.names)                                           0.261    20.178
n11484.in[0] (.names)                                            1.014    21.192
n11484.out[0] (.names)                                           0.261    21.453
n11487.in[0] (.names)                                            1.014    22.467
n11487.out[0] (.names)                                           0.261    22.728
n11489.in[1] (.names)                                            1.014    23.742
n11489.out[0] (.names)                                           0.261    24.003
n11490.in[0] (.names)                                            1.014    25.016
n11490.out[0] (.names)                                           0.261    25.277
n11491.in[0] (.names)                                            1.014    26.291
n11491.out[0] (.names)                                           0.261    26.552
n11492.in[0] (.names)                                            1.014    27.566
n11492.out[0] (.names)                                           0.261    27.827
n10693.in[1] (.names)                                            1.014    28.841
n10693.out[0] (.names)                                           0.261    29.102
n10994.in[1] (.names)                                            1.014    30.116
n10994.out[0] (.names)                                           0.261    30.377
n10974.in[0] (.names)                                            1.014    31.390
n10974.out[0] (.names)                                           0.261    31.651
n10995.in[0] (.names)                                            1.014    32.665
n10995.out[0] (.names)                                           0.261    32.926
n11019.in[2] (.names)                                            1.014    33.940
n11019.out[0] (.names)                                           0.261    34.201
n10629.in[1] (.names)                                            1.014    35.215
n10629.out[0] (.names)                                           0.261    35.476
n11021.in[0] (.names)                                            1.014    36.490
n11021.out[0] (.names)                                           0.261    36.751
n11027.in[0] (.names)                                            1.014    37.765
n11027.out[0] (.names)                                           0.261    38.026
n10954.in[0] (.names)                                            1.014    39.039
n10954.out[0] (.names)                                           0.261    39.300
n10955.in[1] (.names)                                            1.014    40.314
n10955.out[0] (.names)                                           0.261    40.575
n10961.in[0] (.names)                                            1.014    41.589
n10961.out[0] (.names)                                           0.261    41.850
n11028.in[3] (.names)                                            1.014    42.864
n11028.out[0] (.names)                                           0.261    43.125
n2315.in[0] (.names)                                             1.014    44.139
n2315.out[0] (.names)                                            0.261    44.400
n11029.in[2] (.names)                                            1.014    45.413
n11029.out[0] (.names)                                           0.261    45.674
n11144.in[0] (.names)                                            1.014    46.688
n11144.out[0] (.names)                                           0.261    46.949
n10851.in[2] (.names)                                            1.014    47.963
n10851.out[0] (.names)                                           0.261    48.224
n10920.in[0] (.names)                                            1.014    49.238
n10920.out[0] (.names)                                           0.261    49.499
n11116.in[0] (.names)                                            1.014    50.513
n11116.out[0] (.names)                                           0.261    50.774
n2141.in[0] (.names)                                             1.014    51.787
n2141.out[0] (.names)                                            0.261    52.048
n10821.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10821.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n2294.Q[0] (.latch clocked by pclk)
Endpoint  : n9199.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2294.clk[0] (.latch)                                            1.014     1.014
n2294.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11411.in[0] (.names)                                            1.014     2.070
n11411.out[0] (.names)                                           0.261     2.331
n11281.in[0] (.names)                                            1.014     3.344
n11281.out[0] (.names)                                           0.261     3.605
n11422.in[1] (.names)                                            1.014     4.619
n11422.out[0] (.names)                                           0.261     4.880
n11442.in[0] (.names)                                            1.014     5.894
n11442.out[0] (.names)                                           0.261     6.155
n11341.in[2] (.names)                                            1.014     7.169
n11341.out[0] (.names)                                           0.261     7.430
n11364.in[0] (.names)                                            1.014     8.444
n11364.out[0] (.names)                                           0.261     8.705
n11365.in[1] (.names)                                            1.014     9.719
n11365.out[0] (.names)                                           0.261     9.980
n11233.in[0] (.names)                                            1.014    10.993
n11233.out[0] (.names)                                           0.261    11.254
n2807.in[2] (.names)                                             1.014    12.268
n2807.out[0] (.names)                                            0.261    12.529
n11234.in[0] (.names)                                            1.014    13.543
n11234.out[0] (.names)                                           0.261    13.804
n11235.in[0] (.names)                                            1.014    14.818
n11235.out[0] (.names)                                           0.261    15.079
n11238.in[0] (.names)                                            1.014    16.093
n11238.out[0] (.names)                                           0.261    16.354
n11264.in[1] (.names)                                            1.014    17.367
n11264.out[0] (.names)                                           0.261    17.628
n11342.in[2] (.names)                                            1.014    18.642
n11342.out[0] (.names)                                           0.261    18.903
n11344.in[0] (.names)                                            1.014    19.917
n11344.out[0] (.names)                                           0.261    20.178
n11226.in[1] (.names)                                            1.014    21.192
n11226.out[0] (.names)                                           0.261    21.453
n11227.in[0] (.names)                                            1.014    22.467
n11227.out[0] (.names)                                           0.261    22.728
n4652.in[0] (.names)                                             1.014    23.742
n4652.out[0] (.names)                                            0.261    24.003
n12382.in[0] (.names)                                            1.014    25.016
n12382.out[0] (.names)                                           0.261    25.277
n12346.in[0] (.names)                                            1.014    26.291
n12346.out[0] (.names)                                           0.261    26.552
n12347.in[3] (.names)                                            1.014    27.566
n12347.out[0] (.names)                                           0.261    27.827
n12350.in[0] (.names)                                            1.014    28.841
n12350.out[0] (.names)                                           0.261    29.102
n12369.in[1] (.names)                                            1.014    30.116
n12369.out[0] (.names)                                           0.261    30.377
n12366.in[0] (.names)                                            1.014    31.390
n12366.out[0] (.names)                                           0.261    31.651
n12370.in[1] (.names)                                            1.014    32.665
n12370.out[0] (.names)                                           0.261    32.926
n12365.in[1] (.names)                                            1.014    33.940
n12365.out[0] (.names)                                           0.261    34.201
n10550.in[2] (.names)                                            1.014    35.215
n10550.out[0] (.names)                                           0.261    35.476
n12160.in[1] (.names)                                            1.014    36.490
n12160.out[0] (.names)                                           0.261    36.751
n12161.in[1] (.names)                                            1.014    37.765
n12161.out[0] (.names)                                           0.261    38.026
n12163.in[0] (.names)                                            1.014    39.039
n12163.out[0] (.names)                                           0.261    39.300
n2464.in[2] (.names)                                             1.014    40.314
n2464.out[0] (.names)                                            0.261    40.575
n8770.in[0] (.names)                                             1.014    41.589
n8770.out[0] (.names)                                            0.261    41.850
n8771.in[1] (.names)                                             1.014    42.864
n8771.out[0] (.names)                                            0.261    43.125
n9215.in[1] (.names)                                             1.014    44.139
n9215.out[0] (.names)                                            0.261    44.400
n8773.in[1] (.names)                                             1.014    45.413
n8773.out[0] (.names)                                            0.261    45.674
n9222.in[0] (.names)                                             1.014    46.688
n9222.out[0] (.names)                                            0.261    46.949
n9169.in[1] (.names)                                             1.014    47.963
n9169.out[0] (.names)                                            0.261    48.224
n9223.in[0] (.names)                                             1.014    49.238
n9223.out[0] (.names)                                            0.261    49.499
n9182.in[1] (.names)                                             1.014    50.513
n9182.out[0] (.names)                                            0.261    50.774
n9225.in[0] (.names)                                             1.014    51.787
n9225.out[0] (.names)                                            0.261    52.048
n9199.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9199.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n2294.Q[0] (.latch clocked by pclk)
Endpoint  : n9415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2294.clk[0] (.latch)                                            1.014     1.014
n2294.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11411.in[0] (.names)                                            1.014     2.070
n11411.out[0] (.names)                                           0.261     2.331
n11281.in[0] (.names)                                            1.014     3.344
n11281.out[0] (.names)                                           0.261     3.605
n11422.in[1] (.names)                                            1.014     4.619
n11422.out[0] (.names)                                           0.261     4.880
n11442.in[0] (.names)                                            1.014     5.894
n11442.out[0] (.names)                                           0.261     6.155
n11341.in[2] (.names)                                            1.014     7.169
n11341.out[0] (.names)                                           0.261     7.430
n11364.in[0] (.names)                                            1.014     8.444
n11364.out[0] (.names)                                           0.261     8.705
n11365.in[1] (.names)                                            1.014     9.719
n11365.out[0] (.names)                                           0.261     9.980
n11233.in[0] (.names)                                            1.014    10.993
n11233.out[0] (.names)                                           0.261    11.254
n2807.in[2] (.names)                                             1.014    12.268
n2807.out[0] (.names)                                            0.261    12.529
n11234.in[0] (.names)                                            1.014    13.543
n11234.out[0] (.names)                                           0.261    13.804
n11235.in[0] (.names)                                            1.014    14.818
n11235.out[0] (.names)                                           0.261    15.079
n11238.in[0] (.names)                                            1.014    16.093
n11238.out[0] (.names)                                           0.261    16.354
n11264.in[1] (.names)                                            1.014    17.367
n11264.out[0] (.names)                                           0.261    17.628
n11342.in[2] (.names)                                            1.014    18.642
n11342.out[0] (.names)                                           0.261    18.903
n11344.in[0] (.names)                                            1.014    19.917
n11344.out[0] (.names)                                           0.261    20.178
n11226.in[1] (.names)                                            1.014    21.192
n11226.out[0] (.names)                                           0.261    21.453
n11227.in[0] (.names)                                            1.014    22.467
n11227.out[0] (.names)                                           0.261    22.728
n4652.in[0] (.names)                                             1.014    23.742
n4652.out[0] (.names)                                            0.261    24.003
n12382.in[0] (.names)                                            1.014    25.016
n12382.out[0] (.names)                                           0.261    25.277
n12346.in[0] (.names)                                            1.014    26.291
n12346.out[0] (.names)                                           0.261    26.552
n12347.in[3] (.names)                                            1.014    27.566
n12347.out[0] (.names)                                           0.261    27.827
n12350.in[0] (.names)                                            1.014    28.841
n12350.out[0] (.names)                                           0.261    29.102
n12369.in[1] (.names)                                            1.014    30.116
n12369.out[0] (.names)                                           0.261    30.377
n12366.in[0] (.names)                                            1.014    31.390
n12366.out[0] (.names)                                           0.261    31.651
n12370.in[1] (.names)                                            1.014    32.665
n12370.out[0] (.names)                                           0.261    32.926
n12365.in[1] (.names)                                            1.014    33.940
n12365.out[0] (.names)                                           0.261    34.201
n10550.in[2] (.names)                                            1.014    35.215
n10550.out[0] (.names)                                           0.261    35.476
n12160.in[1] (.names)                                            1.014    36.490
n12160.out[0] (.names)                                           0.261    36.751
n12161.in[1] (.names)                                            1.014    37.765
n12161.out[0] (.names)                                           0.261    38.026
n12163.in[0] (.names)                                            1.014    39.039
n12163.out[0] (.names)                                           0.261    39.300
n2464.in[2] (.names)                                             1.014    40.314
n2464.out[0] (.names)                                            0.261    40.575
n8770.in[0] (.names)                                             1.014    41.589
n8770.out[0] (.names)                                            0.261    41.850
n8771.in[1] (.names)                                             1.014    42.864
n8771.out[0] (.names)                                            0.261    43.125
n9215.in[1] (.names)                                             1.014    44.139
n9215.out[0] (.names)                                            0.261    44.400
n8773.in[1] (.names)                                             1.014    45.413
n8773.out[0] (.names)                                            0.261    45.674
n9222.in[0] (.names)                                             1.014    46.688
n9222.out[0] (.names)                                            0.261    46.949
n9169.in[1] (.names)                                             1.014    47.963
n9169.out[0] (.names)                                            0.261    48.224
n9223.in[0] (.names)                                             1.014    49.238
n9223.out[0] (.names)                                            0.261    49.499
n9182.in[1] (.names)                                             1.014    50.513
n9182.out[0] (.names)                                            0.261    50.774
n9225.in[0] (.names)                                             1.014    51.787
n9225.out[0] (.names)                                            0.261    52.048
n9415.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9415.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n2294.Q[0] (.latch clocked by pclk)
Endpoint  : n11895.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2294.clk[0] (.latch)                                            1.014     1.014
n2294.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11411.in[0] (.names)                                            1.014     2.070
n11411.out[0] (.names)                                           0.261     2.331
n11281.in[0] (.names)                                            1.014     3.344
n11281.out[0] (.names)                                           0.261     3.605
n11422.in[1] (.names)                                            1.014     4.619
n11422.out[0] (.names)                                           0.261     4.880
n11442.in[0] (.names)                                            1.014     5.894
n11442.out[0] (.names)                                           0.261     6.155
n11341.in[2] (.names)                                            1.014     7.169
n11341.out[0] (.names)                                           0.261     7.430
n11364.in[0] (.names)                                            1.014     8.444
n11364.out[0] (.names)                                           0.261     8.705
n11365.in[1] (.names)                                            1.014     9.719
n11365.out[0] (.names)                                           0.261     9.980
n11233.in[0] (.names)                                            1.014    10.993
n11233.out[0] (.names)                                           0.261    11.254
n2807.in[2] (.names)                                             1.014    12.268
n2807.out[0] (.names)                                            0.261    12.529
n11234.in[0] (.names)                                            1.014    13.543
n11234.out[0] (.names)                                           0.261    13.804
n11235.in[0] (.names)                                            1.014    14.818
n11235.out[0] (.names)                                           0.261    15.079
n11238.in[0] (.names)                                            1.014    16.093
n11238.out[0] (.names)                                           0.261    16.354
n11264.in[1] (.names)                                            1.014    17.367
n11264.out[0] (.names)                                           0.261    17.628
n11342.in[2] (.names)                                            1.014    18.642
n11342.out[0] (.names)                                           0.261    18.903
n11344.in[0] (.names)                                            1.014    19.917
n11344.out[0] (.names)                                           0.261    20.178
n11226.in[1] (.names)                                            1.014    21.192
n11226.out[0] (.names)                                           0.261    21.453
n11227.in[0] (.names)                                            1.014    22.467
n11227.out[0] (.names)                                           0.261    22.728
n4652.in[0] (.names)                                             1.014    23.742
n4652.out[0] (.names)                                            0.261    24.003
n12382.in[0] (.names)                                            1.014    25.016
n12382.out[0] (.names)                                           0.261    25.277
n12346.in[0] (.names)                                            1.014    26.291
n12346.out[0] (.names)                                           0.261    26.552
n12347.in[3] (.names)                                            1.014    27.566
n12347.out[0] (.names)                                           0.261    27.827
n12350.in[0] (.names)                                            1.014    28.841
n12350.out[0] (.names)                                           0.261    29.102
n12369.in[1] (.names)                                            1.014    30.116
n12369.out[0] (.names)                                           0.261    30.377
n12366.in[0] (.names)                                            1.014    31.390
n12366.out[0] (.names)                                           0.261    31.651
n12370.in[1] (.names)                                            1.014    32.665
n12370.out[0] (.names)                                           0.261    32.926
n12365.in[1] (.names)                                            1.014    33.940
n12365.out[0] (.names)                                           0.261    34.201
n10550.in[2] (.names)                                            1.014    35.215
n10550.out[0] (.names)                                           0.261    35.476
n12367.in[0] (.names)                                            1.014    36.490
n12367.out[0] (.names)                                           0.261    36.751
n12448.in[1] (.names)                                            1.014    37.765
n12448.out[0] (.names)                                           0.261    38.026
n8606.in[3] (.names)                                             1.014    39.039
n8606.out[0] (.names)                                            0.261    39.300
n12300.in[1] (.names)                                            1.014    40.314
n12300.out[0] (.names)                                           0.261    40.575
n8611.in[2] (.names)                                             1.014    41.589
n8611.out[0] (.names)                                            0.261    41.850
n12298.in[3] (.names)                                            1.014    42.864
n12298.out[0] (.names)                                           0.261    43.125
n12301.in[1] (.names)                                            1.014    44.139
n12301.out[0] (.names)                                           0.261    44.400
n12302.in[0] (.names)                                            1.014    45.413
n12302.out[0] (.names)                                           0.261    45.674
n12305.in[0] (.names)                                            1.014    46.688
n12305.out[0] (.names)                                           0.261    46.949
n12083.in[1] (.names)                                            1.014    47.963
n12083.out[0] (.names)                                           0.261    48.224
n12460.in[0] (.names)                                            1.014    49.238
n12460.out[0] (.names)                                           0.261    49.499
n11891.in[0] (.names)                                            1.014    50.513
n11891.out[0] (.names)                                           0.261    50.774
n11894.in[0] (.names)                                            1.014    51.787
n11894.out[0] (.names)                                           0.261    52.048
n11895.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11895.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n12104.Q[0] (.latch clocked by pclk)
Endpoint  : n3155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12104.clk[0] (.latch)                                           1.014     1.014
n12104.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12119.in[0] (.names)                                            1.014     2.070
n12119.out[0] (.names)                                           0.261     2.331
n12120.in[1] (.names)                                            1.014     3.344
n12120.out[0] (.names)                                           0.261     3.605
n12121.in[2] (.names)                                            1.014     4.619
n12121.out[0] (.names)                                           0.261     4.880
n12128.in[2] (.names)                                            1.014     5.894
n12128.out[0] (.names)                                           0.261     6.155
n12034.in[1] (.names)                                            1.014     7.169
n12034.out[0] (.names)                                           0.261     7.430
n11910.in[0] (.names)                                            1.014     8.444
n11910.out[0] (.names)                                           0.261     8.705
n11911.in[0] (.names)                                            1.014     9.719
n11911.out[0] (.names)                                           0.261     9.980
n11914.in[1] (.names)                                            1.014    10.993
n11914.out[0] (.names)                                           0.261    11.254
n11923.in[0] (.names)                                            1.014    12.268
n11923.out[0] (.names)                                           0.261    12.529
n11925.in[1] (.names)                                            1.014    13.543
n11925.out[0] (.names)                                           0.261    13.804
n11476.in[0] (.names)                                            1.014    14.818
n11476.out[0] (.names)                                           0.261    15.079
n12471.in[1] (.names)                                            1.014    16.093
n12471.out[0] (.names)                                           0.261    16.354
n12474.in[0] (.names)                                            1.014    17.367
n12474.out[0] (.names)                                           0.261    17.628
n12392.in[0] (.names)                                            1.014    18.642
n12392.out[0] (.names)                                           0.261    18.903
n12393.in[1] (.names)                                            1.014    19.917
n12393.out[0] (.names)                                           0.261    20.178
n12241.in[1] (.names)                                            1.014    21.192
n12241.out[0] (.names)                                           0.261    21.453
n12397.in[0] (.names)                                            1.014    22.467
n12397.out[0] (.names)                                           0.261    22.728
n12398.in[0] (.names)                                            1.014    23.742
n12398.out[0] (.names)                                           0.261    24.003
n12403.in[2] (.names)                                            1.014    25.016
n12403.out[0] (.names)                                           0.261    25.277
n3061.in[0] (.names)                                             1.014    26.291
n3061.out[0] (.names)                                            0.261    26.552
n12572.in[2] (.names)                                            1.014    27.566
n12572.out[0] (.names)                                           0.261    27.827
n12784.in[1] (.names)                                            1.014    28.841
n12784.out[0] (.names)                                           0.261    29.102
n12782.in[1] (.names)                                            1.014    30.116
n12782.out[0] (.names)                                           0.261    30.377
n12783.in[0] (.names)                                            1.014    31.390
n12783.out[0] (.names)                                           0.261    31.651
n2803.in[2] (.names)                                             1.014    32.665
n2803.out[0] (.names)                                            0.261    32.926
n3184.in[0] (.names)                                             1.014    33.940
n3184.out[0] (.names)                                            0.261    34.201
n12785.in[0] (.names)                                            1.014    35.215
n12785.out[0] (.names)                                           0.261    35.476
n12786.in[0] (.names)                                            1.014    36.490
n12786.out[0] (.names)                                           0.261    36.751
n12686.in[0] (.names)                                            1.014    37.765
n12686.out[0] (.names)                                           0.261    38.026
n12677.in[1] (.names)                                            1.014    39.039
n12677.out[0] (.names)                                           0.261    39.300
n12673.in[0] (.names)                                            1.014    40.314
n12673.out[0] (.names)                                           0.261    40.575
n12674.in[0] (.names)                                            1.014    41.589
n12674.out[0] (.names)                                           0.261    41.850
n12662.in[0] (.names)                                            1.014    42.864
n12662.out[0] (.names)                                           0.261    43.125
n8570.in[0] (.names)                                             1.014    44.139
n8570.out[0] (.names)                                            0.261    44.400
n12663.in[0] (.names)                                            1.014    45.413
n12663.out[0] (.names)                                           0.261    45.674
n12667.in[1] (.names)                                            1.014    46.688
n12667.out[0] (.names)                                           0.261    46.949
n12670.in[0] (.names)                                            1.014    47.963
n12670.out[0] (.names)                                           0.261    48.224
n12671.in[1] (.names)                                            1.014    49.238
n12671.out[0] (.names)                                           0.261    49.499
n12672.in[1] (.names)                                            1.014    50.513
n12672.out[0] (.names)                                           0.261    50.774
n3154.in[1] (.names)                                             1.014    51.787
n3154.out[0] (.names)                                            0.261    52.048
n3155.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3155.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n12104.Q[0] (.latch clocked by pclk)
Endpoint  : n2419.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12104.clk[0] (.latch)                                           1.014     1.014
n12104.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12119.in[0] (.names)                                            1.014     2.070
n12119.out[0] (.names)                                           0.261     2.331
n12120.in[1] (.names)                                            1.014     3.344
n12120.out[0] (.names)                                           0.261     3.605
n12121.in[2] (.names)                                            1.014     4.619
n12121.out[0] (.names)                                           0.261     4.880
n12128.in[2] (.names)                                            1.014     5.894
n12128.out[0] (.names)                                           0.261     6.155
n12034.in[1] (.names)                                            1.014     7.169
n12034.out[0] (.names)                                           0.261     7.430
n11910.in[0] (.names)                                            1.014     8.444
n11910.out[0] (.names)                                           0.261     8.705
n11911.in[0] (.names)                                            1.014     9.719
n11911.out[0] (.names)                                           0.261     9.980
n11914.in[1] (.names)                                            1.014    10.993
n11914.out[0] (.names)                                           0.261    11.254
n11923.in[0] (.names)                                            1.014    12.268
n11923.out[0] (.names)                                           0.261    12.529
n11925.in[1] (.names)                                            1.014    13.543
n11925.out[0] (.names)                                           0.261    13.804
n11476.in[0] (.names)                                            1.014    14.818
n11476.out[0] (.names)                                           0.261    15.079
n12471.in[1] (.names)                                            1.014    16.093
n12471.out[0] (.names)                                           0.261    16.354
n12474.in[0] (.names)                                            1.014    17.367
n12474.out[0] (.names)                                           0.261    17.628
n12392.in[0] (.names)                                            1.014    18.642
n12392.out[0] (.names)                                           0.261    18.903
n12393.in[1] (.names)                                            1.014    19.917
n12393.out[0] (.names)                                           0.261    20.178
n12241.in[1] (.names)                                            1.014    21.192
n12241.out[0] (.names)                                           0.261    21.453
n12397.in[0] (.names)                                            1.014    22.467
n12397.out[0] (.names)                                           0.261    22.728
n12398.in[0] (.names)                                            1.014    23.742
n12398.out[0] (.names)                                           0.261    24.003
n12403.in[2] (.names)                                            1.014    25.016
n12403.out[0] (.names)                                           0.261    25.277
n3061.in[0] (.names)                                             1.014    26.291
n3061.out[0] (.names)                                            0.261    26.552
n12572.in[2] (.names)                                            1.014    27.566
n12572.out[0] (.names)                                           0.261    27.827
n12784.in[1] (.names)                                            1.014    28.841
n12784.out[0] (.names)                                           0.261    29.102
n12782.in[1] (.names)                                            1.014    30.116
n12782.out[0] (.names)                                           0.261    30.377
n12783.in[0] (.names)                                            1.014    31.390
n12783.out[0] (.names)                                           0.261    31.651
n2803.in[2] (.names)                                             1.014    32.665
n2803.out[0] (.names)                                            0.261    32.926
n3184.in[0] (.names)                                             1.014    33.940
n3184.out[0] (.names)                                            0.261    34.201
n12785.in[0] (.names)                                            1.014    35.215
n12785.out[0] (.names)                                           0.261    35.476
n12786.in[0] (.names)                                            1.014    36.490
n12786.out[0] (.names)                                           0.261    36.751
n12686.in[0] (.names)                                            1.014    37.765
n12686.out[0] (.names)                                           0.261    38.026
n12677.in[1] (.names)                                            1.014    39.039
n12677.out[0] (.names)                                           0.261    39.300
n12673.in[0] (.names)                                            1.014    40.314
n12673.out[0] (.names)                                           0.261    40.575
n12674.in[0] (.names)                                            1.014    41.589
n12674.out[0] (.names)                                           0.261    41.850
n12662.in[0] (.names)                                            1.014    42.864
n12662.out[0] (.names)                                           0.261    43.125
n8570.in[0] (.names)                                             1.014    44.139
n8570.out[0] (.names)                                            0.261    44.400
n12663.in[0] (.names)                                            1.014    45.413
n12663.out[0] (.names)                                           0.261    45.674
n12667.in[1] (.names)                                            1.014    46.688
n12667.out[0] (.names)                                           0.261    46.949
n12670.in[0] (.names)                                            1.014    47.963
n12670.out[0] (.names)                                           0.261    48.224
n12671.in[1] (.names)                                            1.014    49.238
n12671.out[0] (.names)                                           0.261    49.499
n12819.in[2] (.names)                                            1.014    50.513
n12819.out[0] (.names)                                           0.261    50.774
n12611.in[0] (.names)                                            1.014    51.787
n12611.out[0] (.names)                                           0.261    52.048
n2419.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2419.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n12104.Q[0] (.latch clocked by pclk)
Endpoint  : n2177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12104.clk[0] (.latch)                                           1.014     1.014
n12104.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12119.in[0] (.names)                                            1.014     2.070
n12119.out[0] (.names)                                           0.261     2.331
n12120.in[1] (.names)                                            1.014     3.344
n12120.out[0] (.names)                                           0.261     3.605
n12121.in[2] (.names)                                            1.014     4.619
n12121.out[0] (.names)                                           0.261     4.880
n12128.in[2] (.names)                                            1.014     5.894
n12128.out[0] (.names)                                           0.261     6.155
n12034.in[1] (.names)                                            1.014     7.169
n12034.out[0] (.names)                                           0.261     7.430
n11910.in[0] (.names)                                            1.014     8.444
n11910.out[0] (.names)                                           0.261     8.705
n11911.in[0] (.names)                                            1.014     9.719
n11911.out[0] (.names)                                           0.261     9.980
n11914.in[1] (.names)                                            1.014    10.993
n11914.out[0] (.names)                                           0.261    11.254
n11923.in[0] (.names)                                            1.014    12.268
n11923.out[0] (.names)                                           0.261    12.529
n11925.in[1] (.names)                                            1.014    13.543
n11925.out[0] (.names)                                           0.261    13.804
n11476.in[0] (.names)                                            1.014    14.818
n11476.out[0] (.names)                                           0.261    15.079
n12471.in[1] (.names)                                            1.014    16.093
n12471.out[0] (.names)                                           0.261    16.354
n12474.in[0] (.names)                                            1.014    17.367
n12474.out[0] (.names)                                           0.261    17.628
n12392.in[0] (.names)                                            1.014    18.642
n12392.out[0] (.names)                                           0.261    18.903
n12393.in[1] (.names)                                            1.014    19.917
n12393.out[0] (.names)                                           0.261    20.178
n12241.in[1] (.names)                                            1.014    21.192
n12241.out[0] (.names)                                           0.261    21.453
n12397.in[0] (.names)                                            1.014    22.467
n12397.out[0] (.names)                                           0.261    22.728
n12398.in[0] (.names)                                            1.014    23.742
n12398.out[0] (.names)                                           0.261    24.003
n12403.in[2] (.names)                                            1.014    25.016
n12403.out[0] (.names)                                           0.261    25.277
n3061.in[0] (.names)                                             1.014    26.291
n3061.out[0] (.names)                                            0.261    26.552
n12572.in[2] (.names)                                            1.014    27.566
n12572.out[0] (.names)                                           0.261    27.827
n12784.in[1] (.names)                                            1.014    28.841
n12784.out[0] (.names)                                           0.261    29.102
n12782.in[1] (.names)                                            1.014    30.116
n12782.out[0] (.names)                                           0.261    30.377
n12783.in[0] (.names)                                            1.014    31.390
n12783.out[0] (.names)                                           0.261    31.651
n2803.in[2] (.names)                                             1.014    32.665
n2803.out[0] (.names)                                            0.261    32.926
n3184.in[0] (.names)                                             1.014    33.940
n3184.out[0] (.names)                                            0.261    34.201
n12785.in[0] (.names)                                            1.014    35.215
n12785.out[0] (.names)                                           0.261    35.476
n12786.in[0] (.names)                                            1.014    36.490
n12786.out[0] (.names)                                           0.261    36.751
n12686.in[0] (.names)                                            1.014    37.765
n12686.out[0] (.names)                                           0.261    38.026
n12677.in[1] (.names)                                            1.014    39.039
n12677.out[0] (.names)                                           0.261    39.300
n12673.in[0] (.names)                                            1.014    40.314
n12673.out[0] (.names)                                           0.261    40.575
n12674.in[0] (.names)                                            1.014    41.589
n12674.out[0] (.names)                                           0.261    41.850
n12662.in[0] (.names)                                            1.014    42.864
n12662.out[0] (.names)                                           0.261    43.125
n8570.in[0] (.names)                                             1.014    44.139
n8570.out[0] (.names)                                            0.261    44.400
n12663.in[0] (.names)                                            1.014    45.413
n12663.out[0] (.names)                                           0.261    45.674
n12667.in[1] (.names)                                            1.014    46.688
n12667.out[0] (.names)                                           0.261    46.949
n12670.in[0] (.names)                                            1.014    47.963
n12670.out[0] (.names)                                           0.261    48.224
n12671.in[1] (.names)                                            1.014    49.238
n12671.out[0] (.names)                                           0.261    49.499
n12819.in[2] (.names)                                            1.014    50.513
n12819.out[0] (.names)                                           0.261    50.774
n12611.in[0] (.names)                                            1.014    51.787
n12611.out[0] (.names)                                           0.261    52.048
n2177.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2177.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n12104.Q[0] (.latch clocked by pclk)
Endpoint  : n12878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12104.clk[0] (.latch)                                           1.014     1.014
n12104.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12119.in[0] (.names)                                            1.014     2.070
n12119.out[0] (.names)                                           0.261     2.331
n12120.in[1] (.names)                                            1.014     3.344
n12120.out[0] (.names)                                           0.261     3.605
n12121.in[2] (.names)                                            1.014     4.619
n12121.out[0] (.names)                                           0.261     4.880
n12128.in[2] (.names)                                            1.014     5.894
n12128.out[0] (.names)                                           0.261     6.155
n12034.in[1] (.names)                                            1.014     7.169
n12034.out[0] (.names)                                           0.261     7.430
n11910.in[0] (.names)                                            1.014     8.444
n11910.out[0] (.names)                                           0.261     8.705
n11911.in[0] (.names)                                            1.014     9.719
n11911.out[0] (.names)                                           0.261     9.980
n11914.in[1] (.names)                                            1.014    10.993
n11914.out[0] (.names)                                           0.261    11.254
n11923.in[0] (.names)                                            1.014    12.268
n11923.out[0] (.names)                                           0.261    12.529
n11925.in[1] (.names)                                            1.014    13.543
n11925.out[0] (.names)                                           0.261    13.804
n11476.in[0] (.names)                                            1.014    14.818
n11476.out[0] (.names)                                           0.261    15.079
n12471.in[1] (.names)                                            1.014    16.093
n12471.out[0] (.names)                                           0.261    16.354
n12474.in[0] (.names)                                            1.014    17.367
n12474.out[0] (.names)                                           0.261    17.628
n12392.in[0] (.names)                                            1.014    18.642
n12392.out[0] (.names)                                           0.261    18.903
n12393.in[1] (.names)                                            1.014    19.917
n12393.out[0] (.names)                                           0.261    20.178
n12241.in[1] (.names)                                            1.014    21.192
n12241.out[0] (.names)                                           0.261    21.453
n12397.in[0] (.names)                                            1.014    22.467
n12397.out[0] (.names)                                           0.261    22.728
n12398.in[0] (.names)                                            1.014    23.742
n12398.out[0] (.names)                                           0.261    24.003
n12403.in[2] (.names)                                            1.014    25.016
n12403.out[0] (.names)                                           0.261    25.277
n3061.in[0] (.names)                                             1.014    26.291
n3061.out[0] (.names)                                            0.261    26.552
n12572.in[2] (.names)                                            1.014    27.566
n12572.out[0] (.names)                                           0.261    27.827
n12784.in[1] (.names)                                            1.014    28.841
n12784.out[0] (.names)                                           0.261    29.102
n12782.in[1] (.names)                                            1.014    30.116
n12782.out[0] (.names)                                           0.261    30.377
n12783.in[0] (.names)                                            1.014    31.390
n12783.out[0] (.names)                                           0.261    31.651
n2803.in[2] (.names)                                             1.014    32.665
n2803.out[0] (.names)                                            0.261    32.926
n3184.in[0] (.names)                                             1.014    33.940
n3184.out[0] (.names)                                            0.261    34.201
n12785.in[0] (.names)                                            1.014    35.215
n12785.out[0] (.names)                                           0.261    35.476
n12786.in[0] (.names)                                            1.014    36.490
n12786.out[0] (.names)                                           0.261    36.751
n12686.in[0] (.names)                                            1.014    37.765
n12686.out[0] (.names)                                           0.261    38.026
n12677.in[1] (.names)                                            1.014    39.039
n12677.out[0] (.names)                                           0.261    39.300
n12673.in[0] (.names)                                            1.014    40.314
n12673.out[0] (.names)                                           0.261    40.575
n12674.in[0] (.names)                                            1.014    41.589
n12674.out[0] (.names)                                           0.261    41.850
n12662.in[0] (.names)                                            1.014    42.864
n12662.out[0] (.names)                                           0.261    43.125
n8570.in[0] (.names)                                             1.014    44.139
n8570.out[0] (.names)                                            0.261    44.400
n12663.in[0] (.names)                                            1.014    45.413
n12663.out[0] (.names)                                           0.261    45.674
n12667.in[1] (.names)                                            1.014    46.688
n12667.out[0] (.names)                                           0.261    46.949
n12670.in[0] (.names)                                            1.014    47.963
n12670.out[0] (.names)                                           0.261    48.224
n12671.in[1] (.names)                                            1.014    49.238
n12671.out[0] (.names)                                           0.261    49.499
n12819.in[2] (.names)                                            1.014    50.513
n12819.out[0] (.names)                                           0.261    50.774
n12611.in[0] (.names)                                            1.014    51.787
n12611.out[0] (.names)                                           0.261    52.048
n12878.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12878.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n6915.Q[0] (.latch clocked by pclk)
Endpoint  : n5750.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6915.clk[0] (.latch)                                            1.014     1.014
n6915.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7738.in[0] (.names)                                             1.014     2.070
n7738.out[0] (.names)                                            0.261     2.331
n2582.in[0] (.names)                                             1.014     3.344
n2582.out[0] (.names)                                            0.261     3.605
n7774.in[1] (.names)                                             1.014     4.619
n7774.out[0] (.names)                                            0.261     4.880
n7775.in[0] (.names)                                             1.014     5.894
n7775.out[0] (.names)                                            0.261     6.155
n7776.in[1] (.names)                                             1.014     7.169
n7776.out[0] (.names)                                            0.261     7.430
n7777.in[0] (.names)                                             1.014     8.444
n7777.out[0] (.names)                                            0.261     8.705
n7779.in[1] (.names)                                             1.014     9.719
n7779.out[0] (.names)                                            0.261     9.980
n7056.in[1] (.names)                                             1.014    10.993
n7056.out[0] (.names)                                            0.261    11.254
n7780.in[0] (.names)                                             1.014    12.268
n7780.out[0] (.names)                                            0.261    12.529
n7782.in[1] (.names)                                             1.014    13.543
n7782.out[0] (.names)                                            0.261    13.804
n7784.in[1] (.names)                                             1.014    14.818
n7784.out[0] (.names)                                            0.261    15.079
n7786.in[1] (.names)                                             1.014    16.093
n7786.out[0] (.names)                                            0.261    16.354
n7787.in[0] (.names)                                             1.014    17.367
n7787.out[0] (.names)                                            0.261    17.628
n7791.in[0] (.names)                                             1.014    18.642
n7791.out[0] (.names)                                            0.261    18.903
n7792.in[0] (.names)                                             1.014    19.917
n7792.out[0] (.names)                                            0.261    20.178
n7793.in[0] (.names)                                             1.014    21.192
n7793.out[0] (.names)                                            0.261    21.453
n7794.in[1] (.names)                                             1.014    22.467
n7794.out[0] (.names)                                            0.261    22.728
n7225.in[1] (.names)                                             1.014    23.742
n7225.out[0] (.names)                                            0.261    24.003
n7226.in[2] (.names)                                             1.014    25.016
n7226.out[0] (.names)                                            0.261    25.277
n7229.in[0] (.names)                                             1.014    26.291
n7229.out[0] (.names)                                            0.261    26.552
n7230.in[0] (.names)                                             1.014    27.566
n7230.out[0] (.names)                                            0.261    27.827
n7235.in[0] (.names)                                             1.014    28.841
n7235.out[0] (.names)                                            0.261    29.102
n7273.in[1] (.names)                                             1.014    30.116
n7273.out[0] (.names)                                            0.261    30.377
n7153.in[0] (.names)                                             1.014    31.390
n7153.out[0] (.names)                                            0.261    31.651
n7276.in[0] (.names)                                             1.014    32.665
n7276.out[0] (.names)                                            0.261    32.926
n7277.in[0] (.names)                                             1.014    33.940
n7277.out[0] (.names)                                            0.261    34.201
n7281.in[0] (.names)                                             1.014    35.215
n7281.out[0] (.names)                                            0.261    35.476
n2969.in[1] (.names)                                             1.014    36.490
n2969.out[0] (.names)                                            0.261    36.751
n7283.in[0] (.names)                                             1.014    37.765
n7283.out[0] (.names)                                            0.261    38.026
n7271.in[0] (.names)                                             1.014    39.039
n7271.out[0] (.names)                                            0.261    39.300
n7272.in[0] (.names)                                             1.014    40.314
n7272.out[0] (.names)                                            0.261    40.575
n7275.in[1] (.names)                                             1.014    41.589
n7275.out[0] (.names)                                            0.261    41.850
n7092.in[0] (.names)                                             1.014    42.864
n7092.out[0] (.names)                                            0.261    43.125
n5746.in[0] (.names)                                             1.014    44.139
n5746.out[0] (.names)                                            0.261    44.400
n7215.in[0] (.names)                                             1.014    45.413
n7215.out[0] (.names)                                            0.261    45.674
n5759.in[3] (.names)                                             1.014    46.688
n5759.out[0] (.names)                                            0.261    46.949
n7217.in[0] (.names)                                             1.014    47.963
n7217.out[0] (.names)                                            0.261    48.224
n2366.in[0] (.names)                                             1.014    49.238
n2366.out[0] (.names)                                            0.261    49.499
n5718.in[1] (.names)                                             1.014    50.513
n5718.out[0] (.names)                                            0.261    50.774
n5749.in[0] (.names)                                             1.014    51.787
n5749.out[0] (.names)                                            0.261    52.048
n5750.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5750.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n5833.Q[0] (.latch clocked by pclk)
Endpoint  : n6463.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5833.clk[0] (.latch)                                            1.014     1.014
n5833.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5884.in[0] (.names)                                             1.014     2.070
n5884.out[0] (.names)                                            0.261     2.331
n5885.in[0] (.names)                                             1.014     3.344
n5885.out[0] (.names)                                            0.261     3.605
n2675.in[1] (.names)                                             1.014     4.619
n2675.out[0] (.names)                                            0.261     4.880
n5888.in[0] (.names)                                             1.014     5.894
n5888.out[0] (.names)                                            0.261     6.155
n5891.in[2] (.names)                                             1.014     7.169
n5891.out[0] (.names)                                            0.261     7.430
n5892.in[0] (.names)                                             1.014     8.444
n5892.out[0] (.names)                                            0.261     8.705
n5893.in[0] (.names)                                             1.014     9.719
n5893.out[0] (.names)                                            0.261     9.980
n5849.in[2] (.names)                                             1.014    10.993
n5849.out[0] (.names)                                            0.261    11.254
n3559.in[1] (.names)                                             1.014    12.268
n3559.out[0] (.names)                                            0.261    12.529
n5897.in[1] (.names)                                             1.014    13.543
n5897.out[0] (.names)                                            0.261    13.804
n5898.in[0] (.names)                                             1.014    14.818
n5898.out[0] (.names)                                            0.261    15.079
n6158.in[1] (.names)                                             1.014    16.093
n6158.out[0] (.names)                                            0.261    16.354
n3466.in[1] (.names)                                             1.014    17.367
n3466.out[0] (.names)                                            0.261    17.628
n6161.in[1] (.names)                                             1.014    18.642
n6161.out[0] (.names)                                            0.261    18.903
n6165.in[0] (.names)                                             1.014    19.917
n6165.out[0] (.names)                                            0.261    20.178
n4336.in[0] (.names)                                             1.014    21.192
n4336.out[0] (.names)                                            0.261    21.453
n6166.in[0] (.names)                                             1.014    22.467
n6166.out[0] (.names)                                            0.261    22.728
n6170.in[0] (.names)                                             1.014    23.742
n6170.out[0] (.names)                                            0.261    24.003
n6171.in[0] (.names)                                             1.014    25.016
n6171.out[0] (.names)                                            0.261    25.277
n5875.in[1] (.names)                                             1.014    26.291
n5875.out[0] (.names)                                            0.261    26.552
n5876.in[3] (.names)                                             1.014    27.566
n5876.out[0] (.names)                                            0.261    27.827
n5870.in[0] (.names)                                             1.014    28.841
n5870.out[0] (.names)                                            0.261    29.102
n5872.in[0] (.names)                                             1.014    30.116
n5872.out[0] (.names)                                            0.261    30.377
n5873.in[1] (.names)                                             1.014    31.390
n5873.out[0] (.names)                                            0.261    31.651
n5675.in[1] (.names)                                             1.014    32.665
n5675.out[0] (.names)                                            0.261    32.926
n3199.in[0] (.names)                                             1.014    33.940
n3199.out[0] (.names)                                            0.261    34.201
n6667.in[0] (.names)                                             1.014    35.215
n6667.out[0] (.names)                                            0.261    35.476
n6178.in[1] (.names)                                             1.014    36.490
n6178.out[0] (.names)                                            0.261    36.751
n4749.in[1] (.names)                                             1.014    37.765
n4749.out[0] (.names)                                            0.261    38.026
n6777.in[0] (.names)                                             1.014    39.039
n6777.out[0] (.names)                                            0.261    39.300
n6779.in[1] (.names)                                             1.014    40.314
n6779.out[0] (.names)                                            0.261    40.575
n6506.in[0] (.names)                                             1.014    41.589
n6506.out[0] (.names)                                            0.261    41.850
n6780.in[0] (.names)                                             1.014    42.864
n6780.out[0] (.names)                                            0.261    43.125
n6781.in[0] (.names)                                             1.014    44.139
n6781.out[0] (.names)                                            0.261    44.400
n5963.in[0] (.names)                                             1.014    45.413
n5963.out[0] (.names)                                            0.261    45.674
n6197.in[1] (.names)                                             1.014    46.688
n6197.out[0] (.names)                                            0.261    46.949
n6480.in[0] (.names)                                             1.014    47.963
n6480.out[0] (.names)                                            0.261    48.224
n6481.in[0] (.names)                                             1.014    49.238
n6481.out[0] (.names)                                            0.261    49.499
n6489.in[1] (.names)                                             1.014    50.513
n6489.out[0] (.names)                                            0.261    50.774
n6491.in[1] (.names)                                             1.014    51.787
n6491.out[0] (.names)                                            0.261    52.048
n6463.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6463.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n6395.Q[0] (.latch clocked by pclk)
Endpoint  : n5774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6395.clk[0] (.latch)                                            1.014     1.014
n6395.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6412.in[0] (.names)                                             1.014     2.070
n6412.out[0] (.names)                                            0.261     2.331
n5903.in[1] (.names)                                             1.014     3.344
n5903.out[0] (.names)                                            0.261     3.605
n5904.in[0] (.names)                                             1.014     4.619
n5904.out[0] (.names)                                            0.261     4.880
n6146.in[2] (.names)                                             1.014     5.894
n6146.out[0] (.names)                                            0.261     6.155
n6152.in[0] (.names)                                             1.014     7.169
n6152.out[0] (.names)                                            0.261     7.430
n6153.in[1] (.names)                                             1.014     8.444
n6153.out[0] (.names)                                            0.261     8.705
n6154.in[0] (.names)                                             1.014     9.719
n6154.out[0] (.names)                                            0.261     9.980
n5731.in[0] (.names)                                             1.014    10.993
n5731.out[0] (.names)                                            0.261    11.254
n6687.in[0] (.names)                                             1.014    12.268
n6687.out[0] (.names)                                            0.261    12.529
n6716.in[2] (.names)                                             1.014    13.543
n6716.out[0] (.names)                                            0.261    13.804
n6717.in[0] (.names)                                             1.014    14.818
n6717.out[0] (.names)                                            0.261    15.079
n6675.in[0] (.names)                                             1.014    16.093
n6675.out[0] (.names)                                            0.261    16.354
n6694.in[0] (.names)                                             1.014    17.367
n6694.out[0] (.names)                                            0.261    17.628
n6689.in[0] (.names)                                             1.014    18.642
n6689.out[0] (.names)                                            0.261    18.903
n6676.in[2] (.names)                                             1.014    19.917
n6676.out[0] (.names)                                            0.261    20.178
n5824.in[0] (.names)                                             1.014    21.192
n5824.out[0] (.names)                                            0.261    21.453
n6642.in[3] (.names)                                             1.014    22.467
n6642.out[0] (.names)                                            0.261    22.728
n6673.in[0] (.names)                                             1.014    23.742
n6673.out[0] (.names)                                            0.261    24.003
n6680.in[0] (.names)                                             1.014    25.016
n6680.out[0] (.names)                                            0.261    25.277
n6674.in[1] (.names)                                             1.014    26.291
n6674.out[0] (.names)                                            0.261    26.552
n6671.in[0] (.names)                                             1.014    27.566
n6671.out[0] (.names)                                            0.261    27.827
n6677.in[2] (.names)                                             1.014    28.841
n6677.out[0] (.names)                                            0.261    29.102
n6682.in[0] (.names)                                             1.014    30.116
n6682.out[0] (.names)                                            0.261    30.377
n6684.in[1] (.names)                                             1.014    31.390
n6684.out[0] (.names)                                            0.261    31.651
n6210.in[1] (.names)                                             1.014    32.665
n6210.out[0] (.names)                                            0.261    32.926
n6685.in[0] (.names)                                             1.014    33.940
n6685.out[0] (.names)                                            0.261    34.201
n6451.in[1] (.names)                                             1.014    35.215
n6451.out[0] (.names)                                            0.261    35.476
n6510.in[1] (.names)                                             1.014    36.490
n6510.out[0] (.names)                                            0.261    36.751
n6696.in[0] (.names)                                             1.014    37.765
n6696.out[0] (.names)                                            0.261    38.026
n6697.in[0] (.names)                                             1.014    39.039
n6697.out[0] (.names)                                            0.261    39.300
n6710.in[0] (.names)                                             1.014    40.314
n6710.out[0] (.names)                                            0.261    40.575
n6701.in[0] (.names)                                             1.014    41.589
n6701.out[0] (.names)                                            0.261    41.850
n6702.in[0] (.names)                                             1.014    42.864
n6702.out[0] (.names)                                            0.261    43.125
n5700.in[0] (.names)                                             1.014    44.139
n5700.out[0] (.names)                                            0.261    44.400
n6703.in[0] (.names)                                             1.014    45.413
n6703.out[0] (.names)                                            0.261    45.674
n6704.in[0] (.names)                                             1.014    46.688
n6704.out[0] (.names)                                            0.261    46.949
n6705.in[0] (.names)                                             1.014    47.963
n6705.out[0] (.names)                                            0.261    48.224
n6188.in[0] (.names)                                             1.014    49.238
n6188.out[0] (.names)                                            0.261    49.499
n6715.in[0] (.names)                                             1.014    50.513
n6715.out[0] (.names)                                            0.261    50.774
n5773.in[0] (.names)                                             1.014    51.787
n5773.out[0] (.names)                                            0.261    52.048
n5774.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5774.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n6395.Q[0] (.latch clocked by pclk)
Endpoint  : n5829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6395.clk[0] (.latch)                                            1.014     1.014
n6395.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6412.in[0] (.names)                                             1.014     2.070
n6412.out[0] (.names)                                            0.261     2.331
n5903.in[1] (.names)                                             1.014     3.344
n5903.out[0] (.names)                                            0.261     3.605
n5904.in[0] (.names)                                             1.014     4.619
n5904.out[0] (.names)                                            0.261     4.880
n6146.in[2] (.names)                                             1.014     5.894
n6146.out[0] (.names)                                            0.261     6.155
n6152.in[0] (.names)                                             1.014     7.169
n6152.out[0] (.names)                                            0.261     7.430
n6153.in[1] (.names)                                             1.014     8.444
n6153.out[0] (.names)                                            0.261     8.705
n6154.in[0] (.names)                                             1.014     9.719
n6154.out[0] (.names)                                            0.261     9.980
n5731.in[0] (.names)                                             1.014    10.993
n5731.out[0] (.names)                                            0.261    11.254
n6687.in[0] (.names)                                             1.014    12.268
n6687.out[0] (.names)                                            0.261    12.529
n6716.in[2] (.names)                                             1.014    13.543
n6716.out[0] (.names)                                            0.261    13.804
n6717.in[0] (.names)                                             1.014    14.818
n6717.out[0] (.names)                                            0.261    15.079
n6675.in[0] (.names)                                             1.014    16.093
n6675.out[0] (.names)                                            0.261    16.354
n6694.in[0] (.names)                                             1.014    17.367
n6694.out[0] (.names)                                            0.261    17.628
n6689.in[0] (.names)                                             1.014    18.642
n6689.out[0] (.names)                                            0.261    18.903
n6676.in[2] (.names)                                             1.014    19.917
n6676.out[0] (.names)                                            0.261    20.178
n5824.in[0] (.names)                                             1.014    21.192
n5824.out[0] (.names)                                            0.261    21.453
n6642.in[3] (.names)                                             1.014    22.467
n6642.out[0] (.names)                                            0.261    22.728
n6673.in[0] (.names)                                             1.014    23.742
n6673.out[0] (.names)                                            0.261    24.003
n6680.in[0] (.names)                                             1.014    25.016
n6680.out[0] (.names)                                            0.261    25.277
n6674.in[1] (.names)                                             1.014    26.291
n6674.out[0] (.names)                                            0.261    26.552
n6671.in[0] (.names)                                             1.014    27.566
n6671.out[0] (.names)                                            0.261    27.827
n6677.in[2] (.names)                                             1.014    28.841
n6677.out[0] (.names)                                            0.261    29.102
n6682.in[0] (.names)                                             1.014    30.116
n6682.out[0] (.names)                                            0.261    30.377
n6684.in[1] (.names)                                             1.014    31.390
n6684.out[0] (.names)                                            0.261    31.651
n6210.in[1] (.names)                                             1.014    32.665
n6210.out[0] (.names)                                            0.261    32.926
n6685.in[0] (.names)                                             1.014    33.940
n6685.out[0] (.names)                                            0.261    34.201
n6451.in[1] (.names)                                             1.014    35.215
n6451.out[0] (.names)                                            0.261    35.476
n6510.in[1] (.names)                                             1.014    36.490
n6510.out[0] (.names)                                            0.261    36.751
n6696.in[0] (.names)                                             1.014    37.765
n6696.out[0] (.names)                                            0.261    38.026
n6697.in[0] (.names)                                             1.014    39.039
n6697.out[0] (.names)                                            0.261    39.300
n6710.in[0] (.names)                                             1.014    40.314
n6710.out[0] (.names)                                            0.261    40.575
n6701.in[0] (.names)                                             1.014    41.589
n6701.out[0] (.names)                                            0.261    41.850
n6699.in[0] (.names)                                             1.014    42.864
n6699.out[0] (.names)                                            0.261    43.125
n6706.in[0] (.names)                                             1.014    44.139
n6706.out[0] (.names)                                            0.261    44.400
n6707.in[0] (.names)                                             1.014    45.413
n6707.out[0] (.names)                                            0.261    45.674
n6708.in[2] (.names)                                             1.014    46.688
n6708.out[0] (.names)                                            0.261    46.949
n6713.in[1] (.names)                                             1.014    47.963
n6713.out[0] (.names)                                            0.261    48.224
n5781.in[0] (.names)                                             1.014    49.238
n5781.out[0] (.names)                                            0.261    49.499
n6180.in[0] (.names)                                             1.014    50.513
n6180.out[0] (.names)                                            0.261    50.774
n5828.in[0] (.names)                                             1.014    51.787
n5828.out[0] (.names)                                            0.261    52.048
n5829.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5829.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n6788.Q[0] (.latch clocked by pclk)
Endpoint  : n2512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6788.clk[0] (.latch)                                            1.014     1.014
n6788.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6790.in[0] (.names)                                             1.014     2.070
n6790.out[0] (.names)                                            0.261     2.331
n6791.in[0] (.names)                                             1.014     3.344
n6791.out[0] (.names)                                            0.261     3.605
n6792.in[2] (.names)                                             1.014     4.619
n6792.out[0] (.names)                                            0.261     4.880
n6368.in[0] (.names)                                             1.014     5.894
n6368.out[0] (.names)                                            0.261     6.155
n6369.in[1] (.names)                                             1.014     7.169
n6369.out[0] (.names)                                            0.261     7.430
n6372.in[0] (.names)                                             1.014     8.444
n6372.out[0] (.names)                                            0.261     8.705
n6400.in[0] (.names)                                             1.014     9.719
n6400.out[0] (.names)                                            0.261     9.980
n6404.in[1] (.names)                                             1.014    10.993
n6404.out[0] (.names)                                            0.261    11.254
n6377.in[0] (.names)                                             1.014    12.268
n6377.out[0] (.names)                                            0.261    12.529
n6222.in[0] (.names)                                             1.014    13.543
n6222.out[0] (.names)                                            0.261    13.804
n6407.in[0] (.names)                                             1.014    14.818
n6407.out[0] (.names)                                            0.261    15.079
n6437.in[1] (.names)                                             1.014    16.093
n6437.out[0] (.names)                                            0.261    16.354
n6439.in[2] (.names)                                             1.014    17.367
n6439.out[0] (.names)                                            0.261    17.628
n6440.in[0] (.names)                                             1.014    18.642
n6440.out[0] (.names)                                            0.261    18.903
n6443.in[2] (.names)                                             1.014    19.917
n6443.out[0] (.names)                                            0.261    20.178
n6240.in[1] (.names)                                             1.014    21.192
n6240.out[0] (.names)                                            0.261    21.453
n6423.in[2] (.names)                                             1.014    22.467
n6423.out[0] (.names)                                            0.261    22.728
n5841.in[0] (.names)                                             1.014    23.742
n5841.out[0] (.names)                                            0.261    24.003
n6895.in[2] (.names)                                             1.014    25.016
n6895.out[0] (.names)                                            0.261    25.277
n6896.in[1] (.names)                                             1.014    26.291
n6896.out[0] (.names)                                            0.261    26.552
n5877.in[1] (.names)                                             1.014    27.566
n5877.out[0] (.names)                                            0.261    27.827
n6912.in[2] (.names)                                             1.014    28.841
n6912.out[0] (.names)                                            0.261    29.102
n6203.in[0] (.names)                                             1.014    30.116
n6203.out[0] (.names)                                            0.261    30.377
n6817.in[0] (.names)                                             1.014    31.390
n6817.out[0] (.names)                                            0.261    31.651
n6913.in[0] (.names)                                             1.014    32.665
n6913.out[0] (.names)                                            0.261    32.926
n6919.in[3] (.names)                                             1.014    33.940
n6919.out[0] (.names)                                            0.261    34.201
n7046.in[2] (.names)                                             1.014    35.215
n7046.out[0] (.names)                                            0.261    35.476
n6984.in[1] (.names)                                             1.014    36.490
n6984.out[0] (.names)                                            0.261    36.751
n2299.in[3] (.names)                                             1.014    37.765
n2299.out[0] (.names)                                            0.261    38.026
n6985.in[0] (.names)                                             1.014    39.039
n6985.out[0] (.names)                                            0.261    39.300
n6987.in[2] (.names)                                             1.014    40.314
n6987.out[0] (.names)                                            0.261    40.575
n6988.in[0] (.names)                                             1.014    41.589
n6988.out[0] (.names)                                            0.261    41.850
n6974.in[0] (.names)                                             1.014    42.864
n6974.out[0] (.names)                                            0.261    43.125
n6976.in[0] (.names)                                             1.014    44.139
n6976.out[0] (.names)                                            0.261    44.400
n6979.in[0] (.names)                                             1.014    45.413
n6979.out[0] (.names)                                            0.261    45.674
n6992.in[0] (.names)                                             1.014    46.688
n6992.out[0] (.names)                                            0.261    46.949
n2373.in[0] (.names)                                             1.014    47.963
n2373.out[0] (.names)                                            0.261    48.224
n2920.in[0] (.names)                                             1.014    49.238
n2920.out[0] (.names)                                            0.261    49.499
n7863.in[0] (.names)                                             1.014    50.513
n7863.out[0] (.names)                                            0.261    50.774
n4925.in[1] (.names)                                             1.014    51.787
n4925.out[0] (.names)                                            0.261    52.048
n2512.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2512.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n6788.Q[0] (.latch clocked by pclk)
Endpoint  : n2407.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6788.clk[0] (.latch)                                            1.014     1.014
n6788.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6790.in[0] (.names)                                             1.014     2.070
n6790.out[0] (.names)                                            0.261     2.331
n6791.in[0] (.names)                                             1.014     3.344
n6791.out[0] (.names)                                            0.261     3.605
n6792.in[2] (.names)                                             1.014     4.619
n6792.out[0] (.names)                                            0.261     4.880
n6368.in[0] (.names)                                             1.014     5.894
n6368.out[0] (.names)                                            0.261     6.155
n6369.in[1] (.names)                                             1.014     7.169
n6369.out[0] (.names)                                            0.261     7.430
n6372.in[0] (.names)                                             1.014     8.444
n6372.out[0] (.names)                                            0.261     8.705
n6400.in[0] (.names)                                             1.014     9.719
n6400.out[0] (.names)                                            0.261     9.980
n6404.in[1] (.names)                                             1.014    10.993
n6404.out[0] (.names)                                            0.261    11.254
n6377.in[0] (.names)                                             1.014    12.268
n6377.out[0] (.names)                                            0.261    12.529
n6222.in[0] (.names)                                             1.014    13.543
n6222.out[0] (.names)                                            0.261    13.804
n6407.in[0] (.names)                                             1.014    14.818
n6407.out[0] (.names)                                            0.261    15.079
n6437.in[1] (.names)                                             1.014    16.093
n6437.out[0] (.names)                                            0.261    16.354
n6439.in[2] (.names)                                             1.014    17.367
n6439.out[0] (.names)                                            0.261    17.628
n6440.in[0] (.names)                                             1.014    18.642
n6440.out[0] (.names)                                            0.261    18.903
n6443.in[2] (.names)                                             1.014    19.917
n6443.out[0] (.names)                                            0.261    20.178
n6240.in[1] (.names)                                             1.014    21.192
n6240.out[0] (.names)                                            0.261    21.453
n8369.in[0] (.names)                                             1.014    22.467
n8369.out[0] (.names)                                            0.261    22.728
n5621.in[0] (.names)                                             1.014    23.742
n5621.out[0] (.names)                                            0.261    24.003
n7932.in[0] (.names)                                             1.014    25.016
n7932.out[0] (.names)                                            0.261    25.277
n8355.in[0] (.names)                                             1.014    26.291
n8355.out[0] (.names)                                            0.261    26.552
n3249.in[1] (.names)                                             1.014    27.566
n3249.out[0] (.names)                                            0.261    27.827
n8357.in[2] (.names)                                             1.014    28.841
n8357.out[0] (.names)                                            0.261    29.102
n7605.in[0] (.names)                                             1.014    30.116
n7605.out[0] (.names)                                            0.261    30.377
n7606.in[2] (.names)                                             1.014    31.390
n7606.out[0] (.names)                                            0.261    31.651
n7623.in[2] (.names)                                             1.014    32.665
n7623.out[0] (.names)                                            0.261    32.926
n7588.in[2] (.names)                                             1.014    33.940
n7588.out[0] (.names)                                            0.261    34.201
n7624.in[1] (.names)                                             1.014    35.215
n7624.out[0] (.names)                                            0.261    35.476
n7625.in[0] (.names)                                             1.014    36.490
n7625.out[0] (.names)                                            0.261    36.751
n7632.in[0] (.names)                                             1.014    37.765
n7632.out[0] (.names)                                            0.261    38.026
n7633.in[0] (.names)                                             1.014    39.039
n7633.out[0] (.names)                                            0.261    39.300
n2291.in[0] (.names)                                             1.014    40.314
n2291.out[0] (.names)                                            0.261    40.575
n7613.in[3] (.names)                                             1.014    41.589
n7613.out[0] (.names)                                            0.261    41.850
n5684.in[0] (.names)                                             1.014    42.864
n5684.out[0] (.names)                                            0.261    43.125
n7619.in[0] (.names)                                             1.014    44.139
n7619.out[0] (.names)                                            0.261    44.400
n7604.in[0] (.names)                                             1.014    45.413
n7604.out[0] (.names)                                            0.261    45.674
n7620.in[0] (.names)                                             1.014    46.688
n7620.out[0] (.names)                                            0.261    46.949
n5695.in[0] (.names)                                             1.014    47.963
n5695.out[0] (.names)                                            0.261    48.224
n7603.in[0] (.names)                                             1.014    49.238
n7603.out[0] (.names)                                            0.261    49.499
n2172.in[1] (.names)                                             1.014    50.513
n2172.out[0] (.names)                                            0.261    50.774
n5627.in[1] (.names)                                             1.014    51.787
n5627.out[0] (.names)                                            0.261    52.048
n2407.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2407.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n4933.Q[0] (.latch clocked by pclk)
Endpoint  : n7095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4933.clk[0] (.latch)                                            1.014     1.014
n4933.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7577.in[0] (.names)                                             1.014     2.070
n7577.out[0] (.names)                                            0.261     2.331
n7683.in[0] (.names)                                             1.014     3.344
n7683.out[0] (.names)                                            0.261     3.605
n7337.in[0] (.names)                                             1.014     4.619
n7337.out[0] (.names)                                            0.261     4.880
n7673.in[0] (.names)                                             1.014     5.894
n7673.out[0] (.names)                                            0.261     6.155
n7656.in[2] (.names)                                             1.014     7.169
n7656.out[0] (.names)                                            0.261     7.430
n7690.in[0] (.names)                                             1.014     8.444
n7690.out[0] (.names)                                            0.261     8.705
n7582.in[3] (.names)                                             1.014     9.719
n7582.out[0] (.names)                                            0.261     9.980
n7583.in[1] (.names)                                             1.014    10.993
n7583.out[0] (.names)                                            0.261    11.254
n7584.in[3] (.names)                                             1.014    12.268
n7584.out[0] (.names)                                            0.261    12.529
n7598.in[1] (.names)                                             1.014    13.543
n7598.out[0] (.names)                                            0.261    13.804
n7592.in[1] (.names)                                             1.014    14.818
n7592.out[0] (.names)                                            0.261    15.079
n7389.in[0] (.names)                                             1.014    16.093
n7389.out[0] (.names)                                            0.261    16.354
n5459.in[1] (.names)                                             1.014    17.367
n5459.out[0] (.names)                                            0.261    17.628
n7580.in[0] (.names)                                             1.014    18.642
n7580.out[0] (.names)                                            0.261    18.903
n7671.in[1] (.names)                                             1.014    19.917
n7671.out[0] (.names)                                            0.261    20.178
n7676.in[1] (.names)                                             1.014    21.192
n7676.out[0] (.names)                                            0.261    21.453
n7677.in[0] (.names)                                             1.014    22.467
n7677.out[0] (.names)                                            0.261    22.728
n5993.in[0] (.names)                                             1.014    23.742
n5993.out[0] (.names)                                            0.261    24.003
n5994.in[0] (.names)                                             1.014    25.016
n5994.out[0] (.names)                                            0.261    25.277
n5975.in[1] (.names)                                             1.014    26.291
n5975.out[0] (.names)                                            0.261    26.552
n5999.in[0] (.names)                                             1.014    27.566
n5999.out[0] (.names)                                            0.261    27.827
n6002.in[0] (.names)                                             1.014    28.841
n6002.out[0] (.names)                                            0.261    29.102
n5790.in[0] (.names)                                             1.014    30.116
n5790.out[0] (.names)                                            0.261    30.377
n6003.in[0] (.names)                                             1.014    31.390
n6003.out[0] (.names)                                            0.261    31.651
n6006.in[0] (.names)                                             1.014    32.665
n6006.out[0] (.names)                                            0.261    32.926
n6007.in[0] (.names)                                             1.014    33.940
n6007.out[0] (.names)                                            0.261    34.201
n5785.in[1] (.names)                                             1.014    35.215
n5785.out[0] (.names)                                            0.261    35.476
n6048.in[2] (.names)                                             1.014    36.490
n6048.out[0] (.names)                                            0.261    36.751
n6049.in[0] (.names)                                             1.014    37.765
n6049.out[0] (.names)                                            0.261    38.026
n6011.in[0] (.names)                                             1.014    39.039
n6011.out[0] (.names)                                            0.261    39.300
n6013.in[0] (.names)                                             1.014    40.314
n6013.out[0] (.names)                                            0.261    40.575
n5688.in[0] (.names)                                             1.014    41.589
n5688.out[0] (.names)                                            0.261    41.850
n5900.in[2] (.names)                                             1.014    42.864
n5900.out[0] (.names)                                            0.261    43.125
n5925.in[1] (.names)                                             1.014    44.139
n5925.out[0] (.names)                                            0.261    44.400
n5755.in[1] (.names)                                             1.014    45.413
n5755.out[0] (.names)                                            0.261    45.674
n6093.in[0] (.names)                                             1.014    46.688
n6093.out[0] (.names)                                            0.261    46.949
n6391.in[2] (.names)                                             1.014    47.963
n6391.out[0] (.names)                                            0.261    48.224
n4909.in[2] (.names)                                             1.014    49.238
n4909.out[0] (.names)                                            0.261    49.499
n6394.in[0] (.names)                                             1.014    50.513
n6394.out[0] (.names)                                            0.261    50.774
n7094.in[3] (.names)                                             1.014    51.787
n7094.out[0] (.names)                                            0.261    52.048
n7095.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7095.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n4933.Q[0] (.latch clocked by pclk)
Endpoint  : n7224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4933.clk[0] (.latch)                                            1.014     1.014
n4933.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7577.in[0] (.names)                                             1.014     2.070
n7577.out[0] (.names)                                            0.261     2.331
n7683.in[0] (.names)                                             1.014     3.344
n7683.out[0] (.names)                                            0.261     3.605
n7337.in[0] (.names)                                             1.014     4.619
n7337.out[0] (.names)                                            0.261     4.880
n7673.in[0] (.names)                                             1.014     5.894
n7673.out[0] (.names)                                            0.261     6.155
n7656.in[2] (.names)                                             1.014     7.169
n7656.out[0] (.names)                                            0.261     7.430
n7690.in[0] (.names)                                             1.014     8.444
n7690.out[0] (.names)                                            0.261     8.705
n7582.in[3] (.names)                                             1.014     9.719
n7582.out[0] (.names)                                            0.261     9.980
n7583.in[1] (.names)                                             1.014    10.993
n7583.out[0] (.names)                                            0.261    11.254
n7584.in[3] (.names)                                             1.014    12.268
n7584.out[0] (.names)                                            0.261    12.529
n7598.in[1] (.names)                                             1.014    13.543
n7598.out[0] (.names)                                            0.261    13.804
n7592.in[1] (.names)                                             1.014    14.818
n7592.out[0] (.names)                                            0.261    15.079
n7389.in[0] (.names)                                             1.014    16.093
n7389.out[0] (.names)                                            0.261    16.354
n5459.in[1] (.names)                                             1.014    17.367
n5459.out[0] (.names)                                            0.261    17.628
n7580.in[0] (.names)                                             1.014    18.642
n7580.out[0] (.names)                                            0.261    18.903
n7671.in[1] (.names)                                             1.014    19.917
n7671.out[0] (.names)                                            0.261    20.178
n7676.in[1] (.names)                                             1.014    21.192
n7676.out[0] (.names)                                            0.261    21.453
n7677.in[0] (.names)                                             1.014    22.467
n7677.out[0] (.names)                                            0.261    22.728
n5993.in[0] (.names)                                             1.014    23.742
n5993.out[0] (.names)                                            0.261    24.003
n5994.in[0] (.names)                                             1.014    25.016
n5994.out[0] (.names)                                            0.261    25.277
n5975.in[1] (.names)                                             1.014    26.291
n5975.out[0] (.names)                                            0.261    26.552
n5999.in[0] (.names)                                             1.014    27.566
n5999.out[0] (.names)                                            0.261    27.827
n6002.in[0] (.names)                                             1.014    28.841
n6002.out[0] (.names)                                            0.261    29.102
n5790.in[0] (.names)                                             1.014    30.116
n5790.out[0] (.names)                                            0.261    30.377
n6003.in[0] (.names)                                             1.014    31.390
n6003.out[0] (.names)                                            0.261    31.651
n6006.in[0] (.names)                                             1.014    32.665
n6006.out[0] (.names)                                            0.261    32.926
n6007.in[0] (.names)                                             1.014    33.940
n6007.out[0] (.names)                                            0.261    34.201
n5785.in[1] (.names)                                             1.014    35.215
n5785.out[0] (.names)                                            0.261    35.476
n6048.in[2] (.names)                                             1.014    36.490
n6048.out[0] (.names)                                            0.261    36.751
n6049.in[0] (.names)                                             1.014    37.765
n6049.out[0] (.names)                                            0.261    38.026
n6011.in[0] (.names)                                             1.014    39.039
n6011.out[0] (.names)                                            0.261    39.300
n6013.in[0] (.names)                                             1.014    40.314
n6013.out[0] (.names)                                            0.261    40.575
n5688.in[0] (.names)                                             1.014    41.589
n5688.out[0] (.names)                                            0.261    41.850
n5900.in[2] (.names)                                             1.014    42.864
n5900.out[0] (.names)                                            0.261    43.125
n5925.in[1] (.names)                                             1.014    44.139
n5925.out[0] (.names)                                            0.261    44.400
n5755.in[1] (.names)                                             1.014    45.413
n5755.out[0] (.names)                                            0.261    45.674
n6093.in[0] (.names)                                             1.014    46.688
n6093.out[0] (.names)                                            0.261    46.949
n6391.in[2] (.names)                                             1.014    47.963
n6391.out[0] (.names)                                            0.261    48.224
n4909.in[2] (.names)                                             1.014    49.238
n4909.out[0] (.names)                                            0.261    49.499
n6394.in[0] (.names)                                             1.014    50.513
n6394.out[0] (.names)                                            0.261    50.774
n7094.in[3] (.names)                                             1.014    51.787
n7094.out[0] (.names)                                            0.261    52.048
n7224.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7224.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n6788.Q[0] (.latch clocked by pclk)
Endpoint  : n3439.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6788.clk[0] (.latch)                                            1.014     1.014
n6788.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6790.in[0] (.names)                                             1.014     2.070
n6790.out[0] (.names)                                            0.261     2.331
n6791.in[0] (.names)                                             1.014     3.344
n6791.out[0] (.names)                                            0.261     3.605
n6792.in[2] (.names)                                             1.014     4.619
n6792.out[0] (.names)                                            0.261     4.880
n6368.in[0] (.names)                                             1.014     5.894
n6368.out[0] (.names)                                            0.261     6.155
n6793.in[0] (.names)                                             1.014     7.169
n6793.out[0] (.names)                                            0.261     7.430
n6827.in[0] (.names)                                             1.014     8.444
n6827.out[0] (.names)                                            0.261     8.705
n6766.in[1] (.names)                                             1.014     9.719
n6766.out[0] (.names)                                            0.261     9.980
n6767.in[0] (.names)                                             1.014    10.993
n6767.out[0] (.names)                                            0.261    11.254
n5763.in[1] (.names)                                             1.014    12.268
n5763.out[0] (.names)                                            0.261    12.529
n6517.in[0] (.names)                                             1.014    13.543
n6517.out[0] (.names)                                            0.261    13.804
n6795.in[2] (.names)                                             1.014    14.818
n6795.out[0] (.names)                                            0.261    15.079
n6796.in[1] (.names)                                             1.014    16.093
n6796.out[0] (.names)                                            0.261    16.354
n6636.in[0] (.names)                                             1.014    17.367
n6636.out[0] (.names)                                            0.261    17.628
n6797.in[1] (.names)                                             1.014    18.642
n6797.out[0] (.names)                                            0.261    18.903
n6798.in[3] (.names)                                             1.014    19.917
n6798.out[0] (.names)                                            0.261    20.178
n6799.in[2] (.names)                                             1.014    21.192
n6799.out[0] (.names)                                            0.261    21.453
n6800.in[1] (.names)                                             1.014    22.467
n6800.out[0] (.names)                                            0.261    22.728
n6804.in[0] (.names)                                             1.014    23.742
n6804.out[0] (.names)                                            0.261    24.003
n6806.in[0] (.names)                                             1.014    25.016
n6806.out[0] (.names)                                            0.261    25.277
n6808.in[0] (.names)                                             1.014    26.291
n6808.out[0] (.names)                                            0.261    26.552
n6809.in[0] (.names)                                             1.014    27.566
n6809.out[0] (.names)                                            0.261    27.827
n10839.in[1] (.names)                                            1.014    28.841
n10839.out[0] (.names)                                           0.261    29.102
n10865.in[0] (.names)                                            1.014    30.116
n10865.out[0] (.names)                                           0.261    30.377
n10867.in[1] (.names)                                            1.014    31.390
n10867.out[0] (.names)                                           0.261    31.651
n10869.in[1] (.names)                                            1.014    32.665
n10869.out[0] (.names)                                           0.261    32.926
n3110.in[0] (.names)                                             1.014    33.940
n3110.out[0] (.names)                                            0.261    34.201
n10908.in[3] (.names)                                            1.014    35.215
n10908.out[0] (.names)                                           0.261    35.476
n10915.in[2] (.names)                                            1.014    36.490
n10915.out[0] (.names)                                           0.261    36.751
n10893.in[0] (.names)                                            1.014    37.765
n10893.out[0] (.names)                                           0.261    38.026
n10894.in[0] (.names)                                            1.014    39.039
n10894.out[0] (.names)                                           0.261    39.300
n11522.in[0] (.names)                                            1.014    40.314
n11522.out[0] (.names)                                           0.261    40.575
n11324.in[1] (.names)                                            1.014    41.589
n11324.out[0] (.names)                                           0.261    41.850
n11326.in[0] (.names)                                            1.014    42.864
n11326.out[0] (.names)                                           0.261    43.125
n2679.in[3] (.names)                                             1.014    44.139
n2679.out[0] (.names)                                            0.261    44.400
n4267.in[0] (.names)                                             1.014    45.413
n4267.out[0] (.names)                                            0.261    45.674
n4271.in[0] (.names)                                             1.014    46.688
n4271.out[0] (.names)                                            0.261    46.949
n4274.in[1] (.names)                                             1.014    47.963
n4274.out[0] (.names)                                            0.261    48.224
n3221.in[0] (.names)                                             1.014    49.238
n3221.out[0] (.names)                                            0.261    49.499
n2300.in[0] (.names)                                             1.014    50.513
n2300.out[0] (.names)                                            0.261    50.774
n3438.in[1] (.names)                                             1.014    51.787
n3438.out[0] (.names)                                            0.261    52.048
n3439.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3439.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n6788.Q[0] (.latch clocked by pclk)
Endpoint  : n2895.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6788.clk[0] (.latch)                                            1.014     1.014
n6788.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6790.in[0] (.names)                                             1.014     2.070
n6790.out[0] (.names)                                            0.261     2.331
n6791.in[0] (.names)                                             1.014     3.344
n6791.out[0] (.names)                                            0.261     3.605
n6792.in[2] (.names)                                             1.014     4.619
n6792.out[0] (.names)                                            0.261     4.880
n6368.in[0] (.names)                                             1.014     5.894
n6368.out[0] (.names)                                            0.261     6.155
n6793.in[0] (.names)                                             1.014     7.169
n6793.out[0] (.names)                                            0.261     7.430
n6827.in[0] (.names)                                             1.014     8.444
n6827.out[0] (.names)                                            0.261     8.705
n6766.in[1] (.names)                                             1.014     9.719
n6766.out[0] (.names)                                            0.261     9.980
n6767.in[0] (.names)                                             1.014    10.993
n6767.out[0] (.names)                                            0.261    11.254
n5763.in[1] (.names)                                             1.014    12.268
n5763.out[0] (.names)                                            0.261    12.529
n6517.in[0] (.names)                                             1.014    13.543
n6517.out[0] (.names)                                            0.261    13.804
n6795.in[2] (.names)                                             1.014    14.818
n6795.out[0] (.names)                                            0.261    15.079
n6796.in[1] (.names)                                             1.014    16.093
n6796.out[0] (.names)                                            0.261    16.354
n6636.in[0] (.names)                                             1.014    17.367
n6636.out[0] (.names)                                            0.261    17.628
n6797.in[1] (.names)                                             1.014    18.642
n6797.out[0] (.names)                                            0.261    18.903
n6798.in[3] (.names)                                             1.014    19.917
n6798.out[0] (.names)                                            0.261    20.178
n6799.in[2] (.names)                                             1.014    21.192
n6799.out[0] (.names)                                            0.261    21.453
n6800.in[1] (.names)                                             1.014    22.467
n6800.out[0] (.names)                                            0.261    22.728
n6804.in[0] (.names)                                             1.014    23.742
n6804.out[0] (.names)                                            0.261    24.003
n6806.in[0] (.names)                                             1.014    25.016
n6806.out[0] (.names)                                            0.261    25.277
n6808.in[0] (.names)                                             1.014    26.291
n6808.out[0] (.names)                                            0.261    26.552
n6809.in[0] (.names)                                             1.014    27.566
n6809.out[0] (.names)                                            0.261    27.827
n10839.in[1] (.names)                                            1.014    28.841
n10839.out[0] (.names)                                           0.261    29.102
n10865.in[0] (.names)                                            1.014    30.116
n10865.out[0] (.names)                                           0.261    30.377
n10867.in[1] (.names)                                            1.014    31.390
n10867.out[0] (.names)                                           0.261    31.651
n10869.in[1] (.names)                                            1.014    32.665
n10869.out[0] (.names)                                           0.261    32.926
n3110.in[0] (.names)                                             1.014    33.940
n3110.out[0] (.names)                                            0.261    34.201
n10908.in[3] (.names)                                            1.014    35.215
n10908.out[0] (.names)                                           0.261    35.476
n10915.in[2] (.names)                                            1.014    36.490
n10915.out[0] (.names)                                           0.261    36.751
n10893.in[0] (.names)                                            1.014    37.765
n10893.out[0] (.names)                                           0.261    38.026
n10894.in[0] (.names)                                            1.014    39.039
n10894.out[0] (.names)                                           0.261    39.300
n11522.in[0] (.names)                                            1.014    40.314
n11522.out[0] (.names)                                           0.261    40.575
n11324.in[1] (.names)                                            1.014    41.589
n11324.out[0] (.names)                                           0.261    41.850
n11326.in[0] (.names)                                            1.014    42.864
n11326.out[0] (.names)                                           0.261    43.125
n2679.in[3] (.names)                                             1.014    44.139
n2679.out[0] (.names)                                            0.261    44.400
n10806.in[0] (.names)                                            1.014    45.413
n10806.out[0] (.names)                                           0.261    45.674
n11330.in[0] (.names)                                            1.014    46.688
n11330.out[0] (.names)                                           0.261    46.949
n11337.in[1] (.names)                                            1.014    47.963
n11337.out[0] (.names)                                           0.261    48.224
n11339.in[1] (.names)                                            1.014    49.238
n11339.out[0] (.names)                                           0.261    49.499
n10776.in[0] (.names)                                            1.014    50.513
n10776.out[0] (.names)                                           0.261    50.774
n10557.in[0] (.names)                                            1.014    51.787
n10557.out[0] (.names)                                           0.261    52.048
n2895.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2895.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n6788.Q[0] (.latch clocked by pclk)
Endpoint  : n10601.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6788.clk[0] (.latch)                                            1.014     1.014
n6788.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6790.in[0] (.names)                                             1.014     2.070
n6790.out[0] (.names)                                            0.261     2.331
n6791.in[0] (.names)                                             1.014     3.344
n6791.out[0] (.names)                                            0.261     3.605
n6792.in[2] (.names)                                             1.014     4.619
n6792.out[0] (.names)                                            0.261     4.880
n6368.in[0] (.names)                                             1.014     5.894
n6368.out[0] (.names)                                            0.261     6.155
n6793.in[0] (.names)                                             1.014     7.169
n6793.out[0] (.names)                                            0.261     7.430
n6827.in[0] (.names)                                             1.014     8.444
n6827.out[0] (.names)                                            0.261     8.705
n6766.in[1] (.names)                                             1.014     9.719
n6766.out[0] (.names)                                            0.261     9.980
n6767.in[0] (.names)                                             1.014    10.993
n6767.out[0] (.names)                                            0.261    11.254
n5763.in[1] (.names)                                             1.014    12.268
n5763.out[0] (.names)                                            0.261    12.529
n6517.in[0] (.names)                                             1.014    13.543
n6517.out[0] (.names)                                            0.261    13.804
n6795.in[2] (.names)                                             1.014    14.818
n6795.out[0] (.names)                                            0.261    15.079
n6796.in[1] (.names)                                             1.014    16.093
n6796.out[0] (.names)                                            0.261    16.354
n6636.in[0] (.names)                                             1.014    17.367
n6636.out[0] (.names)                                            0.261    17.628
n6797.in[1] (.names)                                             1.014    18.642
n6797.out[0] (.names)                                            0.261    18.903
n6798.in[3] (.names)                                             1.014    19.917
n6798.out[0] (.names)                                            0.261    20.178
n6799.in[2] (.names)                                             1.014    21.192
n6799.out[0] (.names)                                            0.261    21.453
n6800.in[1] (.names)                                             1.014    22.467
n6800.out[0] (.names)                                            0.261    22.728
n6804.in[0] (.names)                                             1.014    23.742
n6804.out[0] (.names)                                            0.261    24.003
n6806.in[0] (.names)                                             1.014    25.016
n6806.out[0] (.names)                                            0.261    25.277
n6808.in[0] (.names)                                             1.014    26.291
n6808.out[0] (.names)                                            0.261    26.552
n6809.in[0] (.names)                                             1.014    27.566
n6809.out[0] (.names)                                            0.261    27.827
n10839.in[1] (.names)                                            1.014    28.841
n10839.out[0] (.names)                                           0.261    29.102
n10865.in[0] (.names)                                            1.014    30.116
n10865.out[0] (.names)                                           0.261    30.377
n10867.in[1] (.names)                                            1.014    31.390
n10867.out[0] (.names)                                           0.261    31.651
n10869.in[1] (.names)                                            1.014    32.665
n10869.out[0] (.names)                                           0.261    32.926
n3110.in[0] (.names)                                             1.014    33.940
n3110.out[0] (.names)                                            0.261    34.201
n10908.in[3] (.names)                                            1.014    35.215
n10908.out[0] (.names)                                           0.261    35.476
n10915.in[2] (.names)                                            1.014    36.490
n10915.out[0] (.names)                                           0.261    36.751
n10893.in[0] (.names)                                            1.014    37.765
n10893.out[0] (.names)                                           0.261    38.026
n10894.in[0] (.names)                                            1.014    39.039
n10894.out[0] (.names)                                           0.261    39.300
n11522.in[0] (.names)                                            1.014    40.314
n11522.out[0] (.names)                                           0.261    40.575
n11466.in[0] (.names)                                            1.014    41.589
n11466.out[0] (.names)                                           0.261    41.850
n11348.in[0] (.names)                                            1.014    42.864
n11348.out[0] (.names)                                           0.261    43.125
n2976.in[0] (.names)                                             1.014    44.139
n2976.out[0] (.names)                                            0.261    44.400
n3118.in[0] (.names)                                             1.014    45.413
n3118.out[0] (.names)                                            0.261    45.674
n11351.in[0] (.names)                                            1.014    46.688
n11351.out[0] (.names)                                           0.261    46.949
n11347.in[1] (.names)                                            1.014    47.963
n11347.out[0] (.names)                                           0.261    48.224
n11305.in[1] (.names)                                            1.014    49.238
n11305.out[0] (.names)                                           0.261    49.499
n10596.in[1] (.names)                                            1.014    50.513
n10596.out[0] (.names)                                           0.261    50.774
n10600.in[0] (.names)                                            1.014    51.787
n10600.out[0] (.names)                                           0.261    52.048
n10601.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10601.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n2156.Q[0] (.latch clocked by pclk)
Endpoint  : n10923.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2156.clk[0] (.latch)                                            1.014     1.014
n2156.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9238.in[0] (.names)                                             1.014     2.070
n9238.out[0] (.names)                                            0.261     2.331
n2910.in[0] (.names)                                             1.014     3.344
n2910.out[0] (.names)                                            0.261     3.605
n12428.in[2] (.names)                                            1.014     4.619
n12428.out[0] (.names)                                           0.261     4.880
n12429.in[1] (.names)                                            1.014     5.894
n12429.out[0] (.names)                                           0.261     6.155
n12363.in[0] (.names)                                            1.014     7.169
n12363.out[0] (.names)                                           0.261     7.430
n12342.in[0] (.names)                                            1.014     8.444
n12342.out[0] (.names)                                           0.261     8.705
n12336.in[0] (.names)                                            1.014     9.719
n12336.out[0] (.names)                                           0.261     9.980
n12337.in[2] (.names)                                            1.014    10.993
n12337.out[0] (.names)                                           0.261    11.254
n12333.in[0] (.names)                                            1.014    12.268
n12333.out[0] (.names)                                           0.261    12.529
n12338.in[1] (.names)                                            1.014    13.543
n12338.out[0] (.names)                                           0.261    13.804
n2391.in[0] (.names)                                             1.014    14.818
n2391.out[0] (.names)                                            0.261    15.079
n12340.in[2] (.names)                                            1.014    16.093
n12340.out[0] (.names)                                           0.261    16.354
n12332.in[0] (.names)                                            1.014    17.367
n12332.out[0] (.names)                                           0.261    17.628
n12331.in[0] (.names)                                            1.014    18.642
n12331.out[0] (.names)                                           0.261    18.903
n12334.in[0] (.names)                                            1.014    19.917
n12334.out[0] (.names)                                           0.261    20.178
n12395.in[0] (.names)                                            1.014    21.192
n12395.out[0] (.names)                                           0.261    21.453
n12399.in[0] (.names)                                            1.014    22.467
n12399.out[0] (.names)                                           0.261    22.728
n12431.in[0] (.names)                                            1.014    23.742
n12431.out[0] (.names)                                           0.261    24.003
n12432.in[1] (.names)                                            1.014    25.016
n12432.out[0] (.names)                                           0.261    25.277
n12433.in[0] (.names)                                            1.014    26.291
n12433.out[0] (.names)                                           0.261    26.552
n12442.in[0] (.names)                                            1.014    27.566
n12442.out[0] (.names)                                           0.261    27.827
n12443.in[1] (.names)                                            1.014    28.841
n12443.out[0] (.names)                                           0.261    29.102
n12357.in[0] (.names)                                            1.014    30.116
n12357.out[0] (.names)                                           0.261    30.377
n12455.in[3] (.names)                                            1.014    31.390
n12455.out[0] (.names)                                           0.261    31.651
n10535.in[0] (.names)                                            1.014    32.665
n10535.out[0] (.names)                                           0.261    32.926
n12411.in[0] (.names)                                            1.014    33.940
n12411.out[0] (.names)                                           0.261    34.201
n12412.in[0] (.names)                                            1.014    35.215
n12412.out[0] (.names)                                           0.261    35.476
n12414.in[1] (.names)                                            1.014    36.490
n12414.out[0] (.names)                                           0.261    36.751
n11988.in[0] (.names)                                            1.014    37.765
n11988.out[0] (.names)                                           0.261    38.026
n11896.in[1] (.names)                                            1.014    39.039
n11896.out[0] (.names)                                           0.261    39.300
n12419.in[0] (.names)                                            1.014    40.314
n12419.out[0] (.names)                                           0.261    40.575
n12424.in[0] (.names)                                            1.014    41.589
n12424.out[0] (.names)                                           0.261    41.850
n12408.in[0] (.names)                                            1.014    42.864
n12408.out[0] (.names)                                           0.261    43.125
n12409.in[1] (.names)                                            1.014    44.139
n12409.out[0] (.names)                                           0.261    44.400
n2415.in[1] (.names)                                             1.014    45.413
n2415.out[0] (.names)                                            0.261    45.674
n12373.in[0] (.names)                                            1.014    46.688
n12373.out[0] (.names)                                           0.261    46.949
n11899.in[1] (.names)                                            1.014    47.963
n11899.out[0] (.names)                                           0.261    48.224
n12360.in[0] (.names)                                            1.014    49.238
n12360.out[0] (.names)                                           0.261    49.499
n12361.in[1] (.names)                                            1.014    50.513
n12361.out[0] (.names)                                           0.261    50.774
n12362.in[2] (.names)                                            1.014    51.787
n12362.out[0] (.names)                                           0.261    52.048
n10923.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10923.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n10592.Q[0] (.latch clocked by pclk)
Endpoint  : n2957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10592.clk[0] (.latch)                                           1.014     1.014
n10592.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10664.in[0] (.names)                                            1.014     2.070
n10664.out[0] (.names)                                           0.261     2.331
n10665.in[0] (.names)                                            1.014     3.344
n10665.out[0] (.names)                                           0.261     3.605
n10666.in[1] (.names)                                            1.014     4.619
n10666.out[0] (.names)                                           0.261     4.880
n10670.in[1] (.names)                                            1.014     5.894
n10670.out[0] (.names)                                           0.261     6.155
n10672.in[1] (.names)                                            1.014     7.169
n10672.out[0] (.names)                                           0.261     7.430
n10713.in[2] (.names)                                            1.014     8.444
n10713.out[0] (.names)                                           0.261     8.705
n10716.in[0] (.names)                                            1.014     9.719
n10716.out[0] (.names)                                           0.261     9.980
n10688.in[1] (.names)                                            1.014    10.993
n10688.out[0] (.names)                                           0.261    11.254
n10725.in[0] (.names)                                            1.014    12.268
n10725.out[0] (.names)                                           0.261    12.529
n10726.in[0] (.names)                                            1.014    13.543
n10726.out[0] (.names)                                           0.261    13.804
n11640.in[2] (.names)                                            1.014    14.818
n11640.out[0] (.names)                                           0.261    15.079
n11644.in[1] (.names)                                            1.014    16.093
n11644.out[0] (.names)                                           0.261    16.354
n11649.in[2] (.names)                                            1.014    17.367
n11649.out[0] (.names)                                           0.261    17.628
n2210.in[0] (.names)                                             1.014    18.642
n2210.out[0] (.names)                                            0.261    18.903
n11650.in[0] (.names)                                            1.014    19.917
n11650.out[0] (.names)                                           0.261    20.178
n11816.in[0] (.names)                                            1.014    21.192
n11816.out[0] (.names)                                           0.261    21.453
n11818.in[0] (.names)                                            1.014    22.467
n11818.out[0] (.names)                                           0.261    22.728
n11806.in[3] (.names)                                            1.014    23.742
n11806.out[0] (.names)                                           0.261    24.003
n11821.in[0] (.names)                                            1.014    25.016
n11821.out[0] (.names)                                           0.261    25.277
n11823.in[0] (.names)                                            1.014    26.291
n11823.out[0] (.names)                                           0.261    26.552
n2526.in[2] (.names)                                             1.014    27.566
n2526.out[0] (.names)                                            0.261    27.827
n11829.in[1] (.names)                                            1.014    28.841
n11829.out[0] (.names)                                           0.261    29.102
n11830.in[0] (.names)                                            1.014    30.116
n11830.out[0] (.names)                                           0.261    30.377
n11834.in[1] (.names)                                            1.014    31.390
n11834.out[0] (.names)                                           0.261    31.651
n11763.in[0] (.names)                                            1.014    32.665
n11763.out[0] (.names)                                           0.261    32.926
n11824.in[1] (.names)                                            1.014    33.940
n11824.out[0] (.names)                                           0.261    34.201
n11836.in[0] (.names)                                            1.014    35.215
n11836.out[0] (.names)                                           0.261    35.476
n10580.in[1] (.names)                                            1.014    36.490
n10580.out[0] (.names)                                           0.261    36.751
n11850.in[0] (.names)                                            1.014    37.765
n11850.out[0] (.names)                                           0.261    38.026
n11854.in[0] (.names)                                            1.014    39.039
n11854.out[0] (.names)                                           0.261    39.300
n11857.in[2] (.names)                                            1.014    40.314
n11857.out[0] (.names)                                           0.261    40.575
n10516.in[1] (.names)                                            1.014    41.589
n10516.out[0] (.names)                                           0.261    41.850
n3002.in[1] (.names)                                             1.014    42.864
n3002.out[0] (.names)                                            0.261    43.125
n11810.in[1] (.names)                                            1.014    44.139
n11810.out[0] (.names)                                           0.261    44.400
n11811.in[0] (.names)                                            1.014    45.413
n11811.out[0] (.names)                                           0.261    45.674
n10650.in[1] (.names)                                            1.014    46.688
n10650.out[0] (.names)                                           0.261    46.949
n11746.in[1] (.names)                                            1.014    47.963
n11746.out[0] (.names)                                           0.261    48.224
n11748.in[1] (.names)                                            1.014    49.238
n11748.out[0] (.names)                                           0.261    49.499
n11760.in[0] (.names)                                            1.014    50.513
n11760.out[0] (.names)                                           0.261    50.774
n3020.in[1] (.names)                                             1.014    51.787
n3020.out[0] (.names)                                            0.261    52.048
n2957.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2957.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n10592.Q[0] (.latch clocked by pclk)
Endpoint  : n11790.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10592.clk[0] (.latch)                                           1.014     1.014
n10592.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10664.in[0] (.names)                                            1.014     2.070
n10664.out[0] (.names)                                           0.261     2.331
n10665.in[0] (.names)                                            1.014     3.344
n10665.out[0] (.names)                                           0.261     3.605
n10666.in[1] (.names)                                            1.014     4.619
n10666.out[0] (.names)                                           0.261     4.880
n10670.in[1] (.names)                                            1.014     5.894
n10670.out[0] (.names)                                           0.261     6.155
n10672.in[1] (.names)                                            1.014     7.169
n10672.out[0] (.names)                                           0.261     7.430
n10713.in[2] (.names)                                            1.014     8.444
n10713.out[0] (.names)                                           0.261     8.705
n10716.in[0] (.names)                                            1.014     9.719
n10716.out[0] (.names)                                           0.261     9.980
n10688.in[1] (.names)                                            1.014    10.993
n10688.out[0] (.names)                                           0.261    11.254
n10725.in[0] (.names)                                            1.014    12.268
n10725.out[0] (.names)                                           0.261    12.529
n10726.in[0] (.names)                                            1.014    13.543
n10726.out[0] (.names)                                           0.261    13.804
n11640.in[2] (.names)                                            1.014    14.818
n11640.out[0] (.names)                                           0.261    15.079
n11644.in[1] (.names)                                            1.014    16.093
n11644.out[0] (.names)                                           0.261    16.354
n11649.in[2] (.names)                                            1.014    17.367
n11649.out[0] (.names)                                           0.261    17.628
n2210.in[0] (.names)                                             1.014    18.642
n2210.out[0] (.names)                                            0.261    18.903
n11650.in[0] (.names)                                            1.014    19.917
n11650.out[0] (.names)                                           0.261    20.178
n11816.in[0] (.names)                                            1.014    21.192
n11816.out[0] (.names)                                           0.261    21.453
n11818.in[0] (.names)                                            1.014    22.467
n11818.out[0] (.names)                                           0.261    22.728
n11806.in[3] (.names)                                            1.014    23.742
n11806.out[0] (.names)                                           0.261    24.003
n11821.in[0] (.names)                                            1.014    25.016
n11821.out[0] (.names)                                           0.261    25.277
n11823.in[0] (.names)                                            1.014    26.291
n11823.out[0] (.names)                                           0.261    26.552
n2526.in[2] (.names)                                             1.014    27.566
n2526.out[0] (.names)                                            0.261    27.827
n11829.in[1] (.names)                                            1.014    28.841
n11829.out[0] (.names)                                           0.261    29.102
n11830.in[0] (.names)                                            1.014    30.116
n11830.out[0] (.names)                                           0.261    30.377
n11834.in[1] (.names)                                            1.014    31.390
n11834.out[0] (.names)                                           0.261    31.651
n11763.in[0] (.names)                                            1.014    32.665
n11763.out[0] (.names)                                           0.261    32.926
n11824.in[1] (.names)                                            1.014    33.940
n11824.out[0] (.names)                                           0.261    34.201
n11836.in[0] (.names)                                            1.014    35.215
n11836.out[0] (.names)                                           0.261    35.476
n10580.in[1] (.names)                                            1.014    36.490
n10580.out[0] (.names)                                           0.261    36.751
n11850.in[0] (.names)                                            1.014    37.765
n11850.out[0] (.names)                                           0.261    38.026
n11854.in[0] (.names)                                            1.014    39.039
n11854.out[0] (.names)                                           0.261    39.300
n11857.in[2] (.names)                                            1.014    40.314
n11857.out[0] (.names)                                           0.261    40.575
n10516.in[1] (.names)                                            1.014    41.589
n10516.out[0] (.names)                                           0.261    41.850
n3002.in[1] (.names)                                             1.014    42.864
n3002.out[0] (.names)                                            0.261    43.125
n11810.in[1] (.names)                                            1.014    44.139
n11810.out[0] (.names)                                           0.261    44.400
n11811.in[0] (.names)                                            1.014    45.413
n11811.out[0] (.names)                                           0.261    45.674
n10650.in[1] (.names)                                            1.014    46.688
n10650.out[0] (.names)                                           0.261    46.949
n11709.in[0] (.names)                                            1.014    47.963
n11709.out[0] (.names)                                           0.261    48.224
n11815.in[0] (.names)                                            1.014    49.238
n11815.out[0] (.names)                                           0.261    49.499
n11667.in[1] (.names)                                            1.014    50.513
n11667.out[0] (.names)                                           0.261    50.774
n2259.in[0] (.names)                                             1.014    51.787
n2259.out[0] (.names)                                            0.261    52.048
n11790.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11790.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n10592.Q[0] (.latch clocked by pclk)
Endpoint  : n11674.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10592.clk[0] (.latch)                                           1.014     1.014
n10592.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10664.in[0] (.names)                                            1.014     2.070
n10664.out[0] (.names)                                           0.261     2.331
n10665.in[0] (.names)                                            1.014     3.344
n10665.out[0] (.names)                                           0.261     3.605
n10666.in[1] (.names)                                            1.014     4.619
n10666.out[0] (.names)                                           0.261     4.880
n10670.in[1] (.names)                                            1.014     5.894
n10670.out[0] (.names)                                           0.261     6.155
n10672.in[1] (.names)                                            1.014     7.169
n10672.out[0] (.names)                                           0.261     7.430
n10713.in[2] (.names)                                            1.014     8.444
n10713.out[0] (.names)                                           0.261     8.705
n10716.in[0] (.names)                                            1.014     9.719
n10716.out[0] (.names)                                           0.261     9.980
n10688.in[1] (.names)                                            1.014    10.993
n10688.out[0] (.names)                                           0.261    11.254
n10725.in[0] (.names)                                            1.014    12.268
n10725.out[0] (.names)                                           0.261    12.529
n10726.in[0] (.names)                                            1.014    13.543
n10726.out[0] (.names)                                           0.261    13.804
n11640.in[2] (.names)                                            1.014    14.818
n11640.out[0] (.names)                                           0.261    15.079
n11644.in[1] (.names)                                            1.014    16.093
n11644.out[0] (.names)                                           0.261    16.354
n11649.in[2] (.names)                                            1.014    17.367
n11649.out[0] (.names)                                           0.261    17.628
n2210.in[0] (.names)                                             1.014    18.642
n2210.out[0] (.names)                                            0.261    18.903
n11650.in[0] (.names)                                            1.014    19.917
n11650.out[0] (.names)                                           0.261    20.178
n11816.in[0] (.names)                                            1.014    21.192
n11816.out[0] (.names)                                           0.261    21.453
n11818.in[0] (.names)                                            1.014    22.467
n11818.out[0] (.names)                                           0.261    22.728
n11806.in[3] (.names)                                            1.014    23.742
n11806.out[0] (.names)                                           0.261    24.003
n11821.in[0] (.names)                                            1.014    25.016
n11821.out[0] (.names)                                           0.261    25.277
n11823.in[0] (.names)                                            1.014    26.291
n11823.out[0] (.names)                                           0.261    26.552
n2526.in[2] (.names)                                             1.014    27.566
n2526.out[0] (.names)                                            0.261    27.827
n11829.in[1] (.names)                                            1.014    28.841
n11829.out[0] (.names)                                           0.261    29.102
n11830.in[0] (.names)                                            1.014    30.116
n11830.out[0] (.names)                                           0.261    30.377
n11834.in[1] (.names)                                            1.014    31.390
n11834.out[0] (.names)                                           0.261    31.651
n11763.in[0] (.names)                                            1.014    32.665
n11763.out[0] (.names)                                           0.261    32.926
n11824.in[1] (.names)                                            1.014    33.940
n11824.out[0] (.names)                                           0.261    34.201
n11836.in[0] (.names)                                            1.014    35.215
n11836.out[0] (.names)                                           0.261    35.476
n10580.in[1] (.names)                                            1.014    36.490
n10580.out[0] (.names)                                           0.261    36.751
n11850.in[0] (.names)                                            1.014    37.765
n11850.out[0] (.names)                                           0.261    38.026
n11854.in[0] (.names)                                            1.014    39.039
n11854.out[0] (.names)                                           0.261    39.300
n11857.in[2] (.names)                                            1.014    40.314
n11857.out[0] (.names)                                           0.261    40.575
n10516.in[1] (.names)                                            1.014    41.589
n10516.out[0] (.names)                                           0.261    41.850
n3002.in[1] (.names)                                             1.014    42.864
n3002.out[0] (.names)                                            0.261    43.125
n11810.in[1] (.names)                                            1.014    44.139
n11810.out[0] (.names)                                           0.261    44.400
n11837.in[1] (.names)                                            1.014    45.413
n11837.out[0] (.names)                                           0.261    45.674
n10562.in[1] (.names)                                            1.014    46.688
n10562.out[0] (.names)                                           0.261    46.949
n11715.in[2] (.names)                                            1.014    47.963
n11715.out[0] (.names)                                           0.261    48.224
n8553.in[0] (.names)                                             1.014    49.238
n8553.out[0] (.names)                                            0.261    49.499
n11666.in[1] (.names)                                            1.014    50.513
n11666.out[0] (.names)                                           0.261    50.774
n11668.in[0] (.names)                                            1.014    51.787
n11668.out[0] (.names)                                           0.261    52.048
n11674.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11674.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n10592.Q[0] (.latch clocked by pclk)
Endpoint  : n2602.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10592.clk[0] (.latch)                                           1.014     1.014
n10592.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10664.in[0] (.names)                                            1.014     2.070
n10664.out[0] (.names)                                           0.261     2.331
n10665.in[0] (.names)                                            1.014     3.344
n10665.out[0] (.names)                                           0.261     3.605
n10666.in[1] (.names)                                            1.014     4.619
n10666.out[0] (.names)                                           0.261     4.880
n10670.in[1] (.names)                                            1.014     5.894
n10670.out[0] (.names)                                           0.261     6.155
n10672.in[1] (.names)                                            1.014     7.169
n10672.out[0] (.names)                                           0.261     7.430
n10713.in[2] (.names)                                            1.014     8.444
n10713.out[0] (.names)                                           0.261     8.705
n10716.in[0] (.names)                                            1.014     9.719
n10716.out[0] (.names)                                           0.261     9.980
n10688.in[1] (.names)                                            1.014    10.993
n10688.out[0] (.names)                                           0.261    11.254
n10725.in[0] (.names)                                            1.014    12.268
n10725.out[0] (.names)                                           0.261    12.529
n10726.in[0] (.names)                                            1.014    13.543
n10726.out[0] (.names)                                           0.261    13.804
n11640.in[2] (.names)                                            1.014    14.818
n11640.out[0] (.names)                                           0.261    15.079
n11644.in[1] (.names)                                            1.014    16.093
n11644.out[0] (.names)                                           0.261    16.354
n11649.in[2] (.names)                                            1.014    17.367
n11649.out[0] (.names)                                           0.261    17.628
n2210.in[0] (.names)                                             1.014    18.642
n2210.out[0] (.names)                                            0.261    18.903
n11650.in[0] (.names)                                            1.014    19.917
n11650.out[0] (.names)                                           0.261    20.178
n11816.in[0] (.names)                                            1.014    21.192
n11816.out[0] (.names)                                           0.261    21.453
n11818.in[0] (.names)                                            1.014    22.467
n11818.out[0] (.names)                                           0.261    22.728
n11806.in[3] (.names)                                            1.014    23.742
n11806.out[0] (.names)                                           0.261    24.003
n11821.in[0] (.names)                                            1.014    25.016
n11821.out[0] (.names)                                           0.261    25.277
n11823.in[0] (.names)                                            1.014    26.291
n11823.out[0] (.names)                                           0.261    26.552
n2526.in[2] (.names)                                             1.014    27.566
n2526.out[0] (.names)                                            0.261    27.827
n11829.in[1] (.names)                                            1.014    28.841
n11829.out[0] (.names)                                           0.261    29.102
n11830.in[0] (.names)                                            1.014    30.116
n11830.out[0] (.names)                                           0.261    30.377
n11834.in[1] (.names)                                            1.014    31.390
n11834.out[0] (.names)                                           0.261    31.651
n11763.in[0] (.names)                                            1.014    32.665
n11763.out[0] (.names)                                           0.261    32.926
n11824.in[1] (.names)                                            1.014    33.940
n11824.out[0] (.names)                                           0.261    34.201
n11836.in[0] (.names)                                            1.014    35.215
n11836.out[0] (.names)                                           0.261    35.476
n10580.in[1] (.names)                                            1.014    36.490
n10580.out[0] (.names)                                           0.261    36.751
n11850.in[0] (.names)                                            1.014    37.765
n11850.out[0] (.names)                                           0.261    38.026
n11854.in[0] (.names)                                            1.014    39.039
n11854.out[0] (.names)                                           0.261    39.300
n11857.in[2] (.names)                                            1.014    40.314
n11857.out[0] (.names)                                           0.261    40.575
n10516.in[1] (.names)                                            1.014    41.589
n10516.out[0] (.names)                                           0.261    41.850
n3002.in[1] (.names)                                             1.014    42.864
n3002.out[0] (.names)                                            0.261    43.125
n11810.in[1] (.names)                                            1.014    44.139
n11810.out[0] (.names)                                           0.261    44.400
n11837.in[1] (.names)                                            1.014    45.413
n11837.out[0] (.names)                                           0.261    45.674
n10562.in[1] (.names)                                            1.014    46.688
n10562.out[0] (.names)                                           0.261    46.949
n10574.in[1] (.names)                                            1.014    47.963
n10574.out[0] (.names)                                           0.261    48.224
n11623.in[0] (.names)                                            1.014    49.238
n11623.out[0] (.names)                                           0.261    49.499
n8637.in[1] (.names)                                             1.014    50.513
n8637.out[0] (.names)                                            0.261    50.774
n10570.in[0] (.names)                                            1.014    51.787
n10570.out[0] (.names)                                           0.261    52.048
n2602.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2602.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n2126.Q[0] (.latch clocked by pclk)
Endpoint  : n2386.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2126.clk[0] (.latch)                                            1.014     1.014
n2126.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6996.in[0] (.names)                                             1.014     2.070
n6996.out[0] (.names)                                            0.261     2.331
n6997.in[0] (.names)                                             1.014     3.344
n6997.out[0] (.names)                                            0.261     3.605
n6998.in[0] (.names)                                             1.014     4.619
n6998.out[0] (.names)                                            0.261     4.880
n6999.in[0] (.names)                                             1.014     5.894
n6999.out[0] (.names)                                            0.261     6.155
n6956.in[0] (.names)                                             1.014     7.169
n6956.out[0] (.names)                                            0.261     7.430
n7002.in[1] (.names)                                             1.014     8.444
n7002.out[0] (.names)                                            0.261     8.705
n7006.in[1] (.names)                                             1.014     9.719
n7006.out[0] (.names)                                            0.261     9.980
n7007.in[2] (.names)                                             1.014    10.993
n7007.out[0] (.names)                                            0.261    11.254
n7009.in[0] (.names)                                             1.014    12.268
n7009.out[0] (.names)                                            0.261    12.529
n7010.in[0] (.names)                                             1.014    13.543
n7010.out[0] (.names)                                            0.261    13.804
n6923.in[2] (.names)                                             1.014    14.818
n6923.out[0] (.names)                                            0.261    15.079
n6924.in[1] (.names)                                             1.014    16.093
n6924.out[0] (.names)                                            0.261    16.354
n6925.in[0] (.names)                                             1.014    17.367
n6925.out[0] (.names)                                            0.261    17.628
n6926.in[0] (.names)                                             1.014    18.642
n6926.out[0] (.names)                                            0.261    18.903
n6928.in[1] (.names)                                             1.014    19.917
n6928.out[0] (.names)                                            0.261    20.178
n4765.in[0] (.names)                                             1.014    21.192
n4765.out[0] (.names)                                            0.261    21.453
n6932.in[0] (.names)                                             1.014    22.467
n6932.out[0] (.names)                                            0.261    22.728
n6933.in[0] (.names)                                             1.014    23.742
n6933.out[0] (.names)                                            0.261    24.003
n6958.in[0] (.names)                                             1.014    25.016
n6958.out[0] (.names)                                            0.261    25.277
n6955.in[1] (.names)                                             1.014    26.291
n6955.out[0] (.names)                                            0.261    26.552
n6951.in[1] (.names)                                             1.014    27.566
n6951.out[0] (.names)                                            0.261    27.827
n6969.in[1] (.names)                                             1.014    28.841
n6969.out[0] (.names)                                            0.261    29.102
n6968.in[1] (.names)                                             1.014    30.116
n6968.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n5936.in[1] (.names)                                             1.014    32.665
n5936.out[0] (.names)                                            0.261    32.926
n3077.in[1] (.names)                                             1.014    33.940
n3077.out[0] (.names)                                            0.261    34.201
n6104.in[1] (.names)                                             1.014    35.215
n6104.out[0] (.names)                                            0.261    35.476
n6496.in[1] (.names)                                             1.014    36.490
n6496.out[0] (.names)                                            0.261    36.751
n5836.in[2] (.names)                                             1.014    37.765
n5836.out[0] (.names)                                            0.261    38.026
n6500.in[1] (.names)                                             1.014    39.039
n6500.out[0] (.names)                                            0.261    39.300
n5753.in[0] (.names)                                             1.014    40.314
n5753.out[0] (.names)                                            0.261    40.575
n6505.in[0] (.names)                                             1.014    41.589
n6505.out[0] (.names)                                            0.261    41.850
n6507.in[0] (.names)                                             1.014    42.864
n6507.out[0] (.names)                                            0.261    43.125
n6511.in[2] (.names)                                             1.014    44.139
n6511.out[0] (.names)                                            0.261    44.400
n6452.in[0] (.names)                                             1.014    45.413
n6452.out[0] (.names)                                            0.261    45.674
n6392.in[0] (.names)                                             1.014    46.688
n6392.out[0] (.names)                                            0.261    46.949
n6349.in[0] (.names)                                             1.014    47.963
n6349.out[0] (.names)                                            0.261    48.224
n6350.in[1] (.names)                                             1.014    49.238
n6350.out[0] (.names)                                            0.261    49.499
n6181.in[0] (.names)                                             1.014    50.513
n6181.out[0] (.names)                                            0.261    50.774
n5787.in[1] (.names)                                             1.014    51.787
n5787.out[0] (.names)                                            0.261    52.048
n2386.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2386.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n2126.Q[0] (.latch clocked by pclk)
Endpoint  : n6031.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2126.clk[0] (.latch)                                            1.014     1.014
n2126.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6996.in[0] (.names)                                             1.014     2.070
n6996.out[0] (.names)                                            0.261     2.331
n6997.in[0] (.names)                                             1.014     3.344
n6997.out[0] (.names)                                            0.261     3.605
n6998.in[0] (.names)                                             1.014     4.619
n6998.out[0] (.names)                                            0.261     4.880
n6999.in[0] (.names)                                             1.014     5.894
n6999.out[0] (.names)                                            0.261     6.155
n6956.in[0] (.names)                                             1.014     7.169
n6956.out[0] (.names)                                            0.261     7.430
n7002.in[1] (.names)                                             1.014     8.444
n7002.out[0] (.names)                                            0.261     8.705
n7006.in[1] (.names)                                             1.014     9.719
n7006.out[0] (.names)                                            0.261     9.980
n7007.in[2] (.names)                                             1.014    10.993
n7007.out[0] (.names)                                            0.261    11.254
n7009.in[0] (.names)                                             1.014    12.268
n7009.out[0] (.names)                                            0.261    12.529
n7010.in[0] (.names)                                             1.014    13.543
n7010.out[0] (.names)                                            0.261    13.804
n6923.in[2] (.names)                                             1.014    14.818
n6923.out[0] (.names)                                            0.261    15.079
n6924.in[1] (.names)                                             1.014    16.093
n6924.out[0] (.names)                                            0.261    16.354
n6925.in[0] (.names)                                             1.014    17.367
n6925.out[0] (.names)                                            0.261    17.628
n6926.in[0] (.names)                                             1.014    18.642
n6926.out[0] (.names)                                            0.261    18.903
n6928.in[1] (.names)                                             1.014    19.917
n6928.out[0] (.names)                                            0.261    20.178
n4765.in[0] (.names)                                             1.014    21.192
n4765.out[0] (.names)                                            0.261    21.453
n6932.in[0] (.names)                                             1.014    22.467
n6932.out[0] (.names)                                            0.261    22.728
n6933.in[0] (.names)                                             1.014    23.742
n6933.out[0] (.names)                                            0.261    24.003
n6958.in[0] (.names)                                             1.014    25.016
n6958.out[0] (.names)                                            0.261    25.277
n6955.in[1] (.names)                                             1.014    26.291
n6955.out[0] (.names)                                            0.261    26.552
n6951.in[1] (.names)                                             1.014    27.566
n6951.out[0] (.names)                                            0.261    27.827
n6969.in[1] (.names)                                             1.014    28.841
n6969.out[0] (.names)                                            0.261    29.102
n6968.in[1] (.names)                                             1.014    30.116
n6968.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n5936.in[1] (.names)                                             1.014    32.665
n5936.out[0] (.names)                                            0.261    32.926
n3077.in[1] (.names)                                             1.014    33.940
n3077.out[0] (.names)                                            0.261    34.201
n6104.in[1] (.names)                                             1.014    35.215
n6104.out[0] (.names)                                            0.261    35.476
n6496.in[1] (.names)                                             1.014    36.490
n6496.out[0] (.names)                                            0.261    36.751
n5836.in[2] (.names)                                             1.014    37.765
n5836.out[0] (.names)                                            0.261    38.026
n6500.in[1] (.names)                                             1.014    39.039
n6500.out[0] (.names)                                            0.261    39.300
n5753.in[0] (.names)                                             1.014    40.314
n5753.out[0] (.names)                                            0.261    40.575
n6505.in[0] (.names)                                             1.014    41.589
n6505.out[0] (.names)                                            0.261    41.850
n6507.in[0] (.names)                                             1.014    42.864
n6507.out[0] (.names)                                            0.261    43.125
n6511.in[2] (.names)                                             1.014    44.139
n6511.out[0] (.names)                                            0.261    44.400
n6452.in[0] (.names)                                             1.014    45.413
n6452.out[0] (.names)                                            0.261    45.674
n6514.in[0] (.names)                                             1.014    46.688
n6514.out[0] (.names)                                            0.261    46.949
n6023.in[0] (.names)                                             1.014    47.963
n6023.out[0] (.names)                                            0.261    48.224
n6024.in[2] (.names)                                             1.014    49.238
n6024.out[0] (.names)                                            0.261    49.499
n6030.in[0] (.names)                                             1.014    50.513
n6030.out[0] (.names)                                            0.261    50.774
n5834.in[0] (.names)                                             1.014    51.787
n5834.out[0] (.names)                                            0.261    52.048
n6031.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6031.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n2126.Q[0] (.latch clocked by pclk)
Endpoint  : n5835.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2126.clk[0] (.latch)                                            1.014     1.014
n2126.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6996.in[0] (.names)                                             1.014     2.070
n6996.out[0] (.names)                                            0.261     2.331
n6997.in[0] (.names)                                             1.014     3.344
n6997.out[0] (.names)                                            0.261     3.605
n6998.in[0] (.names)                                             1.014     4.619
n6998.out[0] (.names)                                            0.261     4.880
n6999.in[0] (.names)                                             1.014     5.894
n6999.out[0] (.names)                                            0.261     6.155
n6956.in[0] (.names)                                             1.014     7.169
n6956.out[0] (.names)                                            0.261     7.430
n7002.in[1] (.names)                                             1.014     8.444
n7002.out[0] (.names)                                            0.261     8.705
n7006.in[1] (.names)                                             1.014     9.719
n7006.out[0] (.names)                                            0.261     9.980
n7007.in[2] (.names)                                             1.014    10.993
n7007.out[0] (.names)                                            0.261    11.254
n7009.in[0] (.names)                                             1.014    12.268
n7009.out[0] (.names)                                            0.261    12.529
n7010.in[0] (.names)                                             1.014    13.543
n7010.out[0] (.names)                                            0.261    13.804
n6923.in[2] (.names)                                             1.014    14.818
n6923.out[0] (.names)                                            0.261    15.079
n6924.in[1] (.names)                                             1.014    16.093
n6924.out[0] (.names)                                            0.261    16.354
n6925.in[0] (.names)                                             1.014    17.367
n6925.out[0] (.names)                                            0.261    17.628
n6926.in[0] (.names)                                             1.014    18.642
n6926.out[0] (.names)                                            0.261    18.903
n6928.in[1] (.names)                                             1.014    19.917
n6928.out[0] (.names)                                            0.261    20.178
n4765.in[0] (.names)                                             1.014    21.192
n4765.out[0] (.names)                                            0.261    21.453
n6932.in[0] (.names)                                             1.014    22.467
n6932.out[0] (.names)                                            0.261    22.728
n6933.in[0] (.names)                                             1.014    23.742
n6933.out[0] (.names)                                            0.261    24.003
n6958.in[0] (.names)                                             1.014    25.016
n6958.out[0] (.names)                                            0.261    25.277
n6955.in[1] (.names)                                             1.014    26.291
n6955.out[0] (.names)                                            0.261    26.552
n6951.in[1] (.names)                                             1.014    27.566
n6951.out[0] (.names)                                            0.261    27.827
n6969.in[1] (.names)                                             1.014    28.841
n6969.out[0] (.names)                                            0.261    29.102
n6968.in[1] (.names)                                             1.014    30.116
n6968.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n5936.in[1] (.names)                                             1.014    32.665
n5936.out[0] (.names)                                            0.261    32.926
n3077.in[1] (.names)                                             1.014    33.940
n3077.out[0] (.names)                                            0.261    34.201
n6104.in[1] (.names)                                             1.014    35.215
n6104.out[0] (.names)                                            0.261    35.476
n6496.in[1] (.names)                                             1.014    36.490
n6496.out[0] (.names)                                            0.261    36.751
n5836.in[2] (.names)                                             1.014    37.765
n5836.out[0] (.names)                                            0.261    38.026
n6500.in[1] (.names)                                             1.014    39.039
n6500.out[0] (.names)                                            0.261    39.300
n5753.in[0] (.names)                                             1.014    40.314
n5753.out[0] (.names)                                            0.261    40.575
n6505.in[0] (.names)                                             1.014    41.589
n6505.out[0] (.names)                                            0.261    41.850
n6507.in[0] (.names)                                             1.014    42.864
n6507.out[0] (.names)                                            0.261    43.125
n6511.in[2] (.names)                                             1.014    44.139
n6511.out[0] (.names)                                            0.261    44.400
n6452.in[0] (.names)                                             1.014    45.413
n6452.out[0] (.names)                                            0.261    45.674
n6514.in[0] (.names)                                             1.014    46.688
n6514.out[0] (.names)                                            0.261    46.949
n6023.in[0] (.names)                                             1.014    47.963
n6023.out[0] (.names)                                            0.261    48.224
n6024.in[2] (.names)                                             1.014    49.238
n6024.out[0] (.names)                                            0.261    49.499
n6030.in[0] (.names)                                             1.014    50.513
n6030.out[0] (.names)                                            0.261    50.774
n5834.in[0] (.names)                                             1.014    51.787
n5834.out[0] (.names)                                            0.261    52.048
n5835.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5835.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n12306.Q[0] (.latch clocked by pclk)
Endpoint  : n4182.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12306.clk[0] (.latch)                                           1.014     1.014
n12306.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12307.in[2] (.names)                                            1.014     2.070
n12307.out[0] (.names)                                           0.261     2.331
n12308.in[1] (.names)                                            1.014     3.344
n12308.out[0] (.names)                                           0.261     3.605
n11454.in[0] (.names)                                            1.014     4.619
n11454.out[0] (.names)                                           0.261     4.880
n10096.in[0] (.names)                                            1.014     5.894
n10096.out[0] (.names)                                           0.261     6.155
n12309.in[1] (.names)                                            1.014     7.169
n12309.out[0] (.names)                                           0.261     7.430
n12140.in[0] (.names)                                            1.014     8.444
n12140.out[0] (.names)                                           0.261     8.705
n12315.in[2] (.names)                                            1.014     9.719
n12315.out[0] (.names)                                           0.261     9.980
n12319.in[0] (.names)                                            1.014    10.993
n12319.out[0] (.names)                                           0.261    11.254
n12316.in[1] (.names)                                            1.014    12.268
n12316.out[0] (.names)                                           0.261    12.529
n2254.in[1] (.names)                                             1.014    13.543
n2254.out[0] (.names)                                            0.261    13.804
n9887.in[1] (.names)                                             1.014    14.818
n9887.out[0] (.names)                                            0.261    15.079
n9891.in[0] (.names)                                             1.014    16.093
n9891.out[0] (.names)                                            0.261    16.354
n9880.in[0] (.names)                                             1.014    17.367
n9880.out[0] (.names)                                            0.261    17.628
n9892.in[0] (.names)                                             1.014    18.642
n9892.out[0] (.names)                                            0.261    18.903
n2456.in[1] (.names)                                             1.014    19.917
n2456.out[0] (.names)                                            0.261    20.178
n4045.in[0] (.names)                                             1.014    21.192
n4045.out[0] (.names)                                            0.261    21.453
n3739.in[3] (.names)                                             1.014    22.467
n3739.out[0] (.names)                                            0.261    22.728
n4041.in[3] (.names)                                             1.014    23.742
n4041.out[0] (.names)                                            0.261    24.003
n4042.in[2] (.names)                                             1.014    25.016
n4042.out[0] (.names)                                            0.261    25.277
n4014.in[0] (.names)                                             1.014    26.291
n4014.out[0] (.names)                                            0.261    26.552
n4015.in[0] (.names)                                             1.014    27.566
n4015.out[0] (.names)                                            0.261    27.827
n4017.in[1] (.names)                                             1.014    28.841
n4017.out[0] (.names)                                            0.261    29.102
n4018.in[0] (.names)                                             1.014    30.116
n4018.out[0] (.names)                                            0.261    30.377
n4019.in[0] (.names)                                             1.014    31.390
n4019.out[0] (.names)                                            0.261    31.651
n4020.in[2] (.names)                                             1.014    32.665
n4020.out[0] (.names)                                            0.261    32.926
n3418.in[0] (.names)                                             1.014    33.940
n3418.out[0] (.names)                                            0.261    34.201
n3171.in[0] (.names)                                             1.014    35.215
n3171.out[0] (.names)                                            0.261    35.476
n4026.in[0] (.names)                                             1.014    36.490
n4026.out[0] (.names)                                            0.261    36.751
n4027.in[0] (.names)                                             1.014    37.765
n4027.out[0] (.names)                                            0.261    38.026
n4028.in[0] (.names)                                             1.014    39.039
n4028.out[0] (.names)                                            0.261    39.300
n4064.in[0] (.names)                                             1.014    40.314
n4064.out[0] (.names)                                            0.261    40.575
n4070.in[1] (.names)                                             1.014    41.589
n4070.out[0] (.names)                                            0.261    41.850
n4074.in[0] (.names)                                             1.014    42.864
n4074.out[0] (.names)                                            0.261    43.125
n3311.in[1] (.names)                                             1.014    44.139
n3311.out[0] (.names)                                            0.261    44.400
n4082.in[0] (.names)                                             1.014    45.413
n4082.out[0] (.names)                                            0.261    45.674
n3000.in[0] (.names)                                             1.014    46.688
n3000.out[0] (.names)                                            0.261    46.949
n4058.in[0] (.names)                                             1.014    47.963
n4058.out[0] (.names)                                            0.261    48.224
n4059.in[2] (.names)                                             1.014    49.238
n4059.out[0] (.names)                                            0.261    49.499
n4060.in[0] (.names)                                             1.014    50.513
n4060.out[0] (.names)                                            0.261    50.774
n4181.in[1] (.names)                                             1.014    51.787
n4181.out[0] (.names)                                            0.261    52.048
n4182.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4182.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n12104.Q[0] (.latch clocked by pclk)
Endpoint  : n8931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12104.clk[0] (.latch)                                           1.014     1.014
n12104.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12119.in[0] (.names)                                            1.014     2.070
n12119.out[0] (.names)                                           0.261     2.331
n12120.in[1] (.names)                                            1.014     3.344
n12120.out[0] (.names)                                           0.261     3.605
n12121.in[2] (.names)                                            1.014     4.619
n12121.out[0] (.names)                                           0.261     4.880
n12128.in[2] (.names)                                            1.014     5.894
n12128.out[0] (.names)                                           0.261     6.155
n12034.in[1] (.names)                                            1.014     7.169
n12034.out[0] (.names)                                           0.261     7.430
n11910.in[0] (.names)                                            1.014     8.444
n11910.out[0] (.names)                                           0.261     8.705
n11911.in[0] (.names)                                            1.014     9.719
n11911.out[0] (.names)                                           0.261     9.980
n12012.in[0] (.names)                                            1.014    10.993
n12012.out[0] (.names)                                           0.261    11.254
n12015.in[0] (.names)                                            1.014    12.268
n12015.out[0] (.names)                                           0.261    12.529
n12016.in[0] (.names)                                            1.014    13.543
n12016.out[0] (.names)                                           0.261    13.804
n11946.in[0] (.names)                                            1.014    14.818
n11946.out[0] (.names)                                           0.261    15.079
n11947.in[2] (.names)                                            1.014    16.093
n11947.out[0] (.names)                                           0.261    16.354
n11948.in[0] (.names)                                            1.014    17.367
n11948.out[0] (.names)                                           0.261    17.628
n11992.in[0] (.names)                                            1.014    18.642
n11992.out[0] (.names)                                           0.261    18.903
n11993.in[0] (.names)                                            1.014    19.917
n11993.out[0] (.names)                                           0.261    20.178
n11995.in[0] (.names)                                            1.014    21.192
n11995.out[0] (.names)                                           0.261    21.453
n11998.in[1] (.names)                                            1.014    22.467
n11998.out[0] (.names)                                           0.261    22.728
n10538.in[0] (.names)                                            1.014    23.742
n10538.out[0] (.names)                                           0.261    24.003
n11881.in[0] (.names)                                            1.014    25.016
n11881.out[0] (.names)                                           0.261    25.277
n11999.in[0] (.names)                                            1.014    26.291
n11999.out[0] (.names)                                           0.261    26.552
n11985.in[1] (.names)                                            1.014    27.566
n11985.out[0] (.names)                                           0.261    27.827
n12026.in[0] (.names)                                            1.014    28.841
n12026.out[0] (.names)                                           0.261    29.102
n12027.in[0] (.names)                                            1.014    30.116
n12027.out[0] (.names)                                           0.261    30.377
n12028.in[3] (.names)                                            1.014    31.390
n12028.out[0] (.names)                                           0.261    31.651
n11888.in[1] (.names)                                            1.014    32.665
n11888.out[0] (.names)                                           0.261    32.926
n11944.in[0] (.names)                                            1.014    33.940
n11944.out[0] (.names)                                           0.261    34.201
n11965.in[0] (.names)                                            1.014    35.215
n11965.out[0] (.names)                                           0.261    35.476
n11949.in[0] (.names)                                            1.014    36.490
n11949.out[0] (.names)                                           0.261    36.751
n2908.in[1] (.names)                                             1.014    37.765
n2908.out[0] (.names)                                            0.261    38.026
n10400.in[2] (.names)                                            1.014    39.039
n10400.out[0] (.names)                                           0.261    39.300
n10402.in[1] (.names)                                            1.014    40.314
n10402.out[0] (.names)                                           0.261    40.575
n10404.in[2] (.names)                                            1.014    41.589
n10404.out[0] (.names)                                           0.261    41.850
n10373.in[1] (.names)                                            1.014    42.864
n10373.out[0] (.names)                                           0.261    43.125
n10410.in[0] (.names)                                            1.014    44.139
n10410.out[0] (.names)                                           0.261    44.400
n10406.in[1] (.names)                                            1.014    45.413
n10406.out[0] (.names)                                           0.261    45.674
n10407.in[0] (.names)                                            1.014    46.688
n10407.out[0] (.names)                                           0.261    46.949
n2159.in[2] (.names)                                             1.014    47.963
n2159.out[0] (.names)                                            0.261    48.224
n3082.in[0] (.names)                                             1.014    49.238
n3082.out[0] (.names)                                            0.261    49.499
n10412.in[0] (.names)                                            1.014    50.513
n10412.out[0] (.names)                                           0.261    50.774
n10413.in[0] (.names)                                            1.014    51.787
n10413.out[0] (.names)                                           0.261    52.048
n8931.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8931.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n3060.Q[0] (.latch clocked by pclk)
Endpoint  : n9987.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3060.clk[0] (.latch)                                            1.014     1.014
n3060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10691.in[0] (.names)                                            1.014     2.070
n10691.out[0] (.names)                                           0.261     2.331
n10720.in[0] (.names)                                            1.014     3.344
n10720.out[0] (.names)                                           0.261     3.605
n10723.in[0] (.names)                                            1.014     4.619
n10723.out[0] (.names)                                           0.261     4.880
n2171.in[0] (.names)                                             1.014     5.894
n2171.out[0] (.names)                                            0.261     6.155
n11732.in[1] (.names)                                            1.014     7.169
n11732.out[0] (.names)                                           0.261     7.430
n11733.in[1] (.names)                                            1.014     8.444
n11733.out[0] (.names)                                           0.261     8.705
n11543.in[0] (.names)                                            1.014     9.719
n11543.out[0] (.names)                                           0.261     9.980
n11544.in[1] (.names)                                            1.014    10.993
n11544.out[0] (.names)                                           0.261    11.254
n11549.in[0] (.names)                                            1.014    12.268
n11549.out[0] (.names)                                           0.261    12.529
n9871.in[0] (.names)                                             1.014    13.543
n9871.out[0] (.names)                                            0.261    13.804
n11735.in[0] (.names)                                            1.014    14.818
n11735.out[0] (.names)                                           0.261    15.079
n11740.in[0] (.names)                                            1.014    16.093
n11740.out[0] (.names)                                           0.261    16.354
n11744.in[1] (.names)                                            1.014    17.367
n11744.out[0] (.names)                                           0.261    17.628
n11726.in[0] (.names)                                            1.014    18.642
n11726.out[0] (.names)                                           0.261    18.903
n11727.in[0] (.names)                                            1.014    19.917
n11727.out[0] (.names)                                           0.261    20.178
n11749.in[2] (.names)                                            1.014    21.192
n11749.out[0] (.names)                                           0.261    21.453
n11725.in[1] (.names)                                            1.014    22.467
n11725.out[0] (.names)                                           0.261    22.728
n11752.in[0] (.names)                                            1.014    23.742
n11752.out[0] (.names)                                           0.261    24.003
n11753.in[3] (.names)                                            1.014    25.016
n11753.out[0] (.names)                                           0.261    25.277
n11754.in[0] (.names)                                            1.014    26.291
n11754.out[0] (.names)                                           0.261    26.552
n11757.in[1] (.names)                                            1.014    27.566
n11757.out[0] (.names)                                           0.261    27.827
n2103.in[0] (.names)                                             1.014    28.841
n2103.out[0] (.names)                                            0.261    29.102
n11742.in[0] (.names)                                            1.014    30.116
n11742.out[0] (.names)                                           0.261    30.377
n11743.in[2] (.names)                                            1.014    31.390
n11743.out[0] (.names)                                           0.261    31.651
n11747.in[0] (.names)                                            1.014    32.665
n11747.out[0] (.names)                                           0.261    32.926
n8439.in[0] (.names)                                             1.014    33.940
n8439.out[0] (.names)                                            0.261    34.201
n11758.in[1] (.names)                                            1.014    35.215
n11758.out[0] (.names)                                           0.261    35.476
n11759.in[1] (.names)                                            1.014    36.490
n11759.out[0] (.names)                                           0.261    36.751
n11724.in[1] (.names)                                            1.014    37.765
n11724.out[0] (.names)                                           0.261    38.026
n10701.in[1] (.names)                                            1.014    39.039
n10701.out[0] (.names)                                           0.261    39.300
n10702.in[0] (.names)                                            1.014    40.314
n10702.out[0] (.names)                                           0.261    40.575
n10703.in[1] (.names)                                            1.014    41.589
n10703.out[0] (.names)                                           0.261    41.850
n10704.in[0] (.names)                                            1.014    42.864
n10704.out[0] (.names)                                           0.261    43.125
n10706.in[1] (.names)                                            1.014    44.139
n10706.out[0] (.names)                                           0.261    44.400
n10586.in[1] (.names)                                            1.014    45.413
n10586.out[0] (.names)                                           0.261    45.674
n10708.in[0] (.names)                                            1.014    46.688
n10708.out[0] (.names)                                           0.261    46.949
n10709.in[0] (.names)                                            1.014    47.963
n10709.out[0] (.names)                                           0.261    48.224
n10604.in[0] (.names)                                            1.014    49.238
n10604.out[0] (.names)                                           0.261    49.499
n10620.in[1] (.names)                                            1.014    50.513
n10620.out[0] (.names)                                           0.261    50.774
n10588.in[0] (.names)                                            1.014    51.787
n10588.out[0] (.names)                                           0.261    52.048
n9987.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9987.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
