
---------- Begin Simulation Statistics ----------
final_tick                               1279322516000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96961                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740324                       # Number of bytes of host memory used
host_op_rate                                    97244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14860.50                       # Real time elapsed on the host
host_tick_rate                               86088811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440894956                       # Number of instructions simulated
sim_ops                                    1445099958                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.279323                       # Number of seconds simulated
sim_ticks                                1279322516000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.873618                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167931006                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191105145                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14931732                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258983578                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20793794                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21510263                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          716469                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328088953                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150342                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9128556                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653931                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41913814                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49025044                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250507552                       # Number of instructions committed
system.cpu0.commit.committedOps            1251561321                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2201177024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568587                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.384436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1623655427     73.76%     73.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    333315382     15.14%     88.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85928549      3.90%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     81703454      3.71%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20493138      0.93%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5441659      0.25%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4292087      0.19%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4433514      0.20%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41913814      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2201177024                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112944                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209807554                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697405                       # Number of loads committed
system.cpu0.commit.membars                    2104092                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104098      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522305     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831874      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747875     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255284     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251561321                       # Class of committed instruction
system.cpu0.commit.refs                     536003187                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250507552                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251561321                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.035631                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.035631                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            326214689                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5829535                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167368101                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1323529364                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               952734679                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                921102592                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9142220                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12951479                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4240133                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328088953                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                243309535                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1268308049                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4817479                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1345301316                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          459                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29890932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128886                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         930180176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188724800                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.528487                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2213434313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.608265                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885036                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1256580169     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               718247357     32.45%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122342644      5.53%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97082686      4.39%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12211801      0.55%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2703691      0.12%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57064      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204444      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4457      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2213434313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      332137606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9197382                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319479351                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.505973                       # Inst execution rate
system.cpu0.iew.exec_refs                   557857653                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150434784                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              234411562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            409857434                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056841                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5125206                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151358391                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1300550808                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            407422869                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7216622                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1287990370                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1033149                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13602446                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9142220                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15920208                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       181487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26346657                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18591                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12601                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4648173                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21160029                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4052609                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12601                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       415772                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8781610                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                564623956                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1279107350                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.870537                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491525957                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.502483                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1279197611                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1579676696                       # number of integer regfile reads
system.cpu0.int_regfile_writes              819540947                       # number of integer regfile writes
system.cpu0.ipc                              0.491248                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.491248                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106225      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            716912655     55.35%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834389      0.91%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.16%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           412479400     31.85%     88.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149773858     11.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1295206993                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2942241                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002272                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 433370     14.73%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2228711     75.75%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               280158      9.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1296042957                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4806928538                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1279107300                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1349552527                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1297389684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1295206993                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48989483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           138101                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23214401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2213434313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585157                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.830773                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1278547639     57.76%     57.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          662315975     29.92%     87.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          212557267      9.60%     97.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43372275      1.96%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11196363      0.51%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1853179      0.08%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2108288      0.10%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             908032      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             575295      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2213434313                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.508808                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21747945                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3159045                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           409857434                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151358391                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2074                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2545571919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13076628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              259014255                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535172                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8430746                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               966037967                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32889286                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24631                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1608966202                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1313342657                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          848578096                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                911305164                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              26817994                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9142220                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             67774625                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48042919                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1608966158                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        160082                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6316                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18162426                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6266                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3459823237                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2613451387                       # The number of ROB writes
system.cpu0.timesIdled                       31456313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2041                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.919008                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12596236                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14833235                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1814202                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18533627                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            676413                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         693146                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16733                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21634000                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41947                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1343073                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228934                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2330202                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151327                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12250816                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67680660                       # Number of instructions committed
system.cpu1.commit.committedOps              68731070                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326604195                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.210441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.926426                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    298558181     91.41%     91.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13889291      4.25%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5156492      1.58%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4037553      1.24%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       901386      0.28%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       438828      0.13%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1070998      0.33%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       221264      0.07%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2330202      0.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326604195                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074877                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65715670                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752215                       # Number of loads committed
system.cpu1.commit.membars                    2100501                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100501      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43602819     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802413     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225193      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68731070                       # Class of committed instruction
system.cpu1.commit.refs                      23027618                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67680660                       # Number of Instructions Simulated
system.cpu1.committedOps                     68731070                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.876416                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.876416                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            268253196                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               503756                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11898170                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85609467                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16887915                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39767859                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1344718                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1248423                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2791526                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21634000                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14576228                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    311154989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               166787                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      89893753                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3631694                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.065550                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16074362                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13272649                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.272373                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329045214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.276390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.704402                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               271297724     82.45%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36641759     11.14%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11726476      3.56%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7323962      2.23%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1461848      0.44%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  534561      0.16%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   55650      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1626      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1608      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329045214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         993849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1415088                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18030445                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.233737                       # Inst execution rate
system.cpu1.iew.exec_refs                    26036041                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6610556                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              221965635                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19940271                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1164573                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6929052                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80951004                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19425485                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1332078                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77142221                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1014441                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9266954                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1344718                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11467752                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          744976                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17992                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2428                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12206                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3188056                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       653649                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2428                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       413856                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1001232                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43587562                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76022930                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828502                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36112376                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.230345                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76080029                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98011255                       # number of integer regfile reads
system.cpu1.int_regfile_writes               51016000                       # number of integer regfile writes
system.cpu1.ipc                              0.205069                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205069                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100706      2.68%      2.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49921277     63.61%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20832762     26.55%     92.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5619399      7.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78474299                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1602636                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020422                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 371166     23.16%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                969546     60.50%     83.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               261922     16.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77976215                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         487761485                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76022918                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         93172604                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77799412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78474299                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151592                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12219933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           165063                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5358014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329045214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.238491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.718546                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          281644052     85.59%     85.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29429807      8.94%     94.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11068094      3.36%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3429643      1.04%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2105938      0.64%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             495217      0.15%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             512293      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             235580      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             124590      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329045214                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.237773                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7294929                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          742638                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19940271                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6929052                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       330039063                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2228598493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              242237577                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45689105                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7433207                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19125183                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5277680                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                53202                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            106593650                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83695305                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56103545                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39718419                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13896294                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1344718                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             26588512                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10414440                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       106593638                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30805                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15062325                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   405254787                       # The number of ROB reads
system.cpu1.rob.rob_writes                  164412738                       # The number of ROB writes
system.cpu1.timesIdled                          22653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.694221                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11701401                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12902036                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1662640                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17248816                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            627328                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         643750                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           16422                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20070398                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31148                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050226                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1222367                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15100547                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2196690                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       11513411                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64184859                       # Number of instructions committed
system.cpu2.commit.committedOps              65235288                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    312604997                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.208683                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.923799                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    286146869     91.54%     91.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     12948594      4.14%     95.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4932625      1.58%     97.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3844958      1.23%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       853706      0.27%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       404467      0.13%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1063725      0.34%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       213363      0.07%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2196690      0.70%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    312604997                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013457                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62336442                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861128                       # Number of loads committed
system.cpu2.commit.membars                    2100506                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100506      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41192506     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16911354     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5030778      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65235288                       # Class of committed instruction
system.cpu2.commit.refs                      21942144                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64184859                       # Number of Instructions Simulated
system.cpu2.committedOps                     65235288                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.911464                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.911464                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            258527018                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               468221                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11053089                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80952840                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15578622                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36767752                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1223868                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1166590                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2766226                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20070398                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13444620                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    298460406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               141870                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      84883301                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3328282                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.063667                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14738896                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12328729                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.269264                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         314863486                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.272927                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.702409                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               260473092     82.73%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34474800     10.95%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10867138      3.45%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7094334      2.25%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1380720      0.44%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  521929      0.17%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   50432      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     899      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           314863486                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         378117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1290231                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16804557                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.232152                       # Inst execution rate
system.cpu2.iew.exec_refs                    24772021                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6394502                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              212466844                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18824710                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051113                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1060314                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6706022                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76721401                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18377519                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1231778                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73183868                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                980752                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8804711                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1223868                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10942584                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        83394                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          660295                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17805                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2226                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        14308                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2963582                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       625006                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2226                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       369287                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        920944                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41440623                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72142981                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.830690                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34424329                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.228850                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72196117                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93121802                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48547282                       # number of integer regfile writes
system.cpu2.ipc                              0.203605                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.203605                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100749      2.82%      2.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47168087     63.38%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19741097     26.53%     92.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5405564      7.26%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74415646                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1546408                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020781                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 364299     23.56%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                940488     60.82%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               241619     15.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73861291                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         465391878                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72142969                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         88209015                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  73569635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74415646                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151766                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       11486112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           150718                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4988415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    314863486                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.236343                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.716697                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          270028956     85.76%     85.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27781858      8.82%     94.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10451264      3.32%     97.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3250005      1.03%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2056856      0.65%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             461455      0.15%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             495224      0.16%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             227742      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             110126      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      314863486                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.236059                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7133089                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          786515                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18824710                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6706022                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    243                       # number of misc regfile reads
system.cpu2.numCycles                       315241603                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2243397700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              232289131                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43490146                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7441932                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17651847                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4960549                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                45259                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            101050470                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              79219277                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           53242745                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36865916                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14378951                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1223868                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26804682                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9752599                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       101050458                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28042                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14820075                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           838                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   387155693                       # The number of ROB reads
system.cpu2.rob.rob_writes                  155762180                       # The number of ROB writes
system.cpu2.timesIdled                          16798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.923141                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12423181                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14458481                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2572870                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         19906728                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            524228                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         538368                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           14140                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22463878                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19114                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050201                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1698689                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13564894                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2129791                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151323                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       25200153                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58521885                       # Number of instructions committed
system.cpu3.commit.committedOps              59572279                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    280805470                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.212148                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.945329                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    257218989     91.60%     91.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11516617      4.10%     95.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4237896      1.51%     97.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3331759      1.19%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       761669      0.27%     98.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       352370      0.13%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1056914      0.38%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199465      0.07%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2129791      0.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    280805470                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864841                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56821438                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728431                       # Number of loads committed
system.cpu3.commit.membars                    2100474                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100474      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37233488     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15778632     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4459541      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59572279                       # Class of committed instruction
system.cpu3.commit.refs                      20238185                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58521885                       # Number of Instructions Simulated
system.cpu3.committedOps                     59572279                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.877808                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.877808                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            220642857                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               896457                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11405042                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              92414766                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18462443                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41377644                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1699843                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2216216                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2996191                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22463878                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 16013371                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    265074278                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               559266                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     103304192                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5148048                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078694                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          17530632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12947409                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.361889                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         285178978                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.372215                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.844737                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               221556584     77.69%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                38245258     13.41%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14157783      4.96%     96.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 7821468      2.74%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1161645      0.41%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1941925      0.68%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  293809      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     363      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           285178978                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         279555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1752987                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16545745                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.241583                       # Inst execution rate
system.cpu3.iew.exec_refs                    22587519                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5711505                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              176580739                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             22114591                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1997617                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1608237                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7786092                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           84748796                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16876014                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1224114                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68961871                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                751968                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              8582182                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1699843                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10588392                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          554894                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15048                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1443                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11991                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7386160                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2276338                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1443                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       260495                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1492492                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39684984                       # num instructions consuming a value
system.cpu3.iew.wb_count                     68086596                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.822579                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32644033                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.238517                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      68131558                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                88049389                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45331028                       # number of integer regfile writes
system.cpu3.ipc                              0.205010                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.205010                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100701      2.99%      2.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             45222452     64.43%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18163346     25.88%     93.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4699337      6.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              70185985                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1530902                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021812                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 356597     23.29%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                926707     60.53%     83.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               247596     16.17%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              69616172                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         427219250                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     68086584                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        109926348                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  78757714                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 70185985                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5991082                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       25176516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           137426                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2839759                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16431555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    285178978                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.246112                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.727740                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          242168186     84.92%     84.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27816975      9.75%     94.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8920484      3.13%     97.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3023518      1.06%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2010129      0.70%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             441010      0.15%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             477601      0.17%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             222284      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              98791      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      285178978                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.245871                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11788137                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1598976                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            22114591                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7786092                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu3.numCycles                       285458533                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2273180381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              195381971                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39865822                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6738252                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                21381134                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4690462                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                43558                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            111216698                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              88556794                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           59697417                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40175106                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14147994                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1699843                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26509401                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                19831595                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       111216686                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31523                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               829                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14289167                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           826                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   363446772                       # The number of ROB reads
system.cpu3.rob.rob_writes                  173922637                       # The number of ROB writes
system.cpu3.timesIdled                          10547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         16309269                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             24025443                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47337447                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            5221842                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5258707                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21382990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42704352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       857246                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       136666                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69568830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8956411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139912383                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9093077                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17967304                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3859881                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17461383                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1070                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            617                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3391608                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3391577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17967305                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22463                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     64063208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               64063208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1614000768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1614000768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1408                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21383063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21383063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21383063                       # Request fanout histogram
system.membus.respLayer1.occupancy       109933471192                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62829849720                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                283                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7896943869.718309                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   51997192185.307762                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          138     97.18%     97.18% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     97.89% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     98.59% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 541920268000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   157956486500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1121366029500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13413117                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13413117                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13413117                       # number of overall hits
system.cpu2.icache.overall_hits::total       13413117                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        31503                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31503                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        31503                       # number of overall misses
system.cpu2.icache.overall_misses::total        31503                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    642801498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    642801498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    642801498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    642801498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13444620                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13444620                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13444620                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13444620                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002343                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002343                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002343                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002343                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20404.453481                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20404.453481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20404.453481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20404.453481                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          775                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.583333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        28042                       # number of writebacks
system.cpu2.icache.writebacks::total            28042                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3429                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3429                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3429                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3429                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        28074                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28074                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        28074                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28074                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    569263498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    569263498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    569263498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    569263498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002088                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002088                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.replacements                 28042                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13413117                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13413117                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        31503                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31503                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    642801498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    642801498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13444620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13444620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002343                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002343                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20404.453481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20404.453481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3429                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3429                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        28074                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28074                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    569263498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    569263498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002088                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20277.249341                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20277.249341                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.991545                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13042939                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28042                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           465.121568                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        335770000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.991545                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999736                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26917314                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26917314                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17349833                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17349833                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17349833                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17349833                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5014078                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5014078                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5014078                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5014078                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 629823538011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 629823538011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 629823538011                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 629823538011                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22363911                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22363911                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22363911                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22363911                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224204                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 125611.037166                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125611.037166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 125611.037166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125611.037166                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8513248                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       476635                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            87583                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3914                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    97.202060                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   121.776955                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1459053                       # number of writebacks
system.cpu2.dcache.writebacks::total          1459053                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3968473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3968473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3968473                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3968473                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1045605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1045605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1045605                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1045605                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 125951712564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 125951712564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 125951712564                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 125951712564                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046754                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046754                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046754                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046754                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1459053                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14492127                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14492127                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2841431                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2841431                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 324433450500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 324433450500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17333558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17333558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.163927                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.163927                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 114179.598414                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114179.598414                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2255495                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2255495                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       585936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       585936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  66623264500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  66623264500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033804                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033804                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113703.995829                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113703.995829                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2857706                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2857706                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2172647                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2172647                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 305390087511                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 305390087511                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.431907                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.431907                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 140561.300345                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 140561.300345                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1712978                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1712978                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       459669                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       459669                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  59328448064                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  59328448064                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091379                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091379                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129067.759766                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129067.759766                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5531000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5531000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.387826                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.387826                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24802.690583                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24802.690583                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3146500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3146500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.201739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.201739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        27125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1332000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1332000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.451031                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.451031                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7611.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7611.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1184000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1184000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.435567                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.435567                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7005.917160                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7005.917160                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       267500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       267500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       246500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       246500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634848                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634848                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49453185000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49453185000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050226                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050226                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395513                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395513                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 119055.859964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 119055.859964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415378                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415378                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  49037807000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  49037807000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395513                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395513                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 118055.859964                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 118055.859964                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.018265                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19445412                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1460826                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.311244                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        335781500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.018265                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969321                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969321                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48291058                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48291058                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9163325568.548388                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   55575212503.209465                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 541920411500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   143070145500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1136252370500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     15993784                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15993784                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     15993784                       # number of overall hits
system.cpu3.icache.overall_hits::total       15993784                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19587                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19587                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19587                       # number of overall misses
system.cpu3.icache.overall_misses::total        19587                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    436875500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    436875500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    436875500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    436875500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     16013371                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16013371                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     16013371                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16013371                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001223                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001223                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001223                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001223                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22304.360035                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22304.360035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22304.360035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22304.360035                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          529                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.090909                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17149                       # number of writebacks
system.cpu3.icache.writebacks::total            17149                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2406                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2406                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2406                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2406                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17181                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17181                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17181                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17181                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    384525000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    384525000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    384525000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    384525000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001073                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001073                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001073                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001073                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17149                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     15993784                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15993784                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    436875500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    436875500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     16013371                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16013371                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001223                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001223                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22304.360035                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22304.360035                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2406                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2406                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17181                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17181                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    384525000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    384525000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22380.827658                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22380.827658                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991426                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15677095                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17149                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           914.169631                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        340955000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991426                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32043923                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32043923                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15568971                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15568971                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15568971                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15568971                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4851083                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4851083                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4851083                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4851083                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 608833881528                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 608833881528                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 608833881528                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 608833881528                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20420054                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20420054                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20420054                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20420054                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.237565                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.237565                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.237565                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.237565                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 125504.734000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125504.734000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 125504.734000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125504.734000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8229200                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       499203                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            83380                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3808                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    98.695131                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   131.093225                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1328018                       # number of writebacks
system.cpu3.dcache.writebacks::total          1328018                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3880197                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3880197                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3880197                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3880197                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       970886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       970886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       970886                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       970886                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 118015498470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 118015498470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 118015498470                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 118015498470                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1328018                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13203687                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13203687                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2757235                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2757235                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 314358273500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 314358273500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15960922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15960922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.172749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.172749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 114012.143869                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114012.143869                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2203175                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2203175                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       554060                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       554060                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  63948707000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  63948707000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034714                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034714                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115418.378876                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115418.378876                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2365284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2365284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2093848                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2093848                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 294475608028                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 294475608028                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4459132                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4459132                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.469564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.469564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 140638.483800                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 140638.483800                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1677022                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1677022                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       416826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       416826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54066791470                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54066791470                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093477                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093477                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129710.698157                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129710.698157                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          194                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6021500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6021500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31038.659794                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31038.659794                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.164234                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.164234                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 36088.888889                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36088.888889                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1610000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1610000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.464824                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.464824                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8702.702703                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8702.702703                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1463000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1463000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.452261                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.452261                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8127.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8127.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       657000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       657000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       624000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       624000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691379                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691379                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358822                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358822                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  42482771500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  42482771500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341670                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341670                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 118395.113733                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 118395.113733                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358822                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358822                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  42123949500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  42123949500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341670                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341670                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 117395.113733                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 117395.113733                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.649439                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17589103                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1329513                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.229734                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        340966500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.649439                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.864045                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864045                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44271940                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44271940                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       408645125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   716632848.614605                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       101500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2430014500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1272784194000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6538322000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206632752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206632752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206632752                       # number of overall hits
system.cpu0.icache.overall_hits::total      206632752                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36676783                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36676783                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36676783                       # number of overall misses
system.cpu0.icache.overall_misses::total     36676783                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 564396210996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 564396210996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 564396210996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 564396210996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    243309535                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    243309535                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    243309535                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    243309535                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150741                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150741                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150741                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150741                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15388.378283                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15388.378283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15388.378283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15388.378283                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1279                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.975000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34603872                       # number of writebacks
system.cpu0.icache.writebacks::total         34603872                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2072877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2072877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2072877                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2072877                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34603906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34603906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34603906                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34603906                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 510361829997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 510361829997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 510361829997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 510361829997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142222                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142222                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142222                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142222                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.replacements              34603872                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206632752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206632752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36676783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36676783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 564396210996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 564396210996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    243309535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    243309535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150741                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150741                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15388.378283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15388.378283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2072877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2072877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34603906                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34603906                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 510361829997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 510361829997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142222                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142222                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14748.676927                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14748.676927                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241236412                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34603872                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.971370                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        521222974                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       521222974                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    470663724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       470663724                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    470663724                       # number of overall hits
system.cpu0.dcache.overall_hits::total      470663724                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51328114                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51328114                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51328114                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51328114                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1636599864510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1636599864510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1636599864510                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1636599864510                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    521991838                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    521991838                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    521991838                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    521991838                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098331                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31885.057466                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31885.057466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31885.057466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31885.057466                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15425678                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       476794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           208356                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3676                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.035199                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   129.704570                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30824302                       # number of writebacks
system.cpu0.dcache.writebacks::total         30824302                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20968776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20968776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20968776                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20968776                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30359338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30359338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30359338                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30359338                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 658191799105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 658191799105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 658191799105                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 658191799105                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058161                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058161                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058161                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058161                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30824302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    333435411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      333435411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42305184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42305184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1104294369000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1104294369000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    375740595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    375740595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26103.050846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26103.050846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15174958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15174958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27130226                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27130226                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 528762361500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 528762361500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072205                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072205                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19489.788308                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19489.788308                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137228313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137228313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9022930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9022930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 532305495510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 532305495510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251243                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251243                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58994.749545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58994.749545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5793818                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5793818                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3229112                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3229112                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 129429437605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 129429437605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40082.052776                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40082.052776                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          998                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          998                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.238357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.238357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8823.146293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8823.146293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          952                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          952                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010986                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010986                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41967.391304                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41967.391304                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1762500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1762500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8514.492754                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8514.492754                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          203                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          203                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1559500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1559500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7682.266010                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7682.266010                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584148                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584148                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54882565000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54882565000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443922                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443922                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117690.401647                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117690.401647                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54416235000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54416235000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443922                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443922                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116690.401647                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116690.401647                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995374                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          502079287                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30825400                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.287843                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995374                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1076926554                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1076926554                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            33288466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27424665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               28110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              258048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               25953                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              248028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              235440                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61524133                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           33288466                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27424665                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              28110                       # number of overall hits
system.l2.overall_hits::.cpu1.data             258048                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              25953                       # number of overall hits
system.l2.overall_hits::.cpu2.data             248028                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15423                       # number of overall hits
system.l2.overall_hits::.cpu3.data             235440                       # number of overall hits
system.l2.overall_hits::total                61524133                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1315439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3392681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1275039                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1205077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1086130                       # number of demand (read+write) misses
system.l2.demand_misses::total                8283477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1315439                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3392681                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5232                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1275039                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2121                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1205077                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1758                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1086130                       # number of overall misses
system.l2.overall_misses::total               8283477                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 105003361893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 352882980816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    671856344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 174591239258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    229210482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 167792460456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    179969981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 153369707096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     954720786326                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 105003361893                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 352882980816                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    671856344                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 174591239258                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    229210482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 167792460456                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    179969981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 153369707096                       # number of overall miss cycles
system.l2.overall_miss_latency::total    954720786326                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34603905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30817346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1533087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           28074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1453105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1321570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69807610                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34603905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30817346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1533087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          28074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1453105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1321570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69807610                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.038014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.110090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.156919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.831681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.075550                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.829312                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.102322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.821848                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118662                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.038014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.110090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.156919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.831681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.075550                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.829312                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.102322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.821848                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118662                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79823.816911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104013.015316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 128412.909786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 136930.116850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 108067.176803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 139237.957787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102372.002844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 141207.504715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115256.043607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79823.816911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104013.015316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 128412.909786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 136930.116850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 108067.176803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 139237.957787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102372.002844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 141207.504715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115256.043607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           11092530                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    447856                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.768073                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12982835                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3859881                       # number of writebacks
system.l2.writebacks::total                   3859881                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         198752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          47460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          47332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          45453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              340020                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        198752                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         47460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         47332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         45453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             340020                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1315292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3193929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1227579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1157745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1040677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7943457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1315292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3193929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1227579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1157745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1040677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13911686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21855143                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  91840077898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 306991587976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    599714847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 158045284280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    187127483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 151943551342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    144352983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 138806031387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 848557728196                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  91840077898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 306991587976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    599714847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 158045284280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    187127483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 151943551342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    144352983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 138806031387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1431827860909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2280385589105                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.038010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.147892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.800724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.064757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.796739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.086491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.787455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113791                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.038010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.147892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.800724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.064757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.796739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.086491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.787455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.313077                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69824.858585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96117.223638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 121621.343946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 128745.509886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102930.408691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 131240.948000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97141.980485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 133380.512289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106824.739933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69824.858585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96117.223638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 121621.343946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 128745.509886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102930.408691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 131240.948000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97141.980485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 133380.512289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102922.669539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104340.913674                       # average overall mshr miss latency
system.l2.replacements                       29894728                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8444267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8444267                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8444267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8444267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60947924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60947924                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60947924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60947924                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13911686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13911686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1431827860909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1431827860909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102922.669539                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102922.669539                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                191                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       125000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       396499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.732394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.844828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.820000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.789256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3480.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2551.020408                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   743.902439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1224.489796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2075.910995                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           190                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1053000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1019499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       831500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       983500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3887499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.827586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.820000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.785124                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21239.562500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20280.487805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20460.521053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.766667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.780488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.860294                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3633.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   931.623932                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       655500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       659500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       462500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       651000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2428500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.848485                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.766667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.780488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.845588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20484.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23553.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20108.695652                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20343.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21117.391304                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2451160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            83102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            85328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2702111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1241470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         839706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         784722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         682979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3548877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 149694038689                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110360377468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 104912065149                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  92892067139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  457858548445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3692630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       922227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       867824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       768307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6250988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.336202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.910520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.904241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.888940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120578.055603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131427.401338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 133693.289023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136010.136679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129015.051366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       104020                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18785                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        18813                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        18476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           160094                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1137450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       820921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       765909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       664503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3388783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130240791544                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100346623783                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  95394170441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84418995853                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 410400581621                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.308032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.882563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.864893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.542120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114502.432234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122236.638828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124550.266991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127040.804711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121105.595024                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      33288466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         28110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         25953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           33357952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1315439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1324550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 105003361893                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    671856344                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    229210482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    179969981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 106084398700                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34603905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        28074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34682502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.038014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.156919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.075550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.102322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79823.816911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 128412.909786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 108067.176803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102372.002844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80090.897814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          301                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1023                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1315292                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1323527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  91840077898                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    599714847                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    187127483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    144352983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  92771273211                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.038010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.147892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.064757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.086491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69824.858585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 121621.343946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102930.408691                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97141.980485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70093.978597                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24973505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       175527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       164926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       150112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25464070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2151211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       435333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       420355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       403151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3410050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 203188942127                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  64230861790                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  62880395307                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  60477639957                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 390777839181                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27124716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       610860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       585281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       553263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28874120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.079308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.718211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.728679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94453.283349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 147544.205907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 149588.788779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 150012.377390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114595.926506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        94732                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        28675                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        28519                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        26977                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       178903                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2056479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       406658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       391836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       376174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3231147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 176750796432                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  57698660497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  56549380901                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  54387035534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 345385873364                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.075816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.665714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.669484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.679919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85948.262264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 141884.975820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 144319.003106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 144579.464647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106892.652474                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          142                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          131                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          113                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          126                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               512                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6379                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6228                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5900                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         6147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24654                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     49871284                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     49273518                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     43394623                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     48371053                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    190910478                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         6521                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6359                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         6013                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6273                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         25166                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.978224                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.979399                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.981207                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.979914                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.979655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7818.041072                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7911.611753                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7355.020847                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7869.050431                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7743.590411                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          590                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          572                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          480                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          549                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2191                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5789                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5656                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5598                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        22463                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    120961460                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    118172673                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    113123274                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    116832727                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    469090134                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.887747                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.889448                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.901380                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.892396                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.892593                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20895.052686                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20893.329738                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20871.452768                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20870.440693                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20882.790990                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999916                       # Cycle average of tags in use
system.l2.tags.total_refs                   152268064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29897431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.093015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.315815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.603568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.098410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.169294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.019828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.158157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.174767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.437400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.442435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.157788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.350584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1143700503                       # Number of tag accesses
system.l2.tags.data_accesses               1143700503                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      84178624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     204584640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        315584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78597184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        116352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      74128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         95104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      66629376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    858323008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1366968384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     84178624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       315584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       116352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        95104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      84705664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247032384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247032384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1315291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3196635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1228081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1158258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1041084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13411297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21358881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3859881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3859881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         65799377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        159916391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           246681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61436567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            90948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57943569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            74339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52081766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    670919957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1068509595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     65799377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       246681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        90948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        74339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66211345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193096253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193096253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193096253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        65799377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       159916391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          246681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61436567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           90948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57943569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           74339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52081766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    670919957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1261605848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3745815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1315291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3085488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1218406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1146534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1027854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13406172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003298599750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       232087                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       232087                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31314015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3535586                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21358882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3859881                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21358882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3859881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 150902                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                114066                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1095416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1083561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1084271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1248299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2168696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2444592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2215209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1099134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1080700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1172698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1112170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1088782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1063405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1059764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1055364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1135919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            238357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            235114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            236111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           235663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1126664828801                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               106039900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1524314453801                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53124.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71874.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16634146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1632592                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21358882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3859881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3562165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1377723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1434854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1401985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1225920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1075432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  944532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  854194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  767397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  670049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1074431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2790390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1806431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 638429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 544900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 450581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 325491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 180926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  53247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  28903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 117596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 156978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 184512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 201857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 211286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 225455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 216009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  35390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  21487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  28592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  35201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  47876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  49114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  49790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  50366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  51332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  59371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     43                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6687016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.826823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.776239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.489679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2859793     42.77%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2026844     30.31%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       329604      4.93%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       320875      4.80%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       415400      6.21%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107648      1.61%     90.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        69976      1.05%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       157717      2.36%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       399159      5.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6687016                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       232087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.378535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.475761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    555.502293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       232082    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        232087                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       232087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.129719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.596907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           218002     93.93%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1354      0.58%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9184      3.96%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2324      1.00%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              748      0.32%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              303      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        232087                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1357310720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9657728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239730240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1366968448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247032384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1060.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1068.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1279322504500                       # Total gap between requests
system.mem_ctrls.avgGap                      50729.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     84178624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    197471232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       315584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77977984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       116352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73378176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        95104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65782656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    857995008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239730240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 65799376.581909552217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 154356098.271000802517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 246680.564168230456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60952561.238279655576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 90948.137428076036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57357058.194698423147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 74339.346654632012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51419915.757974512875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 670663571.749408721924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187388431.768991082907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1315291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3196635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1228081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1158258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1041084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13411298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3859881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  37731002796                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175796990762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    390541858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 106674751193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    110168700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 103516259924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     81489900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  95306901247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1004706347421                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31516574762074                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28686.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54994.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     79201.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     86862.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     60598.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     89372.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54838.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     91545.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74914.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8165167.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21856325400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11616893475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62609246280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9736072560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100988425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     244024392900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     285765620640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       736596976455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.771135                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 739995666671                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42719300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 496607549329                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25889047380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13760332245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         88815730920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9816925140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100988425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     512737105170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59481231360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       811488797415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.311354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 149362884832                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42719300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1087240331168                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9206390297.520660                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56254089573.554245                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 541920508500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165349290000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1113973226000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14538169                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14538169                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14538169                       # number of overall hits
system.cpu1.icache.overall_hits::total       14538169                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38059                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38059                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38059                       # number of overall misses
system.cpu1.icache.overall_misses::total        38059                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1178072499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1178072499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1178072499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1178072499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14576228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14576228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14576228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14576228                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002611                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002611                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002611                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002611                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30953.847947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30953.847947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30953.847947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30953.847947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          472                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.909091                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33310                       # number of writebacks
system.cpu1.icache.writebacks::total            33310                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4717                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4717                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4717                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4717                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33342                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33342                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1051281999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1051281999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1051281999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1051281999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002287                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002287                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002287                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002287                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33310                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14538169                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14538169                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38059                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38059                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1178072499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1178072499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14576228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14576228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30953.847947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30953.847947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4717                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4717                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33342                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33342                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1051281999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1051281999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31530.262102                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31530.262102                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978553                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13625625                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33310                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           409.055089                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329833000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978553                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29185798                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29185798                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18315052                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18315052                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18315052                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18315052                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5194268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5194268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5194268                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5194268                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 629302621773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 629302621773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 629302621773                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 629302621773                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23509320                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23509320                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23509320                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23509320                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220945                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220945                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220945                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220945                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 121153.283152                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121153.283152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 121153.283152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121153.283152                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8660637                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       459609                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            91238                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3880                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.923574                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.455928                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1539229                       # number of writebacks
system.cpu1.dcache.writebacks::total          1539229                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4099561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4099561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4099561                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4099561                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1094707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1094707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1094707                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1094707                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 129616255749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 129616255749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 129616255749                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 129616255749                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046565                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046565                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046565                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046565                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1539229                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15354288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15354288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2930250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2930250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 323548463000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 323548463000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18284538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18284538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 110416.675369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110416.675369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2318868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2318868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611382                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611382                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  68168657000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  68168657000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111499.286862                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111499.286862                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2960764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2960764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2264018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2264018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 305754158773                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 305754158773                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.433323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.433323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 135049.349772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135049.349772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1780693                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1780693                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       483325                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       483325                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61447598749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61447598749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127135.154914                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127135.154914                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6569500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6569500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.393597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.393597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31433.014354                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31433.014354                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           94                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3283000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3283000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.177024                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.177024                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1500500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1500500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438961                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438961                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8878.698225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8878.698225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1362500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1362500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8257.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8257.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       570500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       570500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       543500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       543500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603675                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603675                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52922253500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52922253500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425180                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425180                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 118520.778325                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 118520.778325                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52475730500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52475730500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425180                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425180                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 117520.778325                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 117520.778325                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.534362                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20459842                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1541089                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.276224                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329844500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.534362                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.891699                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891699                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50661985                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50661985                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63559563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12304148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61388708                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26034848                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23658071                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1119                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1755                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           81                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6254636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6254636                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34682502                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28877062                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        25166                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        25166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103811681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     92474191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        99994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4620278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        84190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4379538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3985962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209507345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4429297664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3945065600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4265728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196628480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3591424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    186378368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2197120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    169573952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936998336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        53560863                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247460288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123494048                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326832                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              113946192     92.27%     92.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8998765      7.29%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  91488      0.07%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 368296      0.30%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  89240      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     67      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123494048                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139904724560                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2187421584                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          42294574                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1990059871                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25920160                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46250716213                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51910337509                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2307404648                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50212536                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
