// Seed: 4086822347
module module_0 #(
    parameter id_3 = 32'd65,
    parameter id_4 = 32'd59
) (
    output tri0  id_0,
    input  uwire id_1
);
  logic _id_3 = 1;
  logic _id_4 = !-1;
  generate
    logic id_5 = id_5;
  endgenerate
  supply0 id_6 = 1;
  if (1 - -1'h0) begin : LABEL_0
    wand id_7 = -1'b0;
  end else begin : LABEL_1
    logic [-1 : id_3  -  -1] id_8;
  end
  assign id_5[id_4] = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd29,
    parameter id_9  = 32'd3
) (
    input supply0 id_0,
    input wand id_1,
    output wire id_2
    , id_15,
    input wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7
    , id_16,
    input tri0 id_8,
    input supply1 _id_9,
    input tri _id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13
);
  parameter id_17 = 1;
  logic id_18;
  parameter id_19 = -1;
  wire id_20;
  logic [id_10 : id_9] id_21;
  module_0 modCall_1 (
      id_2,
      id_11
  );
  assign id_18 = 1'b0;
  logic [1 : -1] id_22;
endmodule
