Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 20:15:54 2024
| Host         : acidrain running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -file reciever_wrapper_timing_summary_routed.rpt -pb reciever_wrapper_timing_summary_routed.pb -rpx reciever_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : reciever_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (266)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (266)
--------------------------------
 There are 266 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.778        0.000                      0                  625        0.018        0.000                      0                  625        3.000        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk                                {0.000 5.000}      10.000          100.000         
  clk_out1_reciever_clk_wiz_0_0    {0.000 20.347}     40.693          24.574          
  clkfbout_reciever_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_reciever_clk_wiz_0_0_1  {0.000 20.347}     40.693          24.574          
  clkfbout_reciever_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_reciever_clk_wiz_0_0         31.778        0.000                      0                  625        0.245        0.000                      0                  625       19.847        0.000                       0                   264  
  clkfbout_reciever_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_reciever_clk_wiz_0_0_1       31.795        0.000                      0                  625        0.245        0.000                      0                  625       19.847        0.000                       0                   264  
  clkfbout_reciever_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_reciever_clk_wiz_0_0_1  clk_out1_reciever_clk_wiz_0_0         31.778        0.000                      0                  625        0.018        0.000                      0                  625  
clk_out1_reciever_clk_wiz_0_0    clk_out1_reciever_clk_wiz_0_0_1       31.778        0.000                      0                  625        0.018        0.000                      0                  625  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0
  To Clock:  clk_out1_reciever_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.778ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 6.110ns (70.873%)  route 2.511ns (29.127%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[45])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[45]
                         net (fo=1, routed)           1.029     7.109    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[21]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.058    38.887    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 31.778    

Slack (MET) :             31.789ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 6.110ns (70.622%)  route 2.542ns (29.378%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[46])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[46]
                         net (fo=1, routed)           1.060     7.140    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[22]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.016    38.929    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                 31.789    

Slack (MET) :             31.795ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 6.110ns (70.786%)  route 2.522ns (29.214%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[47])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47]
                         net (fo=1, routed)           1.040     7.120    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[23]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.030    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 31.795    

Slack (MET) :             31.835ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 6.110ns (71.223%)  route 2.469ns (28.777%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[36])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[36]
                         net (fo=1, routed)           0.987     7.067    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[12]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.043    38.902    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.835    

Slack (MET) :             31.900ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 6.110ns (71.968%)  route 2.380ns (28.032%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[34])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[34]
                         net (fo=1, routed)           0.898     6.978    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[10]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.067    38.878    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.900    

Slack (MET) :             31.904ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 6.110ns (71.952%)  route 2.382ns (28.048%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.900     6.980    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.061    38.884    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.884    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                 31.904    

Slack (MET) :             31.905ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 6.110ns (71.701%)  route 2.412ns (28.299%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[30]
                         net (fo=1, routed)           0.930     7.009    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[6]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.227    38.943    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 31.905    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 6.110ns (72.633%)  route 2.302ns (27.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.820     6.900    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.227    38.890    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.081    38.809    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 6.110ns (71.731%)  route 2.408ns (28.269%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[31])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[31]
                         net (fo=1, routed)           0.926     7.006    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[7]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.227    38.943    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.926ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 6.110ns (72.656%)  route 2.299ns (27.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[24])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[24]
                         net (fo=1, routed)           0.817     6.897    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[0]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.227    38.890    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.067    38.823    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                 31.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.496%)  route 0.138ns (35.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.497    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.138    -0.211    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[20]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.103    -0.108 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    reciever_i/axis_i2s2_0/inst/p_1_in[20]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.353    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.502    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.189    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.042    -0.147 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    reciever_i/axis_i2s2_0/inst/p_1_in[2]
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.855    -0.899    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.397    -0.502    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.395    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[15]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.858    -0.896    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.397    -0.499    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.107    -0.392    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[15]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.042    -0.145 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.397    -0.500    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.393    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.392    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.587    -0.501    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.188    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.042    -0.146 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.856    -0.898    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/C
                         clock pessimism              0.397    -0.501    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.394    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.171    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[10]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    reciever_i/axis_i2s2_0/inst/p_1_in[11]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.377    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.158    -0.199    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.406    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.611%)  route 0.218ns (54.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X5Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.218    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[14]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.042    -0.099 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.432    -0.463    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.356    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.232    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[8]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.099    -0.133 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.391    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_reciever_clk_wiz_0_0
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB18_X0Y12     reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y7      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y7      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    reciever_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y11      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reciever_clk_wiz_0_0
  To Clock:  clkfbout_reciever_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reciever_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    reciever_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0_1
  To Clock:  clk_out1_reciever_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.795ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 6.110ns (70.873%)  route 2.511ns (29.127%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[45])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[45]
                         net (fo=1, routed)           1.029     7.109    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[21]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.210    38.962    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.058    38.904    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 31.795    

Slack (MET) :             31.806ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 6.110ns (70.622%)  route 2.542ns (29.378%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[46])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[46]
                         net (fo=1, routed)           1.060     7.140    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[22]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.210    38.962    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.016    38.946    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                 31.806    

Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 6.110ns (70.786%)  route 2.522ns (29.214%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[47])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47]
                         net (fo=1, routed)           1.040     7.120    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[23]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.210    38.962    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.030    38.932    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.852ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 6.110ns (71.223%)  route 2.469ns (28.777%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[36])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[36]
                         net (fo=1, routed)           0.987     7.067    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[12]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.210    38.962    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.043    38.919    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.852    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 6.110ns (71.968%)  route 2.380ns (28.032%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[34])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[34]
                         net (fo=1, routed)           0.898     6.978    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[10]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.210    38.962    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.067    38.895    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.895    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.917    

Slack (MET) :             31.921ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 6.110ns (71.952%)  route 2.382ns (28.048%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.900     6.980    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.210    38.962    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.061    38.901    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.901    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                 31.921    

Slack (MET) :             31.922ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 6.110ns (71.701%)  route 2.412ns (28.299%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[30]
                         net (fo=1, routed)           0.930     7.009    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[6]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.210    38.960    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.932    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 31.922    

Slack (MET) :             31.926ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 6.110ns (72.633%)  route 2.302ns (27.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.820     6.900    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.210    38.907    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.081    38.826    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 31.926    

Slack (MET) :             31.926ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 6.110ns (71.731%)  route 2.408ns (28.269%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[31])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[31]
                         net (fo=1, routed)           0.926     7.006    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[7]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.210    38.960    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.932    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                 31.926    

Slack (MET) :             31.942ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 6.110ns (72.656%)  route 2.299ns (27.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[24])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[24]
                         net (fo=1, routed)           0.817     6.897    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[0]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.210    38.907    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.067    38.840    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                 31.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.496%)  route 0.138ns (35.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.497    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.138    -0.211    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[20]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.103    -0.108 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    reciever_i/axis_i2s2_0/inst/p_1_in[20]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.353    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.502    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.189    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.042    -0.147 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    reciever_i/axis_i2s2_0/inst/p_1_in[2]
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.855    -0.899    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.397    -0.502    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.395    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[15]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.858    -0.896    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.397    -0.499    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.107    -0.392    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[15]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.042    -0.145 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.397    -0.500    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.393    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.392    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.587    -0.501    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.188    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.042    -0.146 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.856    -0.898    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/C
                         clock pessimism              0.397    -0.501    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.394    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.171    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[10]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    reciever_i/axis_i2s2_0/inst/p_1_in[11]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.377    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.158    -0.199    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.406    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.611%)  route 0.218ns (54.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X5Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.218    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[14]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.042    -0.099 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.432    -0.463    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.356    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.232    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[8]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.099    -0.133 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.391    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_reciever_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB18_X0Y12     reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y7      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y7      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    reciever_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y11      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X9Y36      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X7Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X6Y38      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reciever_clk_wiz_0_0_1
  To Clock:  clkfbout_reciever_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reciever_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    reciever_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0_1
  To Clock:  clk_out1_reciever_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.778ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 6.110ns (70.873%)  route 2.511ns (29.127%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[45])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[45]
                         net (fo=1, routed)           1.029     7.109    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[21]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.058    38.887    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 31.778    

Slack (MET) :             31.789ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 6.110ns (70.622%)  route 2.542ns (29.378%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[46])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[46]
                         net (fo=1, routed)           1.060     7.140    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[22]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.016    38.929    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                 31.789    

Slack (MET) :             31.795ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 6.110ns (70.786%)  route 2.522ns (29.214%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[47])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47]
                         net (fo=1, routed)           1.040     7.120    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[23]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.030    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 31.795    

Slack (MET) :             31.835ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 6.110ns (71.223%)  route 2.469ns (28.777%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[36])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[36]
                         net (fo=1, routed)           0.987     7.067    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[12]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.043    38.902    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.835    

Slack (MET) :             31.900ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 6.110ns (71.968%)  route 2.380ns (28.032%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[34])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[34]
                         net (fo=1, routed)           0.898     6.978    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[10]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.067    38.878    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.900    

Slack (MET) :             31.904ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 6.110ns (71.952%)  route 2.382ns (28.048%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.900     6.980    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.061    38.884    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.884    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                 31.904    

Slack (MET) :             31.905ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 6.110ns (71.701%)  route 2.412ns (28.299%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[30]
                         net (fo=1, routed)           0.930     7.009    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[6]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.227    38.943    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 31.905    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 6.110ns (72.633%)  route 2.302ns (27.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.820     6.900    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.227    38.890    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.081    38.809    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 6.110ns (71.731%)  route 2.408ns (28.269%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[31])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[31]
                         net (fo=1, routed)           0.926     7.006    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[7]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.227    38.943    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.926ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 6.110ns (72.656%)  route 2.299ns (27.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[24])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[24]
                         net (fo=1, routed)           0.817     6.897    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[0]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.227    38.890    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.067    38.823    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                 31.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.496%)  route 0.138ns (35.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.497    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.138    -0.211    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[20]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.103    -0.108 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    reciever_i/axis_i2s2_0/inst/p_1_in[20]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.227    -0.257    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.126    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.502    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.189    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.042    -0.147 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    reciever_i/axis_i2s2_0/inst/p_1_in[2]
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.855    -0.899    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.397    -0.502    
                         clock uncertainty            0.227    -0.275    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.168    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[15]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.858    -0.896    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.397    -0.499    
                         clock uncertainty            0.227    -0.272    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.107    -0.165    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[15]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.042    -0.145 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.397    -0.500    
                         clock uncertainty            0.227    -0.273    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.166    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
                         clock uncertainty            0.227    -0.272    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.165    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.587    -0.501    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.188    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.042    -0.146 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.856    -0.898    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/C
                         clock pessimism              0.397    -0.501    
                         clock uncertainty            0.227    -0.274    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.167    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.171    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[10]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    reciever_i/axis_i2s2_0/inst/p_1_in[11]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.150    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.158    -0.199    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.179    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.611%)  route 0.218ns (54.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X5Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.218    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[14]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.042    -0.099 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.432    -0.463    
                         clock uncertainty            0.227    -0.236    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.129    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.232    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[8]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.099    -0.133 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.164    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.031    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0
  To Clock:  clk_out1_reciever_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.778ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 6.110ns (70.873%)  route 2.511ns (29.127%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[45])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[45]
                         net (fo=1, routed)           1.029     7.109    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[21]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.058    38.887    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 31.778    

Slack (MET) :             31.789ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 6.110ns (70.622%)  route 2.542ns (29.378%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[46])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[46]
                         net (fo=1, routed)           1.060     7.140    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[22]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.016    38.929    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[22]
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                 31.789    

Slack (MET) :             31.795ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 6.110ns (70.786%)  route 2.522ns (29.214%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[47])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47]
                         net (fo=1, routed)           1.040     7.120    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[23]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.030    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[23]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 31.795    

Slack (MET) :             31.835ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 6.110ns (71.223%)  route 2.469ns (28.777%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[36])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[36]
                         net (fo=1, routed)           0.987     7.067    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[12]
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.043    38.902    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.835    

Slack (MET) :             31.900ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 6.110ns (71.968%)  route 2.380ns (28.032%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[34])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[34]
                         net (fo=1, routed)           0.898     6.978    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[10]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.067    38.878    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.900    

Slack (MET) :             31.904ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 6.110ns (71.952%)  route 2.382ns (28.048%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 38.638 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[44])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[44]
                         net (fo=1, routed)           0.900     6.980    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[20]
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.514    38.638    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X7Y38          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]/C
                         clock pessimism              0.533    39.172    
                         clock uncertainty           -0.227    38.945    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.061    38.884    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[20]
  -------------------------------------------------------------------
                         required time                         38.884    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                 31.904    

Slack (MET) :             31.905ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 6.110ns (71.701%)  route 2.412ns (28.299%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[30])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[30]
                         net (fo=1, routed)           0.930     7.009    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[6]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.227    38.943    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 31.905    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 6.110ns (72.633%)  route 2.302ns (27.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[28])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[28]
                         net (fo=1, routed)           0.820     6.900    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[4]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.227    38.890    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.081    38.809    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 6.110ns (71.731%)  route 2.408ns (28.269%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 38.636 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[31])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[31]
                         net (fo=1, routed)           0.926     7.006    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[7]
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.512    38.636    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X6Y35          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]/C
                         clock pessimism              0.533    39.170    
                         clock uncertainty           -0.227    38.943    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.028    38.915    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.915    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.926ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 6.110ns (72.656%)  route 2.299ns (27.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 38.569 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.604    -1.512    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y12         RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     0.942 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[1]
                         net (fo=2, routed)           1.482     2.424    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[17]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[17]_P[24])
                                                      3.656     6.080 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[24]
                         net (fo=1, routed)           0.817     6.897    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[0]
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         1.445    38.569    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y36          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
                         clock pessimism              0.547    39.117    
                         clock uncertainty           -0.227    38.890    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.067    38.823    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                 31.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.496%)  route 0.138ns (35.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.591    -0.497    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.138    -0.211    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[20]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.103    -0.108 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    reciever_i/axis_i2s2_0/inst/p_1_in[20]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.227    -0.257    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.126    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.586    -0.502    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.189    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.042    -0.147 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    reciever_i/axis_i2s2_0/inst/p_1_in[2]
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.855    -0.899    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y31          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.397    -0.502    
                         clock uncertainty            0.227    -0.275    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.168    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[15]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/p_1_in[16]
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.858    -0.896    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y34          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.397    -0.499    
                         clock uncertainty            0.227    -0.272    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.107    -0.165    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[15]/Q
                         net (fo=1, routed)           0.173    -0.187    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[15]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.042    -0.145 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[16]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.857    -0.897    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.397    -0.500    
                         clock uncertainty            0.227    -0.273    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.166    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.589    -0.499    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.186    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[21]
    SLICE_X4Y36          LUT3 (Prop_lut3_I2_O)        0.042    -0.144 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[22]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y36          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]/C
                         clock pessimism              0.396    -0.499    
                         clock uncertainty            0.227    -0.272    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107    -0.165    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.587    -0.501    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.188    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.042    -0.146 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[2]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.856    -0.898    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y32          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]/C
                         clock pessimism              0.397    -0.501    
                         clock uncertainty            0.227    -0.274    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.107    -0.167    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[10]/Q
                         net (fo=1, routed)           0.163    -0.171    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[10]
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    reciever_i/axis_i2s2_0/inst/p_1_in[11]
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.150    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.158    -0.199    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.179    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.611%)  route 0.218ns (54.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.588    -0.500    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X5Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[14]/Q
                         net (fo=1, routed)           0.218    -0.141    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[14]
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.042    -0.099 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[14]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]/C
                         clock pessimism              0.432    -0.463    
                         clock uncertainty            0.227    -0.236    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.129    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[14]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.157%)  route 0.138ns (37.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.590    -0.498    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.232    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg_n_0_[8]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.099    -0.133 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[9]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=268, routed)         0.859    -0.895    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y33          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107    -0.164    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.031    





