#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 15 13:54:12 2017
# Process ID: 4164
# Current directory: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5376 C:\Users\Rob Dunn\Documents\School\ENEL 453\Lab1\LAB1_GIESBRECHT_DUNN_OH\LAB1_GIESBRECHT_DUNN_OH.xpr
# Log file: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/vivado.log
# Journal file: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_switch_logic.tcl
close_sim
launch_simulation
source tb_switch_logic.tcl
close_sim
launch_simulation
launch_simulation
source tb_switch_logic.tcl
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
add_files -fileset constrs_1 -norecurse {{C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc}}
config_webtalk -user on
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
startgroup
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs synth_1]
endgroup
set_property target_constrs_file {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc} [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
set_property is_enabled false [get_files  {{C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd}}]
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
file mkdir {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new}
close [ open {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_sequential_logic.tcl
close_sim
launch_simulation
source tb_sequential_logic.tcl
close_sim
launch_simulation
source tb_sequential_logic.tcl
close_sim
launch_simulation
source tb_sequential_logic.tcl
close_sim
launch_simulation
source tb_sequential_logic.tcl
close_sim
launch_simulation
source tb_sequential_logic.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
current_design rtl_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
startgroup
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs synth_1]
endgroup
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
close_sim
