

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ByteXor_label2112'
================================================================
* Date:           Mon Dec 12 09:00:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        8|        8|         2|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      16|      4|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|     91|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |skey_U  |clefia_Pipeline_ByteXor_label260_skey_ROM_AUTO_1R  |        0|  16|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        0|  16|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_122_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln124_fu_88_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln123_fu_82_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |rk_d0                |       xor|   0|  0|   8|           8|           8|
    |xor_ln121_fu_94_p2   |       xor|   0|  0|   5|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  51|          28|          28|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_i4728_load  |   9|          2|    4|          8|
    |idx_i4728_fu_32                  |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  36|          8|   10|         20|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |idx_i4728_fu_32          |  4|   0|    4|          0|
    |idx_i4728_load_reg_151   |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2112|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2112|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2112|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2112|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2112|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label2112|  return value|
|rk_address0  |  out|    8|   ap_memory|                                 rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                 rk|         array|
|rk_we0       |  out|    1|   ap_memory|                                 rk|         array|
|rk_d0        |  out|    8|   ap_memory|                                 rk|         array|
+-------------+-----+-----+------------+-----------------------------------+--------------+

