{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 14:05:17 2018 " "Info: Processing started: Thu Jun 07 14:05:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8X8 -c 8X8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8X8 -c 8X8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8X8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8X8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8X8 " "Info: Found entity 1: 8X8" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8X8 " "Info: Elaborating entity \"8X8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "testc.vhd 2 1 " "Warning: Using design file testc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testc-a " "Info: Found design unit 1: testc-a" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 testc " "Info: Found entity 1: testc" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testc testc:inst " "Info: Elaborating entity \"testc\" for hierarchy \"testc:inst\"" {  } { { "8X8.bdf" "inst" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 96 736 928 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[0\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[0\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[1\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[1\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[2\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[2\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[3\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[3\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[4\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[4\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[5\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[5\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[6\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[6\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[7\] testc.vhd(9) " "Warning (10034): Output port \"row_Red\[7\]\" at testc.vhd(9) has no driver" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "scanf_gen.vhd 2 1 " "Warning: Using design file scanf_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanf_gen-arch " "Info: Found design unit 1: scanf_gen-arch" {  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 scanf_gen " "Info: Found entity 1: scanf_gen" {  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanf_gen scanf_gen:inst1 " "Info: Elaborating entity \"scanf_gen\" for hierarchy \"scanf_gen:inst1\"" {  } { { "8X8.bdf" "inst1" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 96 232 384 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PULSE scanf_gen.vhd(37) " "Warning (10492): VHDL Process Statement warning at scanf_gen.vhd(37): signal \"PULSE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "loopcountingg.vhd 2 1 " "Warning: Using design file loopcountingg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loopcountingg-a " "Info: Found design unit 1: loopcountingg-a" {  } { { "loopcountingg.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/loopcountingg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 loopcountingg " "Info: Found entity 1: loopcountingg" {  } { { "loopcountingg.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/loopcountingg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loopcountingg loopcountingg:inst2 " "Info: Elaborating entity \"loopcountingg\" for hierarchy \"loopcountingg:inst2\"" {  } { { "8X8.bdf" "inst2" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 360 464 592 456 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Warning: Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info: Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/clk_gen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst3 " "Info: Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst3\"" {  } { { "8X8.bdf" "inst3" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 312 312 432 440 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Warning: Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Info: Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst3\|div10_t:inst3 " "Info: Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst3\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "div10_t " "Warning: Processing legacy GDF or BDF entity \"div10_t\" with Max+Plus II bus and instance naming rules" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "scanf_gen:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"scanf_gen:inst1\|Add0\"" {  } { { "scanf_gen.vhd" "Add0" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\"" {  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp2/quartus/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp2/quartus/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/addcore.tdf" 76 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scanf_gen:inst1\|lpm_add_sub:Add0\|addcore:adder scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"scanf_gen:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scanf_gen:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"scanf_gen:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scanf_gen:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"scanf_gen:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../altera/72sp2/quartus/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/72sp2/quartus/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/altshift.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scanf_gen:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"scanf_gen:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scanf_gen:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"scanf_gen:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanf_gen:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"scanf_gen:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[0\] GND " "Warning (13410): Pin \"ROW\[0\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[1\] GND " "Warning (13410): Pin \"ROW\[1\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[2\] GND " "Warning (13410): Pin \"ROW\[2\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[3\] GND " "Warning (13410): Pin \"ROW\[3\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[4\] GND " "Warning (13410): Pin \"ROW\[4\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[5\] GND " "Warning (13410): Pin \"ROW\[5\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[6\] GND " "Warning (13410): Pin \"ROW\[6\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ROW\[7\] GND " "Warning (13410): Pin \"ROW\[7\]\" stuck at GND" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 168 1008 1184 184 "ROW\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info: Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Info: Implemented 196 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Allocated 208 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 14:05:18 2018 " "Info: Processing ended: Thu Jun 07 14:05:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 14:05:19 2018 " "Info: Processing started: Thu Jun 07 14:05:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8X8 -c 8X8 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8X8 -c 8X8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "8X8 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"8X8\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jun 07 2018 14:05:19 " "Info: Started fitting attempt 1 on Thu Jun 07 2018 at 14:05:19" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Allocated 208 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 14:05:20 2018 " "Info: Processing ended: Thu Jun 07 14:05:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 14:05:20 2018 " "Info: Processing started: Thu Jun 07 14:05:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8X8 -c 8X8 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 8X8 -c 8X8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 14:05:21 2018 " "Info: Processing ended: Thu Jun 07 14:05:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 14:05:21 2018 " "Info: Processing started: Thu Jun 07 14:05:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8X8 -c 8X8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8X8 -c 8X8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst1\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst1\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst1\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst2\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst2\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst2\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst3\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst3\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst3\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst4\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst4\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst4\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst5\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst5\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst5\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst3\|div10_t:inst6\|2 " "Info: Detected ripple clock \"clk_gen:inst3\|div10_t:inst6\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst3\|div10_t:inst6\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "scanf_gen:inst1\|PULSE " "Info: Detected ripple clock \"scanf_gen:inst1\|PULSE\" as buffer" {  } { { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 32 -1 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scanf_gen:inst1\|PULSE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register loopcountingg:inst2\|present_state\[0\] register testc:inst\|col_Green\[1\] 34.97 MHz 28.6 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 34.97 MHz between source register \"loopcountingg:inst2\|present_state\[0\]\" and destination register \"testc:inst\|col_Green\[1\]\" (period= 28.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.100 ns + Longest register register " "Info: + Longest register to register delay is 12.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loopcountingg:inst2\|present_state\[0\] 1 REG LC5_C35 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C35; Fanout = 48; REG Node = 'loopcountingg:inst2\|present_state\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "loopcountingg.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/loopcountingg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 2.400 ns testc:inst\|Equal0~32 2 COMB LC1_C35 28 " "Info: 2: + IC(0.200 ns) + CELL(2.200 ns) = 2.400 ns; Loc. = LC1_C35; Fanout = 28; COMB Node = 'testc:inst\|Equal0~32'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { loopcountingg:inst2|present_state[0] testc:inst|Equal0~32 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.300 ns) 6.800 ns testc:inst\|col_Green~1620 3 COMB LC2_C36 2 " "Info: 3: + IC(2.100 ns) + CELL(2.300 ns) = 6.800 ns; Loc. = LC2_C36; Fanout = 2; COMB Node = 'testc:inst\|col_Green~1620'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { testc:inst|Equal0~32 testc:inst|col_Green~1620 } "NODE_NAME" } } { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 9.200 ns testc:inst\|col_Green~1622 4 COMB LC1_C36 1 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 9.200 ns; Loc. = LC1_C36; Fanout = 1; COMB Node = 'testc:inst\|col_Green~1622'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { testc:inst|col_Green~1620 testc:inst|col_Green~1622 } "NODE_NAME" } } { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.400 ns) 12.100 ns testc:inst\|col_Green\[1\] 5 REG LC3_C35 2 " "Info: 5: + IC(1.500 ns) + CELL(1.400 ns) = 12.100 ns; Loc. = LC3_C35; Fanout = 2; REG Node = 'testc:inst\|col_Green\[1\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { testc:inst|col_Green~1622 testc:inst|col_Green[1] } "NODE_NAME" } } { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 66.94 % ) " "Info: Total cell delay = 8.100 ns ( 66.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 33.06 % ) " "Info: Total interconnect delay = 4.000 ns ( 33.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { loopcountingg:inst2|present_state[0] testc:inst|Equal0~32 testc:inst|col_Green~1620 testc:inst|col_Green~1622 testc:inst|col_Green[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { loopcountingg:inst2|present_state[0] {} testc:inst|Equal0~32 {} testc:inst|col_Green~1620 {} testc:inst|col_Green~1622 {} testc:inst|col_Green[1] {} } { 0.000ns 0.200ns 2.100ns 0.200ns 1.500ns } { 0.000ns 2.200ns 2.300ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.400 ns - Smallest " "Info: - Smallest clock skew is -14.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 8.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLOCK 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'CLOCK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns scanf_gen:inst1\|PULSE 2 REG LC1_B15 37 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B15; Fanout = 37; REG Node = 'scanf_gen:inst1\|PULSE'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLOCK scanf_gen:inst1|PULSE } "NODE_NAME" } } { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 8.400 ns testc:inst\|col_Green\[1\] 3 REG LC3_C35 2 " "Info: 3: + IC(4.100 ns) + CELL(0.000 ns) = 8.400 ns; Loc. = LC3_C35; Fanout = 2; REG Node = 'testc:inst\|col_Green\[1\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { scanf_gen:inst1|PULSE testc:inst|col_Green[1] } "NODE_NAME" } } { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 25.00 % ) " "Info: Total cell delay = 2.100 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 75.00 % ) " "Info: Total interconnect delay = 6.300 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|col_Green[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|col_Green[1] {} } { 0.000ns 0.000ns 2.200ns 4.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 22.800 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 22.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLOCK 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'CLOCK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns clk_gen:inst3\|div10_t:inst\|2 2 REG LC1_C15 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C15; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.700 ns) 6.800 ns clk_gen:inst3\|div10_t:inst1\|2 3 REG LC1_C17 6 " "Info: 3: + IC(1.800 ns) + CELL(0.700 ns) = 6.800 ns; Loc. = LC1_C17; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.700 ns) 9.200 ns clk_gen:inst3\|div10_t:inst2\|2 4 REG LC1_C14 6 " "Info: 4: + IC(1.700 ns) + CELL(0.700 ns) = 9.200 ns; Loc. = LC1_C14; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.700 ns) 11.900 ns clk_gen:inst3\|div10_t:inst3\|2 5 REG LC1_C1 6 " "Info: 5: + IC(2.000 ns) + CELL(0.700 ns) = 11.900 ns; Loc. = LC1_C1; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst3\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 14.800 ns clk_gen:inst3\|div10_t:inst4\|2 6 REG LC1_C12 6 " "Info: 6: + IC(2.200 ns) + CELL(0.700 ns) = 14.800 ns; Loc. = LC1_C12; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst4\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.700 ns) 17.400 ns clk_gen:inst3\|div10_t:inst5\|2 7 REG LC1_C18 6 " "Info: 7: + IC(1.900 ns) + CELL(0.700 ns) = 17.400 ns; Loc. = LC1_C18; Fanout = 6; REG Node = 'clk_gen:inst3\|div10_t:inst5\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.700 ns) 20.000 ns clk_gen:inst3\|div10_t:inst6\|2 8 REG LC4_C11 4 " "Info: 8: + IC(1.900 ns) + CELL(0.700 ns) = 20.000 ns; Loc. = LC4_C11; Fanout = 4; REG Node = 'clk_gen:inst3\|div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 22.800 ns loopcountingg:inst2\|present_state\[0\] 9 REG LC5_C35 48 " "Info: 9: + IC(2.800 ns) + CELL(0.000 ns) = 22.800 ns; Loc. = LC5_C35; Fanout = 48; REG Node = 'loopcountingg:inst2\|present_state\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "loopcountingg.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/loopcountingg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 27.63 % ) " "Info: Total cell delay = 6.300 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.500 ns ( 72.37 % ) " "Info: Total interconnect delay = 16.500 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.800 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "22.800 ns" { CLOCK {} CLOCK~out {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} clk_gen:inst3|div10_t:inst6|2 {} loopcountingg:inst2|present_state[0] {} } { 0.000ns 0.000ns 2.200ns 1.800ns 1.700ns 2.000ns 2.200ns 1.900ns 1.900ns 2.800ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|col_Green[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|col_Green[1] {} } { 0.000ns 0.000ns 2.200ns 4.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.800 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "22.800 ns" { CLOCK {} CLOCK~out {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} clk_gen:inst3|div10_t:inst6|2 {} loopcountingg:inst2|present_state[0] {} } { 0.000ns 0.000ns 2.200ns 1.800ns 1.700ns 2.000ns 2.200ns 1.900ns 1.900ns 2.800ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "loopcountingg.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/loopcountingg.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { loopcountingg:inst2|present_state[0] testc:inst|Equal0~32 testc:inst|col_Green~1620 testc:inst|col_Green~1622 testc:inst|col_Green[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { loopcountingg:inst2|present_state[0] {} testc:inst|Equal0~32 {} testc:inst|col_Green~1620 {} testc:inst|col_Green~1622 {} testc:inst|col_Green[1] {} } { 0.000ns 0.200ns 2.100ns 0.200ns 1.500ns } { 0.000ns 2.200ns 2.300ns 2.200ns 1.400ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|col_Green[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|col_Green[1] {} } { 0.000ns 0.000ns 2.200ns 4.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.800 ns" { CLOCK clk_gen:inst3|div10_t:inst|2 clk_gen:inst3|div10_t:inst1|2 clk_gen:inst3|div10_t:inst2|2 clk_gen:inst3|div10_t:inst3|2 clk_gen:inst3|div10_t:inst4|2 clk_gen:inst3|div10_t:inst5|2 clk_gen:inst3|div10_t:inst6|2 loopcountingg:inst2|present_state[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "22.800 ns" { CLOCK {} CLOCK~out {} clk_gen:inst3|div10_t:inst|2 {} clk_gen:inst3|div10_t:inst1|2 {} clk_gen:inst3|div10_t:inst2|2 {} clk_gen:inst3|div10_t:inst3|2 {} clk_gen:inst3|div10_t:inst4|2 {} clk_gen:inst3|div10_t:inst5|2 {} clk_gen:inst3|div10_t:inst6|2 {} loopcountingg:inst2|present_state[0] {} } { 0.000ns 0.000ns 2.200ns 1.800ns 1.700ns 2.000ns 2.200ns 1.900ns 1.900ns 2.800ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK ROW_S\[7\] testc:inst\|row_Green\[7\] 19.700 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"ROW_S\[7\]\" through register \"testc:inst\|row_Green\[7\]\" is 19.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 8.400 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLOCK 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'CLOCK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 120 40 208 136 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns scanf_gen:inst1\|PULSE 2 REG LC1_B15 37 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B15; Fanout = 37; REG Node = 'scanf_gen:inst1\|PULSE'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { CLOCK scanf_gen:inst1|PULSE } "NODE_NAME" } } { "scanf_gen.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/scanf_gen.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 8.400 ns testc:inst\|row_Green\[7\] 3 REG LC2_C32 2 " "Info: 3: + IC(4.100 ns) + CELL(0.000 ns) = 8.400 ns; Loc. = LC2_C32; Fanout = 2; REG Node = 'testc:inst\|row_Green\[7\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { scanf_gen:inst1|PULSE testc:inst|row_Green[7] } "NODE_NAME" } } { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 25.00 % ) " "Info: Total cell delay = 2.100 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 75.00 % ) " "Info: Total interconnect delay = 6.300 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|row_Green[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|row_Green[7] {} } { 0.000ns 0.000ns 2.200ns 4.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.600 ns + Longest register pin " "Info: + Longest register to pin delay is 10.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns testc:inst\|row_Green\[7\] 1 REG LC2_C32 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C32; Fanout = 2; REG Node = 'testc:inst\|row_Green\[7\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { testc:inst|row_Green[7] } "NODE_NAME" } } { "testc.vhd" "" { Text "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/testc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(6.300 ns) 10.600 ns ROW_S\[7\] 2 PIN PIN_81 0 " "Info: 2: + IC(4.300 ns) + CELL(6.300 ns) = 10.600 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'ROW_S\[7\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { testc:inst|row_Green[7] ROW_S[7] } "NODE_NAME" } } { "8X8.bdf" "" { Schematic "C:/Users/cs/Desktop/㈖か쾧/Test_8X8/8X8.bdf" { { 136 1008 1185 152 "ROW_S\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 59.43 % ) " "Info: Total cell delay = 6.300 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 40.57 % ) " "Info: Total interconnect delay = 4.300 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { testc:inst|row_Green[7] ROW_S[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { testc:inst|row_Green[7] {} ROW_S[7] {} } { 0.000ns 4.300ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { CLOCK scanf_gen:inst1|PULSE testc:inst|row_Green[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { CLOCK {} CLOCK~out {} scanf_gen:inst1|PULSE {} testc:inst|row_Green[7] {} } { 0.000ns 0.000ns 2.200ns 4.100ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { testc:inst|row_Green[7] ROW_S[7] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { testc:inst|row_Green[7] {} ROW_S[7] {} } { 0.000ns 4.300ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 14:05:21 2018 " "Info: Processing ended: Thu Jun 07 14:05:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Info: Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
