/*
 * These source files contain a hardware description of a network
 * automatically generated by CONNECT (CONfigurable NEtwork Creation Tool).
 *
 * This product includes a hardware design developed by Carnegie Mellon
 * University.
 *
 * Copyright (c) 2012 by Michael K. Papamichael, Carnegie Mellon University
 *
 * For more information, see the CONNECT project website at:
 *   http://www.ece.cmu.edu/~mpapamic/connect
 *
 * This design is provided for internal, non-commercial research use only, 
 * cannot be used for, or in support of, goods or services, and is not for
 * redistribution, with or without modifications.
 * 
 * You may not use the name "Carnegie Mellon University" or derivations
 * thereof to endorse or promote products derived from this software.
 *
 * THE SOFTWARE IS PROVIDED "AS-IS" WITHOUT ANY WARRANTY OF ANY KIND, EITHER
 * EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY
 * THAT THE SOFTWARE WILL CONFORM TO SPECIFICATIONS OR BE ERROR-FREE AND ANY
 * IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
 * TITLE, OR NON-INFRINGEMENT.  IN NO EVENT SHALL CARNEGIE MELLON UNIVERSITY
 * BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO DIRECT, INDIRECT,
 * SPECIAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF, RESULTING FROM, OR IN
 * ANY WAY CONNECTED WITH THIS SOFTWARE (WHETHER OR NOT BASED UPON WARRANTY,
 * CONTRACT, TORT OR OTHERWISE).
 *
 */


//
// Generated by Bluespec Compiler, version 2012.01.A (build 26572, 2012-01-17)
//
// On Sat Oct  5 04:51:09 EDT 2013
//
// Method conflict info:
// Method: in_ports_0_putRoutedFlit
// Conflict-free: in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: in_ports_0_putRoutedFlit
//
// Method: in_ports_0_getCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
//
// Method: in_ports_1_putRoutedFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: in_ports_1_putRoutedFlit
//
// Method: in_ports_1_getCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
//
// Method: in_ports_2_putRoutedFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: in_ports_2_putRoutedFlit
//
// Method: in_ports_2_getCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
//
// Method: in_ports_3_putRoutedFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: in_ports_3_putRoutedFlit
//
// Method: in_ports_3_getCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
//
// Method: in_ports_4_putRoutedFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: in_ports_4_putRoutedFlit
//
// Method: in_ports_4_getCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
//
// Method: out_ports_0_getFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_0_getFlit
//
// Method: out_ports_0_putCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_0_putCredits
//
// Method: out_ports_1_getFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_1_getFlit
//
// Method: out_ports_1_putCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_1_putCredits
//
// Method: out_ports_2_getFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_2_getFlit
//
// Method: out_ports_2_putCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_2_putCredits
//
// Method: out_ports_3_getFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_3_getFlit
//
// Method: out_ports_3_putCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_4_getFlit,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_3_putCredits
//
// Method: out_ports_4_getFlit
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_putCredits
// Conflicts: out_ports_4_getFlit
//
// Method: out_ports_4_putCredits
// Conflict-free: in_ports_0_putRoutedFlit,
// 	       in_ports_0_getCredits,
// 	       in_ports_1_putRoutedFlit,
// 	       in_ports_1_getCredits,
// 	       in_ports_2_putRoutedFlit,
// 	       in_ports_2_getCredits,
// 	       in_ports_3_putRoutedFlit,
// 	       in_ports_3_getCredits,
// 	       in_ports_4_putRoutedFlit,
// 	       in_ports_4_getCredits,
// 	       out_ports_0_getFlit,
// 	       out_ports_0_putCredits,
// 	       out_ports_1_getFlit,
// 	       out_ports_1_putCredits,
// 	       out_ports_2_getFlit,
// 	       out_ports_2_putCredits,
// 	       out_ports_3_getFlit,
// 	       out_ports_3_putCredits,
// 	       out_ports_4_getFlit
// Conflicts: out_ports_4_putCredits
//
//
// Ports:
// Name                         I/O  size props
// in_ports_0_getCredits          O     3
// in_ports_1_getCredits          O     3
// in_ports_2_getCredits          O     3
// in_ports_3_getCredits          O     3
// in_ports_4_getCredits          O     3
// out_ports_0_getFlit            O    73
// out_ports_1_getFlit            O    73
// out_ports_2_getFlit            O    73
// out_ports_3_getFlit            O    73
// out_ports_4_getFlit            O    73
// CLK                            I     1 clock
// RST_N                          I     1 reset
// in_ports_0_putRoutedFlit_flit_in  I    76
// in_ports_1_putRoutedFlit_flit_in  I    76
// in_ports_2_putRoutedFlit_flit_in  I    76
// in_ports_3_putRoutedFlit_flit_in  I    76
// in_ports_4_putRoutedFlit_flit_in  I    76
// out_ports_0_putCredits_cr_in   I     3
// out_ports_1_putCredits_cr_in   I     3
// out_ports_2_putCredits_cr_in   I     3
// out_ports_3_putCredits_cr_in   I     3
// out_ports_4_putCredits_cr_in   I     3
// EN_in_ports_0_putRoutedFlit    I     1
// EN_in_ports_1_putRoutedFlit    I     1
// EN_in_ports_2_putRoutedFlit    I     1
// EN_in_ports_3_putRoutedFlit    I     1
// EN_in_ports_4_putRoutedFlit    I     1
// EN_out_ports_0_putCredits      I     1
// EN_out_ports_1_putCredits      I     1
// EN_out_ports_2_putCredits      I     1
// EN_out_ports_3_putCredits      I     1
// EN_out_ports_4_putCredits      I     1
// EN_in_ports_0_getCredits       I     1 unused
// EN_in_ports_1_getCredits       I     1 unused
// EN_in_ports_2_getCredits       I     1 unused
// EN_in_ports_3_getCredits       I     1 unused
// EN_in_ports_4_getCredits       I     1 unused
// EN_out_ports_0_getFlit         I     1
// EN_out_ports_1_getFlit         I     1
// EN_out_ports_2_getFlit         I     1
// EN_out_ports_3_getFlit         I     1
// EN_out_ports_4_getFlit         I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif

module mkRouterCore(CLK,
		    RST_N,

		    in_ports_0_putRoutedFlit_flit_in,
		    EN_in_ports_0_putRoutedFlit,

		    EN_in_ports_0_getCredits,
		    in_ports_0_getCredits,

		    in_ports_1_putRoutedFlit_flit_in,
		    EN_in_ports_1_putRoutedFlit,

		    EN_in_ports_1_getCredits,
		    in_ports_1_getCredits,

		    in_ports_2_putRoutedFlit_flit_in,
		    EN_in_ports_2_putRoutedFlit,

		    EN_in_ports_2_getCredits,
		    in_ports_2_getCredits,

		    in_ports_3_putRoutedFlit_flit_in,
		    EN_in_ports_3_putRoutedFlit,

		    EN_in_ports_3_getCredits,
		    in_ports_3_getCredits,

		    in_ports_4_putRoutedFlit_flit_in,
		    EN_in_ports_4_putRoutedFlit,

		    EN_in_ports_4_getCredits,
		    in_ports_4_getCredits,

		    EN_out_ports_0_getFlit,
		    out_ports_0_getFlit,

		    out_ports_0_putCredits_cr_in,
		    EN_out_ports_0_putCredits,

		    EN_out_ports_1_getFlit,
		    out_ports_1_getFlit,

		    out_ports_1_putCredits_cr_in,
		    EN_out_ports_1_putCredits,

		    EN_out_ports_2_getFlit,
		    out_ports_2_getFlit,

		    out_ports_2_putCredits_cr_in,
		    EN_out_ports_2_putCredits,

		    EN_out_ports_3_getFlit,
		    out_ports_3_getFlit,

		    out_ports_3_putCredits_cr_in,
		    EN_out_ports_3_putCredits,

		    EN_out_ports_4_getFlit,
		    out_ports_4_getFlit,

		    out_ports_4_putCredits_cr_in,
		    EN_out_ports_4_putCredits);
  input  CLK;
  input  RST_N;

  // action method in_ports_0_putRoutedFlit
  input  [75 : 0] in_ports_0_putRoutedFlit_flit_in;
  input  EN_in_ports_0_putRoutedFlit;

  // actionvalue method in_ports_0_getCredits
  input  EN_in_ports_0_getCredits;
  output [2 : 0] in_ports_0_getCredits;

  // action method in_ports_1_putRoutedFlit
  input  [75 : 0] in_ports_1_putRoutedFlit_flit_in;
  input  EN_in_ports_1_putRoutedFlit;

  // actionvalue method in_ports_1_getCredits
  input  EN_in_ports_1_getCredits;
  output [2 : 0] in_ports_1_getCredits;

  // action method in_ports_2_putRoutedFlit
  input  [75 : 0] in_ports_2_putRoutedFlit_flit_in;
  input  EN_in_ports_2_putRoutedFlit;

  // actionvalue method in_ports_2_getCredits
  input  EN_in_ports_2_getCredits;
  output [2 : 0] in_ports_2_getCredits;

  // action method in_ports_3_putRoutedFlit
  input  [75 : 0] in_ports_3_putRoutedFlit_flit_in;
  input  EN_in_ports_3_putRoutedFlit;

  // actionvalue method in_ports_3_getCredits
  input  EN_in_ports_3_getCredits;
  output [2 : 0] in_ports_3_getCredits;

  // action method in_ports_4_putRoutedFlit
  input  [75 : 0] in_ports_4_putRoutedFlit_flit_in;
  input  EN_in_ports_4_putRoutedFlit;

  // actionvalue method in_ports_4_getCredits
  input  EN_in_ports_4_getCredits;
  output [2 : 0] in_ports_4_getCredits;

  // actionvalue method out_ports_0_getFlit
  input  EN_out_ports_0_getFlit;
  output [72 : 0] out_ports_0_getFlit;

  // action method out_ports_0_putCredits
  input  [2 : 0] out_ports_0_putCredits_cr_in;
  input  EN_out_ports_0_putCredits;

  // actionvalue method out_ports_1_getFlit
  input  EN_out_ports_1_getFlit;
  output [72 : 0] out_ports_1_getFlit;

  // action method out_ports_1_putCredits
  input  [2 : 0] out_ports_1_putCredits_cr_in;
  input  EN_out_ports_1_putCredits;

  // actionvalue method out_ports_2_getFlit
  input  EN_out_ports_2_getFlit;
  output [72 : 0] out_ports_2_getFlit;

  // action method out_ports_2_putCredits
  input  [2 : 0] out_ports_2_putCredits_cr_in;
  input  EN_out_ports_2_putCredits;

  // actionvalue method out_ports_3_getFlit
  input  EN_out_ports_3_getFlit;
  output [72 : 0] out_ports_3_getFlit;

  // action method out_ports_3_putCredits
  input  [2 : 0] out_ports_3_putCredits_cr_in;
  input  EN_out_ports_3_putCredits;

  // actionvalue method out_ports_4_getFlit
  input  EN_out_ports_4_getFlit;
  output [72 : 0] out_ports_4_getFlit;

  // action method out_ports_4_putCredits
  input  [2 : 0] out_ports_4_putCredits_cr_in;
  input  EN_out_ports_4_putCredits;

  // signals for module outputs
  wire [72 : 0] out_ports_0_getFlit,
		out_ports_1_getFlit,
		out_ports_2_getFlit,
		out_ports_3_getFlit,
		out_ports_4_getFlit;
  wire [2 : 0] in_ports_0_getCredits,
	       in_ports_1_getCredits,
	       in_ports_2_getCredits,
	       in_ports_3_getCredits,
	       in_ports_4_getCredits;

  // inlined wires
  wire [72 : 0] hasFlitsToSend_perIn$wget,
		hasFlitsToSend_perIn_1$wget,
		hasFlitsToSend_perIn_2$wget,
		hasFlitsToSend_perIn_3$wget,
		hasFlitsToSend_perIn_4$wget;
  wire credits_clear_0$whas,
       credits_clear_0_1$whas,
       credits_clear_0_2$whas,
       credits_clear_0_3$whas,
       credits_clear_1$whas,
       credits_clear_1_1$whas,
       credits_clear_1_2$whas,
       credits_clear_1_3$whas,
       credits_clear_2$whas,
       credits_clear_2_1$whas,
       credits_clear_2_2$whas,
       credits_clear_2_3$whas,
       credits_clear_3$whas,
       credits_clear_3_1$whas,
       credits_clear_3_2$whas,
       credits_clear_3_3$whas,
       credits_clear_4$whas,
       credits_clear_4_1$whas,
       credits_clear_4_2$whas,
       credits_clear_4_3$whas,
       credits_set_0$whas,
       credits_set_0_1$whas,
       credits_set_0_2$whas,
       credits_set_0_3$whas,
       credits_set_1$whas,
       credits_set_1_1$whas,
       credits_set_1_2$whas,
       credits_set_1_3$whas,
       credits_set_2$whas,
       credits_set_2_1$whas,
       credits_set_2_2$whas,
       credits_set_2_3$whas,
       credits_set_3$whas,
       credits_set_3_1$whas,
       credits_set_3_2$whas,
       credits_set_3_3$whas,
       credits_set_4$whas,
       credits_set_4_1$whas,
       credits_set_4_2$whas,
       credits_set_4_3$whas,
       hasFlitsToSend_perIn$whas,
       hasFlitsToSend_perIn_1$whas,
       hasFlitsToSend_perIn_2$whas,
       hasFlitsToSend_perIn_3$whas,
       hasFlitsToSend_perIn_4$whas;

  // register activeVC_perIn_reg
  reg [2 : 0] activeVC_perIn_reg;
  wire [2 : 0] activeVC_perIn_reg$D_IN;
  wire activeVC_perIn_reg$EN;

  // register activeVC_perIn_reg_1
  reg [2 : 0] activeVC_perIn_reg_1;
  wire [2 : 0] activeVC_perIn_reg_1$D_IN;
  wire activeVC_perIn_reg_1$EN;

  // register activeVC_perIn_reg_2
  reg [2 : 0] activeVC_perIn_reg_2;
  wire [2 : 0] activeVC_perIn_reg_2$D_IN;
  wire activeVC_perIn_reg_2$EN;

  // register activeVC_perIn_reg_3
  reg [2 : 0] activeVC_perIn_reg_3;
  wire [2 : 0] activeVC_perIn_reg_3$D_IN;
  wire activeVC_perIn_reg_3$EN;

  // register activeVC_perIn_reg_4
  reg [2 : 0] activeVC_perIn_reg_4;
  wire [2 : 0] activeVC_perIn_reg_4$D_IN;
  wire activeVC_perIn_reg_4$EN;

  // register credits_0
  reg [3 : 0] credits_0;
  wire [3 : 0] credits_0$D_IN;
  wire credits_0$EN;

  // register credits_0_1
  reg [3 : 0] credits_0_1;
  wire [3 : 0] credits_0_1$D_IN;
  wire credits_0_1$EN;

  // register credits_0_2
  reg [3 : 0] credits_0_2;
  wire [3 : 0] credits_0_2$D_IN;
  wire credits_0_2$EN;

  // register credits_0_3
  reg [3 : 0] credits_0_3;
  wire [3 : 0] credits_0_3$D_IN;
  wire credits_0_3$EN;

  // register credits_1
  reg [3 : 0] credits_1;
  wire [3 : 0] credits_1$D_IN;
  wire credits_1$EN;

  // register credits_1_1
  reg [3 : 0] credits_1_1;
  wire [3 : 0] credits_1_1$D_IN;
  wire credits_1_1$EN;

  // register credits_1_2
  reg [3 : 0] credits_1_2;
  wire [3 : 0] credits_1_2$D_IN;
  wire credits_1_2$EN;

  // register credits_1_3
  reg [3 : 0] credits_1_3;
  wire [3 : 0] credits_1_3$D_IN;
  wire credits_1_3$EN;

  // register credits_2
  reg [3 : 0] credits_2;
  wire [3 : 0] credits_2$D_IN;
  wire credits_2$EN;

  // register credits_2_1
  reg [3 : 0] credits_2_1;
  wire [3 : 0] credits_2_1$D_IN;
  wire credits_2_1$EN;

  // register credits_2_2
  reg [3 : 0] credits_2_2;
  wire [3 : 0] credits_2_2$D_IN;
  wire credits_2_2$EN;

  // register credits_2_3
  reg [3 : 0] credits_2_3;
  wire [3 : 0] credits_2_3$D_IN;
  wire credits_2_3$EN;

  // register credits_3
  reg [3 : 0] credits_3;
  wire [3 : 0] credits_3$D_IN;
  wire credits_3$EN;

  // register credits_3_1
  reg [3 : 0] credits_3_1;
  wire [3 : 0] credits_3_1$D_IN;
  wire credits_3_1$EN;

  // register credits_3_2
  reg [3 : 0] credits_3_2;
  wire [3 : 0] credits_3_2$D_IN;
  wire credits_3_2$EN;

  // register credits_3_3
  reg [3 : 0] credits_3_3;
  wire [3 : 0] credits_3_3$D_IN;
  wire credits_3_3$EN;

  // register credits_4
  reg [3 : 0] credits_4;
  wire [3 : 0] credits_4$D_IN;
  wire credits_4$EN;

  // register credits_4_1
  reg [3 : 0] credits_4_1;
  wire [3 : 0] credits_4_1$D_IN;
  wire credits_4_1$EN;

  // register credits_4_2
  reg [3 : 0] credits_4_2;
  wire [3 : 0] credits_4_2$D_IN;
  wire credits_4_2$EN;

  // register credits_4_3
  reg [3 : 0] credits_4_3;
  wire [3 : 0] credits_4_3$D_IN;
  wire credits_4_3$EN;

  // register inPortVL_0
  reg [2 : 0] inPortVL_0;
  wire [2 : 0] inPortVL_0$D_IN;
  wire inPortVL_0$EN;

  // register inPortVL_0_1
  reg [2 : 0] inPortVL_0_1;
  wire [2 : 0] inPortVL_0_1$D_IN;
  wire inPortVL_0_1$EN;

  // register inPortVL_0_2
  reg [2 : 0] inPortVL_0_2;
  wire [2 : 0] inPortVL_0_2$D_IN;
  wire inPortVL_0_2$EN;

  // register inPortVL_0_3
  reg [2 : 0] inPortVL_0_3;
  wire [2 : 0] inPortVL_0_3$D_IN;
  wire inPortVL_0_3$EN;

  // register inPortVL_1
  reg [2 : 0] inPortVL_1;
  wire [2 : 0] inPortVL_1$D_IN;
  wire inPortVL_1$EN;

  // register inPortVL_1_1
  reg [2 : 0] inPortVL_1_1;
  wire [2 : 0] inPortVL_1_1$D_IN;
  wire inPortVL_1_1$EN;

  // register inPortVL_1_2
  reg [2 : 0] inPortVL_1_2;
  wire [2 : 0] inPortVL_1_2$D_IN;
  wire inPortVL_1_2$EN;

  // register inPortVL_1_3
  reg [2 : 0] inPortVL_1_3;
  wire [2 : 0] inPortVL_1_3$D_IN;
  wire inPortVL_1_3$EN;

  // register inPortVL_2
  reg [2 : 0] inPortVL_2;
  wire [2 : 0] inPortVL_2$D_IN;
  wire inPortVL_2$EN;

  // register inPortVL_2_1
  reg [2 : 0] inPortVL_2_1;
  wire [2 : 0] inPortVL_2_1$D_IN;
  wire inPortVL_2_1$EN;

  // register inPortVL_2_2
  reg [2 : 0] inPortVL_2_2;
  wire [2 : 0] inPortVL_2_2$D_IN;
  wire inPortVL_2_2$EN;

  // register inPortVL_2_3
  reg [2 : 0] inPortVL_2_3;
  wire [2 : 0] inPortVL_2_3$D_IN;
  wire inPortVL_2_3$EN;

  // register inPortVL_3
  reg [2 : 0] inPortVL_3;
  wire [2 : 0] inPortVL_3$D_IN;
  wire inPortVL_3$EN;

  // register inPortVL_3_1
  reg [2 : 0] inPortVL_3_1;
  wire [2 : 0] inPortVL_3_1$D_IN;
  wire inPortVL_3_1$EN;

  // register inPortVL_3_2
  reg [2 : 0] inPortVL_3_2;
  wire [2 : 0] inPortVL_3_2$D_IN;
  wire inPortVL_3_2$EN;

  // register inPortVL_3_3
  reg [2 : 0] inPortVL_3_3;
  wire [2 : 0] inPortVL_3_3$D_IN;
  wire inPortVL_3_3$EN;

  // register inPortVL_4
  reg [2 : 0] inPortVL_4;
  wire [2 : 0] inPortVL_4$D_IN;
  wire inPortVL_4$EN;

  // register inPortVL_4_1
  reg [2 : 0] inPortVL_4_1;
  wire [2 : 0] inPortVL_4_1$D_IN;
  wire inPortVL_4_1$EN;

  // register inPortVL_4_2
  reg [2 : 0] inPortVL_4_2;
  wire [2 : 0] inPortVL_4_2$D_IN;
  wire inPortVL_4_2$EN;

  // register inPortVL_4_3
  reg [2 : 0] inPortVL_4_3;
  wire [2 : 0] inPortVL_4_3$D_IN;
  wire inPortVL_4_3$EN;

  // register lockedVL_0
  reg lockedVL_0;
  wire lockedVL_0$D_IN, lockedVL_0$EN;

  // register lockedVL_0_1
  reg lockedVL_0_1;
  wire lockedVL_0_1$D_IN, lockedVL_0_1$EN;

  // register lockedVL_0_2
  reg lockedVL_0_2;
  wire lockedVL_0_2$D_IN, lockedVL_0_2$EN;

  // register lockedVL_0_3
  reg lockedVL_0_3;
  wire lockedVL_0_3$D_IN, lockedVL_0_3$EN;

  // register lockedVL_1
  reg lockedVL_1;
  wire lockedVL_1$D_IN, lockedVL_1$EN;

  // register lockedVL_1_1
  reg lockedVL_1_1;
  wire lockedVL_1_1$D_IN, lockedVL_1_1$EN;

  // register lockedVL_1_2
  reg lockedVL_1_2;
  wire lockedVL_1_2$D_IN, lockedVL_1_2$EN;

  // register lockedVL_1_3
  reg lockedVL_1_3;
  wire lockedVL_1_3$D_IN, lockedVL_1_3$EN;

  // register lockedVL_2
  reg lockedVL_2;
  wire lockedVL_2$D_IN, lockedVL_2$EN;

  // register lockedVL_2_1
  reg lockedVL_2_1;
  wire lockedVL_2_1$D_IN, lockedVL_2_1$EN;

  // register lockedVL_2_2
  reg lockedVL_2_2;
  wire lockedVL_2_2$D_IN, lockedVL_2_2$EN;

  // register lockedVL_2_3
  reg lockedVL_2_3;
  wire lockedVL_2_3$D_IN, lockedVL_2_3$EN;

  // register lockedVL_3
  reg lockedVL_3;
  wire lockedVL_3$D_IN, lockedVL_3$EN;

  // register lockedVL_3_1
  reg lockedVL_3_1;
  wire lockedVL_3_1$D_IN, lockedVL_3_1$EN;

  // register lockedVL_3_2
  reg lockedVL_3_2;
  wire lockedVL_3_2$D_IN, lockedVL_3_2$EN;

  // register lockedVL_3_3
  reg lockedVL_3_3;
  wire lockedVL_3_3$D_IN, lockedVL_3_3$EN;

  // register lockedVL_4
  reg lockedVL_4;
  wire lockedVL_4$D_IN, lockedVL_4$EN;

  // register lockedVL_4_1
  reg lockedVL_4_1;
  wire lockedVL_4_1$D_IN, lockedVL_4_1$EN;

  // register lockedVL_4_2
  reg lockedVL_4_2;
  wire lockedVL_4_2$D_IN, lockedVL_4_2$EN;

  // register lockedVL_4_3
  reg lockedVL_4_3;
  wire lockedVL_4_3$D_IN, lockedVL_4_3$EN;

  // register selectedIO_reg_0
  reg selectedIO_reg_0;
  wire selectedIO_reg_0$D_IN, selectedIO_reg_0$EN;

  // register selectedIO_reg_0_1
  reg selectedIO_reg_0_1;
  wire selectedIO_reg_0_1$D_IN, selectedIO_reg_0_1$EN;

  // register selectedIO_reg_0_2
  reg selectedIO_reg_0_2;
  wire selectedIO_reg_0_2$D_IN, selectedIO_reg_0_2$EN;

  // register selectedIO_reg_0_3
  reg selectedIO_reg_0_3;
  wire selectedIO_reg_0_3$D_IN, selectedIO_reg_0_3$EN;

  // register selectedIO_reg_0_4
  reg selectedIO_reg_0_4;
  wire selectedIO_reg_0_4$D_IN, selectedIO_reg_0_4$EN;

  // register selectedIO_reg_1
  reg selectedIO_reg_1;
  wire selectedIO_reg_1$D_IN, selectedIO_reg_1$EN;

  // register selectedIO_reg_1_1
  reg selectedIO_reg_1_1;
  wire selectedIO_reg_1_1$D_IN, selectedIO_reg_1_1$EN;

  // register selectedIO_reg_1_2
  reg selectedIO_reg_1_2;
  wire selectedIO_reg_1_2$D_IN, selectedIO_reg_1_2$EN;

  // register selectedIO_reg_1_3
  reg selectedIO_reg_1_3;
  wire selectedIO_reg_1_3$D_IN, selectedIO_reg_1_3$EN;

  // register selectedIO_reg_1_4
  reg selectedIO_reg_1_4;
  wire selectedIO_reg_1_4$D_IN, selectedIO_reg_1_4$EN;

  // register selectedIO_reg_2
  reg selectedIO_reg_2;
  wire selectedIO_reg_2$D_IN, selectedIO_reg_2$EN;

  // register selectedIO_reg_2_1
  reg selectedIO_reg_2_1;
  wire selectedIO_reg_2_1$D_IN, selectedIO_reg_2_1$EN;

  // register selectedIO_reg_2_2
  reg selectedIO_reg_2_2;
  wire selectedIO_reg_2_2$D_IN, selectedIO_reg_2_2$EN;

  // register selectedIO_reg_2_3
  reg selectedIO_reg_2_3;
  wire selectedIO_reg_2_3$D_IN, selectedIO_reg_2_3$EN;

  // register selectedIO_reg_2_4
  reg selectedIO_reg_2_4;
  wire selectedIO_reg_2_4$D_IN, selectedIO_reg_2_4$EN;

  // register selectedIO_reg_3
  reg selectedIO_reg_3;
  wire selectedIO_reg_3$D_IN, selectedIO_reg_3$EN;

  // register selectedIO_reg_3_1
  reg selectedIO_reg_3_1;
  wire selectedIO_reg_3_1$D_IN, selectedIO_reg_3_1$EN;

  // register selectedIO_reg_3_2
  reg selectedIO_reg_3_2;
  wire selectedIO_reg_3_2$D_IN, selectedIO_reg_3_2$EN;

  // register selectedIO_reg_3_3
  reg selectedIO_reg_3_3;
  wire selectedIO_reg_3_3$D_IN, selectedIO_reg_3_3$EN;

  // register selectedIO_reg_3_4
  reg selectedIO_reg_3_4;
  wire selectedIO_reg_3_4$D_IN, selectedIO_reg_3_4$EN;

  // register selectedIO_reg_4
  reg selectedIO_reg_4;
  wire selectedIO_reg_4$D_IN, selectedIO_reg_4$EN;

  // register selectedIO_reg_4_1
  reg selectedIO_reg_4_1;
  wire selectedIO_reg_4_1$D_IN, selectedIO_reg_4_1$EN;

  // register selectedIO_reg_4_2
  reg selectedIO_reg_4_2;
  wire selectedIO_reg_4_2$D_IN, selectedIO_reg_4_2$EN;

  // register selectedIO_reg_4_3
  reg selectedIO_reg_4_3;
  wire selectedIO_reg_4_3$D_IN, selectedIO_reg_4_3$EN;

  // register selectedIO_reg_4_4
  reg selectedIO_reg_4_4;
  wire selectedIO_reg_4_4$D_IN, selectedIO_reg_4_4$EN;

  // ports of submodule flitBuffers
  wire [71 : 0] flitBuffers$deq, flitBuffers$enq_data_in;
  wire [3 : 0] flitBuffers$notEmpty;
  wire [1 : 0] flitBuffers$deq_fifo_out, flitBuffers$enq_fifo_in;
  wire flitBuffers$EN_deq, flitBuffers$EN_enq;

  // ports of submodule flitBuffers_1
  wire [71 : 0] flitBuffers_1$deq, flitBuffers_1$enq_data_in;
  wire [3 : 0] flitBuffers_1$notEmpty;
  wire [1 : 0] flitBuffers_1$deq_fifo_out, flitBuffers_1$enq_fifo_in;
  wire flitBuffers_1$EN_deq, flitBuffers_1$EN_enq;

  // ports of submodule flitBuffers_2
  wire [71 : 0] flitBuffers_2$deq, flitBuffers_2$enq_data_in;
  wire [3 : 0] flitBuffers_2$notEmpty;
  wire [1 : 0] flitBuffers_2$deq_fifo_out, flitBuffers_2$enq_fifo_in;
  wire flitBuffers_2$EN_deq, flitBuffers_2$EN_enq;

  // ports of submodule flitBuffers_3
  wire [71 : 0] flitBuffers_3$deq, flitBuffers_3$enq_data_in;
  wire [3 : 0] flitBuffers_3$notEmpty;
  wire [1 : 0] flitBuffers_3$deq_fifo_out, flitBuffers_3$enq_fifo_in;
  wire flitBuffers_3$EN_deq, flitBuffers_3$EN_enq;

  // ports of submodule flitBuffers_4
  wire [71 : 0] flitBuffers_4$deq, flitBuffers_4$enq_data_in;
  wire [3 : 0] flitBuffers_4$notEmpty;
  wire [1 : 0] flitBuffers_4$deq_fifo_out, flitBuffers_4$enq_fifo_in;
  wire flitBuffers_4$EN_deq, flitBuffers_4$EN_enq;

  // ports of submodule outPortFIFOs_0
  wire [2 : 0] outPortFIFOs_0$enq_sendData, outPortFIFOs_0$first;
  wire outPortFIFOs_0$EN_clear, outPortFIFOs_0$EN_deq, outPortFIFOs_0$EN_enq;

  // ports of submodule outPortFIFOs_0_1
  wire [2 : 0] outPortFIFOs_0_1$enq_sendData, outPortFIFOs_0_1$first;
  wire outPortFIFOs_0_1$EN_clear,
       outPortFIFOs_0_1$EN_deq,
       outPortFIFOs_0_1$EN_enq;

  // ports of submodule outPortFIFOs_0_2
  wire [2 : 0] outPortFIFOs_0_2$enq_sendData, outPortFIFOs_0_2$first;
  wire outPortFIFOs_0_2$EN_clear,
       outPortFIFOs_0_2$EN_deq,
       outPortFIFOs_0_2$EN_enq;

  // ports of submodule outPortFIFOs_0_3
  wire [2 : 0] outPortFIFOs_0_3$enq_sendData, outPortFIFOs_0_3$first;
  wire outPortFIFOs_0_3$EN_clear,
       outPortFIFOs_0_3$EN_deq,
       outPortFIFOs_0_3$EN_enq;

  // ports of submodule outPortFIFOs_1
  wire [2 : 0] outPortFIFOs_1$enq_sendData, outPortFIFOs_1$first;
  wire outPortFIFOs_1$EN_clear, outPortFIFOs_1$EN_deq, outPortFIFOs_1$EN_enq;

  // ports of submodule outPortFIFOs_1_1
  wire [2 : 0] outPortFIFOs_1_1$enq_sendData, outPortFIFOs_1_1$first;
  wire outPortFIFOs_1_1$EN_clear,
       outPortFIFOs_1_1$EN_deq,
       outPortFIFOs_1_1$EN_enq;

  // ports of submodule outPortFIFOs_1_2
  wire [2 : 0] outPortFIFOs_1_2$enq_sendData, outPortFIFOs_1_2$first;
  wire outPortFIFOs_1_2$EN_clear,
       outPortFIFOs_1_2$EN_deq,
       outPortFIFOs_1_2$EN_enq;

  // ports of submodule outPortFIFOs_1_3
  wire [2 : 0] outPortFIFOs_1_3$enq_sendData, outPortFIFOs_1_3$first;
  wire outPortFIFOs_1_3$EN_clear,
       outPortFIFOs_1_3$EN_deq,
       outPortFIFOs_1_3$EN_enq;

  // ports of submodule outPortFIFOs_2
  wire [2 : 0] outPortFIFOs_2$enq_sendData, outPortFIFOs_2$first;
  wire outPortFIFOs_2$EN_clear, outPortFIFOs_2$EN_deq, outPortFIFOs_2$EN_enq;

  // ports of submodule outPortFIFOs_2_1
  wire [2 : 0] outPortFIFOs_2_1$enq_sendData, outPortFIFOs_2_1$first;
  wire outPortFIFOs_2_1$EN_clear,
       outPortFIFOs_2_1$EN_deq,
       outPortFIFOs_2_1$EN_enq;

  // ports of submodule outPortFIFOs_2_2
  wire [2 : 0] outPortFIFOs_2_2$enq_sendData, outPortFIFOs_2_2$first;
  wire outPortFIFOs_2_2$EN_clear,
       outPortFIFOs_2_2$EN_deq,
       outPortFIFOs_2_2$EN_enq;

  // ports of submodule outPortFIFOs_2_3
  wire [2 : 0] outPortFIFOs_2_3$enq_sendData, outPortFIFOs_2_3$first;
  wire outPortFIFOs_2_3$EN_clear,
       outPortFIFOs_2_3$EN_deq,
       outPortFIFOs_2_3$EN_enq;

  // ports of submodule outPortFIFOs_3
  wire [2 : 0] outPortFIFOs_3$enq_sendData, outPortFIFOs_3$first;
  wire outPortFIFOs_3$EN_clear, outPortFIFOs_3$EN_deq, outPortFIFOs_3$EN_enq;

  // ports of submodule outPortFIFOs_3_1
  wire [2 : 0] outPortFIFOs_3_1$enq_sendData, outPortFIFOs_3_1$first;
  wire outPortFIFOs_3_1$EN_clear,
       outPortFIFOs_3_1$EN_deq,
       outPortFIFOs_3_1$EN_enq;

  // ports of submodule outPortFIFOs_3_2
  wire [2 : 0] outPortFIFOs_3_2$enq_sendData, outPortFIFOs_3_2$first;
  wire outPortFIFOs_3_2$EN_clear,
       outPortFIFOs_3_2$EN_deq,
       outPortFIFOs_3_2$EN_enq;

  // ports of submodule outPortFIFOs_3_3
  wire [2 : 0] outPortFIFOs_3_3$enq_sendData, outPortFIFOs_3_3$first;
  wire outPortFIFOs_3_3$EN_clear,
       outPortFIFOs_3_3$EN_deq,
       outPortFIFOs_3_3$EN_enq;

  // ports of submodule outPortFIFOs_4
  wire [2 : 0] outPortFIFOs_4$enq_sendData, outPortFIFOs_4$first;
  wire outPortFIFOs_4$EN_clear, outPortFIFOs_4$EN_deq, outPortFIFOs_4$EN_enq;

  // ports of submodule outPortFIFOs_4_1
  wire [2 : 0] outPortFIFOs_4_1$enq_sendData, outPortFIFOs_4_1$first;
  wire outPortFIFOs_4_1$EN_clear,
       outPortFIFOs_4_1$EN_deq,
       outPortFIFOs_4_1$EN_enq;

  // ports of submodule outPortFIFOs_4_2
  wire [2 : 0] outPortFIFOs_4_2$enq_sendData, outPortFIFOs_4_2$first;
  wire outPortFIFOs_4_2$EN_clear,
       outPortFIFOs_4_2$EN_deq,
       outPortFIFOs_4_2$EN_enq;

  // ports of submodule outPortFIFOs_4_3
  wire [2 : 0] outPortFIFOs_4_3$enq_sendData, outPortFIFOs_4_3$first;
  wire outPortFIFOs_4_3$EN_clear,
       outPortFIFOs_4_3$EN_deq,
       outPortFIFOs_4_3$EN_enq;

  // ports of submodule routerAlloc
  wire [24 : 0] routerAlloc$allocate, routerAlloc$allocate_alloc_input;
  wire routerAlloc$EN_allocate, routerAlloc$EN_next;

  // remaining internal signals
  reg [71 : 0] IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813;
  reg [3 : 0] CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11,
	      CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10,
	      CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5,
	      CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12,
	      CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13,
	      CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9,
	      CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4,
	      CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14,
	      CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15,
	      CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8,
	      CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3,
	      CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16,
	      CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17,
	      CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7,
	      CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2,
	      CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18,
	      CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19,
	      CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6,
	      CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1,
	      CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20,
	      IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773,
	      IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853,
	      IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933,
	      IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013,
	      IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693,
	      _read__h54319,
	      _read__h54343,
	      _read__h54367,
	      _read__h54391,
	      _read__h55610,
	      _read__h55634,
	      _read__h55658,
	      _read__h55682,
	      _read__h56901,
	      _read__h56925,
	      _read__h56949,
	      _read__h56973,
	      _read__h58192,
	      _read__h58216,
	      _read__h58240,
	      _read__h58264,
	      _read__h59483,
	      _read__h59507,
	      _read__h59531,
	      _read__h59555;
  reg [1 : 0] IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286,
	      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287,
	      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288,
	      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289;
  reg CASE_activeVC_perIn_reg_1_BITS_1_TO_0_NOT_flit_ETC__q24,
      CASE_activeVC_perIn_reg_1_BITS_1_TO_0_flitBuff_ETC__q23,
      CASE_activeVC_perIn_reg_2_BITS_1_TO_0_flitBuff_ETC__q25,
      CASE_activeVC_perIn_reg_3_BITS_1_TO_0_flitBuff_ETC__q26,
      CASE_activeVC_perIn_reg_4_BITS_1_TO_0_NOT_flit_ETC__q27,
      CASE_activeVC_perIn_reg_4_BITS_1_TO_0_flitBuff_ETC__q28,
      CASE_activeVC_perIn_reg_BITS_1_TO_0_NOT_flitBu_ETC__q22,
      CASE_activeVC_perIn_reg_BITS_1_TO_0_flitBuffer_ETC__q21,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1913,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2021,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2129,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2237,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855,
      IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857;
  wire [71 : 0] IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1811;
  wire [14 : 0] IF_flitBuffers_4_notEmpty_BIT_0_THEN_IF_IF_out_ETC___d255;
  wire [4 : 0] IF_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN__ETC___d406,
	       IF_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN__ETC___d402,
	       IF_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_cr_ETC___d410,
	       IF_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN__ETC___d328,
	       IF_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN__ETC___d324,
	       IF_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_cr_ETC___d332,
	       IF_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN__ETC___d249,
	       IF_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN__ETC___d245,
	       IF_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_cr_ETC___d253,
	       IF_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN__ETC___d171,
	       IF_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN__ETC___d167,
	       IF_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_cr_ETC___d175,
	       IF_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_cr_ETC___d93,
	       IF_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_cr_ETC___d89,
	       IF_IF_outPortFIFOs_4_first_EQ_0_THEN_credits_0_ETC___d97,
	       IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2777,
	       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2776,
	       IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2774,
	       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2773,
	       IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2771,
	       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2770,
	       IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2768,
	       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2767,
	       IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2780,
	       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2779;
  wire [3 : 0] credits_0_1_read__3_PLUS_1___d2313,
	       credits_0_2_read__1_PLUS_1___d2314,
	       credits_0_3_read__9_PLUS_1___d2315,
	       credits_0_read_PLUS_1___d2312,
	       credits_1_1_read__5_PLUS_1___d2317,
	       credits_1_2_read__3_PLUS_1___d2318,
	       credits_1_3_read__1_PLUS_1___d2319,
	       credits_1_read_PLUS_1___d2316,
	       credits_2_1_read__7_PLUS_1___d2321,
	       credits_2_2_read__5_PLUS_1___d2322,
	       credits_2_3_read__3_PLUS_1___d2323,
	       credits_2_read_PLUS_1___d2320,
	       credits_3_1_read__9_PLUS_1___d2325,
	       credits_3_2_read__7_PLUS_1___d2326,
	       credits_3_3_read__5_PLUS_1___d2327,
	       credits_3_read__1_PLUS_1___d2324,
	       credits_4_1_read__1_PLUS_1___d2329,
	       credits_4_2_read__9_PLUS_1___d2330,
	       credits_4_3_read__7_PLUS_1___d2331,
	       credits_4_read__3_PLUS_1___d2328,
	       outport_encoder___d2696,
	       outport_encoder___d2697,
	       outport_encoder___d2698,
	       outport_encoder___d2699,
	       outport_encoder___d2700,
	       x__h64191,
	       x__h64921,
	       x__h65651,
	       x__h66381,
	       x__h67428,
	       x__h68158,
	       x__h68888,
	       x__h69618,
	       x__h70665,
	       x__h71395,
	       x__h72125,
	       x__h72855,
	       x__h73902,
	       x__h74632,
	       x__h75362,
	       x__h76092,
	       x__h77139,
	       x__h77869,
	       x__h78599,
	       x__h79329;
  wire [2 : 0] IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d1873,
	       IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d1981,
	       IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d2089,
	       IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d2197,
	       IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d1877,
	       IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d1985,
	       IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d2093,
	       IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d2201,
	       IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d1881,
	       IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d1989,
	       IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d2097,
	       IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d2205,
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1870,
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1978,
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2086,
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2194,
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2304,
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2305,
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2306,
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2307,
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2308,
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2309,
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2310,
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2311,
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2300,
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2301,
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2302,
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2303,
	       active_in__h105747,
	       active_in__h113662,
	       active_in__h121577,
	       active_in__h97832;
  wire [1 : 0] IF_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN__ETC___d474,
	       IF_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN__ETC___d472,
	       IF_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_cr_ETC___d476,
	       IF_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN__ETC___d515,
	       IF_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN__ETC___d513,
	       IF_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_cr_ETC___d517,
	       IF_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN__ETC___d556,
	       IF_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN__ETC___d554,
	       IF_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_cr_ETC___d558,
	       IF_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN__ETC___d597,
	       IF_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN__ETC___d595,
	       IF_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_cr_ETC___d599,
	       IF_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_cr_ETC___d638,
	       IF_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_cr_ETC___d636,
	       IF_IF_outPortFIFOs_4_first_EQ_0_THEN_credits_0_ETC___d640,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1773,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2285,
	       IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2296,
	       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2297,
	       IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2294,
	       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2295,
	       IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2292,
	       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2293,
	       IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2290,
	       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2291,
	       IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2298,
	       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2299;
  wire IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1760,
       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1761,
       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1762,
       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1792,
       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1793,
       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1794,
       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1795,
       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2849,
       IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1639,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1663,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1829,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1853,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1937,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1961,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2045,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2069,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2153,
       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2177,
       IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1643,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1667,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1683,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1704,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1833,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1857,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1941,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1965,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2049,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2073,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2157,
       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2181,
       IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1647,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1671,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1687,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1708,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1725,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1837,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1861,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1945,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1969,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2053,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2077,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2161,
       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2185,
       IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1651,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1675,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1691,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1712,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1729,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1742,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1841,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1865,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1949,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1973,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2057,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2081,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2165,
       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2189,
       IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459,
       IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2717,
       IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_NO_ETC___d2787,
       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_NO_ETC___d2786,
       IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_NO_ETC___d2791,
       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_NO_ETC___d2790,
       IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_NOT_ETC___d2795,
       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_NOT_ETC___d2794,
       IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_NOT_IF__ETC___d2799,
       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_NOT_IF__ETC___d2798,
       IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_NOT__ETC___d2783,
       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_NOT__ETC___d2782,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2425,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2427,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2429,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2431,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2433,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2728,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2732,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2743,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2748,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2753,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2758,
       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2763,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2436,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2438,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2440,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2442,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2444,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2742,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2747,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2752,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2757,
       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2762,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2555,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2664,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2665,
       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2666,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2684,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2685,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2686,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2687,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2688,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2729,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2733,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2735,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2744,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2749,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2754,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2759,
       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2764,
       NOT_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN_ETC___d460,
       NOT_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN_ETC___d458,
       NOT_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_c_ETC___d462,
       NOT_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN_ETC___d501,
       NOT_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN_ETC___d499,
       NOT_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_c_ETC___d503,
       NOT_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN_ETC___d542,
       NOT_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN_ETC___d540,
       NOT_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_c_ETC___d544,
       NOT_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN_ETC___d583,
       NOT_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN_ETC___d581,
       NOT_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_c_ETC___d585,
       NOT_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_c_ETC___d624,
       NOT_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_c_ETC___d622,
       NOT_IF_outPortFIFOs_4_first_EQ_0_THEN_credits__ETC___d626,
       NOT_outport_encoder_31_BIT_3_32_542_OR_NOT_act_ETC___d2727,
       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2447,
       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2449,
       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2451,
       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2453,
       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2455,
       NOT_outport_encoder_71_BIT_3_72_620_OR_NOT_act_ETC___d1789,
       flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d2785,
       flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d311,
       flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d313,
       flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d315,
       flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d318,
       flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d320,
       flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d232,
       flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d234,
       flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d236,
       flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d239,
       flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d241,
       flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d2789,
       flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d154,
       flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d156,
       flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d158,
       flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d161,
       flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d163,
       flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d2793,
       flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d2797,
       flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d76,
       flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d78,
       flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d80,
       flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d83,
       flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d85,
       flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d2781,
       flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d389,
       flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d391,
       flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d393,
       flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d396,
       flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d398,
       outport_encoder_11_BIT_3_12_AND_activeVC_perIn_ETC___d2734,
       outport_encoder_31_BIT_3_32_AND_activeVC_perIn_ETC___d2731,
       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2741,
       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2746,
       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2751,
       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2756,
       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2761,
       outport_encoder_91_BIT_3_92_AND_activeVC_perIn_ETC___d2736;

  // actionvalue method in_ports_0_getCredits
  assign in_ports_0_getCredits =
	     { outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	       IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459,
	       activeVC_perIn_reg[1:0] } ;

  // actionvalue method in_ports_1_getCredits
  assign in_ports_1_getCredits =
	     { outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	       IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505,
	       activeVC_perIn_reg_1[1:0] } ;

  // actionvalue method in_ports_2_getCredits
  assign in_ports_2_getCredits =
	     { outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	       IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502,
	       activeVC_perIn_reg_2[1:0] } ;

  // actionvalue method in_ports_3_getCredits
  assign in_ports_3_getCredits =
	     { outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	       IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499,
	       activeVC_perIn_reg_3[1:0] } ;

  // actionvalue method in_ports_4_getCredits
  assign in_ports_4_getCredits =
	     { outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	       IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496,
	       activeVC_perIn_reg_4[1:0] } ;

  // actionvalue method out_ports_0_getFlit
  assign out_ports_0_getFlit =
	     { IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1795,
	       IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2555 ?
		 hasFlitsToSend_perIn$wget[71:0] :
		 IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1811 } ;

  // actionvalue method out_ports_1_getFlit
  assign out_ports_1_getFlit =
	     { IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1913,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810 } ;

  // actionvalue method out_ports_2_getFlit
  assign out_ports_2_getFlit =
	     { IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2021,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811 } ;

  // actionvalue method out_ports_3_getFlit
  assign out_ports_3_getFlit =
	     { IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2129,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812 } ;

  // actionvalue method out_ports_4_getFlit
  assign out_ports_4_getFlit =
	     { IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2237,
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813 } ;

  // submodule flitBuffers
  mkInputVCQueues flitBuffers(.CLK(CLK),
			      .RST_N(RST_N),
			      .deq_fifo_out(flitBuffers$deq_fifo_out),
			      .enq_data_in(flitBuffers$enq_data_in),
			      .enq_fifo_in(flitBuffers$enq_fifo_in),
			      .EN_enq(flitBuffers$EN_enq),
			      .EN_deq(flitBuffers$EN_deq),
			      .deq(flitBuffers$deq),
			      .notEmpty(flitBuffers$notEmpty),
			      .notFull());

  // submodule flitBuffers_1
  mkInputVCQueues flitBuffers_1(.CLK(CLK),
				.RST_N(RST_N),
				.deq_fifo_out(flitBuffers_1$deq_fifo_out),
				.enq_data_in(flitBuffers_1$enq_data_in),
				.enq_fifo_in(flitBuffers_1$enq_fifo_in),
				.EN_enq(flitBuffers_1$EN_enq),
				.EN_deq(flitBuffers_1$EN_deq),
				.deq(flitBuffers_1$deq),
				.notEmpty(flitBuffers_1$notEmpty),
				.notFull());

  // submodule flitBuffers_2
  mkInputVCQueues flitBuffers_2(.CLK(CLK),
				.RST_N(RST_N),
				.deq_fifo_out(flitBuffers_2$deq_fifo_out),
				.enq_data_in(flitBuffers_2$enq_data_in),
				.enq_fifo_in(flitBuffers_2$enq_fifo_in),
				.EN_enq(flitBuffers_2$EN_enq),
				.EN_deq(flitBuffers_2$EN_deq),
				.deq(flitBuffers_2$deq),
				.notEmpty(flitBuffers_2$notEmpty),
				.notFull());

  // submodule flitBuffers_3
  mkInputVCQueues flitBuffers_3(.CLK(CLK),
				.RST_N(RST_N),
				.deq_fifo_out(flitBuffers_3$deq_fifo_out),
				.enq_data_in(flitBuffers_3$enq_data_in),
				.enq_fifo_in(flitBuffers_3$enq_fifo_in),
				.EN_enq(flitBuffers_3$EN_enq),
				.EN_deq(flitBuffers_3$EN_deq),
				.deq(flitBuffers_3$deq),
				.notEmpty(flitBuffers_3$notEmpty),
				.notFull());

  // submodule flitBuffers_4
  mkInputVCQueues flitBuffers_4(.CLK(CLK),
				.RST_N(RST_N),
				.deq_fifo_out(flitBuffers_4$deq_fifo_out),
				.enq_data_in(flitBuffers_4$enq_data_in),
				.enq_fifo_in(flitBuffers_4$enq_fifo_in),
				.EN_enq(flitBuffers_4$EN_enq),
				.EN_deq(flitBuffers_4$EN_deq),
				.deq(flitBuffers_4$deq),
				.notEmpty(flitBuffers_4$notEmpty),
				.notFull());

  // submodule outPortFIFOs_0
  mkOutPortFIFO outPortFIFOs_0(.CLK(CLK),
			       .RST_N(RST_N),
			       .enq_sendData(outPortFIFOs_0$enq_sendData),
			       .EN_enq(outPortFIFOs_0$EN_enq),
			       .EN_deq(outPortFIFOs_0$EN_deq),
			       .EN_clear(outPortFIFOs_0$EN_clear),
			       .RDY_enq(),
			       .RDY_deq(),
			       .first(outPortFIFOs_0$first),
			       .RDY_first(),
			       .notFull(),
			       .RDY_notFull(),
			       .notEmpty(),
			       .RDY_notEmpty(),
			       .count(),
			       .RDY_count(),
			       .RDY_clear());

  // submodule outPortFIFOs_0_1
  mkOutPortFIFO outPortFIFOs_0_1(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_0_1$enq_sendData),
				 .EN_enq(outPortFIFOs_0_1$EN_enq),
				 .EN_deq(outPortFIFOs_0_1$EN_deq),
				 .EN_clear(outPortFIFOs_0_1$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_0_1$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_0_2
  mkOutPortFIFO outPortFIFOs_0_2(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_0_2$enq_sendData),
				 .EN_enq(outPortFIFOs_0_2$EN_enq),
				 .EN_deq(outPortFIFOs_0_2$EN_deq),
				 .EN_clear(outPortFIFOs_0_2$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_0_2$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_0_3
  mkOutPortFIFO outPortFIFOs_0_3(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_0_3$enq_sendData),
				 .EN_enq(outPortFIFOs_0_3$EN_enq),
				 .EN_deq(outPortFIFOs_0_3$EN_deq),
				 .EN_clear(outPortFIFOs_0_3$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_0_3$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_1
  mkOutPortFIFO outPortFIFOs_1(.CLK(CLK),
			       .RST_N(RST_N),
			       .enq_sendData(outPortFIFOs_1$enq_sendData),
			       .EN_enq(outPortFIFOs_1$EN_enq),
			       .EN_deq(outPortFIFOs_1$EN_deq),
			       .EN_clear(outPortFIFOs_1$EN_clear),
			       .RDY_enq(),
			       .RDY_deq(),
			       .first(outPortFIFOs_1$first),
			       .RDY_first(),
			       .notFull(),
			       .RDY_notFull(),
			       .notEmpty(),
			       .RDY_notEmpty(),
			       .count(),
			       .RDY_count(),
			       .RDY_clear());

  // submodule outPortFIFOs_1_1
  mkOutPortFIFO outPortFIFOs_1_1(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_1_1$enq_sendData),
				 .EN_enq(outPortFIFOs_1_1$EN_enq),
				 .EN_deq(outPortFIFOs_1_1$EN_deq),
				 .EN_clear(outPortFIFOs_1_1$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_1_1$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_1_2
  mkOutPortFIFO outPortFIFOs_1_2(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_1_2$enq_sendData),
				 .EN_enq(outPortFIFOs_1_2$EN_enq),
				 .EN_deq(outPortFIFOs_1_2$EN_deq),
				 .EN_clear(outPortFIFOs_1_2$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_1_2$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_1_3
  mkOutPortFIFO outPortFIFOs_1_3(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_1_3$enq_sendData),
				 .EN_enq(outPortFIFOs_1_3$EN_enq),
				 .EN_deq(outPortFIFOs_1_3$EN_deq),
				 .EN_clear(outPortFIFOs_1_3$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_1_3$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_2
  mkOutPortFIFO outPortFIFOs_2(.CLK(CLK),
			       .RST_N(RST_N),
			       .enq_sendData(outPortFIFOs_2$enq_sendData),
			       .EN_enq(outPortFIFOs_2$EN_enq),
			       .EN_deq(outPortFIFOs_2$EN_deq),
			       .EN_clear(outPortFIFOs_2$EN_clear),
			       .RDY_enq(),
			       .RDY_deq(),
			       .first(outPortFIFOs_2$first),
			       .RDY_first(),
			       .notFull(),
			       .RDY_notFull(),
			       .notEmpty(),
			       .RDY_notEmpty(),
			       .count(),
			       .RDY_count(),
			       .RDY_clear());

  // submodule outPortFIFOs_2_1
  mkOutPortFIFO outPortFIFOs_2_1(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_2_1$enq_sendData),
				 .EN_enq(outPortFIFOs_2_1$EN_enq),
				 .EN_deq(outPortFIFOs_2_1$EN_deq),
				 .EN_clear(outPortFIFOs_2_1$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_2_1$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_2_2
  mkOutPortFIFO outPortFIFOs_2_2(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_2_2$enq_sendData),
				 .EN_enq(outPortFIFOs_2_2$EN_enq),
				 .EN_deq(outPortFIFOs_2_2$EN_deq),
				 .EN_clear(outPortFIFOs_2_2$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_2_2$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_2_3
  mkOutPortFIFO outPortFIFOs_2_3(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_2_3$enq_sendData),
				 .EN_enq(outPortFIFOs_2_3$EN_enq),
				 .EN_deq(outPortFIFOs_2_3$EN_deq),
				 .EN_clear(outPortFIFOs_2_3$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_2_3$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_3
  mkOutPortFIFO outPortFIFOs_3(.CLK(CLK),
			       .RST_N(RST_N),
			       .enq_sendData(outPortFIFOs_3$enq_sendData),
			       .EN_enq(outPortFIFOs_3$EN_enq),
			       .EN_deq(outPortFIFOs_3$EN_deq),
			       .EN_clear(outPortFIFOs_3$EN_clear),
			       .RDY_enq(),
			       .RDY_deq(),
			       .first(outPortFIFOs_3$first),
			       .RDY_first(),
			       .notFull(),
			       .RDY_notFull(),
			       .notEmpty(),
			       .RDY_notEmpty(),
			       .count(),
			       .RDY_count(),
			       .RDY_clear());

  // submodule outPortFIFOs_3_1
  mkOutPortFIFO outPortFIFOs_3_1(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_3_1$enq_sendData),
				 .EN_enq(outPortFIFOs_3_1$EN_enq),
				 .EN_deq(outPortFIFOs_3_1$EN_deq),
				 .EN_clear(outPortFIFOs_3_1$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_3_1$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_3_2
  mkOutPortFIFO outPortFIFOs_3_2(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_3_2$enq_sendData),
				 .EN_enq(outPortFIFOs_3_2$EN_enq),
				 .EN_deq(outPortFIFOs_3_2$EN_deq),
				 .EN_clear(outPortFIFOs_3_2$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_3_2$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_3_3
  mkOutPortFIFO outPortFIFOs_3_3(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_3_3$enq_sendData),
				 .EN_enq(outPortFIFOs_3_3$EN_enq),
				 .EN_deq(outPortFIFOs_3_3$EN_deq),
				 .EN_clear(outPortFIFOs_3_3$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_3_3$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_4
  mkOutPortFIFO outPortFIFOs_4(.CLK(CLK),
			       .RST_N(RST_N),
			       .enq_sendData(outPortFIFOs_4$enq_sendData),
			       .EN_enq(outPortFIFOs_4$EN_enq),
			       .EN_deq(outPortFIFOs_4$EN_deq),
			       .EN_clear(outPortFIFOs_4$EN_clear),
			       .RDY_enq(),
			       .RDY_deq(),
			       .first(outPortFIFOs_4$first),
			       .RDY_first(),
			       .notFull(),
			       .RDY_notFull(),
			       .notEmpty(),
			       .RDY_notEmpty(),
			       .count(),
			       .RDY_count(),
			       .RDY_clear());

  // submodule outPortFIFOs_4_1
  mkOutPortFIFO outPortFIFOs_4_1(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_4_1$enq_sendData),
				 .EN_enq(outPortFIFOs_4_1$EN_enq),
				 .EN_deq(outPortFIFOs_4_1$EN_deq),
				 .EN_clear(outPortFIFOs_4_1$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_4_1$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_4_2
  mkOutPortFIFO outPortFIFOs_4_2(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_4_2$enq_sendData),
				 .EN_enq(outPortFIFOs_4_2$EN_enq),
				 .EN_deq(outPortFIFOs_4_2$EN_deq),
				 .EN_clear(outPortFIFOs_4_2$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_4_2$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule outPortFIFOs_4_3
  mkOutPortFIFO outPortFIFOs_4_3(.CLK(CLK),
				 .RST_N(RST_N),
				 .enq_sendData(outPortFIFOs_4_3$enq_sendData),
				 .EN_enq(outPortFIFOs_4_3$EN_enq),
				 .EN_deq(outPortFIFOs_4_3$EN_deq),
				 .EN_clear(outPortFIFOs_4_3$EN_clear),
				 .RDY_enq(),
				 .RDY_deq(),
				 .first(outPortFIFOs_4_3$first),
				 .RDY_first(),
				 .notFull(),
				 .RDY_notFull(),
				 .notEmpty(),
				 .RDY_notEmpty(),
				 .count(),
				 .RDY_count(),
				 .RDY_clear());

  // submodule routerAlloc
  mkSepRouterAllocator routerAlloc(.pipeline(1'd1),
				   .CLK(CLK),
				   .RST_N(RST_N),
				   .allocate_alloc_input(routerAlloc$allocate_alloc_input),
				   .EN_allocate(routerAlloc$EN_allocate),
				   .EN_next(routerAlloc$EN_next),
				   .allocate(routerAlloc$allocate));

  // inlined wires
  assign hasFlitsToSend_perIn$wget = { 1'd1, flitBuffers$deq } ;
  assign hasFlitsToSend_perIn$whas =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 ;
  assign hasFlitsToSend_perIn_1$wget = { 1'd1, flitBuffers_1$deq } ;
  assign hasFlitsToSend_perIn_1$whas =
	     outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ;
  assign hasFlitsToSend_perIn_2$wget = { 1'd1, flitBuffers_2$deq } ;
  assign hasFlitsToSend_perIn_2$whas =
	     outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ;
  assign hasFlitsToSend_perIn_3$wget = { 1'd1, flitBuffers_3$deq } ;
  assign hasFlitsToSend_perIn_3$whas =
	     outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ;
  assign hasFlitsToSend_perIn_4$wget = { 1'd1, flitBuffers_4$deq } ;
  assign hasFlitsToSend_perIn_4$whas =
	     outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ;
  assign credits_set_0$whas =
	     EN_out_ports_0_putCredits && out_ports_0_putCredits_cr_in[2] &&
	     out_ports_0_putCredits_cr_in[1:0] == 2'd0 ;
  assign credits_set_0_1$whas =
	     EN_out_ports_0_putCredits && out_ports_0_putCredits_cr_in[2] &&
	     out_ports_0_putCredits_cr_in[1:0] == 2'd1 ;
  assign credits_set_0_2$whas =
	     EN_out_ports_0_putCredits && out_ports_0_putCredits_cr_in[2] &&
	     out_ports_0_putCredits_cr_in[1:0] == 2'd2 ;
  assign credits_set_0_3$whas =
	     EN_out_ports_0_putCredits && out_ports_0_putCredits_cr_in[2] &&
	     out_ports_0_putCredits_cr_in[1:0] == 2'd3 ;
  assign credits_clear_0$whas =
	     EN_out_ports_0_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2285 ==
	     2'd0 ;
  assign credits_clear_0_1$whas =
	     EN_out_ports_0_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2285 ==
	     2'd1 ;
  assign credits_clear_0_2$whas =
	     EN_out_ports_0_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2285 ==
	     2'd2 ;
  assign credits_clear_0_3$whas =
	     EN_out_ports_0_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2285 ==
	     2'd3 ;
  assign credits_set_1$whas =
	     EN_out_ports_1_putCredits && out_ports_1_putCredits_cr_in[2] &&
	     out_ports_1_putCredits_cr_in[1:0] == 2'd0 ;
  assign credits_set_1_1$whas =
	     EN_out_ports_1_putCredits && out_ports_1_putCredits_cr_in[2] &&
	     out_ports_1_putCredits_cr_in[1:0] == 2'd1 ;
  assign credits_set_1_2$whas =
	     EN_out_ports_1_putCredits && out_ports_1_putCredits_cr_in[2] &&
	     out_ports_1_putCredits_cr_in[1:0] == 2'd2 ;
  assign credits_set_1_3$whas =
	     EN_out_ports_1_putCredits && out_ports_1_putCredits_cr_in[2] &&
	     out_ports_1_putCredits_cr_in[1:0] == 2'd3 ;
  assign credits_clear_1$whas =
	     EN_out_ports_1_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 ==
	     2'd0 ;
  assign credits_clear_1_1$whas =
	     EN_out_ports_1_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 ==
	     2'd1 ;
  assign credits_clear_1_2$whas =
	     EN_out_ports_1_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 ==
	     2'd2 ;
  assign credits_clear_1_3$whas =
	     EN_out_ports_1_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 ==
	     2'd3 ;
  assign credits_set_2$whas =
	     EN_out_ports_2_putCredits && out_ports_2_putCredits_cr_in[2] &&
	     out_ports_2_putCredits_cr_in[1:0] == 2'd0 ;
  assign credits_set_2_1$whas =
	     EN_out_ports_2_putCredits && out_ports_2_putCredits_cr_in[2] &&
	     out_ports_2_putCredits_cr_in[1:0] == 2'd1 ;
  assign credits_set_2_2$whas =
	     EN_out_ports_2_putCredits && out_ports_2_putCredits_cr_in[2] &&
	     out_ports_2_putCredits_cr_in[1:0] == 2'd2 ;
  assign credits_set_2_3$whas =
	     EN_out_ports_2_putCredits && out_ports_2_putCredits_cr_in[2] &&
	     out_ports_2_putCredits_cr_in[1:0] == 2'd3 ;
  assign credits_clear_2$whas =
	     EN_out_ports_2_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 ==
	     2'd0 ;
  assign credits_clear_2_1$whas =
	     EN_out_ports_2_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 ==
	     2'd1 ;
  assign credits_clear_2_2$whas =
	     EN_out_ports_2_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 ==
	     2'd2 ;
  assign credits_clear_2_3$whas =
	     EN_out_ports_2_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 ==
	     2'd3 ;
  assign credits_set_3$whas =
	     EN_out_ports_3_putCredits && out_ports_3_putCredits_cr_in[2] &&
	     out_ports_3_putCredits_cr_in[1:0] == 2'd0 ;
  assign credits_set_3_1$whas =
	     EN_out_ports_3_putCredits && out_ports_3_putCredits_cr_in[2] &&
	     out_ports_3_putCredits_cr_in[1:0] == 2'd1 ;
  assign credits_set_3_2$whas =
	     EN_out_ports_3_putCredits && out_ports_3_putCredits_cr_in[2] &&
	     out_ports_3_putCredits_cr_in[1:0] == 2'd2 ;
  assign credits_set_3_3$whas =
	     EN_out_ports_3_putCredits && out_ports_3_putCredits_cr_in[2] &&
	     out_ports_3_putCredits_cr_in[1:0] == 2'd3 ;
  assign credits_clear_3$whas =
	     EN_out_ports_3_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 ==
	     2'd0 ;
  assign credits_clear_3_1$whas =
	     EN_out_ports_3_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 ==
	     2'd1 ;
  assign credits_clear_3_2$whas =
	     EN_out_ports_3_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 ==
	     2'd2 ;
  assign credits_clear_3_3$whas =
	     EN_out_ports_3_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 ==
	     2'd3 ;
  assign credits_set_4$whas =
	     EN_out_ports_4_putCredits && out_ports_4_putCredits_cr_in[2] &&
	     out_ports_4_putCredits_cr_in[1:0] == 2'd0 ;
  assign credits_set_4_1$whas =
	     EN_out_ports_4_putCredits && out_ports_4_putCredits_cr_in[2] &&
	     out_ports_4_putCredits_cr_in[1:0] == 2'd1 ;
  assign credits_set_4_2$whas =
	     EN_out_ports_4_putCredits && out_ports_4_putCredits_cr_in[2] &&
	     out_ports_4_putCredits_cr_in[1:0] == 2'd2 ;
  assign credits_set_4_3$whas =
	     EN_out_ports_4_putCredits && out_ports_4_putCredits_cr_in[2] &&
	     out_ports_4_putCredits_cr_in[1:0] == 2'd3 ;
  assign credits_clear_4$whas =
	     EN_out_ports_4_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 ==
	     2'd0 ;
  assign credits_clear_4_1$whas =
	     EN_out_ports_4_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 ==
	     2'd1 ;
  assign credits_clear_4_2$whas =
	     EN_out_ports_4_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 ==
	     2'd2 ;
  assign credits_clear_4_3$whas =
	     EN_out_ports_4_getFlit &&
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	     IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 ==
	     2'd3 ;

  // register activeVC_perIn_reg
  assign activeVC_perIn_reg$D_IN =
	     { flitBuffers$notEmpty[0] ?
		 NOT_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_c_ETC___d462 :
		 IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_NOT__ETC___d2783,
	       flitBuffers$notEmpty[0] ?
		 IF_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_cr_ETC___d476 :
		 IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2298 } ;
  assign activeVC_perIn_reg$EN = 1'd1 ;

  // register activeVC_perIn_reg_1
  assign activeVC_perIn_reg_1$D_IN =
	     { flitBuffers_1$notEmpty[0] ?
		 NOT_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_c_ETC___d503 :
		 IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_NO_ETC___d2787,
	       flitBuffers_1$notEmpty[0] ?
		 IF_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_cr_ETC___d517 :
		 IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2296 } ;
  assign activeVC_perIn_reg_1$EN = 1'd1 ;

  // register activeVC_perIn_reg_2
  assign activeVC_perIn_reg_2$D_IN =
	     { flitBuffers_2$notEmpty[0] ?
		 NOT_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_c_ETC___d544 :
		 IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_NO_ETC___d2791,
	       flitBuffers_2$notEmpty[0] ?
		 IF_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_cr_ETC___d558 :
		 IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2294 } ;
  assign activeVC_perIn_reg_2$EN = 1'd1 ;

  // register activeVC_perIn_reg_3
  assign activeVC_perIn_reg_3$D_IN =
	     { flitBuffers_3$notEmpty[0] ?
		 NOT_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_c_ETC___d585 :
		 IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_NOT_ETC___d2795,
	       flitBuffers_3$notEmpty[0] ?
		 IF_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_cr_ETC___d599 :
		 IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2292 } ;
  assign activeVC_perIn_reg_3$EN = 1'd1 ;

  // register activeVC_perIn_reg_4
  assign activeVC_perIn_reg_4$D_IN =
	     { flitBuffers_4$notEmpty[0] ?
		 NOT_IF_outPortFIFOs_4_first_EQ_0_THEN_credits__ETC___d626 :
		 IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_NOT_IF__ETC___d2799,
	       flitBuffers_4$notEmpty[0] ?
		 IF_IF_outPortFIFOs_4_first_EQ_0_THEN_credits_0_ETC___d640 :
		 IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2290 } ;
  assign activeVC_perIn_reg_4$EN = 1'd1 ;

  // register credits_0
  assign credits_0$D_IN =
	     (credits_set_0$whas && !credits_clear_0$whas) ?
	       credits_0_read_PLUS_1___d2312 :
	       x__h64191 ;
  assign credits_0$EN =
	     credits_set_0$whas && !credits_clear_0$whas ||
	     !credits_set_0$whas && credits_clear_0$whas ;

  // register credits_0_1
  assign credits_0_1$D_IN =
	     (credits_set_0_1$whas && !credits_clear_0_1$whas) ?
	       credits_0_1_read__3_PLUS_1___d2313 :
	       x__h64921 ;
  assign credits_0_1$EN =
	     credits_set_0_1$whas && !credits_clear_0_1$whas ||
	     !credits_set_0_1$whas && credits_clear_0_1$whas ;

  // register credits_0_2
  assign credits_0_2$D_IN =
	     (credits_set_0_2$whas && !credits_clear_0_2$whas) ?
	       credits_0_2_read__1_PLUS_1___d2314 :
	       x__h65651 ;
  assign credits_0_2$EN =
	     credits_set_0_2$whas && !credits_clear_0_2$whas ||
	     !credits_set_0_2$whas && credits_clear_0_2$whas ;

  // register credits_0_3
  assign credits_0_3$D_IN =
	     (credits_set_0_3$whas && !credits_clear_0_3$whas) ?
	       credits_0_3_read__9_PLUS_1___d2315 :
	       x__h66381 ;
  assign credits_0_3$EN =
	     credits_set_0_3$whas && !credits_clear_0_3$whas ||
	     !credits_set_0_3$whas && credits_clear_0_3$whas ;

  // register credits_1
  assign credits_1$D_IN =
	     (credits_set_1$whas && !credits_clear_1$whas) ?
	       credits_1_read_PLUS_1___d2316 :
	       x__h67428 ;
  assign credits_1$EN =
	     credits_set_1$whas && !credits_clear_1$whas ||
	     !credits_set_1$whas && credits_clear_1$whas ;

  // register credits_1_1
  assign credits_1_1$D_IN =
	     (credits_set_1_1$whas && !credits_clear_1_1$whas) ?
	       credits_1_1_read__5_PLUS_1___d2317 :
	       x__h68158 ;
  assign credits_1_1$EN =
	     credits_set_1_1$whas && !credits_clear_1_1$whas ||
	     !credits_set_1_1$whas && credits_clear_1_1$whas ;

  // register credits_1_2
  assign credits_1_2$D_IN =
	     (credits_set_1_2$whas && !credits_clear_1_2$whas) ?
	       credits_1_2_read__3_PLUS_1___d2318 :
	       x__h68888 ;
  assign credits_1_2$EN =
	     credits_set_1_2$whas && !credits_clear_1_2$whas ||
	     !credits_set_1_2$whas && credits_clear_1_2$whas ;

  // register credits_1_3
  assign credits_1_3$D_IN =
	     (credits_set_1_3$whas && !credits_clear_1_3$whas) ?
	       credits_1_3_read__1_PLUS_1___d2319 :
	       x__h69618 ;
  assign credits_1_3$EN =
	     credits_set_1_3$whas && !credits_clear_1_3$whas ||
	     !credits_set_1_3$whas && credits_clear_1_3$whas ;

  // register credits_2
  assign credits_2$D_IN =
	     (credits_set_2$whas && !credits_clear_2$whas) ?
	       credits_2_read_PLUS_1___d2320 :
	       x__h70665 ;
  assign credits_2$EN =
	     credits_set_2$whas && !credits_clear_2$whas ||
	     !credits_set_2$whas && credits_clear_2$whas ;

  // register credits_2_1
  assign credits_2_1$D_IN =
	     (credits_set_2_1$whas && !credits_clear_2_1$whas) ?
	       credits_2_1_read__7_PLUS_1___d2321 :
	       x__h71395 ;
  assign credits_2_1$EN =
	     credits_set_2_1$whas && !credits_clear_2_1$whas ||
	     !credits_set_2_1$whas && credits_clear_2_1$whas ;

  // register credits_2_2
  assign credits_2_2$D_IN =
	     (credits_set_2_2$whas && !credits_clear_2_2$whas) ?
	       credits_2_2_read__5_PLUS_1___d2322 :
	       x__h72125 ;
  assign credits_2_2$EN =
	     credits_set_2_2$whas && !credits_clear_2_2$whas ||
	     !credits_set_2_2$whas && credits_clear_2_2$whas ;

  // register credits_2_3
  assign credits_2_3$D_IN =
	     (credits_set_2_3$whas && !credits_clear_2_3$whas) ?
	       credits_2_3_read__3_PLUS_1___d2323 :
	       x__h72855 ;
  assign credits_2_3$EN =
	     credits_set_2_3$whas && !credits_clear_2_3$whas ||
	     !credits_set_2_3$whas && credits_clear_2_3$whas ;

  // register credits_3
  assign credits_3$D_IN =
	     (credits_set_3$whas && !credits_clear_3$whas) ?
	       credits_3_read__1_PLUS_1___d2324 :
	       x__h73902 ;
  assign credits_3$EN =
	     credits_set_3$whas && !credits_clear_3$whas ||
	     !credits_set_3$whas && credits_clear_3$whas ;

  // register credits_3_1
  assign credits_3_1$D_IN =
	     (credits_set_3_1$whas && !credits_clear_3_1$whas) ?
	       credits_3_1_read__9_PLUS_1___d2325 :
	       x__h74632 ;
  assign credits_3_1$EN =
	     credits_set_3_1$whas && !credits_clear_3_1$whas ||
	     !credits_set_3_1$whas && credits_clear_3_1$whas ;

  // register credits_3_2
  assign credits_3_2$D_IN =
	     (credits_set_3_2$whas && !credits_clear_3_2$whas) ?
	       credits_3_2_read__7_PLUS_1___d2326 :
	       x__h75362 ;
  assign credits_3_2$EN =
	     credits_set_3_2$whas && !credits_clear_3_2$whas ||
	     !credits_set_3_2$whas && credits_clear_3_2$whas ;

  // register credits_3_3
  assign credits_3_3$D_IN =
	     (credits_set_3_3$whas && !credits_clear_3_3$whas) ?
	       credits_3_3_read__5_PLUS_1___d2327 :
	       x__h76092 ;
  assign credits_3_3$EN =
	     credits_set_3_3$whas && !credits_clear_3_3$whas ||
	     !credits_set_3_3$whas && credits_clear_3_3$whas ;

  // register credits_4
  assign credits_4$D_IN =
	     (credits_set_4$whas && !credits_clear_4$whas) ?
	       credits_4_read__3_PLUS_1___d2328 :
	       x__h77139 ;
  assign credits_4$EN =
	     credits_set_4$whas && !credits_clear_4$whas ||
	     !credits_set_4$whas && credits_clear_4$whas ;

  // register credits_4_1
  assign credits_4_1$D_IN =
	     (credits_set_4_1$whas && !credits_clear_4_1$whas) ?
	       credits_4_1_read__1_PLUS_1___d2329 :
	       x__h77869 ;
  assign credits_4_1$EN =
	     credits_set_4_1$whas && !credits_clear_4_1$whas ||
	     !credits_set_4_1$whas && credits_clear_4_1$whas ;

  // register credits_4_2
  assign credits_4_2$D_IN =
	     (credits_set_4_2$whas && !credits_clear_4_2$whas) ?
	       credits_4_2_read__9_PLUS_1___d2330 :
	       x__h78599 ;
  assign credits_4_2$EN =
	     credits_set_4_2$whas && !credits_clear_4_2$whas ||
	     !credits_set_4_2$whas && credits_clear_4_2$whas ;

  // register credits_4_3
  assign credits_4_3$D_IN =
	     (credits_set_4_3$whas && !credits_clear_4_3$whas) ?
	       credits_4_3_read__7_PLUS_1___d2331 :
	       x__h79329 ;
  assign credits_4_3$EN =
	     credits_set_4_3$whas && !credits_clear_4_3$whas ||
	     !credits_set_4_3$whas && credits_clear_4_3$whas ;

  // register inPortVL_0
  assign inPortVL_0$D_IN = 3'h0 ;
  assign inPortVL_0$EN = 1'b0 ;

  // register inPortVL_0_1
  assign inPortVL_0_1$D_IN = 3'h0 ;
  assign inPortVL_0_1$EN = 1'b0 ;

  // register inPortVL_0_2
  assign inPortVL_0_2$D_IN = 3'h0 ;
  assign inPortVL_0_2$EN = 1'b0 ;

  // register inPortVL_0_3
  assign inPortVL_0_3$D_IN = 3'h0 ;
  assign inPortVL_0_3$EN = 1'b0 ;

  // register inPortVL_1
  assign inPortVL_1$D_IN = 3'h0 ;
  assign inPortVL_1$EN = 1'b0 ;

  // register inPortVL_1_1
  assign inPortVL_1_1$D_IN = 3'h0 ;
  assign inPortVL_1_1$EN = 1'b0 ;

  // register inPortVL_1_2
  assign inPortVL_1_2$D_IN = 3'h0 ;
  assign inPortVL_1_2$EN = 1'b0 ;

  // register inPortVL_1_3
  assign inPortVL_1_3$D_IN = 3'h0 ;
  assign inPortVL_1_3$EN = 1'b0 ;

  // register inPortVL_2
  assign inPortVL_2$D_IN = 3'h0 ;
  assign inPortVL_2$EN = 1'b0 ;

  // register inPortVL_2_1
  assign inPortVL_2_1$D_IN = 3'h0 ;
  assign inPortVL_2_1$EN = 1'b0 ;

  // register inPortVL_2_2
  assign inPortVL_2_2$D_IN = 3'h0 ;
  assign inPortVL_2_2$EN = 1'b0 ;

  // register inPortVL_2_3
  assign inPortVL_2_3$D_IN = 3'h0 ;
  assign inPortVL_2_3$EN = 1'b0 ;

  // register inPortVL_3
  assign inPortVL_3$D_IN = 3'h0 ;
  assign inPortVL_3$EN = 1'b0 ;

  // register inPortVL_3_1
  assign inPortVL_3_1$D_IN = 3'h0 ;
  assign inPortVL_3_1$EN = 1'b0 ;

  // register inPortVL_3_2
  assign inPortVL_3_2$D_IN = 3'h0 ;
  assign inPortVL_3_2$EN = 1'b0 ;

  // register inPortVL_3_3
  assign inPortVL_3_3$D_IN = 3'h0 ;
  assign inPortVL_3_3$EN = 1'b0 ;

  // register inPortVL_4
  assign inPortVL_4$D_IN = 3'h0 ;
  assign inPortVL_4$EN = 1'b0 ;

  // register inPortVL_4_1
  assign inPortVL_4_1$D_IN = 3'h0 ;
  assign inPortVL_4_1$EN = 1'b0 ;

  // register inPortVL_4_2
  assign inPortVL_4_2$D_IN = 3'h0 ;
  assign inPortVL_4_2$EN = 1'b0 ;

  // register inPortVL_4_3
  assign inPortVL_4_3$D_IN = 3'h0 ;
  assign inPortVL_4_3$EN = 1'b0 ;

  // register lockedVL_0
  assign lockedVL_0$D_IN = 1'b0 ;
  assign lockedVL_0$EN = 1'b0 ;

  // register lockedVL_0_1
  assign lockedVL_0_1$D_IN = 1'b0 ;
  assign lockedVL_0_1$EN = 1'b0 ;

  // register lockedVL_0_2
  assign lockedVL_0_2$D_IN = 1'b0 ;
  assign lockedVL_0_2$EN = 1'b0 ;

  // register lockedVL_0_3
  assign lockedVL_0_3$D_IN = 1'b0 ;
  assign lockedVL_0_3$EN = 1'b0 ;

  // register lockedVL_1
  assign lockedVL_1$D_IN = 1'b0 ;
  assign lockedVL_1$EN = 1'b0 ;

  // register lockedVL_1_1
  assign lockedVL_1_1$D_IN = 1'b0 ;
  assign lockedVL_1_1$EN = 1'b0 ;

  // register lockedVL_1_2
  assign lockedVL_1_2$D_IN = 1'b0 ;
  assign lockedVL_1_2$EN = 1'b0 ;

  // register lockedVL_1_3
  assign lockedVL_1_3$D_IN = 1'b0 ;
  assign lockedVL_1_3$EN = 1'b0 ;

  // register lockedVL_2
  assign lockedVL_2$D_IN = 1'b0 ;
  assign lockedVL_2$EN = 1'b0 ;

  // register lockedVL_2_1
  assign lockedVL_2_1$D_IN = 1'b0 ;
  assign lockedVL_2_1$EN = 1'b0 ;

  // register lockedVL_2_2
  assign lockedVL_2_2$D_IN = 1'b0 ;
  assign lockedVL_2_2$EN = 1'b0 ;

  // register lockedVL_2_3
  assign lockedVL_2_3$D_IN = 1'b0 ;
  assign lockedVL_2_3$EN = 1'b0 ;

  // register lockedVL_3
  assign lockedVL_3$D_IN = 1'b0 ;
  assign lockedVL_3$EN = 1'b0 ;

  // register lockedVL_3_1
  assign lockedVL_3_1$D_IN = 1'b0 ;
  assign lockedVL_3_1$EN = 1'b0 ;

  // register lockedVL_3_2
  assign lockedVL_3_2$D_IN = 1'b0 ;
  assign lockedVL_3_2$EN = 1'b0 ;

  // register lockedVL_3_3
  assign lockedVL_3_3$D_IN = 1'b0 ;
  assign lockedVL_3_3$EN = 1'b0 ;

  // register lockedVL_4
  assign lockedVL_4$D_IN = 1'b0 ;
  assign lockedVL_4$EN = 1'b0 ;

  // register lockedVL_4_1
  assign lockedVL_4_1$D_IN = 1'b0 ;
  assign lockedVL_4_1$EN = 1'b0 ;

  // register lockedVL_4_2
  assign lockedVL_4_2$D_IN = 1'b0 ;
  assign lockedVL_4_2$EN = 1'b0 ;

  // register lockedVL_4_3
  assign lockedVL_4_3$D_IN = 1'b0 ;
  assign lockedVL_4_3$EN = 1'b0 ;

  // register selectedIO_reg_0
  assign selectedIO_reg_0$D_IN = routerAlloc$allocate[0] ;
  assign selectedIO_reg_0$EN = 1'd1 ;

  // register selectedIO_reg_0_1
  assign selectedIO_reg_0_1$D_IN = routerAlloc$allocate[1] ;
  assign selectedIO_reg_0_1$EN = 1'd1 ;

  // register selectedIO_reg_0_2
  assign selectedIO_reg_0_2$D_IN = routerAlloc$allocate[2] ;
  assign selectedIO_reg_0_2$EN = 1'd1 ;

  // register selectedIO_reg_0_3
  assign selectedIO_reg_0_3$D_IN = routerAlloc$allocate[3] ;
  assign selectedIO_reg_0_3$EN = 1'd1 ;

  // register selectedIO_reg_0_4
  assign selectedIO_reg_0_4$D_IN = routerAlloc$allocate[4] ;
  assign selectedIO_reg_0_4$EN = 1'd1 ;

  // register selectedIO_reg_1
  assign selectedIO_reg_1$D_IN = routerAlloc$allocate[5] ;
  assign selectedIO_reg_1$EN = 1'd1 ;

  // register selectedIO_reg_1_1
  assign selectedIO_reg_1_1$D_IN = routerAlloc$allocate[6] ;
  assign selectedIO_reg_1_1$EN = 1'd1 ;

  // register selectedIO_reg_1_2
  assign selectedIO_reg_1_2$D_IN = routerAlloc$allocate[7] ;
  assign selectedIO_reg_1_2$EN = 1'd1 ;

  // register selectedIO_reg_1_3
  assign selectedIO_reg_1_3$D_IN = routerAlloc$allocate[8] ;
  assign selectedIO_reg_1_3$EN = 1'd1 ;

  // register selectedIO_reg_1_4
  assign selectedIO_reg_1_4$D_IN = routerAlloc$allocate[9] ;
  assign selectedIO_reg_1_4$EN = 1'd1 ;

  // register selectedIO_reg_2
  assign selectedIO_reg_2$D_IN = routerAlloc$allocate[10] ;
  assign selectedIO_reg_2$EN = 1'd1 ;

  // register selectedIO_reg_2_1
  assign selectedIO_reg_2_1$D_IN = routerAlloc$allocate[11] ;
  assign selectedIO_reg_2_1$EN = 1'd1 ;

  // register selectedIO_reg_2_2
  assign selectedIO_reg_2_2$D_IN = routerAlloc$allocate[12] ;
  assign selectedIO_reg_2_2$EN = 1'd1 ;

  // register selectedIO_reg_2_3
  assign selectedIO_reg_2_3$D_IN = routerAlloc$allocate[13] ;
  assign selectedIO_reg_2_3$EN = 1'd1 ;

  // register selectedIO_reg_2_4
  assign selectedIO_reg_2_4$D_IN = routerAlloc$allocate[14] ;
  assign selectedIO_reg_2_4$EN = 1'd1 ;

  // register selectedIO_reg_3
  assign selectedIO_reg_3$D_IN = routerAlloc$allocate[15] ;
  assign selectedIO_reg_3$EN = 1'd1 ;

  // register selectedIO_reg_3_1
  assign selectedIO_reg_3_1$D_IN = routerAlloc$allocate[16] ;
  assign selectedIO_reg_3_1$EN = 1'd1 ;

  // register selectedIO_reg_3_2
  assign selectedIO_reg_3_2$D_IN = routerAlloc$allocate[17] ;
  assign selectedIO_reg_3_2$EN = 1'd1 ;

  // register selectedIO_reg_3_3
  assign selectedIO_reg_3_3$D_IN = routerAlloc$allocate[18] ;
  assign selectedIO_reg_3_3$EN = 1'd1 ;

  // register selectedIO_reg_3_4
  assign selectedIO_reg_3_4$D_IN = routerAlloc$allocate[19] ;
  assign selectedIO_reg_3_4$EN = 1'd1 ;

  // register selectedIO_reg_4
  assign selectedIO_reg_4$D_IN = routerAlloc$allocate[20] ;
  assign selectedIO_reg_4$EN = 1'd1 ;

  // register selectedIO_reg_4_1
  assign selectedIO_reg_4_1$D_IN = routerAlloc$allocate[21] ;
  assign selectedIO_reg_4_1$EN = 1'd1 ;

  // register selectedIO_reg_4_2
  assign selectedIO_reg_4_2$D_IN = routerAlloc$allocate[22] ;
  assign selectedIO_reg_4_2$EN = 1'd1 ;

  // register selectedIO_reg_4_3
  assign selectedIO_reg_4_3$D_IN = routerAlloc$allocate[23] ;
  assign selectedIO_reg_4_3$EN = 1'd1 ;

  // register selectedIO_reg_4_4
  assign selectedIO_reg_4_4$D_IN = routerAlloc$allocate[24] ;
  assign selectedIO_reg_4_4$EN = 1'd1 ;

  // submodule flitBuffers
  assign flitBuffers$deq_fifo_out = activeVC_perIn_reg[1:0] ;
  assign flitBuffers$enq_data_in = in_ports_0_putRoutedFlit_flit_in[74:3] ;
  assign flitBuffers$enq_fifo_in = in_ports_0_putRoutedFlit_flit_in[68:67] ;
  assign flitBuffers$EN_enq =
	     EN_in_ports_0_putRoutedFlit &&
	     in_ports_0_putRoutedFlit_flit_in[75] ;
  assign flitBuffers$EN_deq =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 ;

  // submodule flitBuffers_1
  assign flitBuffers_1$deq_fifo_out = activeVC_perIn_reg_1[1:0] ;
  assign flitBuffers_1$enq_data_in = in_ports_1_putRoutedFlit_flit_in[74:3] ;
  assign flitBuffers_1$enq_fifo_in = in_ports_1_putRoutedFlit_flit_in[68:67] ;
  assign flitBuffers_1$EN_enq =
	     EN_in_ports_1_putRoutedFlit &&
	     in_ports_1_putRoutedFlit_flit_in[75] ;
  assign flitBuffers_1$EN_deq =
	     outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ;

  // submodule flitBuffers_2
  assign flitBuffers_2$deq_fifo_out = activeVC_perIn_reg_2[1:0] ;
  assign flitBuffers_2$enq_data_in = in_ports_2_putRoutedFlit_flit_in[74:3] ;
  assign flitBuffers_2$enq_fifo_in = in_ports_2_putRoutedFlit_flit_in[68:67] ;
  assign flitBuffers_2$EN_enq =
	     EN_in_ports_2_putRoutedFlit &&
	     in_ports_2_putRoutedFlit_flit_in[75] ;
  assign flitBuffers_2$EN_deq =
	     outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ;

  // submodule flitBuffers_3
  assign flitBuffers_3$deq_fifo_out = activeVC_perIn_reg_3[1:0] ;
  assign flitBuffers_3$enq_data_in = in_ports_3_putRoutedFlit_flit_in[74:3] ;
  assign flitBuffers_3$enq_fifo_in = in_ports_3_putRoutedFlit_flit_in[68:67] ;
  assign flitBuffers_3$EN_enq =
	     EN_in_ports_3_putRoutedFlit &&
	     in_ports_3_putRoutedFlit_flit_in[75] ;
  assign flitBuffers_3$EN_deq =
	     outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ;

  // submodule flitBuffers_4
  assign flitBuffers_4$deq_fifo_out = activeVC_perIn_reg_4[1:0] ;
  assign flitBuffers_4$enq_data_in = in_ports_4_putRoutedFlit_flit_in[74:3] ;
  assign flitBuffers_4$enq_fifo_in = in_ports_4_putRoutedFlit_flit_in[68:67] ;
  assign flitBuffers_4$EN_enq =
	     EN_in_ports_4_putRoutedFlit &&
	     in_ports_4_putRoutedFlit_flit_in[75] ;
  assign flitBuffers_4$EN_deq =
	     outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ;

  // submodule outPortFIFOs_0
  assign outPortFIFOs_0$enq_sendData = in_ports_0_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_0$EN_enq =
	     EN_in_ports_0_putRoutedFlit &&
	     in_ports_0_putRoutedFlit_flit_in[75] &&
	     in_ports_0_putRoutedFlit_flit_in[68:67] == 2'd0 ;
  assign outPortFIFOs_0$EN_deq =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     flitBuffers$notEmpty[0] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 !=
	     4'd0 &&
	     activeVC_perIn_reg[1:0] == 2'd0 ;
  assign outPortFIFOs_0$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_0_1
  assign outPortFIFOs_0_1$enq_sendData =
	     in_ports_0_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_0_1$EN_enq =
	     EN_in_ports_0_putRoutedFlit &&
	     in_ports_0_putRoutedFlit_flit_in[75] &&
	     in_ports_0_putRoutedFlit_flit_in[68:67] == 2'd1 ;
  assign outPortFIFOs_0_1$EN_deq =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     flitBuffers$notEmpty[1] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 !=
	     4'd0 &&
	     activeVC_perIn_reg[1:0] == 2'd1 ;
  assign outPortFIFOs_0_1$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_0_2
  assign outPortFIFOs_0_2$enq_sendData =
	     in_ports_0_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_0_2$EN_enq =
	     EN_in_ports_0_putRoutedFlit &&
	     in_ports_0_putRoutedFlit_flit_in[75] &&
	     in_ports_0_putRoutedFlit_flit_in[68:67] == 2'd2 ;
  assign outPortFIFOs_0_2$EN_deq =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     flitBuffers$notEmpty[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 !=
	     4'd0 &&
	     activeVC_perIn_reg[1:0] == 2'd2 ;
  assign outPortFIFOs_0_2$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_0_3
  assign outPortFIFOs_0_3$enq_sendData =
	     in_ports_0_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_0_3$EN_enq =
	     EN_in_ports_0_putRoutedFlit &&
	     in_ports_0_putRoutedFlit_flit_in[75] &&
	     in_ports_0_putRoutedFlit_flit_in[68:67] == 2'd3 ;
  assign outPortFIFOs_0_3$EN_deq =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     flitBuffers$notEmpty[3] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 !=
	     4'd0 &&
	     activeVC_perIn_reg[1:0] == 2'd3 ;
  assign outPortFIFOs_0_3$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_1
  assign outPortFIFOs_1$enq_sendData = in_ports_1_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_1$EN_enq =
	     EN_in_ports_1_putRoutedFlit &&
	     in_ports_1_putRoutedFlit_flit_in[75] &&
	     in_ports_1_putRoutedFlit_flit_in[68:67] == 2'd0 ;
  assign outPortFIFOs_1$EN_deq =
	     outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	     flitBuffers_1$notEmpty[0] &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 !=
	     4'd0 &&
	     activeVC_perIn_reg_1[1:0] == 2'd0 ;
  assign outPortFIFOs_1$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_1_1
  assign outPortFIFOs_1_1$enq_sendData =
	     in_ports_1_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_1_1$EN_enq =
	     EN_in_ports_1_putRoutedFlit &&
	     in_ports_1_putRoutedFlit_flit_in[75] &&
	     in_ports_1_putRoutedFlit_flit_in[68:67] == 2'd1 ;
  assign outPortFIFOs_1_1$EN_deq =
	     outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	     flitBuffers_1$notEmpty[1] &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 !=
	     4'd0 &&
	     activeVC_perIn_reg_1[1:0] == 2'd1 ;
  assign outPortFIFOs_1_1$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_1_2
  assign outPortFIFOs_1_2$enq_sendData =
	     in_ports_1_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_1_2$EN_enq =
	     EN_in_ports_1_putRoutedFlit &&
	     in_ports_1_putRoutedFlit_flit_in[75] &&
	     in_ports_1_putRoutedFlit_flit_in[68:67] == 2'd2 ;
  assign outPortFIFOs_1_2$EN_deq =
	     outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	     flitBuffers_1$notEmpty[2] &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 !=
	     4'd0 &&
	     activeVC_perIn_reg_1[1:0] == 2'd2 ;
  assign outPortFIFOs_1_2$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_1_3
  assign outPortFIFOs_1_3$enq_sendData =
	     in_ports_1_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_1_3$EN_enq =
	     EN_in_ports_1_putRoutedFlit &&
	     in_ports_1_putRoutedFlit_flit_in[75] &&
	     in_ports_1_putRoutedFlit_flit_in[68:67] == 2'd3 ;
  assign outPortFIFOs_1_3$EN_deq =
	     outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	     flitBuffers_1$notEmpty[3] &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 !=
	     4'd0 &&
	     activeVC_perIn_reg_1[1:0] == 2'd3 ;
  assign outPortFIFOs_1_3$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_2
  assign outPortFIFOs_2$enq_sendData = in_ports_2_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_2$EN_enq =
	     EN_in_ports_2_putRoutedFlit &&
	     in_ports_2_putRoutedFlit_flit_in[75] &&
	     in_ports_2_putRoutedFlit_flit_in[68:67] == 2'd0 ;
  assign outPortFIFOs_2$EN_deq =
	     outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	     flitBuffers_2$notEmpty[0] &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 !=
	     4'd0 &&
	     activeVC_perIn_reg_2[1:0] == 2'd0 ;
  assign outPortFIFOs_2$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_2_1
  assign outPortFIFOs_2_1$enq_sendData =
	     in_ports_2_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_2_1$EN_enq =
	     EN_in_ports_2_putRoutedFlit &&
	     in_ports_2_putRoutedFlit_flit_in[75] &&
	     in_ports_2_putRoutedFlit_flit_in[68:67] == 2'd1 ;
  assign outPortFIFOs_2_1$EN_deq =
	     outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	     flitBuffers_2$notEmpty[1] &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 !=
	     4'd0 &&
	     activeVC_perIn_reg_2[1:0] == 2'd1 ;
  assign outPortFIFOs_2_1$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_2_2
  assign outPortFIFOs_2_2$enq_sendData =
	     in_ports_2_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_2_2$EN_enq =
	     EN_in_ports_2_putRoutedFlit &&
	     in_ports_2_putRoutedFlit_flit_in[75] &&
	     in_ports_2_putRoutedFlit_flit_in[68:67] == 2'd2 ;
  assign outPortFIFOs_2_2$EN_deq =
	     outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	     flitBuffers_2$notEmpty[2] &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 !=
	     4'd0 &&
	     activeVC_perIn_reg_2[1:0] == 2'd2 ;
  assign outPortFIFOs_2_2$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_2_3
  assign outPortFIFOs_2_3$enq_sendData =
	     in_ports_2_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_2_3$EN_enq =
	     EN_in_ports_2_putRoutedFlit &&
	     in_ports_2_putRoutedFlit_flit_in[75] &&
	     in_ports_2_putRoutedFlit_flit_in[68:67] == 2'd3 ;
  assign outPortFIFOs_2_3$EN_deq =
	     outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	     flitBuffers_2$notEmpty[3] &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 !=
	     4'd0 &&
	     activeVC_perIn_reg_2[1:0] == 2'd3 ;
  assign outPortFIFOs_2_3$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_3
  assign outPortFIFOs_3$enq_sendData = in_ports_3_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_3$EN_enq =
	     EN_in_ports_3_putRoutedFlit &&
	     in_ports_3_putRoutedFlit_flit_in[75] &&
	     in_ports_3_putRoutedFlit_flit_in[68:67] == 2'd0 ;
  assign outPortFIFOs_3$EN_deq =
	     outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	     flitBuffers_3$notEmpty[0] &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 !=
	     4'd0 &&
	     activeVC_perIn_reg_3[1:0] == 2'd0 ;
  assign outPortFIFOs_3$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_3_1
  assign outPortFIFOs_3_1$enq_sendData =
	     in_ports_3_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_3_1$EN_enq =
	     EN_in_ports_3_putRoutedFlit &&
	     in_ports_3_putRoutedFlit_flit_in[75] &&
	     in_ports_3_putRoutedFlit_flit_in[68:67] == 2'd1 ;
  assign outPortFIFOs_3_1$EN_deq =
	     outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	     flitBuffers_3$notEmpty[1] &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 !=
	     4'd0 &&
	     activeVC_perIn_reg_3[1:0] == 2'd1 ;
  assign outPortFIFOs_3_1$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_3_2
  assign outPortFIFOs_3_2$enq_sendData =
	     in_ports_3_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_3_2$EN_enq =
	     EN_in_ports_3_putRoutedFlit &&
	     in_ports_3_putRoutedFlit_flit_in[75] &&
	     in_ports_3_putRoutedFlit_flit_in[68:67] == 2'd2 ;
  assign outPortFIFOs_3_2$EN_deq =
	     outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	     flitBuffers_3$notEmpty[2] &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 !=
	     4'd0 &&
	     activeVC_perIn_reg_3[1:0] == 2'd2 ;
  assign outPortFIFOs_3_2$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_3_3
  assign outPortFIFOs_3_3$enq_sendData =
	     in_ports_3_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_3_3$EN_enq =
	     EN_in_ports_3_putRoutedFlit &&
	     in_ports_3_putRoutedFlit_flit_in[75] &&
	     in_ports_3_putRoutedFlit_flit_in[68:67] == 2'd3 ;
  assign outPortFIFOs_3_3$EN_deq =
	     outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	     flitBuffers_3$notEmpty[3] &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 !=
	     4'd0 &&
	     activeVC_perIn_reg_3[1:0] == 2'd3 ;
  assign outPortFIFOs_3_3$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_4
  assign outPortFIFOs_4$enq_sendData = in_ports_4_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_4$EN_enq =
	     EN_in_ports_4_putRoutedFlit &&
	     in_ports_4_putRoutedFlit_flit_in[75] &&
	     in_ports_4_putRoutedFlit_flit_in[68:67] == 2'd0 ;
  assign outPortFIFOs_4$EN_deq =
	     outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	     flitBuffers_4$notEmpty[0] &&
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 !=
	     4'd0 &&
	     activeVC_perIn_reg_4[1:0] == 2'd0 ;
  assign outPortFIFOs_4$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_4_1
  assign outPortFIFOs_4_1$enq_sendData =
	     in_ports_4_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_4_1$EN_enq =
	     EN_in_ports_4_putRoutedFlit &&
	     in_ports_4_putRoutedFlit_flit_in[75] &&
	     in_ports_4_putRoutedFlit_flit_in[68:67] == 2'd1 ;
  assign outPortFIFOs_4_1$EN_deq =
	     outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	     flitBuffers_4$notEmpty[1] &&
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 !=
	     4'd0 &&
	     activeVC_perIn_reg_4[1:0] == 2'd1 ;
  assign outPortFIFOs_4_1$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_4_2
  assign outPortFIFOs_4_2$enq_sendData =
	     in_ports_4_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_4_2$EN_enq =
	     EN_in_ports_4_putRoutedFlit &&
	     in_ports_4_putRoutedFlit_flit_in[75] &&
	     in_ports_4_putRoutedFlit_flit_in[68:67] == 2'd2 ;
  assign outPortFIFOs_4_2$EN_deq =
	     outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	     flitBuffers_4$notEmpty[2] &&
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 !=
	     4'd0 &&
	     activeVC_perIn_reg_4[1:0] == 2'd2 ;
  assign outPortFIFOs_4_2$EN_clear = 1'b0 ;

  // submodule outPortFIFOs_4_3
  assign outPortFIFOs_4_3$enq_sendData =
	     in_ports_4_putRoutedFlit_flit_in[2:0] ;
  assign outPortFIFOs_4_3$EN_enq =
	     EN_in_ports_4_putRoutedFlit &&
	     in_ports_4_putRoutedFlit_flit_in[75] &&
	     in_ports_4_putRoutedFlit_flit_in[68:67] == 2'd3 ;
  assign outPortFIFOs_4_3$EN_deq =
	     outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	     flitBuffers_4$notEmpty[3] &&
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 !=
	     4'd0 &&
	     activeVC_perIn_reg_4[1:0] == 2'd3 ;
  assign outPortFIFOs_4_3$EN_clear = 1'b0 ;

  // submodule routerAlloc
  assign routerAlloc$allocate_alloc_input =
	     { IF_flitBuffers_4_notEmpty_BIT_0_THEN_IF_IF_out_ETC___d255,
	       flitBuffers_1$notEmpty[0] ?
		 IF_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_cr_ETC___d332 :
		 IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2777,
	       flitBuffers$notEmpty[0] ?
		 IF_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_cr_ETC___d410 :
		 IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2780 } ;
  assign routerAlloc$EN_allocate = 1'd1 ;
  assign routerAlloc$EN_next = 1'd1 ;

  // remaining internal signals
  module_outport_encoder instance_outport_encoder_1(.outport_encoder_vec({ { selectedIO_reg_0_4,
									     selectedIO_reg_0_3,
									     selectedIO_reg_0_2 },
									   selectedIO_reg_0_1,
									   selectedIO_reg_0 }),
						    .outport_encoder(outport_encoder___d2700));
  module_outport_encoder instance_outport_encoder_0(.outport_encoder_vec({ { selectedIO_reg_1_4,
									     selectedIO_reg_1_3,
									     selectedIO_reg_1_2 },
									   selectedIO_reg_1_1,
									   selectedIO_reg_1 }),
						    .outport_encoder(outport_encoder___d2699));
  module_outport_encoder instance_outport_encoder_2(.outport_encoder_vec({ { selectedIO_reg_2_4,
									     selectedIO_reg_2_3,
									     selectedIO_reg_2_2 },
									   selectedIO_reg_2_1,
									   selectedIO_reg_2 }),
						    .outport_encoder(outport_encoder___d2698));
  module_outport_encoder instance_outport_encoder_3(.outport_encoder_vec({ { selectedIO_reg_3_4,
									     selectedIO_reg_3_3,
									     selectedIO_reg_3_2 },
									   selectedIO_reg_3_1,
									   selectedIO_reg_3 }),
						    .outport_encoder(outport_encoder___d2697));
  module_outport_encoder instance_outport_encoder_4(.outport_encoder_vec({ { selectedIO_reg_4_4,
									     selectedIO_reg_4_3,
									     selectedIO_reg_4_2 },
									   selectedIO_reg_4_1,
									   selectedIO_reg_4 }),
						    .outport_encoder(outport_encoder___d2696));
  assign IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d1873 =
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
	       ((outport_encoder___d2698[2:0] == 3'd1) ?
		  3'd2 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2308) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2308 ;
  assign IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d1981 =
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
	       ((outport_encoder___d2698[2:0] == 3'd2) ?
		  outport_encoder___d2698[2:0] :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2309) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2309 ;
  assign IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d2089 =
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
	       ((outport_encoder___d2698[2:0] == 3'd3) ?
		  3'd2 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2310) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2310 ;
  assign IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d2197 =
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
	       ((outport_encoder___d2698[2:0] == 3'd4) ?
		  3'd2 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2311) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2311 ;
  assign IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d1877 =
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
	       ((outport_encoder___d2697[2:0] == 3'd1) ?
		  3'd3 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2304) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2304 ;
  assign IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d1985 =
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
	       ((outport_encoder___d2697[2:0] == 3'd2) ?
		  3'd3 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2305) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2305 ;
  assign IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d2093 =
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
	       ((outport_encoder___d2697[2:0] == 3'd3) ?
		  outport_encoder___d2697[2:0] :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2306) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2306 ;
  assign IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d2201 =
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
	       ((outport_encoder___d2697[2:0] == 3'd4) ?
		  3'd3 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2307) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2307 ;
  assign IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d1881 =
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
	       ((outport_encoder___d2696[2:0] == 3'd1) ?
		  3'd4 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2300) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2300 ;
  assign IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d1989 =
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
	       ((outport_encoder___d2696[2:0] == 3'd2) ?
		  3'd4 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2301) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2301 ;
  assign IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d2097 =
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
	       ((outport_encoder___d2696[2:0] == 3'd3) ?
		  3'd4 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2302) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2302 ;
  assign IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d2205 =
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
	       ((outport_encoder___d2696[2:0] == 3'd4) ?
		  outport_encoder___d2696[2:0] :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2303) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2303 ;
  assign IF_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN__ETC___d406 =
	     (CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 ==
	      4'd0) ?
	       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2779 :
	       { outPortFIFOs_0_1$first == 3'd4,
		 outPortFIFOs_0_1$first == 3'd3,
		 outPortFIFOs_0_1$first == 3'd2,
		 outPortFIFOs_0_1$first == 3'd1,
		 outPortFIFOs_0_1$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN__ETC___d474 =
	     (CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 ==
	      4'd0) ?
	       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2299 :
	       2'd1 ;
  assign IF_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN__ETC___d402 =
	     (CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 ==
	      4'd0) ?
	       { flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d389,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d391,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d393,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d396,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d398 } :
	       { outPortFIFOs_0_2$first == 3'd4,
		 outPortFIFOs_0_2$first == 3'd3,
		 outPortFIFOs_0_2$first == 3'd2,
		 outPortFIFOs_0_2$first == 3'd1,
		 outPortFIFOs_0_2$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN__ETC___d472 =
	     (CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 ==
	      4'd0) ?
	       2'd3 :
	       2'd2 ;
  assign IF_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_cr_ETC___d410 =
	     (CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 ==
	      4'd0) ?
	       IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2780 :
	       { outPortFIFOs_0$first == 3'd4,
		 outPortFIFOs_0$first == 3'd3,
		 outPortFIFOs_0$first == 3'd2,
		 outPortFIFOs_0$first == 3'd1,
		 outPortFIFOs_0$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_cr_ETC___d476 =
	     (CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 ==
	      4'd0) ?
	       IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2298 :
	       2'd0 ;
  assign IF_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN__ETC___d328 =
	     (CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 ==
	      4'd0) ?
	       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2776 :
	       { outPortFIFOs_1_1$first == 3'd4,
		 outPortFIFOs_1_1$first == 3'd3,
		 outPortFIFOs_1_1$first == 3'd2,
		 outPortFIFOs_1_1$first == 3'd1,
		 outPortFIFOs_1_1$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN__ETC___d515 =
	     (CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 ==
	      4'd0) ?
	       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2297 :
	       2'd1 ;
  assign IF_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN__ETC___d324 =
	     (CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 == 4'd0) ?
	       { flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d311,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d313,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d315,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d318,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d320 } :
	       { outPortFIFOs_1_2$first == 3'd4,
		 outPortFIFOs_1_2$first == 3'd3,
		 outPortFIFOs_1_2$first == 3'd2,
		 outPortFIFOs_1_2$first == 3'd1,
		 outPortFIFOs_1_2$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN__ETC___d513 =
	     (CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 == 4'd0) ?
	       2'd3 :
	       2'd2 ;
  assign IF_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_cr_ETC___d332 =
	     (CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 ==
	      4'd0) ?
	       IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2777 :
	       { outPortFIFOs_1$first == 3'd4,
		 outPortFIFOs_1$first == 3'd3,
		 outPortFIFOs_1$first == 3'd2,
		 outPortFIFOs_1$first == 3'd1,
		 outPortFIFOs_1$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_cr_ETC___d517 =
	     (CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 ==
	      4'd0) ?
	       IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2296 :
	       2'd0 ;
  assign IF_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN__ETC___d249 =
	     (CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 ==
	      4'd0) ?
	       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2773 :
	       { outPortFIFOs_2_1$first == 3'd4,
		 outPortFIFOs_2_1$first == 3'd3,
		 outPortFIFOs_2_1$first == 3'd2,
		 outPortFIFOs_2_1$first == 3'd1,
		 outPortFIFOs_2_1$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN__ETC___d556 =
	     (CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 ==
	      4'd0) ?
	       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2295 :
	       2'd1 ;
  assign IF_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN__ETC___d245 =
	     (CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 == 4'd0) ?
	       { flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d232,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d234,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d236,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d239,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d241 } :
	       { outPortFIFOs_2_2$first == 3'd4,
		 outPortFIFOs_2_2$first == 3'd3,
		 outPortFIFOs_2_2$first == 3'd2,
		 outPortFIFOs_2_2$first == 3'd1,
		 outPortFIFOs_2_2$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN__ETC___d554 =
	     (CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 == 4'd0) ?
	       2'd3 :
	       2'd2 ;
  assign IF_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_cr_ETC___d253 =
	     (CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 ==
	      4'd0) ?
	       IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2774 :
	       { outPortFIFOs_2$first == 3'd4,
		 outPortFIFOs_2$first == 3'd3,
		 outPortFIFOs_2$first == 3'd2,
		 outPortFIFOs_2$first == 3'd1,
		 outPortFIFOs_2$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_cr_ETC___d558 =
	     (CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 ==
	      4'd0) ?
	       IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2294 :
	       2'd0 ;
  assign IF_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN__ETC___d171 =
	     (CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 ==
	      4'd0) ?
	       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2770 :
	       { outPortFIFOs_3_1$first == 3'd4,
		 outPortFIFOs_3_1$first == 3'd3,
		 outPortFIFOs_3_1$first == 3'd2,
		 outPortFIFOs_3_1$first == 3'd1,
		 outPortFIFOs_3_1$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN__ETC___d597 =
	     (CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 ==
	      4'd0) ?
	       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2293 :
	       2'd1 ;
  assign IF_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN__ETC___d167 =
	     (CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 == 4'd0) ?
	       { flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d154,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d156,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d158,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d161,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d163 } :
	       { outPortFIFOs_3_2$first == 3'd4,
		 outPortFIFOs_3_2$first == 3'd3,
		 outPortFIFOs_3_2$first == 3'd2,
		 outPortFIFOs_3_2$first == 3'd1,
		 outPortFIFOs_3_2$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN__ETC___d595 =
	     (CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 == 4'd0) ?
	       2'd3 :
	       2'd2 ;
  assign IF_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_cr_ETC___d175 =
	     (CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 ==
	      4'd0) ?
	       IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2771 :
	       { outPortFIFOs_3$first == 3'd4,
		 outPortFIFOs_3$first == 3'd3,
		 outPortFIFOs_3$first == 3'd2,
		 outPortFIFOs_3$first == 3'd1,
		 outPortFIFOs_3$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_cr_ETC___d599 =
	     (CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 ==
	      4'd0) ?
	       IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2292 :
	       2'd0 ;
  assign IF_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_cr_ETC___d638 =
	     (CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 ==
	      4'd0) ?
	       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2291 :
	       2'd1 ;
  assign IF_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_cr_ETC___d93 =
	     (CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 ==
	      4'd0) ?
	       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2767 :
	       { outPortFIFOs_4_1$first == 3'd4,
		 outPortFIFOs_4_1$first == 3'd3,
		 outPortFIFOs_4_1$first == 3'd2,
		 outPortFIFOs_4_1$first == 3'd1,
		 outPortFIFOs_4_1$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_cr_ETC___d636 =
	     (CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 == 4'd0) ?
	       2'd3 :
	       2'd2 ;
  assign IF_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_cr_ETC___d89 =
	     (CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 == 4'd0) ?
	       { flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d76,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d78,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d80,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d83,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d85 } :
	       { outPortFIFOs_4_2$first == 3'd4,
		 outPortFIFOs_4_2$first == 3'd3,
		 outPortFIFOs_4_2$first == 3'd2,
		 outPortFIFOs_4_2$first == 3'd1,
		 outPortFIFOs_4_2$first == 3'd0 } ;
  assign IF_IF_outPortFIFOs_4_first_EQ_0_THEN_credits_0_ETC___d640 =
	     (CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 ==
	      4'd0) ?
	       IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2290 :
	       2'd0 ;
  assign IF_IF_outPortFIFOs_4_first_EQ_0_THEN_credits_0_ETC___d97 =
	     (CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 ==
	      4'd0) ?
	       IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2768 :
	       { outPortFIFOs_4$first == 3'd4,
		 outPortFIFOs_4$first == 3'd3,
		 outPortFIFOs_4$first == 3'd2,
		 outPortFIFOs_4$first == 3'd1,
		 outPortFIFOs_4$first == 3'd0 } ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1760 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2666 ?
	       !hasFlitsToSend_perIn_3$whas ||
	       !hasFlitsToSend_perIn_3$wget[72] :
	       outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	       IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 &&
	       outport_encoder___d2696[2:0] == 3'd0 &&
	       (!hasFlitsToSend_perIn_4$whas ||
		!hasFlitsToSend_perIn_4$wget[72]) ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1761 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2665 ?
	       !hasFlitsToSend_perIn_2$whas ||
	       !hasFlitsToSend_perIn_2$wget[72] :
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1760 ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1762 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2664 ?
	       !hasFlitsToSend_perIn_1$whas ||
	       !hasFlitsToSend_perIn_1$wget[72] :
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1761 ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1773 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2664 ?
	       hasFlitsToSend_perIn_1$wget[65:64] :
	       (IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2665 ?
		  hasFlitsToSend_perIn_2$wget[65:64] :
		  (IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2666 ?
		     hasFlitsToSend_perIn_3$wget[65:64] :
		     hasFlitsToSend_perIn_4$wget[65:64])) ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1792 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2666 ?
	       hasFlitsToSend_perIn_3$whas &&
	       hasFlitsToSend_perIn_3$wget[72] :
	       NOT_outport_encoder_71_BIT_3_72_620_OR_NOT_act_ETC___d1789 ||
	       hasFlitsToSend_perIn_4$whas &&
	       hasFlitsToSend_perIn_4$wget[72] ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1793 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2665 ?
	       hasFlitsToSend_perIn_2$whas &&
	       hasFlitsToSend_perIn_2$wget[72] :
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1792 ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1794 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2664 ?
	       hasFlitsToSend_perIn_1$whas &&
	       hasFlitsToSend_perIn_1$wget[72] :
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1793 ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1795 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2555 ?
	       hasFlitsToSend_perIn$whas && hasFlitsToSend_perIn$wget[72] :
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1794 ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1811 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2664 ?
	       hasFlitsToSend_perIn_1$wget[71:0] :
	       (IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2665 ?
		  hasFlitsToSend_perIn_2$wget[71:0] :
		  (IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2666 ?
		     hasFlitsToSend_perIn_3$wget[71:0] :
		     hasFlitsToSend_perIn_4$wget[71:0])) ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2285 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2555 ?
	       hasFlitsToSend_perIn$wget[65:64] :
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1773 ;
  assign IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2849 =
	     IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2555 ?
	       !hasFlitsToSend_perIn$whas || !hasFlitsToSend_perIn$wget[72] :
	       IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1762 ;
  assign IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 =
	     CASE_activeVC_perIn_reg_1_BITS_1_TO_0_flitBuff_ETC__q23 &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 !=
	     4'd0 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1639 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] == 3'd0 ||
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2741 :
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2741) :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2741 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1663 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] != 3'd0 &&
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2447 :
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2447) :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2447 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1829 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] == 3'd1 ||
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2746 :
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2746) :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2746 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1853 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] != 3'd1 &&
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2449 :
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2449) :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2449 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1870 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  ((outport_encoder___d2699[2:0] == 3'd1) ?
		     outport_encoder___d2699[2:0] :
		     3'd0) :
		  3'd0) :
	       3'd0 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1937 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] == 3'd2 ||
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2751 :
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2751) :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2751 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1961 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] != 3'd2 &&
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2451 :
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2451) :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2451 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1978 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  ((outport_encoder___d2699[2:0] == 3'd2) ? 3'd1 : 3'd0) :
		  3'd0) :
	       3'd0 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2045 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] == 3'd3 ||
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2756 :
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2756) :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2756 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2069 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] != 3'd3 &&
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2453 :
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2453) :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2453 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2086 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  ((outport_encoder___d2699[2:0] == 3'd3) ? 3'd1 : 3'd0) :
		  3'd0) :
	       3'd0 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2153 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] == 3'd4 ||
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2761 :
		  outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2761) :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2761 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2177 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  outport_encoder___d2699[2:0] != 3'd4 &&
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2455 :
		  NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2455) :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2455 ;
  assign IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2194 =
	     activeVC_perIn_reg_1[2] ?
	       (IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 ?
		  ((outport_encoder___d2699[2:0] == 3'd4) ? 3'd1 : 3'd0) :
		  3'd0) :
	       3'd0 ;
  assign IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 =
	     CASE_activeVC_perIn_reg_2_BITS_1_TO_0_flitBuff_ETC__q25 &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 !=
	     4'd0 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1643 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] == 3'd0 ||
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2742 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2742) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2742 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1667 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] != 3'd0 &&
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2436 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2436) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2436 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1683 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] != 3'd0 &&
		  NOT_outport_encoder_31_BIT_3_32_542_OR_NOT_act_ETC___d2727 :
		  NOT_outport_encoder_31_BIT_3_32_542_OR_NOT_act_ETC___d2727) :
	       NOT_outport_encoder_31_BIT_3_32_542_OR_NOT_act_ETC___d2727 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1704 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] != 3'd0 &&
		  outport_encoder_31_BIT_3_32_AND_activeVC_perIn_ETC___d2731 :
		  outport_encoder_31_BIT_3_32_AND_activeVC_perIn_ETC___d2731) :
	       outport_encoder_31_BIT_3_32_AND_activeVC_perIn_ETC___d2731 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1833 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] == 3'd1 ||
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2747 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2747) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2747 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1857 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] != 3'd1 &&
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2438 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2438) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2438 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1941 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] == 3'd2 ||
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2752 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2752) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2752 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1965 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] != 3'd2 &&
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2440 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2440) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2440 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2049 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] == 3'd3 ||
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2757 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2757) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2757 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2073 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] != 3'd3 &&
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2442 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2442) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2442 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2157 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] == 3'd4 ||
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2762 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2762) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2762 ;
  assign IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2181 =
	     activeVC_perIn_reg_2[2] ?
	       (IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 ?
		  outport_encoder___d2698[2:0] != 3'd4 &&
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2444 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2444) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2444 ;
  assign IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 =
	     CASE_activeVC_perIn_reg_3_BITS_1_TO_0_flitBuff_ETC__q26 &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 !=
	     4'd0 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1647 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] == 3'd0 ||
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2743 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2743) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2743 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1671 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd0 &&
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2425 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2425) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2425 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1687 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd0 &&
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2728 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2728) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2728 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1708 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd0 &&
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2732 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2732) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2732 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1725 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd0 &&
		  outport_encoder_11_BIT_3_12_AND_activeVC_perIn_ETC___d2734 :
		  outport_encoder_11_BIT_3_12_AND_activeVC_perIn_ETC___d2734) :
	       outport_encoder_11_BIT_3_12_AND_activeVC_perIn_ETC___d2734 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1837 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] == 3'd1 ||
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2748 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2748) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2748 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1861 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd1 &&
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2427 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2427) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2427 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1945 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] == 3'd2 ||
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2753 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2753) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2753 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1969 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd2 &&
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2429 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2429) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2429 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2053 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] == 3'd3 ||
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2758 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2758) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2758 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2077 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd3 &&
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2431 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2431) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2431 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2161 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] == 3'd4 ||
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2763 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2763) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2763 ;
  assign IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2185 =
	     activeVC_perIn_reg_3[2] ?
	       (IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 ?
		  outport_encoder___d2697[2:0] != 3'd4 &&
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2433 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2433) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2433 ;
  assign IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 =
	     CASE_activeVC_perIn_reg_4_BITS_1_TO_0_flitBuff_ETC__q28 &&
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 !=
	     4'd0 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1651 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] == 3'd0 ||
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2744 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2744) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2744 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1675 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd0 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2684 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2684) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2684 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1691 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd0 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2729 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2729) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2729 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1712 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd0 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2733 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2733) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2733 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1729 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd0 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2735 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2735) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2735 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1742 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd0 &&
		  outport_encoder_91_BIT_3_92_AND_activeVC_perIn_ETC___d2736 :
		  outport_encoder_91_BIT_3_92_AND_activeVC_perIn_ETC___d2736) :
	       outport_encoder_91_BIT_3_92_AND_activeVC_perIn_ETC___d2736 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1841 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] == 3'd1 ||
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2749 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2749) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2749 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1865 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd1 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2685 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2685) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2685 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1949 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] == 3'd2 ||
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2754 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2754) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2754 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1973 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd2 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2686 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2686) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2686 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2057 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] == 3'd3 ||
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2759 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2759) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2759 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2081 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd3 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2687 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2687) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2687 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2165 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] == 3'd4 ||
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2764 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2764) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2764 ;
  assign IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2189 =
	     activeVC_perIn_reg_4[2] ?
	       (IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 ?
		  outport_encoder___d2696[2:0] != 3'd4 &&
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2688 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2688) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2688 ;
  assign IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 =
	     CASE_activeVC_perIn_reg_BITS_1_TO_0_flitBuffer_ETC__q21 &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 !=
	     4'd0 ;
  assign IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2717 =
	     CASE_activeVC_perIn_reg_BITS_1_TO_0_NOT_flitBu_ETC__q22 ||
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 ==
	     4'd0 ;
  assign IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2296 =
	     flitBuffers_1$notEmpty[1] ?
	       IF_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN__ETC___d515 :
	       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2297 ;
  assign IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_IF_ETC___d2777 =
	     flitBuffers_1$notEmpty[1] ?
	       IF_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN__ETC___d328 :
	       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2776 ;
  assign IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_NO_ETC___d2787 =
	     flitBuffers_1$notEmpty[1] ?
	       NOT_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN_ETC___d501 :
	       IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_NO_ETC___d2786 ;
  assign IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2297 =
	     flitBuffers_1$notEmpty[2] ?
	       IF_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN__ETC___d513 :
	       2'd3 ;
  assign IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_IF_ETC___d2776 =
	     flitBuffers_1$notEmpty[2] ?
	       IF_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN__ETC___d324 :
	       { flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d311,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d313,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d315,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d318,
		 flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d320 } ;
  assign IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_NO_ETC___d2786 =
	     flitBuffers_1$notEmpty[2] ?
	       NOT_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN_ETC___d499 :
	       flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d2785 ;
  assign IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2294 =
	     flitBuffers_2$notEmpty[1] ?
	       IF_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN__ETC___d556 :
	       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2295 ;
  assign IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2774 =
	     flitBuffers_2$notEmpty[1] ?
	       IF_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN__ETC___d249 :
	       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2773 ;
  assign IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_NO_ETC___d2791 =
	     flitBuffers_2$notEmpty[1] ?
	       NOT_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN_ETC___d542 :
	       IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_NO_ETC___d2790 ;
  assign IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2295 =
	     flitBuffers_2$notEmpty[2] ?
	       IF_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN__ETC___d554 :
	       2'd3 ;
  assign IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_IF_ETC___d2773 =
	     flitBuffers_2$notEmpty[2] ?
	       IF_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN__ETC___d245 :
	       { flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d232,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d234,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d236,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d239,
		 flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d241 } ;
  assign IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_NO_ETC___d2790 =
	     flitBuffers_2$notEmpty[2] ?
	       NOT_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN_ETC___d540 :
	       flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d2789 ;
  assign IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2292 =
	     flitBuffers_3$notEmpty[1] ?
	       IF_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN__ETC___d597 :
	       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2293 ;
  assign IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2771 =
	     flitBuffers_3$notEmpty[1] ?
	       IF_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN__ETC___d171 :
	       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2770 ;
  assign IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_NOT_ETC___d2795 =
	     flitBuffers_3$notEmpty[1] ?
	       NOT_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN_ETC___d583 :
	       IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_NOT_ETC___d2794 ;
  assign IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2293 =
	     flitBuffers_3$notEmpty[2] ?
	       IF_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN__ETC___d595 :
	       2'd3 ;
  assign IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_IF__ETC___d2770 =
	     flitBuffers_3$notEmpty[2] ?
	       IF_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN__ETC___d167 :
	       { flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d154,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d156,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d158,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d161,
		 flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d163 } ;
  assign IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_NOT_ETC___d2794 =
	     flitBuffers_3$notEmpty[2] ?
	       NOT_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN_ETC___d581 :
	       flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d2793 ;
  assign IF_flitBuffers_4_notEmpty_BIT_0_THEN_IF_IF_out_ETC___d255 =
	     { flitBuffers_4$notEmpty[0] ?
		 IF_IF_outPortFIFOs_4_first_EQ_0_THEN_credits_0_ETC___d97 :
		 IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2768,
	       flitBuffers_3$notEmpty[0] ?
		 IF_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_cr_ETC___d175 :
		 IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_IF__ETC___d2771,
	       flitBuffers_2$notEmpty[0] ?
		 IF_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_cr_ETC___d253 :
		 IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_IF_ETC___d2774 } ;
  assign IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2290 =
	     flitBuffers_4$notEmpty[1] ?
	       IF_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_cr_ETC___d638 :
	       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2291 ;
  assign IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_IF_IF_o_ETC___d2768 =
	     flitBuffers_4$notEmpty[1] ?
	       IF_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_cr_ETC___d93 :
	       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2767 ;
  assign IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_NOT_IF__ETC___d2799 =
	     flitBuffers_4$notEmpty[1] ?
	       NOT_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_c_ETC___d624 :
	       IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_NOT_IF__ETC___d2798 ;
  assign IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2291 =
	     flitBuffers_4$notEmpty[2] ?
	       IF_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_cr_ETC___d636 :
	       2'd3 ;
  assign IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_IF_IF_o_ETC___d2767 =
	     flitBuffers_4$notEmpty[2] ?
	       IF_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_cr_ETC___d89 :
	       { flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d76,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d78,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d80,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d83,
		 flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d85 } ;
  assign IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_NOT_IF__ETC___d2798 =
	     flitBuffers_4$notEmpty[2] ?
	       NOT_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_c_ETC___d622 :
	       flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d2797 ;
  assign IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2298 =
	     flitBuffers$notEmpty[1] ?
	       IF_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN__ETC___d474 :
	       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2299 ;
  assign IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_IF_I_ETC___d2780 =
	     flitBuffers$notEmpty[1] ?
	       IF_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN__ETC___d406 :
	       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2779 ;
  assign IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_NOT__ETC___d2783 =
	     flitBuffers$notEmpty[1] ?
	       NOT_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN_ETC___d460 :
	       IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_NOT__ETC___d2782 ;
  assign IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2299 =
	     flitBuffers$notEmpty[2] ?
	       IF_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN__ETC___d472 :
	       2'd3 ;
  assign IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_IF_I_ETC___d2779 =
	     flitBuffers$notEmpty[2] ?
	       IF_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN__ETC___d402 :
	       { flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d389,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d391,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d393,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d396,
		 flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d398 } ;
  assign IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_NOT__ETC___d2782 =
	     flitBuffers$notEmpty[2] ?
	       NOT_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN_ETC___d458 :
	       flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d2781 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2304 =
	     outport_encoder___d2698[3] ?
	       (activeVC_perIn_reg_2[2] ?
		  IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d1873 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2308) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2308 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2305 =
	     outport_encoder___d2698[3] ?
	       (activeVC_perIn_reg_2[2] ?
		  IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d1981 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2309) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2309 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2306 =
	     outport_encoder___d2698[3] ?
	       (activeVC_perIn_reg_2[2] ?
		  IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d2089 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2310) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2310 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2307 =
	     outport_encoder___d2698[3] ?
	       (activeVC_perIn_reg_2[2] ?
		  IF_IF_activeVC_perIn_reg_2_read__13_BITS_1_TO__ETC___d2197 :
		  IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2311) :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2311 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2425 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1667 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2436 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2427 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1857 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2438 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2429 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1965 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2440 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2431 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2073 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2442 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2433 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2181 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2444 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2728 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1683 :
	       NOT_outport_encoder_31_BIT_3_32_542_OR_NOT_act_ETC___d2727 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2732 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1704 :
	       outport_encoder_31_BIT_3_32_AND_activeVC_perIn_ETC___d2731 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2743 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1643 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2742 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2748 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1833 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2747 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2753 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d1941 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2752 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2758 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2049 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2757 ;
  assign IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2763 =
	     outport_encoder___d2698[3] ?
	       IF_activeVC_perIn_reg_2_read__13_BIT_2_14_THEN_ETC___d2157 :
	       IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2762 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2308 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1870 :
	       3'd0 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2309 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1978 :
	       3'd0 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2310 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2086 :
	       3'd0 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2311 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2194 :
	       3'd0 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2436 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1663 :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2447 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2438 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1853 :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2449 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2440 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1961 :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2451 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2442 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2069 :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2453 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2444 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2177 :
	       NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2455 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2742 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1639 :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2741 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2747 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1829 :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2746 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2752 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d1937 :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2751 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2757 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2045 :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2756 ;
  assign IF_outport_encoder_31_BIT_3_32_THEN_IF_activeV_ETC___d2762 =
	     outport_encoder___d2699[3] ?
	       IF_activeVC_perIn_reg_1_read__33_BIT_2_34_THEN_ETC___d2153 :
	       outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2761 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1651 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2744 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2555 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1691 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2729 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1841 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2749 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1949 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2754 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2057 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2759 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2165 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2764 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2664 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1712 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2733 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2665 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1729 :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2735 ;
  assign IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2666 =
	     outport_encoder___d2696[3] ?
	       IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1742 :
	       outport_encoder_91_BIT_3_92_AND_activeVC_perIn_ETC___d2736 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2300 =
	     outport_encoder___d2697[3] ?
	       (activeVC_perIn_reg_3[2] ?
		  IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d1877 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2304) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2304 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2301 =
	     outport_encoder___d2697[3] ?
	       (activeVC_perIn_reg_3[2] ?
		  IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d1985 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2305) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2305 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2302 =
	     outport_encoder___d2697[3] ?
	       (activeVC_perIn_reg_3[2] ?
		  IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d2093 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2306) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2306 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2303 =
	     outport_encoder___d2697[3] ?
	       (activeVC_perIn_reg_3[2] ?
		  IF_IF_activeVC_perIn_reg_3_read__93_BITS_1_TO__ETC___d2201 :
		  IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2307) :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2307 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2684 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1671 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2425 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2685 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1861 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2427 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2686 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1969 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2429 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2687 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2077 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2431 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2688 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2185 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2433 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2729 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1687 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2728 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2733 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1708 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2732 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2735 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1725 :
	       outport_encoder_11_BIT_3_12_AND_activeVC_perIn_ETC___d2734 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2744 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1647 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2743 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2749 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1837 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2748 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2754 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d1945 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2753 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2759 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2053 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2758 ;
  assign IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2764 =
	     outport_encoder___d2697[3] ?
	       IF_activeVC_perIn_reg_3_read__93_BIT_2_94_THEN_ETC___d2161 :
	       IF_outport_encoder_11_BIT_3_12_THEN_IF_activeV_ETC___d2763 ;
  assign NOT_IF_outPortFIFOs_0_1_first__49_EQ_0_50_THEN_ETC___d460 =
	     CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 != 4'd0 ||
	     IF_flitBuffers_notEmpty__34_BIT_2_61_THEN_NOT__ETC___d2782 ;
  assign NOT_IF_outPortFIFOs_0_2_first__62_EQ_0_63_THEN_ETC___d458 =
	     CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 != 4'd0 ||
	     flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d2781 ;
  assign NOT_IF_outPortFIFOs_0_first__36_EQ_0_37_THEN_c_ETC___d462 =
	     CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 != 4'd0 ||
	     IF_flitBuffers_notEmpty__34_BIT_1_48_THEN_NOT__ETC___d2783 ;
  assign NOT_IF_outPortFIFOs_1_1_first__71_EQ_0_72_THEN_ETC___d501 =
	     CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 != 4'd0 ||
	     IF_flitBuffers_1_notEmpty__56_BIT_2_83_THEN_NO_ETC___d2786 ;
  assign NOT_IF_outPortFIFOs_1_2_first__84_EQ_0_85_THEN_ETC___d499 =
	     CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 != 4'd0 ||
	     flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d2785 ;
  assign NOT_IF_outPortFIFOs_1_first__58_EQ_0_59_THEN_c_ETC___d503 =
	     CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 != 4'd0 ||
	     IF_flitBuffers_1_notEmpty__56_BIT_1_70_THEN_NO_ETC___d2787 ;
  assign NOT_IF_outPortFIFOs_2_1_first__92_EQ_0_93_THEN_ETC___d542 =
	     CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 != 4'd0 ||
	     IF_flitBuffers_2_notEmpty__77_BIT_2_04_THEN_NO_ETC___d2790 ;
  assign NOT_IF_outPortFIFOs_2_2_first__05_EQ_0_06_THEN_ETC___d540 =
	     CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 != 4'd0 ||
	     flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d2789 ;
  assign NOT_IF_outPortFIFOs_2_first__79_EQ_0_80_THEN_c_ETC___d544 =
	     CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 != 4'd0 ||
	     IF_flitBuffers_2_notEmpty__77_BIT_1_91_THEN_NO_ETC___d2791 ;
  assign NOT_IF_outPortFIFOs_3_1_first__14_EQ_0_15_THEN_ETC___d583 =
	     CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 != 4'd0 ||
	     IF_flitBuffers_3_notEmpty__9_BIT_2_26_THEN_NOT_ETC___d2794 ;
  assign NOT_IF_outPortFIFOs_3_2_first__27_EQ_0_28_THEN_ETC___d581 =
	     CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 != 4'd0 ||
	     flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d2793 ;
  assign NOT_IF_outPortFIFOs_3_first__01_EQ_0_02_THEN_c_ETC___d585 =
	     CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 != 4'd0 ||
	     IF_flitBuffers_3_notEmpty__9_BIT_1_13_THEN_NOT_ETC___d2795 ;
  assign NOT_IF_outPortFIFOs_4_1_first__1_EQ_0_2_THEN_c_ETC___d624 =
	     CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 != 4'd0 ||
	     IF_flitBuffers_4_notEmpty_BIT_2_8_THEN_NOT_IF__ETC___d2798 ;
  assign NOT_IF_outPortFIFOs_4_2_first__9_EQ_0_0_THEN_c_ETC___d622 =
	     CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 != 4'd0 ||
	     flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d2797 ;
  assign NOT_IF_outPortFIFOs_4_first_EQ_0_THEN_credits__ETC___d626 =
	     CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 != 4'd0 ||
	     IF_flitBuffers_4_notEmpty_BIT_1_0_THEN_NOT_IF__ETC___d2799 ;
  assign NOT_outport_encoder_31_BIT_3_32_542_OR_NOT_act_ETC___d2727 =
	     !outport_encoder___d2699[3] || !activeVC_perIn_reg_1[2] ||
	     CASE_activeVC_perIn_reg_1_BITS_1_TO_0_NOT_flit_ETC__q24 ||
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 ==
	     4'd0 ||
	     outport_encoder___d2699[2:0] != 3'd0 ;
  assign NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2447 =
	     !outport_encoder___d2700[3] || !activeVC_perIn_reg[2] ||
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2717 ||
	     outport_encoder___d2700[2:0] != 3'd0 ;
  assign NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2449 =
	     !outport_encoder___d2700[3] || !activeVC_perIn_reg[2] ||
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2717 ||
	     outport_encoder___d2700[2:0] != 3'd1 ;
  assign NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2451 =
	     !outport_encoder___d2700[3] || !activeVC_perIn_reg[2] ||
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2717 ||
	     outport_encoder___d2700[2:0] != 3'd2 ;
  assign NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2453 =
	     !outport_encoder___d2700[3] || !activeVC_perIn_reg[2] ||
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2717 ||
	     outport_encoder___d2700[2:0] != 3'd3 ;
  assign NOT_outport_encoder_51_BIT_3_52_516_OR_NOT_act_ETC___d2455 =
	     !outport_encoder___d2700[3] || !activeVC_perIn_reg[2] ||
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2717 ||
	     outport_encoder___d2700[2:0] != 3'd4 ;
  assign NOT_outport_encoder_71_BIT_3_72_620_OR_NOT_act_ETC___d1789 =
	     !outport_encoder___d2696[3] || !activeVC_perIn_reg_4[2] ||
	     CASE_activeVC_perIn_reg_4_BITS_1_TO_0_NOT_flit_ETC__q27 ||
	     IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 ==
	     4'd0 ||
	     outport_encoder___d2696[2:0] != 3'd0 ;
  assign active_in__h105747 =
	     outport_encoder___d2696[3] ?
	       (activeVC_perIn_reg_4[2] ?
		  IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d1989 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2301) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2301 ;
  assign active_in__h113662 =
	     outport_encoder___d2696[3] ?
	       (activeVC_perIn_reg_4[2] ?
		  IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d2097 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2302) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2302 ;
  assign active_in__h121577 =
	     outport_encoder___d2696[3] ?
	       (activeVC_perIn_reg_4[2] ?
		  IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d2205 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2303) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2303 ;
  assign active_in__h97832 =
	     outport_encoder___d2696[3] ?
	       (activeVC_perIn_reg_4[2] ?
		  IF_IF_activeVC_perIn_reg_4_read__73_BITS_1_TO__ETC___d1881 :
		  IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2300) :
	       IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2300 ;
  assign credits_0_1_read__3_PLUS_1___d2313 = credits_0_1 + 4'd1 ;
  assign credits_0_2_read__1_PLUS_1___d2314 = credits_0_2 + 4'd1 ;
  assign credits_0_3_read__9_PLUS_1___d2315 = credits_0_3 + 4'd1 ;
  assign credits_0_read_PLUS_1___d2312 = credits_0 + 4'd1 ;
  assign credits_1_1_read__5_PLUS_1___d2317 = credits_1_1 + 4'd1 ;
  assign credits_1_2_read__3_PLUS_1___d2318 = credits_1_2 + 4'd1 ;
  assign credits_1_3_read__1_PLUS_1___d2319 = credits_1_3 + 4'd1 ;
  assign credits_1_read_PLUS_1___d2316 = credits_1 + 4'd1 ;
  assign credits_2_1_read__7_PLUS_1___d2321 = credits_2_1 + 4'd1 ;
  assign credits_2_2_read__5_PLUS_1___d2322 = credits_2_2 + 4'd1 ;
  assign credits_2_3_read__3_PLUS_1___d2323 = credits_2_3 + 4'd1 ;
  assign credits_2_read_PLUS_1___d2320 = credits_2 + 4'd1 ;
  assign credits_3_1_read__9_PLUS_1___d2325 = credits_3_1 + 4'd1 ;
  assign credits_3_2_read__7_PLUS_1___d2326 = credits_3_2 + 4'd1 ;
  assign credits_3_3_read__5_PLUS_1___d2327 = credits_3_3 + 4'd1 ;
  assign credits_3_read__1_PLUS_1___d2324 = credits_3 + 4'd1 ;
  assign credits_4_1_read__1_PLUS_1___d2329 = credits_4_1 + 4'd1 ;
  assign credits_4_2_read__9_PLUS_1___d2330 = credits_4_2 + 4'd1 ;
  assign credits_4_3_read__7_PLUS_1___d2331 = credits_4_3 + 4'd1 ;
  assign credits_4_read__3_PLUS_1___d2328 = credits_4 + 4'd1 ;
  assign flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d2785 =
	     flitBuffers_1$notEmpty[3] &&
	     CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 != 4'd0 ;
  assign flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d311 =
	     flitBuffers_1$notEmpty[3] &&
	     CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 != 4'd0 &&
	     outPortFIFOs_1_3$first == 3'd4 ;
  assign flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d313 =
	     flitBuffers_1$notEmpty[3] &&
	     CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 != 4'd0 &&
	     outPortFIFOs_1_3$first == 3'd3 ;
  assign flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d315 =
	     flitBuffers_1$notEmpty[3] &&
	     CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 != 4'd0 &&
	     outPortFIFOs_1_3$first == 3'd2 ;
  assign flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d318 =
	     flitBuffers_1$notEmpty[3] &&
	     CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 != 4'd0 &&
	     outPortFIFOs_1_3$first == 3'd1 ;
  assign flitBuffers_1_notEmpty__56_BIT_3_96_AND_NOT_IF_ETC___d320 =
	     flitBuffers_1$notEmpty[3] &&
	     CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 != 4'd0 &&
	     outPortFIFOs_1_3$first == 3'd0 ;
  assign flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d232 =
	     flitBuffers_2$notEmpty[3] &&
	     CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 != 4'd0 &&
	     outPortFIFOs_2_3$first == 3'd4 ;
  assign flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d234 =
	     flitBuffers_2$notEmpty[3] &&
	     CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 != 4'd0 &&
	     outPortFIFOs_2_3$first == 3'd3 ;
  assign flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d236 =
	     flitBuffers_2$notEmpty[3] &&
	     CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 != 4'd0 &&
	     outPortFIFOs_2_3$first == 3'd2 ;
  assign flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d239 =
	     flitBuffers_2$notEmpty[3] &&
	     CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 != 4'd0 &&
	     outPortFIFOs_2_3$first == 3'd1 ;
  assign flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d241 =
	     flitBuffers_2$notEmpty[3] &&
	     CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 != 4'd0 &&
	     outPortFIFOs_2_3$first == 3'd0 ;
  assign flitBuffers_2_notEmpty__77_BIT_3_17_AND_NOT_IF_ETC___d2789 =
	     flitBuffers_2$notEmpty[3] &&
	     CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 != 4'd0 ;
  assign flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d154 =
	     flitBuffers_3$notEmpty[3] &&
	     CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 != 4'd0 &&
	     outPortFIFOs_3_3$first == 3'd4 ;
  assign flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d156 =
	     flitBuffers_3$notEmpty[3] &&
	     CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 != 4'd0 &&
	     outPortFIFOs_3_3$first == 3'd3 ;
  assign flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d158 =
	     flitBuffers_3$notEmpty[3] &&
	     CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 != 4'd0 &&
	     outPortFIFOs_3_3$first == 3'd2 ;
  assign flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d161 =
	     flitBuffers_3$notEmpty[3] &&
	     CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 != 4'd0 &&
	     outPortFIFOs_3_3$first == 3'd1 ;
  assign flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d163 =
	     flitBuffers_3$notEmpty[3] &&
	     CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 != 4'd0 &&
	     outPortFIFOs_3_3$first == 3'd0 ;
  assign flitBuffers_3_notEmpty__9_BIT_3_39_AND_NOT_IF__ETC___d2793 =
	     flitBuffers_3$notEmpty[3] &&
	     CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 != 4'd0 ;
  assign flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d2797 =
	     flitBuffers_4$notEmpty[3] &&
	     CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 != 4'd0 ;
  assign flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d76 =
	     flitBuffers_4$notEmpty[3] &&
	     CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 != 4'd0 &&
	     outPortFIFOs_4_3$first == 3'd4 ;
  assign flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d78 =
	     flitBuffers_4$notEmpty[3] &&
	     CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 != 4'd0 &&
	     outPortFIFOs_4_3$first == 3'd3 ;
  assign flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d80 =
	     flitBuffers_4$notEmpty[3] &&
	     CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 != 4'd0 &&
	     outPortFIFOs_4_3$first == 3'd2 ;
  assign flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d83 =
	     flitBuffers_4$notEmpty[3] &&
	     CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 != 4'd0 &&
	     outPortFIFOs_4_3$first == 3'd1 ;
  assign flitBuffers_4_notEmpty_BIT_3_6_AND_NOT_IF_outP_ETC___d85 =
	     flitBuffers_4$notEmpty[3] &&
	     CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 != 4'd0 &&
	     outPortFIFOs_4_3$first == 3'd0 ;
  assign flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d2781 =
	     flitBuffers$notEmpty[3] &&
	     CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 != 4'd0 ;
  assign flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d389 =
	     flitBuffers$notEmpty[3] &&
	     CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 != 4'd0 &&
	     outPortFIFOs_0_3$first == 3'd4 ;
  assign flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d391 =
	     flitBuffers$notEmpty[3] &&
	     CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 != 4'd0 &&
	     outPortFIFOs_0_3$first == 3'd3 ;
  assign flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d393 =
	     flitBuffers$notEmpty[3] &&
	     CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 != 4'd0 &&
	     outPortFIFOs_0_3$first == 3'd2 ;
  assign flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d396 =
	     flitBuffers$notEmpty[3] &&
	     CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 != 4'd0 &&
	     outPortFIFOs_0_3$first == 3'd1 ;
  assign flitBuffers_notEmpty__34_BIT_3_74_AND_NOT_IF_o_ETC___d398 =
	     flitBuffers$notEmpty[3] &&
	     CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 != 4'd0 &&
	     outPortFIFOs_0_3$first == 3'd0 ;
  assign outport_encoder_11_BIT_3_12_AND_activeVC_perIn_ETC___d2734 =
	     outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	     IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 &&
	     outport_encoder___d2698[2:0] == 3'd0 ;
  assign outport_encoder_31_BIT_3_32_AND_activeVC_perIn_ETC___d2731 =
	     outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	     IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 &&
	     outport_encoder___d2699[2:0] == 3'd0 ;
  assign outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2741 =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 &&
	     outport_encoder___d2700[2:0] == 3'd0 ;
  assign outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2746 =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 &&
	     outport_encoder___d2700[2:0] == 3'd1 ;
  assign outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2751 =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 &&
	     outport_encoder___d2700[2:0] == 3'd2 ;
  assign outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2756 =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 &&
	     outport_encoder___d2700[2:0] == 3'd3 ;
  assign outport_encoder_51_BIT_3_52_AND_activeVC_perIn_ETC___d2761 =
	     outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	     IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 &&
	     outport_encoder___d2700[2:0] == 3'd4 ;
  assign outport_encoder_91_BIT_3_92_AND_activeVC_perIn_ETC___d2736 =
	     outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	     IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 &&
	     outport_encoder___d2697[2:0] == 3'd0 ;
  assign x__h64191 = credits_0 - 4'd1 ;
  assign x__h64921 = credits_0_1 - 4'd1 ;
  assign x__h65651 = credits_0_2 - 4'd1 ;
  assign x__h66381 = credits_0_3 - 4'd1 ;
  assign x__h67428 = credits_1 - 4'd1 ;
  assign x__h68158 = credits_1_1 - 4'd1 ;
  assign x__h68888 = credits_1_2 - 4'd1 ;
  assign x__h69618 = credits_1_3 - 4'd1 ;
  assign x__h70665 = credits_2 - 4'd1 ;
  assign x__h71395 = credits_2_1 - 4'd1 ;
  assign x__h72125 = credits_2_2 - 4'd1 ;
  assign x__h72855 = credits_2_3 - 4'd1 ;
  assign x__h73902 = credits_3 - 4'd1 ;
  assign x__h74632 = credits_3_1 - 4'd1 ;
  assign x__h75362 = credits_3_2 - 4'd1 ;
  assign x__h76092 = credits_3_3 - 4'd1 ;
  assign x__h77139 = credits_4 - 4'd1 ;
  assign x__h77869 = credits_4_1 - 4'd1 ;
  assign x__h78599 = credits_4_2 - 4'd1 ;
  assign x__h79329 = credits_4_3 - 4'd1 ;
  always@(outPortFIFOs_4_3$first or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outPortFIFOs_4_3$first)
      3'd0:
	  CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 = credits_0_3;
      3'd1:
	  CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 = credits_1_3;
      3'd2:
	  CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 = credits_2_3;
      3'd3:
	  CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 = credits_3_3;
      default: CASE_outPortFIFOs_4_3first_credits_4_3_0_cred_ETC__q1 =
		   credits_4_3;
    endcase
  end
  always@(outPortFIFOs_3_3$first or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outPortFIFOs_3_3$first)
      3'd0:
	  CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 = credits_0_3;
      3'd1:
	  CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 = credits_1_3;
      3'd2:
	  CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 = credits_2_3;
      3'd3:
	  CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 = credits_3_3;
      default: CASE_outPortFIFOs_3_3first_credits_4_3_0_cred_ETC__q2 =
		   credits_4_3;
    endcase
  end
  always@(outPortFIFOs_2_3$first or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outPortFIFOs_2_3$first)
      3'd0:
	  CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 = credits_0_3;
      3'd1:
	  CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 = credits_1_3;
      3'd2:
	  CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 = credits_2_3;
      3'd3:
	  CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 = credits_3_3;
      default: CASE_outPortFIFOs_2_3first_credits_4_3_0_cred_ETC__q3 =
		   credits_4_3;
    endcase
  end
  always@(outPortFIFOs_1_3$first or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outPortFIFOs_1_3$first)
      3'd0:
	  CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 = credits_0_3;
      3'd1:
	  CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 = credits_1_3;
      3'd2:
	  CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 = credits_2_3;
      3'd3:
	  CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 = credits_3_3;
      default: CASE_outPortFIFOs_1_3first_credits_4_3_0_cred_ETC__q4 =
		   credits_4_3;
    endcase
  end
  always@(outPortFIFOs_0_3$first or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outPortFIFOs_0_3$first)
      3'd0:
	  CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 = credits_0_3;
      3'd1:
	  CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 = credits_1_3;
      3'd2:
	  CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 = credits_2_3;
      3'd3:
	  CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 = credits_3_3;
      default: CASE_outPortFIFOs_0_3first_credits_4_3_0_cred_ETC__q5 =
		   credits_4_3;
    endcase
  end
  always@(outPortFIFOs_4_2$first or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outPortFIFOs_4_2$first)
      3'd0:
	  CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 = credits_0_2;
      3'd1:
	  CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 = credits_1_2;
      3'd2:
	  CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 = credits_2_2;
      3'd3:
	  CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 = credits_3_2;
      default: CASE_outPortFIFOs_4_2first_credits_4_2_0_cred_ETC__q6 =
		   credits_4_2;
    endcase
  end
  always@(outPortFIFOs_3_2$first or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outPortFIFOs_3_2$first)
      3'd0:
	  CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 = credits_0_2;
      3'd1:
	  CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 = credits_1_2;
      3'd2:
	  CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 = credits_2_2;
      3'd3:
	  CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 = credits_3_2;
      default: CASE_outPortFIFOs_3_2first_credits_4_2_0_cred_ETC__q7 =
		   credits_4_2;
    endcase
  end
  always@(outPortFIFOs_2_2$first or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outPortFIFOs_2_2$first)
      3'd0:
	  CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 = credits_0_2;
      3'd1:
	  CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 = credits_1_2;
      3'd2:
	  CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 = credits_2_2;
      3'd3:
	  CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 = credits_3_2;
      default: CASE_outPortFIFOs_2_2first_credits_4_2_0_cred_ETC__q8 =
		   credits_4_2;
    endcase
  end
  always@(outPortFIFOs_1_2$first or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outPortFIFOs_1_2$first)
      3'd0:
	  CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 = credits_0_2;
      3'd1:
	  CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 = credits_1_2;
      3'd2:
	  CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 = credits_2_2;
      3'd3:
	  CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 = credits_3_2;
      default: CASE_outPortFIFOs_1_2first_credits_4_2_0_cred_ETC__q9 =
		   credits_4_2;
    endcase
  end
  always@(outPortFIFOs_0_2$first or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outPortFIFOs_0_2$first)
      3'd0:
	  CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 =
	      credits_0_2;
      3'd1:
	  CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 =
	      credits_1_2;
      3'd2:
	  CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 =
	      credits_2_2;
      3'd3:
	  CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 =
	      credits_3_2;
      default: CASE_outPortFIFOs_0_2first_credits_4_2_0_cred_ETC__q10 =
		   credits_4_2;
    endcase
  end
  always@(outPortFIFOs_0_1$first or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outPortFIFOs_0_1$first)
      3'd0:
	  CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 =
	      credits_0_1;
      3'd1:
	  CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 =
	      credits_1_1;
      3'd2:
	  CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 =
	      credits_2_1;
      3'd3:
	  CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 =
	      credits_3_1;
      default: CASE_outPortFIFOs_0_1first_credits_4_1_0_cred_ETC__q11 =
		   credits_4_1;
    endcase
  end
  always@(outPortFIFOs_0$first or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outPortFIFOs_0$first)
      3'd0:
	  CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 = credits_0;
      3'd1:
	  CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 = credits_1;
      3'd2:
	  CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 = credits_2;
      3'd3:
	  CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 = credits_3;
      default: CASE_outPortFIFOs_0first_credits_4_0_credits__ETC__q12 =
		   credits_4;
    endcase
  end
  always@(outPortFIFOs_1_1$first or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outPortFIFOs_1_1$first)
      3'd0:
	  CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 =
	      credits_0_1;
      3'd1:
	  CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 =
	      credits_1_1;
      3'd2:
	  CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 =
	      credits_2_1;
      3'd3:
	  CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 =
	      credits_3_1;
      default: CASE_outPortFIFOs_1_1first_credits_4_1_0_cred_ETC__q13 =
		   credits_4_1;
    endcase
  end
  always@(outPortFIFOs_1$first or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outPortFIFOs_1$first)
      3'd0:
	  CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 = credits_0;
      3'd1:
	  CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 = credits_1;
      3'd2:
	  CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 = credits_2;
      3'd3:
	  CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 = credits_3;
      default: CASE_outPortFIFOs_1first_credits_4_0_credits__ETC__q14 =
		   credits_4;
    endcase
  end
  always@(outPortFIFOs_2_1$first or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outPortFIFOs_2_1$first)
      3'd0:
	  CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 =
	      credits_0_1;
      3'd1:
	  CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 =
	      credits_1_1;
      3'd2:
	  CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 =
	      credits_2_1;
      3'd3:
	  CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 =
	      credits_3_1;
      default: CASE_outPortFIFOs_2_1first_credits_4_1_0_cred_ETC__q15 =
		   credits_4_1;
    endcase
  end
  always@(outPortFIFOs_2$first or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outPortFIFOs_2$first)
      3'd0:
	  CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 = credits_0;
      3'd1:
	  CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 = credits_1;
      3'd2:
	  CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 = credits_2;
      3'd3:
	  CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 = credits_3;
      default: CASE_outPortFIFOs_2first_credits_4_0_credits__ETC__q16 =
		   credits_4;
    endcase
  end
  always@(outPortFIFOs_3_1$first or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outPortFIFOs_3_1$first)
      3'd0:
	  CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 =
	      credits_0_1;
      3'd1:
	  CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 =
	      credits_1_1;
      3'd2:
	  CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 =
	      credits_2_1;
      3'd3:
	  CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 =
	      credits_3_1;
      default: CASE_outPortFIFOs_3_1first_credits_4_1_0_cred_ETC__q17 =
		   credits_4_1;
    endcase
  end
  always@(outPortFIFOs_3$first or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outPortFIFOs_3$first)
      3'd0:
	  CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 = credits_0;
      3'd1:
	  CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 = credits_1;
      3'd2:
	  CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 = credits_2;
      3'd3:
	  CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 = credits_3;
      default: CASE_outPortFIFOs_3first_credits_4_0_credits__ETC__q18 =
		   credits_4;
    endcase
  end
  always@(outPortFIFOs_4_1$first or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outPortFIFOs_4_1$first)
      3'd0:
	  CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 =
	      credits_0_1;
      3'd1:
	  CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 =
	      credits_1_1;
      3'd2:
	  CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 =
	      credits_2_1;
      3'd3:
	  CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 =
	      credits_3_1;
      default: CASE_outPortFIFOs_4_1first_credits_4_1_0_cred_ETC__q19 =
		   credits_4_1;
    endcase
  end
  always@(outPortFIFOs_4$first or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outPortFIFOs_4$first)
      3'd0:
	  CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 = credits_0;
      3'd1:
	  CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 = credits_1;
      3'd2:
	  CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 = credits_2;
      3'd3:
	  CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 = credits_3;
      default: CASE_outPortFIFOs_4first_credits_4_0_credits__ETC__q20 =
		   credits_4;
    endcase
  end
  always@(outport_encoder___d2700 or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outport_encoder___d2700[2:0])
      3'd0: _read__h59483 = credits_0;
      3'd1: _read__h59483 = credits_1;
      3'd2: _read__h59483 = credits_2;
      3'd3: _read__h59483 = credits_3;
      default: _read__h59483 = credits_4;
    endcase
  end
  always@(outport_encoder___d2700 or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outport_encoder___d2700[2:0])
      3'd0: _read__h59507 = credits_0_1;
      3'd1: _read__h59507 = credits_1_1;
      3'd2: _read__h59507 = credits_2_1;
      3'd3: _read__h59507 = credits_3_1;
      default: _read__h59507 = credits_4_1;
    endcase
  end
  always@(outport_encoder___d2700 or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outport_encoder___d2700[2:0])
      3'd0: _read__h59531 = credits_0_2;
      3'd1: _read__h59531 = credits_1_2;
      3'd2: _read__h59531 = credits_2_2;
      3'd3: _read__h59531 = credits_3_2;
      default: _read__h59531 = credits_4_2;
    endcase
  end
  always@(outport_encoder___d2700 or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outport_encoder___d2700[2:0])
      3'd0: _read__h59555 = credits_0_3;
      3'd1: _read__h59555 = credits_1_3;
      3'd2: _read__h59555 = credits_2_3;
      3'd3: _read__h59555 = credits_3_3;
      default: _read__h59555 = credits_4_3;
    endcase
  end
  always@(activeVC_perIn_reg or
	  _read__h59555 or _read__h59483 or _read__h59507 or _read__h59531)
  begin
    case (activeVC_perIn_reg[1:0])
      2'd0:
	  IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 =
	      _read__h59483;
      2'd1:
	  IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 =
	      _read__h59507;
      2'd2:
	  IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 =
	      _read__h59531;
      2'd3:
	  IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d693 =
	      _read__h59555;
    endcase
  end
  always@(activeVC_perIn_reg or flitBuffers$notEmpty)
  begin
    case (activeVC_perIn_reg[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_flitBuffer_ETC__q21 =
	      flitBuffers$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_flitBuffer_ETC__q21 =
	      flitBuffers$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_flitBuffer_ETC__q21 =
	      flitBuffers$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_flitBuffer_ETC__q21 =
	      flitBuffers$notEmpty[3];
    endcase
  end
  always@(activeVC_perIn_reg or flitBuffers$notEmpty)
  begin
    case (activeVC_perIn_reg[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_NOT_flitBu_ETC__q22 =
	      !flitBuffers$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_NOT_flitBu_ETC__q22 =
	      !flitBuffers$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_NOT_flitBu_ETC__q22 =
	      !flitBuffers$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_BITS_1_TO_0_NOT_flitBu_ETC__q22 =
	      !flitBuffers$notEmpty[3];
    endcase
  end
  always@(outport_encoder___d2699 or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outport_encoder___d2699[2:0])
      3'd0: _read__h58192 = credits_0;
      3'd1: _read__h58192 = credits_1;
      3'd2: _read__h58192 = credits_2;
      3'd3: _read__h58192 = credits_3;
      default: _read__h58192 = credits_4;
    endcase
  end
  always@(outport_encoder___d2699 or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outport_encoder___d2699[2:0])
      3'd0: _read__h58216 = credits_0_1;
      3'd1: _read__h58216 = credits_1_1;
      3'd2: _read__h58216 = credits_2_1;
      3'd3: _read__h58216 = credits_3_1;
      default: _read__h58216 = credits_4_1;
    endcase
  end
  always@(outport_encoder___d2699 or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outport_encoder___d2699[2:0])
      3'd0: _read__h58240 = credits_0_2;
      3'd1: _read__h58240 = credits_1_2;
      3'd2: _read__h58240 = credits_2_2;
      3'd3: _read__h58240 = credits_3_2;
      default: _read__h58240 = credits_4_2;
    endcase
  end
  always@(outport_encoder___d2699 or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outport_encoder___d2699[2:0])
      3'd0: _read__h58264 = credits_0_3;
      3'd1: _read__h58264 = credits_1_3;
      3'd2: _read__h58264 = credits_2_3;
      3'd3: _read__h58264 = credits_3_3;
      default: _read__h58264 = credits_4_3;
    endcase
  end
  always@(activeVC_perIn_reg_1 or
	  _read__h58264 or _read__h58192 or _read__h58216 or _read__h58240)
  begin
    case (activeVC_perIn_reg_1[1:0])
      2'd0:
	  IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 =
	      _read__h58192;
      2'd1:
	  IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 =
	      _read__h58216;
      2'd2:
	  IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 =
	      _read__h58240;
      2'd3:
	  IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d773 =
	      _read__h58264;
    endcase
  end
  always@(activeVC_perIn_reg_1 or flitBuffers_1$notEmpty)
  begin
    case (activeVC_perIn_reg_1[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_flitBuff_ETC__q23 =
	      flitBuffers_1$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_flitBuff_ETC__q23 =
	      flitBuffers_1$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_flitBuff_ETC__q23 =
	      flitBuffers_1$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_flitBuff_ETC__q23 =
	      flitBuffers_1$notEmpty[3];
    endcase
  end
  always@(activeVC_perIn_reg_1 or flitBuffers_1$notEmpty)
  begin
    case (activeVC_perIn_reg_1[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_NOT_flit_ETC__q24 =
	      !flitBuffers_1$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_NOT_flit_ETC__q24 =
	      !flitBuffers_1$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_NOT_flit_ETC__q24 =
	      !flitBuffers_1$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_1_BITS_1_TO_0_NOT_flit_ETC__q24 =
	      !flitBuffers_1$notEmpty[3];
    endcase
  end
  always@(outport_encoder___d2698 or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outport_encoder___d2698[2:0])
      3'd0: _read__h56901 = credits_0;
      3'd1: _read__h56901 = credits_1;
      3'd2: _read__h56901 = credits_2;
      3'd3: _read__h56901 = credits_3;
      default: _read__h56901 = credits_4;
    endcase
  end
  always@(outport_encoder___d2698 or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outport_encoder___d2698[2:0])
      3'd0: _read__h56925 = credits_0_1;
      3'd1: _read__h56925 = credits_1_1;
      3'd2: _read__h56925 = credits_2_1;
      3'd3: _read__h56925 = credits_3_1;
      default: _read__h56925 = credits_4_1;
    endcase
  end
  always@(outport_encoder___d2698 or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outport_encoder___d2698[2:0])
      3'd0: _read__h56949 = credits_0_2;
      3'd1: _read__h56949 = credits_1_2;
      3'd2: _read__h56949 = credits_2_2;
      3'd3: _read__h56949 = credits_3_2;
      default: _read__h56949 = credits_4_2;
    endcase
  end
  always@(outport_encoder___d2698 or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outport_encoder___d2698[2:0])
      3'd0: _read__h56973 = credits_0_3;
      3'd1: _read__h56973 = credits_1_3;
      3'd2: _read__h56973 = credits_2_3;
      3'd3: _read__h56973 = credits_3_3;
      default: _read__h56973 = credits_4_3;
    endcase
  end
  always@(activeVC_perIn_reg_2 or
	  _read__h56973 or _read__h56901 or _read__h56925 or _read__h56949)
  begin
    case (activeVC_perIn_reg_2[1:0])
      2'd0:
	  IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 =
	      _read__h56901;
      2'd1:
	  IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 =
	      _read__h56925;
      2'd2:
	  IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 =
	      _read__h56949;
      2'd3:
	  IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d853 =
	      _read__h56973;
    endcase
  end
  always@(activeVC_perIn_reg_2 or flitBuffers_2$notEmpty)
  begin
    case (activeVC_perIn_reg_2[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_2_BITS_1_TO_0_flitBuff_ETC__q25 =
	      flitBuffers_2$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_2_BITS_1_TO_0_flitBuff_ETC__q25 =
	      flitBuffers_2$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_2_BITS_1_TO_0_flitBuff_ETC__q25 =
	      flitBuffers_2$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_2_BITS_1_TO_0_flitBuff_ETC__q25 =
	      flitBuffers_2$notEmpty[3];
    endcase
  end
  always@(outport_encoder___d2697 or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outport_encoder___d2697[2:0])
      3'd0: _read__h55610 = credits_0;
      3'd1: _read__h55610 = credits_1;
      3'd2: _read__h55610 = credits_2;
      3'd3: _read__h55610 = credits_3;
      default: _read__h55610 = credits_4;
    endcase
  end
  always@(outport_encoder___d2697 or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outport_encoder___d2697[2:0])
      3'd0: _read__h55634 = credits_0_1;
      3'd1: _read__h55634 = credits_1_1;
      3'd2: _read__h55634 = credits_2_1;
      3'd3: _read__h55634 = credits_3_1;
      default: _read__h55634 = credits_4_1;
    endcase
  end
  always@(outport_encoder___d2697 or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outport_encoder___d2697[2:0])
      3'd0: _read__h55658 = credits_0_2;
      3'd1: _read__h55658 = credits_1_2;
      3'd2: _read__h55658 = credits_2_2;
      3'd3: _read__h55658 = credits_3_2;
      default: _read__h55658 = credits_4_2;
    endcase
  end
  always@(outport_encoder___d2697 or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outport_encoder___d2697[2:0])
      3'd0: _read__h55682 = credits_0_3;
      3'd1: _read__h55682 = credits_1_3;
      3'd2: _read__h55682 = credits_2_3;
      3'd3: _read__h55682 = credits_3_3;
      default: _read__h55682 = credits_4_3;
    endcase
  end
  always@(activeVC_perIn_reg_3 or
	  _read__h55682 or _read__h55610 or _read__h55634 or _read__h55658)
  begin
    case (activeVC_perIn_reg_3[1:0])
      2'd0:
	  IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 =
	      _read__h55610;
      2'd1:
	  IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 =
	      _read__h55634;
      2'd2:
	  IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 =
	      _read__h55658;
      2'd3:
	  IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d933 =
	      _read__h55682;
    endcase
  end
  always@(activeVC_perIn_reg_3 or flitBuffers_3$notEmpty)
  begin
    case (activeVC_perIn_reg_3[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_3_BITS_1_TO_0_flitBuff_ETC__q26 =
	      flitBuffers_3$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_3_BITS_1_TO_0_flitBuff_ETC__q26 =
	      flitBuffers_3$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_3_BITS_1_TO_0_flitBuff_ETC__q26 =
	      flitBuffers_3$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_3_BITS_1_TO_0_flitBuff_ETC__q26 =
	      flitBuffers_3$notEmpty[3];
    endcase
  end
  always@(outport_encoder___d2696 or
	  credits_4 or credits_0 or credits_1 or credits_2 or credits_3)
  begin
    case (outport_encoder___d2696[2:0])
      3'd0: _read__h54319 = credits_0;
      3'd1: _read__h54319 = credits_1;
      3'd2: _read__h54319 = credits_2;
      3'd3: _read__h54319 = credits_3;
      default: _read__h54319 = credits_4;
    endcase
  end
  always@(outport_encoder___d2696 or
	  credits_4_1 or
	  credits_0_1 or credits_1_1 or credits_2_1 or credits_3_1)
  begin
    case (outport_encoder___d2696[2:0])
      3'd0: _read__h54343 = credits_0_1;
      3'd1: _read__h54343 = credits_1_1;
      3'd2: _read__h54343 = credits_2_1;
      3'd3: _read__h54343 = credits_3_1;
      default: _read__h54343 = credits_4_1;
    endcase
  end
  always@(outport_encoder___d2696 or
	  credits_4_2 or
	  credits_0_2 or credits_1_2 or credits_2_2 or credits_3_2)
  begin
    case (outport_encoder___d2696[2:0])
      3'd0: _read__h54367 = credits_0_2;
      3'd1: _read__h54367 = credits_1_2;
      3'd2: _read__h54367 = credits_2_2;
      3'd3: _read__h54367 = credits_3_2;
      default: _read__h54367 = credits_4_2;
    endcase
  end
  always@(outport_encoder___d2696 or
	  credits_4_3 or
	  credits_0_3 or credits_1_3 or credits_2_3 or credits_3_3)
  begin
    case (outport_encoder___d2696[2:0])
      3'd0: _read__h54391 = credits_0_3;
      3'd1: _read__h54391 = credits_1_3;
      3'd2: _read__h54391 = credits_2_3;
      3'd3: _read__h54391 = credits_3_3;
      default: _read__h54391 = credits_4_3;
    endcase
  end
  always@(activeVC_perIn_reg_4 or
	  _read__h54391 or _read__h54319 or _read__h54343 or _read__h54367)
  begin
    case (activeVC_perIn_reg_4[1:0])
      2'd0:
	  IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 =
	      _read__h54319;
      2'd1:
	  IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 =
	      _read__h54343;
      2'd2:
	  IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 =
	      _read__h54367;
      2'd3:
	  IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d1013 =
	      _read__h54391;
    endcase
  end
  always@(activeVC_perIn_reg_4 or flitBuffers_4$notEmpty)
  begin
    case (activeVC_perIn_reg_4[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_NOT_flit_ETC__q27 =
	      !flitBuffers_4$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_NOT_flit_ETC__q27 =
	      !flitBuffers_4$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_NOT_flit_ETC__q27 =
	      !flitBuffers_4$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_NOT_flit_ETC__q27 =
	      !flitBuffers_4$notEmpty[3];
    endcase
  end
  always@(activeVC_perIn_reg_4 or flitBuffers_4$notEmpty)
  begin
    case (activeVC_perIn_reg_4[1:0])
      2'd0:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_flitBuff_ETC__q28 =
	      flitBuffers_4$notEmpty[0];
      2'd1:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_flitBuff_ETC__q28 =
	      flitBuffers_4$notEmpty[1];
      2'd2:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_flitBuff_ETC__q28 =
	      flitBuffers_4$notEmpty[2];
      2'd3:
	  CASE_activeVC_perIn_reg_4_BITS_1_TO_0_flitBuff_ETC__q28 =
	      flitBuffers_4$notEmpty[3];
    endcase
  end
  always@(active_in__h97832 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h97832)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 =
	      hasFlitsToSend_perIn$wget[65:64];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 =
	      hasFlitsToSend_perIn_1$wget[65:64];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 =
	      hasFlitsToSend_perIn_2$wget[65:64];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 =
	      hasFlitsToSend_perIn_3$wget[65:64];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2286 =
		   hasFlitsToSend_perIn_4$wget[65:64];
    endcase
  end
  always@(active_in__h105747 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h105747)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 =
	      hasFlitsToSend_perIn$wget[65:64];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 =
	      hasFlitsToSend_perIn_1$wget[65:64];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 =
	      hasFlitsToSend_perIn_2$wget[65:64];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 =
	      hasFlitsToSend_perIn_3$wget[65:64];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2287 =
		   hasFlitsToSend_perIn_4$wget[65:64];
    endcase
  end
  always@(active_in__h113662 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h113662)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 =
	      hasFlitsToSend_perIn$wget[65:64];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 =
	      hasFlitsToSend_perIn_1$wget[65:64];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 =
	      hasFlitsToSend_perIn_2$wget[65:64];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 =
	      hasFlitsToSend_perIn_3$wget[65:64];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2288 =
		   hasFlitsToSend_perIn_4$wget[65:64];
    endcase
  end
  always@(active_in__h121577 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h121577)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 =
	      hasFlitsToSend_perIn$wget[65:64];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 =
	      hasFlitsToSend_perIn_1$wget[65:64];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 =
	      hasFlitsToSend_perIn_2$wget[65:64];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 =
	      hasFlitsToSend_perIn_3$wget[65:64];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2289 =
		   hasFlitsToSend_perIn_4$wget[65:64];
    endcase
  end
  always@(active_in__h97832 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h97832)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810 =
	      hasFlitsToSend_perIn$wget[71:0];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810 =
	      hasFlitsToSend_perIn_1$wget[71:0];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810 =
	      hasFlitsToSend_perIn_2$wget[71:0];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810 =
	      hasFlitsToSend_perIn_3$wget[71:0];
      3'd4:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810 =
	      hasFlitsToSend_perIn_4$wget[71:0];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2810 =
		   hasFlitsToSend_perIn_4$wget[71:0];
    endcase
  end
  always@(active_in__h105747 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h105747)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811 =
	      hasFlitsToSend_perIn$wget[71:0];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811 =
	      hasFlitsToSend_perIn_1$wget[71:0];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811 =
	      hasFlitsToSend_perIn_2$wget[71:0];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811 =
	      hasFlitsToSend_perIn_3$wget[71:0];
      3'd4:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811 =
	      hasFlitsToSend_perIn_4$wget[71:0];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2811 =
		   hasFlitsToSend_perIn_4$wget[71:0];
    endcase
  end
  always@(active_in__h113662 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h113662)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812 =
	      hasFlitsToSend_perIn$wget[71:0];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812 =
	      hasFlitsToSend_perIn_1$wget[71:0];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812 =
	      hasFlitsToSend_perIn_2$wget[71:0];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812 =
	      hasFlitsToSend_perIn_3$wget[71:0];
      3'd4:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812 =
	      hasFlitsToSend_perIn_4$wget[71:0];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2812 =
		   hasFlitsToSend_perIn_4$wget[71:0];
    endcase
  end
  always@(active_in__h121577 or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$wget or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h121577)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813 =
	      hasFlitsToSend_perIn$wget[71:0];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813 =
	      hasFlitsToSend_perIn_1$wget[71:0];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813 =
	      hasFlitsToSend_perIn_2$wget[71:0];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813 =
	      hasFlitsToSend_perIn_3$wget[71:0];
      3'd4:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813 =
	      hasFlitsToSend_perIn_4$wget[71:0];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2813 =
		   hasFlitsToSend_perIn_4$wget[71:0];
    endcase
  end
  always@(active_in__h97832 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h97832)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1913 =
	      hasFlitsToSend_perIn$whas && hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1913 =
	      hasFlitsToSend_perIn_1$whas && hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1913 =
	      hasFlitsToSend_perIn_2$whas && hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1913 =
	      hasFlitsToSend_perIn_3$whas && hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d1913 =
		   active_in__h97832 != 3'd4 ||
		   hasFlitsToSend_perIn_4$whas &&
		   hasFlitsToSend_perIn_4$wget[72];
    endcase
  end
  always@(active_in__h105747 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h105747)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2021 =
	      hasFlitsToSend_perIn$whas && hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2021 =
	      hasFlitsToSend_perIn_1$whas && hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2021 =
	      hasFlitsToSend_perIn_2$whas && hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2021 =
	      hasFlitsToSend_perIn_3$whas && hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2021 =
		   active_in__h105747 != 3'd4 ||
		   hasFlitsToSend_perIn_4$whas &&
		   hasFlitsToSend_perIn_4$wget[72];
    endcase
  end
  always@(active_in__h113662 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h113662)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2129 =
	      hasFlitsToSend_perIn$whas && hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2129 =
	      hasFlitsToSend_perIn_1$whas && hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2129 =
	      hasFlitsToSend_perIn_2$whas && hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2129 =
	      hasFlitsToSend_perIn_3$whas && hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2129 =
		   active_in__h113662 != 3'd4 ||
		   hasFlitsToSend_perIn_4$whas &&
		   hasFlitsToSend_perIn_4$wget[72];
    endcase
  end
  always@(active_in__h121577 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h121577)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2237 =
	      hasFlitsToSend_perIn$whas && hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2237 =
	      hasFlitsToSend_perIn_1$whas && hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2237 =
	      hasFlitsToSend_perIn_2$whas && hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2237 =
	      hasFlitsToSend_perIn_3$whas && hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2237 =
		   active_in__h121577 != 3'd4 ||
		   hasFlitsToSend_perIn_4$whas &&
		   hasFlitsToSend_perIn_4$wget[72];
    endcase
  end
  always@(active_in__h105747 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h105747)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853 =
	      !hasFlitsToSend_perIn$whas || !hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853 =
	      !hasFlitsToSend_perIn_1$whas ||
	      !hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853 =
	      !hasFlitsToSend_perIn_2$whas ||
	      !hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853 =
	      !hasFlitsToSend_perIn_3$whas ||
	      !hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853 =
		   active_in__h105747 == 3'd4 &&
		   (!hasFlitsToSend_perIn_4$whas ||
		    !hasFlitsToSend_perIn_4$wget[72]);
    endcase
  end
  always@(active_in__h97832 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h97832)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851 =
	      !hasFlitsToSend_perIn$whas || !hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851 =
	      !hasFlitsToSend_perIn_1$whas ||
	      !hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851 =
	      !hasFlitsToSend_perIn_2$whas ||
	      !hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851 =
	      !hasFlitsToSend_perIn_3$whas ||
	      !hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851 =
		   active_in__h97832 == 3'd4 &&
		   (!hasFlitsToSend_perIn_4$whas ||
		    !hasFlitsToSend_perIn_4$wget[72]);
    endcase
  end
  always@(active_in__h113662 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h113662)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855 =
	      !hasFlitsToSend_perIn$whas || !hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855 =
	      !hasFlitsToSend_perIn_1$whas ||
	      !hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855 =
	      !hasFlitsToSend_perIn_2$whas ||
	      !hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855 =
	      !hasFlitsToSend_perIn_3$whas ||
	      !hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855 =
		   active_in__h113662 == 3'd4 &&
		   (!hasFlitsToSend_perIn_4$whas ||
		    !hasFlitsToSend_perIn_4$wget[72]);
    endcase
  end
  always@(active_in__h121577 or
	  hasFlitsToSend_perIn_4$whas or
	  hasFlitsToSend_perIn_4$wget or
	  hasFlitsToSend_perIn$whas or
	  hasFlitsToSend_perIn$wget or
	  hasFlitsToSend_perIn_1$whas or
	  hasFlitsToSend_perIn_1$wget or
	  hasFlitsToSend_perIn_2$whas or
	  hasFlitsToSend_perIn_2$wget or
	  hasFlitsToSend_perIn_3$whas or hasFlitsToSend_perIn_3$wget)
  begin
    case (active_in__h121577)
      3'd0:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857 =
	      !hasFlitsToSend_perIn$whas || !hasFlitsToSend_perIn$wget[72];
      3'd1:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857 =
	      !hasFlitsToSend_perIn_1$whas ||
	      !hasFlitsToSend_perIn_1$wget[72];
      3'd2:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857 =
	      !hasFlitsToSend_perIn_2$whas ||
	      !hasFlitsToSend_perIn_2$wget[72];
      3'd3:
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857 =
	      !hasFlitsToSend_perIn_3$whas ||
	      !hasFlitsToSend_perIn_3$wget[72];
      default: IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857 =
		   active_in__h121577 == 3'd4 &&
		   (!hasFlitsToSend_perIn_4$whas ||
		    !hasFlitsToSend_perIn_4$wget[72]);
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (!RST_N)
      begin
        activeVC_perIn_reg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'bxx /* unspecified value */  };
	activeVC_perIn_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'bxx /* unspecified value */  };
	activeVC_perIn_reg_2 <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'bxx /* unspecified value */  };
	activeVC_perIn_reg_3 <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'bxx /* unspecified value */  };
	activeVC_perIn_reg_4 <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 2'bxx /* unspecified value */  };
	credits_0 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_0_1 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_0_2 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_0_3 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_1 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_1_1 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_1_2 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_1_3 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_2 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_2_1 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_2_2 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_2_3 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_3 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_3_1 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_3_2 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_3_3 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_4 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_4_1 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_4_2 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	credits_4_3 <= `BSV_ASSIGNMENT_DELAY 4'd8;
	inPortVL_0 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_0_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_0_2 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_0_3 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_1_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_1_2 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_1_3 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_2 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_2_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_2_2 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_2_3 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_3 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_3_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_3_2 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_3_3 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_4 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_4_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_4_2 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	inPortVL_4_3 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	lockedVL_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_0_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_0_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_0_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_1_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_1_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_1_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_2_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_2_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_2_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_3_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_3_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_3_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_4_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_4_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	lockedVL_4_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_0_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_0_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_0_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_0_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_1_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_1_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_1_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_1_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_2_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_2_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_2_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_2_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_3_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_3_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_3_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_3_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_4_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_4_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_4_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	selectedIO_reg_4_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (activeVC_perIn_reg$EN)
	  activeVC_perIn_reg <= `BSV_ASSIGNMENT_DELAY activeVC_perIn_reg$D_IN;
	if (activeVC_perIn_reg_1$EN)
	  activeVC_perIn_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      activeVC_perIn_reg_1$D_IN;
	if (activeVC_perIn_reg_2$EN)
	  activeVC_perIn_reg_2 <= `BSV_ASSIGNMENT_DELAY
	      activeVC_perIn_reg_2$D_IN;
	if (activeVC_perIn_reg_3$EN)
	  activeVC_perIn_reg_3 <= `BSV_ASSIGNMENT_DELAY
	      activeVC_perIn_reg_3$D_IN;
	if (activeVC_perIn_reg_4$EN)
	  activeVC_perIn_reg_4 <= `BSV_ASSIGNMENT_DELAY
	      activeVC_perIn_reg_4$D_IN;
	if (credits_0$EN) credits_0 <= `BSV_ASSIGNMENT_DELAY credits_0$D_IN;
	if (credits_0_1$EN)
	  credits_0_1 <= `BSV_ASSIGNMENT_DELAY credits_0_1$D_IN;
	if (credits_0_2$EN)
	  credits_0_2 <= `BSV_ASSIGNMENT_DELAY credits_0_2$D_IN;
	if (credits_0_3$EN)
	  credits_0_3 <= `BSV_ASSIGNMENT_DELAY credits_0_3$D_IN;
	if (credits_1$EN) credits_1 <= `BSV_ASSIGNMENT_DELAY credits_1$D_IN;
	if (credits_1_1$EN)
	  credits_1_1 <= `BSV_ASSIGNMENT_DELAY credits_1_1$D_IN;
	if (credits_1_2$EN)
	  credits_1_2 <= `BSV_ASSIGNMENT_DELAY credits_1_2$D_IN;
	if (credits_1_3$EN)
	  credits_1_3 <= `BSV_ASSIGNMENT_DELAY credits_1_3$D_IN;
	if (credits_2$EN) credits_2 <= `BSV_ASSIGNMENT_DELAY credits_2$D_IN;
	if (credits_2_1$EN)
	  credits_2_1 <= `BSV_ASSIGNMENT_DELAY credits_2_1$D_IN;
	if (credits_2_2$EN)
	  credits_2_2 <= `BSV_ASSIGNMENT_DELAY credits_2_2$D_IN;
	if (credits_2_3$EN)
	  credits_2_3 <= `BSV_ASSIGNMENT_DELAY credits_2_3$D_IN;
	if (credits_3$EN) credits_3 <= `BSV_ASSIGNMENT_DELAY credits_3$D_IN;
	if (credits_3_1$EN)
	  credits_3_1 <= `BSV_ASSIGNMENT_DELAY credits_3_1$D_IN;
	if (credits_3_2$EN)
	  credits_3_2 <= `BSV_ASSIGNMENT_DELAY credits_3_2$D_IN;
	if (credits_3_3$EN)
	  credits_3_3 <= `BSV_ASSIGNMENT_DELAY credits_3_3$D_IN;
	if (credits_4$EN) credits_4 <= `BSV_ASSIGNMENT_DELAY credits_4$D_IN;
	if (credits_4_1$EN)
	  credits_4_1 <= `BSV_ASSIGNMENT_DELAY credits_4_1$D_IN;
	if (credits_4_2$EN)
	  credits_4_2 <= `BSV_ASSIGNMENT_DELAY credits_4_2$D_IN;
	if (credits_4_3$EN)
	  credits_4_3 <= `BSV_ASSIGNMENT_DELAY credits_4_3$D_IN;
	if (inPortVL_0$EN)
	  inPortVL_0 <= `BSV_ASSIGNMENT_DELAY inPortVL_0$D_IN;
	if (inPortVL_0_1$EN)
	  inPortVL_0_1 <= `BSV_ASSIGNMENT_DELAY inPortVL_0_1$D_IN;
	if (inPortVL_0_2$EN)
	  inPortVL_0_2 <= `BSV_ASSIGNMENT_DELAY inPortVL_0_2$D_IN;
	if (inPortVL_0_3$EN)
	  inPortVL_0_3 <= `BSV_ASSIGNMENT_DELAY inPortVL_0_3$D_IN;
	if (inPortVL_1$EN)
	  inPortVL_1 <= `BSV_ASSIGNMENT_DELAY inPortVL_1$D_IN;
	if (inPortVL_1_1$EN)
	  inPortVL_1_1 <= `BSV_ASSIGNMENT_DELAY inPortVL_1_1$D_IN;
	if (inPortVL_1_2$EN)
	  inPortVL_1_2 <= `BSV_ASSIGNMENT_DELAY inPortVL_1_2$D_IN;
	if (inPortVL_1_3$EN)
	  inPortVL_1_3 <= `BSV_ASSIGNMENT_DELAY inPortVL_1_3$D_IN;
	if (inPortVL_2$EN)
	  inPortVL_2 <= `BSV_ASSIGNMENT_DELAY inPortVL_2$D_IN;
	if (inPortVL_2_1$EN)
	  inPortVL_2_1 <= `BSV_ASSIGNMENT_DELAY inPortVL_2_1$D_IN;
	if (inPortVL_2_2$EN)
	  inPortVL_2_2 <= `BSV_ASSIGNMENT_DELAY inPortVL_2_2$D_IN;
	if (inPortVL_2_3$EN)
	  inPortVL_2_3 <= `BSV_ASSIGNMENT_DELAY inPortVL_2_3$D_IN;
	if (inPortVL_3$EN)
	  inPortVL_3 <= `BSV_ASSIGNMENT_DELAY inPortVL_3$D_IN;
	if (inPortVL_3_1$EN)
	  inPortVL_3_1 <= `BSV_ASSIGNMENT_DELAY inPortVL_3_1$D_IN;
	if (inPortVL_3_2$EN)
	  inPortVL_3_2 <= `BSV_ASSIGNMENT_DELAY inPortVL_3_2$D_IN;
	if (inPortVL_3_3$EN)
	  inPortVL_3_3 <= `BSV_ASSIGNMENT_DELAY inPortVL_3_3$D_IN;
	if (inPortVL_4$EN)
	  inPortVL_4 <= `BSV_ASSIGNMENT_DELAY inPortVL_4$D_IN;
	if (inPortVL_4_1$EN)
	  inPortVL_4_1 <= `BSV_ASSIGNMENT_DELAY inPortVL_4_1$D_IN;
	if (inPortVL_4_2$EN)
	  inPortVL_4_2 <= `BSV_ASSIGNMENT_DELAY inPortVL_4_2$D_IN;
	if (inPortVL_4_3$EN)
	  inPortVL_4_3 <= `BSV_ASSIGNMENT_DELAY inPortVL_4_3$D_IN;
	if (lockedVL_0$EN)
	  lockedVL_0 <= `BSV_ASSIGNMENT_DELAY lockedVL_0$D_IN;
	if (lockedVL_0_1$EN)
	  lockedVL_0_1 <= `BSV_ASSIGNMENT_DELAY lockedVL_0_1$D_IN;
	if (lockedVL_0_2$EN)
	  lockedVL_0_2 <= `BSV_ASSIGNMENT_DELAY lockedVL_0_2$D_IN;
	if (lockedVL_0_3$EN)
	  lockedVL_0_3 <= `BSV_ASSIGNMENT_DELAY lockedVL_0_3$D_IN;
	if (lockedVL_1$EN)
	  lockedVL_1 <= `BSV_ASSIGNMENT_DELAY lockedVL_1$D_IN;
	if (lockedVL_1_1$EN)
	  lockedVL_1_1 <= `BSV_ASSIGNMENT_DELAY lockedVL_1_1$D_IN;
	if (lockedVL_1_2$EN)
	  lockedVL_1_2 <= `BSV_ASSIGNMENT_DELAY lockedVL_1_2$D_IN;
	if (lockedVL_1_3$EN)
	  lockedVL_1_3 <= `BSV_ASSIGNMENT_DELAY lockedVL_1_3$D_IN;
	if (lockedVL_2$EN)
	  lockedVL_2 <= `BSV_ASSIGNMENT_DELAY lockedVL_2$D_IN;
	if (lockedVL_2_1$EN)
	  lockedVL_2_1 <= `BSV_ASSIGNMENT_DELAY lockedVL_2_1$D_IN;
	if (lockedVL_2_2$EN)
	  lockedVL_2_2 <= `BSV_ASSIGNMENT_DELAY lockedVL_2_2$D_IN;
	if (lockedVL_2_3$EN)
	  lockedVL_2_3 <= `BSV_ASSIGNMENT_DELAY lockedVL_2_3$D_IN;
	if (lockedVL_3$EN)
	  lockedVL_3 <= `BSV_ASSIGNMENT_DELAY lockedVL_3$D_IN;
	if (lockedVL_3_1$EN)
	  lockedVL_3_1 <= `BSV_ASSIGNMENT_DELAY lockedVL_3_1$D_IN;
	if (lockedVL_3_2$EN)
	  lockedVL_3_2 <= `BSV_ASSIGNMENT_DELAY lockedVL_3_2$D_IN;
	if (lockedVL_3_3$EN)
	  lockedVL_3_3 <= `BSV_ASSIGNMENT_DELAY lockedVL_3_3$D_IN;
	if (lockedVL_4$EN)
	  lockedVL_4 <= `BSV_ASSIGNMENT_DELAY lockedVL_4$D_IN;
	if (lockedVL_4_1$EN)
	  lockedVL_4_1 <= `BSV_ASSIGNMENT_DELAY lockedVL_4_1$D_IN;
	if (lockedVL_4_2$EN)
	  lockedVL_4_2 <= `BSV_ASSIGNMENT_DELAY lockedVL_4_2$D_IN;
	if (lockedVL_4_3$EN)
	  lockedVL_4_3 <= `BSV_ASSIGNMENT_DELAY lockedVL_4_3$D_IN;
	if (selectedIO_reg_0$EN)
	  selectedIO_reg_0 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_0$D_IN;
	if (selectedIO_reg_0_1$EN)
	  selectedIO_reg_0_1 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_0_1$D_IN;
	if (selectedIO_reg_0_2$EN)
	  selectedIO_reg_0_2 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_0_2$D_IN;
	if (selectedIO_reg_0_3$EN)
	  selectedIO_reg_0_3 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_0_3$D_IN;
	if (selectedIO_reg_0_4$EN)
	  selectedIO_reg_0_4 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_0_4$D_IN;
	if (selectedIO_reg_1$EN)
	  selectedIO_reg_1 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_1$D_IN;
	if (selectedIO_reg_1_1$EN)
	  selectedIO_reg_1_1 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_1_1$D_IN;
	if (selectedIO_reg_1_2$EN)
	  selectedIO_reg_1_2 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_1_2$D_IN;
	if (selectedIO_reg_1_3$EN)
	  selectedIO_reg_1_3 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_1_3$D_IN;
	if (selectedIO_reg_1_4$EN)
	  selectedIO_reg_1_4 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_1_4$D_IN;
	if (selectedIO_reg_2$EN)
	  selectedIO_reg_2 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_2$D_IN;
	if (selectedIO_reg_2_1$EN)
	  selectedIO_reg_2_1 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_2_1$D_IN;
	if (selectedIO_reg_2_2$EN)
	  selectedIO_reg_2_2 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_2_2$D_IN;
	if (selectedIO_reg_2_3$EN)
	  selectedIO_reg_2_3 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_2_3$D_IN;
	if (selectedIO_reg_2_4$EN)
	  selectedIO_reg_2_4 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_2_4$D_IN;
	if (selectedIO_reg_3$EN)
	  selectedIO_reg_3 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_3$D_IN;
	if (selectedIO_reg_3_1$EN)
	  selectedIO_reg_3_1 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_3_1$D_IN;
	if (selectedIO_reg_3_2$EN)
	  selectedIO_reg_3_2 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_3_2$D_IN;
	if (selectedIO_reg_3_3$EN)
	  selectedIO_reg_3_3 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_3_3$D_IN;
	if (selectedIO_reg_3_4$EN)
	  selectedIO_reg_3_4 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_3_4$D_IN;
	if (selectedIO_reg_4$EN)
	  selectedIO_reg_4 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_4$D_IN;
	if (selectedIO_reg_4_1$EN)
	  selectedIO_reg_4_1 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_4_1$D_IN;
	if (selectedIO_reg_4_2$EN)
	  selectedIO_reg_4_2 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_4_2$D_IN;
	if (selectedIO_reg_4_3$EN)
	  selectedIO_reg_4_3 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_4_3$D_IN;
	if (selectedIO_reg_4_4$EN)
	  selectedIO_reg_4_4 <= `BSV_ASSIGNMENT_DELAY selectedIO_reg_4_4$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    activeVC_perIn_reg = 3'h2;
    activeVC_perIn_reg_1 = 3'h2;
    activeVC_perIn_reg_2 = 3'h2;
    activeVC_perIn_reg_3 = 3'h2;
    activeVC_perIn_reg_4 = 3'h2;
    credits_0 = 4'hA;
    credits_0_1 = 4'hA;
    credits_0_2 = 4'hA;
    credits_0_3 = 4'hA;
    credits_1 = 4'hA;
    credits_1_1 = 4'hA;
    credits_1_2 = 4'hA;
    credits_1_3 = 4'hA;
    credits_2 = 4'hA;
    credits_2_1 = 4'hA;
    credits_2_2 = 4'hA;
    credits_2_3 = 4'hA;
    credits_3 = 4'hA;
    credits_3_1 = 4'hA;
    credits_3_2 = 4'hA;
    credits_3_3 = 4'hA;
    credits_4 = 4'hA;
    credits_4_1 = 4'hA;
    credits_4_2 = 4'hA;
    credits_4_3 = 4'hA;
    inPortVL_0 = 3'h2;
    inPortVL_0_1 = 3'h2;
    inPortVL_0_2 = 3'h2;
    inPortVL_0_3 = 3'h2;
    inPortVL_1 = 3'h2;
    inPortVL_1_1 = 3'h2;
    inPortVL_1_2 = 3'h2;
    inPortVL_1_3 = 3'h2;
    inPortVL_2 = 3'h2;
    inPortVL_2_1 = 3'h2;
    inPortVL_2_2 = 3'h2;
    inPortVL_2_3 = 3'h2;
    inPortVL_3 = 3'h2;
    inPortVL_3_1 = 3'h2;
    inPortVL_3_2 = 3'h2;
    inPortVL_3_3 = 3'h2;
    inPortVL_4 = 3'h2;
    inPortVL_4_1 = 3'h2;
    inPortVL_4_2 = 3'h2;
    inPortVL_4_3 = 3'h2;
    lockedVL_0 = 1'h0;
    lockedVL_0_1 = 1'h0;
    lockedVL_0_2 = 1'h0;
    lockedVL_0_3 = 1'h0;
    lockedVL_1 = 1'h0;
    lockedVL_1_1 = 1'h0;
    lockedVL_1_2 = 1'h0;
    lockedVL_1_3 = 1'h0;
    lockedVL_2 = 1'h0;
    lockedVL_2_1 = 1'h0;
    lockedVL_2_2 = 1'h0;
    lockedVL_2_3 = 1'h0;
    lockedVL_3 = 1'h0;
    lockedVL_3_1 = 1'h0;
    lockedVL_3_2 = 1'h0;
    lockedVL_3_3 = 1'h0;
    lockedVL_4 = 1'h0;
    lockedVL_4_1 = 1'h0;
    lockedVL_4_2 = 1'h0;
    lockedVL_4_3 = 1'h0;
    selectedIO_reg_0 = 1'h0;
    selectedIO_reg_0_1 = 1'h0;
    selectedIO_reg_0_2 = 1'h0;
    selectedIO_reg_0_3 = 1'h0;
    selectedIO_reg_0_4 = 1'h0;
    selectedIO_reg_1 = 1'h0;
    selectedIO_reg_1_1 = 1'h0;
    selectedIO_reg_1_2 = 1'h0;
    selectedIO_reg_1_3 = 1'h0;
    selectedIO_reg_1_4 = 1'h0;
    selectedIO_reg_2 = 1'h0;
    selectedIO_reg_2_1 = 1'h0;
    selectedIO_reg_2_2 = 1'h0;
    selectedIO_reg_2_3 = 1'h0;
    selectedIO_reg_2_4 = 1'h0;
    selectedIO_reg_3 = 1'h0;
    selectedIO_reg_3_1 = 1'h0;
    selectedIO_reg_3_2 = 1'h0;
    selectedIO_reg_3_3 = 1'h0;
    selectedIO_reg_3_4 = 1'h0;
    selectedIO_reg_4 = 1'h0;
    selectedIO_reg_4_1 = 1'h0;
    selectedIO_reg_4_2 = 1'h0;
    selectedIO_reg_4_3 = 1'h0;
    selectedIO_reg_4_4 = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N) if (EN_out_ports_0_putCredits) $write("");
    if (RST_N)
      if (EN_out_ports_0_putCredits && out_ports_0_putCredits_cr_in[2])
	$write("");
    if (RST_N) if (EN_out_ports_1_putCredits) $write("");
    if (RST_N)
      if (EN_out_ports_1_putCredits && out_ports_1_putCredits_cr_in[2])
	$write("");
    if (RST_N) if (EN_out_ports_2_putCredits) $write("");
    if (RST_N)
      if (EN_out_ports_2_putCredits && out_ports_2_putCredits_cr_in[2])
	$write("");
    if (RST_N) if (EN_out_ports_3_putCredits) $write("");
    if (RST_N)
      if (EN_out_ports_3_putCredits && out_ports_3_putCredits_cr_in[2])
	$write("");
    if (RST_N) if (EN_out_ports_4_putCredits) $write("");
    if (RST_N)
      if (EN_out_ports_4_putCredits && out_ports_4_putCredits_cr_in[2])
	$write("");
    if (RST_N)
      if (outport_encoder___d2700[3] && activeVC_perIn_reg[2] &&
	  IF_activeVC_perIn_reg_read__53_BITS_1_TO_0_55__ETC___d2459 &&
	  flitBuffers$deq[65:64] != activeVC_perIn_reg[1:0])
	$write("");
    if (RST_N)
      if (outport_encoder___d2699[3] && activeVC_perIn_reg_1[2] &&
	  IF_activeVC_perIn_reg_1_read__33_BITS_1_TO_0_3_ETC___d2505 &&
	  flitBuffers_1$deq[65:64] != activeVC_perIn_reg_1[1:0])
	$write("");
    if (RST_N)
      if (outport_encoder___d2698[3] && activeVC_perIn_reg_2[2] &&
	  IF_activeVC_perIn_reg_2_read__13_BITS_1_TO_0_1_ETC___d2502 &&
	  flitBuffers_2$deq[65:64] != activeVC_perIn_reg_2[1:0])
	$write("");
    if (RST_N)
      if (outport_encoder___d2697[3] && activeVC_perIn_reg_3[2] &&
	  IF_activeVC_perIn_reg_3_read__93_BITS_1_TO_0_9_ETC___d2499 &&
	  flitBuffers_3$deq[65:64] != activeVC_perIn_reg_3[1:0])
	$write("");
    if (RST_N)
      if (outport_encoder___d2696[3] && activeVC_perIn_reg_4[2] &&
	  IF_activeVC_perIn_reg_4_read__73_BITS_1_TO_0_7_ETC___d2496 &&
	  flitBuffers_4$deq[65:64] != activeVC_perIn_reg_4[1:0])
	$write("");
    if (RST_N)
      if (EN_out_ports_0_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	  (outport_encoder___d2696[3] ?
	     IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1675 :
	     IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2684))
	$write("");
    if (RST_N)
      if (EN_out_ports_0_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2849)
	$display("Dynamic assertion failed: \"Router.bsv\", line 769, column 47\nOutput selected invalid flit!");
    if (RST_N)
      if (EN_out_ports_0_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2849)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_0_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2849)
	$display("Dynamic assertion failed: \"Router.bsv\", line 780, column 47\nAllocation selected input port with invalid flit!");
    if (RST_N)
      if (EN_out_ports_0_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2554 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2849)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_1_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	  (outport_encoder___d2696[3] ?
	     IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1865 :
	     IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2685))
	$write("");
    if (RST_N)
      if (EN_out_ports_1_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851)
	$display("Dynamic assertion failed: \"Router.bsv\", line 769, column 47\nOutput selected invalid flit!");
    if (RST_N)
      if (EN_out_ports_1_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_1_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851)
	$display("Dynamic assertion failed: \"Router.bsv\", line 780, column 47\nAllocation selected input port with invalid flit!");
    if (RST_N)
      if (EN_out_ports_1_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2564 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2851)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_2_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	  (outport_encoder___d2696[3] ?
	     IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d1973 :
	     IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2686))
	$write("");
    if (RST_N)
      if (EN_out_ports_2_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853)
	$display("Dynamic assertion failed: \"Router.bsv\", line 769, column 47\nOutput selected invalid flit!");
    if (RST_N)
      if (EN_out_ports_2_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_2_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853)
	$display("Dynamic assertion failed: \"Router.bsv\", line 780, column 47\nAllocation selected input port with invalid flit!");
    if (RST_N)
      if (EN_out_ports_2_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2566 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2853)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_3_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	  (outport_encoder___d2696[3] ?
	     IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2081 :
	     IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2687))
	$write("");
    if (RST_N)
      if (EN_out_ports_3_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855)
	$display("Dynamic assertion failed: \"Router.bsv\", line 769, column 47\nOutput selected invalid flit!");
    if (RST_N)
      if (EN_out_ports_3_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_3_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855)
	$display("Dynamic assertion failed: \"Router.bsv\", line 780, column 47\nAllocation selected input port with invalid flit!");
    if (RST_N)
      if (EN_out_ports_3_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2568 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2855)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_4_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	  (outport_encoder___d2696[3] ?
	     IF_activeVC_perIn_reg_4_read__73_BIT_2_74_THEN_ETC___d2189 :
	     IF_outport_encoder_91_BIT_3_92_THEN_IF_activeV_ETC___d2688))
	$write("");
    if (RST_N)
      if (EN_out_ports_4_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857)
	$display("Dynamic assertion failed: \"Router.bsv\", line 769, column 47\nOutput selected invalid flit!");
    if (RST_N)
      if (EN_out_ports_4_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857)
	$finish(32'd0);
    if (RST_N)
      if (EN_out_ports_4_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857)
	$display("Dynamic assertion failed: \"Router.bsv\", line 780, column 47\nAllocation selected input port with invalid flit!");
    if (RST_N)
      if (EN_out_ports_4_getFlit &&
	  IF_outport_encoder_71_BIT_3_72_THEN_IF_activeV_ETC___d2570 &&
	  IF_IF_outport_encoder_71_BIT_3_72_THEN_IF_acti_ETC___d2857)
	$finish(32'd0);
    if (RST_N)
      if (credits_set_0$whas && !credits_clear_0$whas &&
	  credits_0_read_PLUS_1___d2312 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_0$whas && credits_clear_0$whas && credits_0 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_0_1$whas && !credits_clear_0_1$whas &&
	  credits_0_1_read__3_PLUS_1___d2313 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_0_1$whas && credits_clear_0_1$whas &&
	  credits_0_1 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_0_2$whas && !credits_clear_0_2$whas &&
	  credits_0_2_read__1_PLUS_1___d2314 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_0_2$whas && credits_clear_0_2$whas &&
	  credits_0_2 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_0_3$whas && !credits_clear_0_3$whas &&
	  credits_0_3_read__9_PLUS_1___d2315 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_0_3$whas && credits_clear_0_3$whas &&
	  credits_0_3 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_1$whas && !credits_clear_1$whas &&
	  credits_1_read_PLUS_1___d2316 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_1$whas && credits_clear_1$whas && credits_1 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_1_1$whas && !credits_clear_1_1$whas &&
	  credits_1_1_read__5_PLUS_1___d2317 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_1_1$whas && credits_clear_1_1$whas &&
	  credits_1_1 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_1_2$whas && !credits_clear_1_2$whas &&
	  credits_1_2_read__3_PLUS_1___d2318 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_1_2$whas && credits_clear_1_2$whas &&
	  credits_1_2 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_1_3$whas && !credits_clear_1_3$whas &&
	  credits_1_3_read__1_PLUS_1___d2319 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_1_3$whas && credits_clear_1_3$whas &&
	  credits_1_3 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_2$whas && !credits_clear_2$whas &&
	  credits_2_read_PLUS_1___d2320 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_2$whas && credits_clear_2$whas && credits_2 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_2_1$whas && !credits_clear_2_1$whas &&
	  credits_2_1_read__7_PLUS_1___d2321 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_2_1$whas && credits_clear_2_1$whas &&
	  credits_2_1 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_2_2$whas && !credits_clear_2_2$whas &&
	  credits_2_2_read__5_PLUS_1___d2322 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_2_2$whas && credits_clear_2_2$whas &&
	  credits_2_2 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_2_3$whas && !credits_clear_2_3$whas &&
	  credits_2_3_read__3_PLUS_1___d2323 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_2_3$whas && credits_clear_2_3$whas &&
	  credits_2_3 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_3$whas && !credits_clear_3$whas &&
	  credits_3_read__1_PLUS_1___d2324 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_3$whas && credits_clear_3$whas && credits_3 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_3_1$whas && !credits_clear_3_1$whas &&
	  credits_3_1_read__9_PLUS_1___d2325 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_3_1$whas && credits_clear_3_1$whas &&
	  credits_3_1 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_3_2$whas && !credits_clear_3_2$whas &&
	  credits_3_2_read__7_PLUS_1___d2326 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_3_2$whas && credits_clear_3_2$whas &&
	  credits_3_2 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_3_3$whas && !credits_clear_3_3$whas &&
	  credits_3_3_read__5_PLUS_1___d2327 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_3_3$whas && credits_clear_3_3$whas &&
	  credits_3_3 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_4$whas && !credits_clear_4$whas &&
	  credits_4_read__3_PLUS_1___d2328 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_4$whas && credits_clear_4$whas && credits_4 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_4_1$whas && !credits_clear_4_1$whas &&
	  credits_4_1_read__1_PLUS_1___d2329 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_4_1$whas && credits_clear_4_1$whas &&
	  credits_4_1 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_4_2$whas && !credits_clear_4_2$whas &&
	  credits_4_2_read__9_PLUS_1___d2330 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_4_2$whas && credits_clear_4_2$whas &&
	  credits_4_2 == 4'd0)
	$write("");
    if (RST_N)
      if (credits_set_4_3$whas && !credits_clear_4_3$whas &&
	  credits_4_3_read__7_PLUS_1___d2331 > 4'd8)
	$write("");
    if (RST_N)
      if (!credits_set_4_3$whas && credits_clear_4_3$whas &&
	  credits_4_3 == 4'd0)
	$write("");
  end
  // synopsys translate_on
endmodule  // mkRouterCore

