TOOL:	xrun	18.09-s011: Started on Nov 30, 2019 at 20:20:36 CET
xrun
	-f alu_mtm.f
		mtm_Alu.vp
	-f alu_tb.f
		alu_pkg.sv
		alu_bfm.sv
		top.sv
		+incdir+tb_classes
		+incdir+.
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
	-uvm
	+UVM_NO_RELNOTES
	+UVM_VERBOSITY=MEDIUM
	-covtest add_test
	-l xrun_test_add_test.log
	+UVM_TESTNAME=add_test

   User defined plus("+") options:
	+UVM_NO_RELNOTES
	+UVM_VERBOSITY=MEDIUM

INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/pdrwal/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/pdrwal/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/pdrwal/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/pdrwal/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/pdrwal/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/pdrwal/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmsim: *W,DLCVAR (/home/student/pdrwal/cds.lib,1): cds.lib Invalid environment variable ''.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xcelium> source /cad/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> source /cad/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (18.09-s011)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------
UVM_INFO @ 0: reporter [RNTST] Running test add_test...
----------------------------------------------------------------
Name                     Type                        Size  Value
----------------------------------------------------------------
uvm_test_top             add_test                    -     @2641
  env_h                  env                         -     @2703
    command_f            uvm_tlm_fifo #(T)           -     @2732
      get_ap             uvm_analysis_port           -     @2933
      get_peek_export    uvm_get_peek_imp            -     @2835
      put_ap             uvm_analysis_port           -     @2884
      put_export         uvm_put_imp                 -     @2784
    command_monitor_h    command_monitor             -     @3187
      ap                 uvm_analysis_port           -     @3276
    coverage_h           coverage                    -     @3026
      analysis_imp       uvm_analysis_imp            -     @3075
    drive_h              driver                      -     @2996
      command_port       uvm_get_port                -     @3331
    random_tester_h      add_tester                  -     @2966
      command_port       uvm_put_port                -     @3382
    result_monitor_h     result_monitor              -     @3218
      ap                 uvm_analysis_port           -     @3435
    scoreboard_h         scoreboard                  -     @3107
      analysis_imp       uvm_analysis_imp            -     @3156
      cmd_f              uvm_tlm_analysis_fifo #(T)  -     @3413
        analysis_export  uvm_analysis_imp            -     @3709
        get_ap           uvm_analysis_port           -     @3659
        get_peek_export  uvm_get_peek_imp            -     @3563
        put_ap           uvm_analysis_port           -     @3611
        put_export       uvm_put_imp                 -     @3515
----------------------------------------------------------------
PASSED
UVM_INFO /cad/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1972581000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    2
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
Simulation complete via $finish(1) at time 1972581 NS + 44
/cad/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
See ./cov_work/scope/add_test/icc.com file for message(s) on coverage constant object marking

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  add_test

coverage files:
  model(design data) :  ./cov_work/scope/icc_3ae3be39_249073cb.ucm (reused)
  data               :  ./cov_work/scope/add_test/icc_3ae3be39_249073cb.ucd
TOOL:	xrun	18.09-s011: Exiting on Nov 30, 2019 at 20:20:37 CET  (total: 00:00:01)
