# Generated by Yosys 0.19+14 (git sha1 2326b9f90, x86_64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs clk mic_data_1 mic_data_2
.outputs serial_tx mic_clk_1 mic_clk_2 sel_2 serial_split
.names $false
.names $true
1
.names $undef
.gate SB_CARRY CI=CIC.count[0] CO=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=CIC.count[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=CIC.count[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=CIC.count[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=CIC.count[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=CIC.count[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=CIC.count[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_D[7] Q=CIC.count[7] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_D[6] Q=CIC.count[6] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_D[5] Q=CIC.count[5] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_D[4] Q=CIC.count[4] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_D[3] Q=CIC.count[3] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_D[2] Q=CIC.count[2] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_D[1] Q=CIC.count[1] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=mic_clk_1 D=CIC.count_SB_DFFSR_Q_7_D[0] Q=CIC.count[0] R=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.count[0] O=CIC.count_SB_DFFSR_Q_7_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count[7] I3=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=CIC.count_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count[6] I3=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=CIC.count_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count[5] I3=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=CIC.count_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count[4] I3=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=CIC.count_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count[3] I3=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=CIC.count_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count[2] I3=CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=CIC.count_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count[1] I3=CIC.count[0] O=CIC.count_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:182.14-182.23|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=CIC.count[5] I1=CIC.count[0] I2=CIC.count[1] I3=CIC.count[2] O=CIC.count_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=CIC.count[3] I1=CIC.count[4] I2=CIC.count[6] I3=CIC.count[7] O=CIC.count_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=CIC.count_SB_LUT4_I0_O[0] I3=CIC.count_SB_LUT4_I0_O[1] O=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[9] E=CIC.v_comb Q=CIC.counter[9] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[8] E=CIC.v_comb Q=CIC.counter[8] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[7] E=CIC.v_comb Q=CIC.counter[7] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[6] E=CIC.v_comb Q=CIC.counter[6] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[5] E=CIC.v_comb Q=CIC.counter[5] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[4] E=CIC.v_comb Q=CIC.counter[4] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[3] E=CIC.v_comb Q=CIC.counter[3] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[2] E=CIC.v_comb Q=CIC.counter[2] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_D[1] E=CIC.v_comb Q=CIC.counter[1] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=mic_clk_1 D=CIC.counter_SB_DFFESR_Q_9_D[0] E=CIC.v_comb Q=CIC.counter[0] R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.counter[0] O=CIC.counter_SB_DFFESR_Q_9_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[9] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] O=CIC.counter_SB_DFFESR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[8] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] O=CIC.counter_SB_DFFESR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[7] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] O=CIC.counter_SB_DFFESR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[6] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] O=CIC.counter_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[5] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] O=CIC.counter_SB_DFFESR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[4] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] O=CIC.counter_SB_DFFESR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[3] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=CIC.counter_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[2] I3=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=CIC.counter_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.counter[1] I3=CIC.counter[0] O=CIC.counter_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=CIC.counter[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=CIC.counter[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=CIC.counter[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=CIC.counter[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=CIC.counter[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=CIC.counter[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=CIC.counter[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.counter[0] CO=CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=CIC.counter[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:223.18-223.29|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=CIC.counter[9] I1=CIC.counter_SB_DFFESR_Q_R_SB_LUT4_O_I1[1] I2=CIC.counter[7] I3=CIC.counter_SB_DFFESR_Q_R_SB_LUT4_O_I1[3] O=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CIC.counter[0] I1=CIC.counter[1] I2=CIC.counter[2] I3=CIC.counter[3] O=CIC.counter_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=CIC.counter[4] I1=CIC.counter[5] I2=CIC.counter[6] I3=CIC.counter[8] O=CIC.counter_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[9] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[10] I0=CIC.d1_1[9] I1=CIC.d2_1[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[8] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[9] I0=CIC.d1_1[8] I1=CIC.d2_1[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[20] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[21] I0=CIC.d1_1[20] I1=CIC.d2_1[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[1] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[2] I0=CIC.d1_1[1] I1=CIC.d2_1[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[19] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[20] I0=CIC.d1_1[19] I1=CIC.d2_1[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[18] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[19] I0=CIC.d1_1[18] I1=CIC.d2_1[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[17] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[18] I0=CIC.d1_1[17] I1=CIC.d2_1[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[16] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[17] I0=CIC.d1_1[16] I1=CIC.d2_1[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[15] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[16] I0=CIC.d1_1[15] I1=CIC.d2_1[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[14] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[15] I0=CIC.d1_1[14] I1=CIC.d2_1[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[13] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[14] I0=CIC.d1_1[13] I1=CIC.d2_1[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[12] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[13] I0=CIC.d1_1[12] I1=CIC.d2_1[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[7] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[8] I0=CIC.d1_1[7] I1=CIC.d2_1[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[11] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[12] I0=CIC.d1_1[11] I1=CIC.d2_1[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[10] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[11] I0=CIC.d1_1[10] I1=CIC.d2_1[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[1] I0=CIC.d1_1[0] I1=CIC.d2_1[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[6] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[7] I0=CIC.d1_1[6] I1=CIC.d2_1[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[5] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[6] I0=CIC.d1_1[5] I1=CIC.d2_1[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[4] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[5] I0=CIC.d1_1[4] I1=CIC.d2_1[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[3] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[4] I0=CIC.d1_1[3] I1=CIC.d2_1[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[2] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[3] I0=CIC.d1_1[2] I1=CIC.d2_1[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[22] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[23] I0=CIC.d1_1[22] I1=CIC.d2_1[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[21] CO=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[22] I0=CIC.d1_1[21] I1=CIC.d2_1[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[23] Q=CIC.d1_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[22] Q=CIC.d1_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[13] Q=CIC.d1_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[12] Q=CIC.d1_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[11] Q=CIC.d1_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[10] Q=CIC.d1_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[9] Q=CIC.d1_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[8] Q=CIC.d1_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[7] Q=CIC.d1_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[6] Q=CIC.d1_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[5] Q=CIC.d1_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[4] Q=CIC.d1_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[21] Q=CIC.d1_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[3] Q=CIC.d1_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[2] Q=CIC.d1_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[1] Q=CIC.d1_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[0] Q=CIC.d1_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[20] Q=CIC.d1_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[19] Q=CIC.d1_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[18] Q=CIC.d1_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[17] Q=CIC.d1_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[16] Q=CIC.d1_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[15] Q=CIC.d1_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_1_SB_LUT4_I1_O[14] Q=CIC.d1_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[9] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[10] I0=CIC.d1_2[9] I1=CIC.d2_2[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[8] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[9] I0=CIC.d1_2[8] I1=CIC.d2_2[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[20] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[21] I0=CIC.d1_2[20] I1=CIC.d2_2[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[1] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[2] I0=CIC.d1_2[1] I1=CIC.d2_2[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[19] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[20] I0=CIC.d1_2[19] I1=CIC.d2_2[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[18] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[19] I0=CIC.d1_2[18] I1=CIC.d2_2[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[17] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[18] I0=CIC.d1_2[17] I1=CIC.d2_2[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[16] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[17] I0=CIC.d1_2[16] I1=CIC.d2_2[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[15] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[16] I0=CIC.d1_2[15] I1=CIC.d2_2[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[14] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[15] I0=CIC.d1_2[14] I1=CIC.d2_2[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[13] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[14] I0=CIC.d1_2[13] I1=CIC.d2_2[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[12] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[13] I0=CIC.d1_2[12] I1=CIC.d2_2[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[7] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[8] I0=CIC.d1_2[7] I1=CIC.d2_2[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[11] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[12] I0=CIC.d1_2[11] I1=CIC.d2_2[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[10] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[11] I0=CIC.d1_2[10] I1=CIC.d2_2[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[1] I0=CIC.d1_2[0] I1=CIC.d2_2[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[6] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[7] I0=CIC.d1_2[6] I1=CIC.d2_2[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[5] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[6] I0=CIC.d1_2[5] I1=CIC.d2_2[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[4] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[5] I0=CIC.d1_2[4] I1=CIC.d2_2[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[3] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[4] I0=CIC.d1_2[3] I1=CIC.d2_2[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[2] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[3] I0=CIC.d1_2[2] I1=CIC.d2_2[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[22] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[23] I0=CIC.d1_2[22] I1=CIC.d2_2[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[21] CO=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[22] I0=CIC.d1_2[21] I1=CIC.d2_2[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[23] Q=CIC.d1_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[22] Q=CIC.d1_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[13] Q=CIC.d1_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[12] Q=CIC.d1_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[11] Q=CIC.d1_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[10] Q=CIC.d1_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[9] Q=CIC.d1_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[8] Q=CIC.d1_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[7] Q=CIC.d1_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[6] Q=CIC.d1_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[5] Q=CIC.d1_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[4] Q=CIC.d1_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[21] Q=CIC.d1_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[3] Q=CIC.d1_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[2] Q=CIC.d1_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[1] Q=CIC.d1_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[0] Q=CIC.d1_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[20] Q=CIC.d1_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[19] Q=CIC.d1_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[18] Q=CIC.d1_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[17] Q=CIC.d1_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[16] Q=CIC.d1_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[15] Q=CIC.d1_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=mic_data_2_SB_LUT4_I1_O[14] Q=CIC.d1_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[23] Q=CIC.d2_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[22] Q=CIC.d2_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[13] Q=CIC.d2_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[12] Q=CIC.d2_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[11] Q=CIC.d2_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[10] Q=CIC.d2_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[9] Q=CIC.d2_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[8] Q=CIC.d2_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[7] Q=CIC.d2_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[6] Q=CIC.d2_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[5] Q=CIC.d2_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[4] Q=CIC.d2_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[21] Q=CIC.d2_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[3] Q=CIC.d2_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[2] Q=CIC.d2_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[1] Q=CIC.d2_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[0] Q=CIC.d2_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[20] Q=CIC.d2_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[19] Q=CIC.d2_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[18] Q=CIC.d2_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[17] Q=CIC.d2_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[16] Q=CIC.d2_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[15] Q=CIC.d2_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_1_SB_DFF_Q_D[14] Q=CIC.d2_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=CIC.d1_1[9] I2=CIC.d2_1[9] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[9] O=CIC.d2_1_SB_DFF_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[8] I2=CIC.d2_1[8] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[8] O=CIC.d2_1_SB_DFF_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[21] I2=CIC.d2_1[21] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[21] O=CIC.d2_1_SB_DFF_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[20] I2=CIC.d2_1[20] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[20] O=CIC.d2_1_SB_DFF_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[1] I2=CIC.d2_1[1] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=CIC.d2_1_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[19] I2=CIC.d2_1[19] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[19] O=CIC.d2_1_SB_DFF_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[18] I2=CIC.d2_1[18] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[18] O=CIC.d2_1_SB_DFF_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[17] I2=CIC.d2_1[17] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[17] O=CIC.d2_1_SB_DFF_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[16] I2=CIC.d2_1[16] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[16] O=CIC.d2_1_SB_DFF_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[15] I2=CIC.d2_1[15] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[15] O=CIC.d2_1_SB_DFF_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[14] I2=CIC.d2_1[14] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[14] O=CIC.d2_1_SB_DFF_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[13] I2=CIC.d2_1[13] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[13] O=CIC.d2_1_SB_DFF_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[7] I2=CIC.d2_1[7] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[7] O=CIC.d2_1_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[12] I2=CIC.d2_1[12] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[12] O=CIC.d2_1_SB_DFF_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[11] I2=CIC.d2_1[11] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[11] O=CIC.d2_1_SB_DFF_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[10] I2=CIC.d2_1[10] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[10] O=CIC.d2_1_SB_DFF_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[0] I2=CIC.d2_1[0] I3=$false O=CIC.d2_1_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[6] I2=CIC.d2_1[6] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[6] O=CIC.d2_1_SB_DFF_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[5] I2=CIC.d2_1[5] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[5] O=CIC.d2_1_SB_DFF_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[4] I2=CIC.d2_1[4] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[4] O=CIC.d2_1_SB_DFF_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[3] I2=CIC.d2_1[3] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=CIC.d2_1_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[2] I2=CIC.d2_1[2] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=CIC.d2_1_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[23] I2=CIC.d2_1[23] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[23] O=CIC.d2_1_SB_DFF_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_1[22] I2=CIC.d2_1[22] I3=CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[22] O=CIC.d2_1_SB_DFF_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:158.11-158.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[23] Q=CIC.d2_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[22] Q=CIC.d2_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[13] Q=CIC.d2_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[12] Q=CIC.d2_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[11] Q=CIC.d2_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[10] Q=CIC.d2_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[9] Q=CIC.d2_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[8] Q=CIC.d2_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[7] Q=CIC.d2_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[6] Q=CIC.d2_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[5] Q=CIC.d2_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[4] Q=CIC.d2_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[21] Q=CIC.d2_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[3] Q=CIC.d2_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[2] Q=CIC.d2_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[1] Q=CIC.d2_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[0] Q=CIC.d2_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[20] Q=CIC.d2_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[19] Q=CIC.d2_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[18] Q=CIC.d2_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[17] Q=CIC.d2_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[16] Q=CIC.d2_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[15] Q=CIC.d2_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d2_2_SB_DFF_Q_D[14] Q=CIC.d2_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=CIC.d1_2[9] I2=CIC.d2_2[9] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[9] O=CIC.d2_2_SB_DFF_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[8] I2=CIC.d2_2[8] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[8] O=CIC.d2_2_SB_DFF_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[21] I2=CIC.d2_2[21] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[21] O=CIC.d2_2_SB_DFF_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[20] I2=CIC.d2_2[20] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[20] O=CIC.d2_2_SB_DFF_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[1] I2=CIC.d2_2[1] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[1] O=CIC.d2_2_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[19] I2=CIC.d2_2[19] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[19] O=CIC.d2_2_SB_DFF_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[18] I2=CIC.d2_2[18] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[18] O=CIC.d2_2_SB_DFF_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[17] I2=CIC.d2_2[17] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[17] O=CIC.d2_2_SB_DFF_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[16] I2=CIC.d2_2[16] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[16] O=CIC.d2_2_SB_DFF_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[15] I2=CIC.d2_2[15] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[15] O=CIC.d2_2_SB_DFF_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[14] I2=CIC.d2_2[14] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[14] O=CIC.d2_2_SB_DFF_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[13] I2=CIC.d2_2[13] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[13] O=CIC.d2_2_SB_DFF_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[7] I2=CIC.d2_2[7] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[7] O=CIC.d2_2_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[12] I2=CIC.d2_2[12] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[12] O=CIC.d2_2_SB_DFF_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[11] I2=CIC.d2_2[11] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[11] O=CIC.d2_2_SB_DFF_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[10] I2=CIC.d2_2[10] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[10] O=CIC.d2_2_SB_DFF_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[0] I2=CIC.d2_2[0] I3=$false O=CIC.d2_2_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[6] I2=CIC.d2_2[6] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[6] O=CIC.d2_2_SB_DFF_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[5] I2=CIC.d2_2[5] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[5] O=CIC.d2_2_SB_DFF_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[4] I2=CIC.d2_2[4] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[4] O=CIC.d2_2_SB_DFF_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[3] I2=CIC.d2_2[3] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[3] O=CIC.d2_2_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[2] I2=CIC.d2_2[2] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[2] O=CIC.d2_2_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[23] I2=CIC.d2_2[23] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[23] O=CIC.d2_2_SB_DFF_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d1_2[22] I2=CIC.d2_2[22] I3=CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[22] O=CIC.d2_2_SB_DFF_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:163.11-163.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[9] CO=CIC.d3_1_SB_CARRY_I0_CO[10] I0=CIC.d3_1[9] I1=CIC.d2_1[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[8] CO=CIC.d3_1_SB_CARRY_I0_CO[9] I0=CIC.d3_1[8] I1=CIC.d2_1[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[20] CO=CIC.d3_1_SB_CARRY_I0_CO[21] I0=CIC.d3_1[20] I1=CIC.d2_1[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[1] CO=CIC.d3_1_SB_CARRY_I0_CO[2] I0=CIC.d3_1[1] I1=CIC.d2_1[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[19] CO=CIC.d3_1_SB_CARRY_I0_CO[20] I0=CIC.d3_1[19] I1=CIC.d2_1[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[18] CO=CIC.d3_1_SB_CARRY_I0_CO[19] I0=CIC.d3_1[18] I1=CIC.d2_1[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[17] CO=CIC.d3_1_SB_CARRY_I0_CO[18] I0=CIC.d3_1[17] I1=CIC.d2_1[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[16] CO=CIC.d3_1_SB_CARRY_I0_CO[17] I0=CIC.d3_1[16] I1=CIC.d2_1[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[15] CO=CIC.d3_1_SB_CARRY_I0_CO[16] I0=CIC.d3_1[15] I1=CIC.d2_1[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[14] CO=CIC.d3_1_SB_CARRY_I0_CO[15] I0=CIC.d3_1[14] I1=CIC.d2_1[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[13] CO=CIC.d3_1_SB_CARRY_I0_CO[14] I0=CIC.d3_1[13] I1=CIC.d2_1[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[12] CO=CIC.d3_1_SB_CARRY_I0_CO[13] I0=CIC.d3_1[12] I1=CIC.d2_1[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[7] CO=CIC.d3_1_SB_CARRY_I0_CO[8] I0=CIC.d3_1[7] I1=CIC.d2_1[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[11] CO=CIC.d3_1_SB_CARRY_I0_CO[12] I0=CIC.d3_1[11] I1=CIC.d2_1[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[10] CO=CIC.d3_1_SB_CARRY_I0_CO[11] I0=CIC.d3_1[10] I1=CIC.d2_1[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=CIC.d3_1_SB_CARRY_I0_CO[1] I0=CIC.d3_1[0] I1=CIC.d2_1[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[6] CO=CIC.d3_1_SB_CARRY_I0_CO[7] I0=CIC.d3_1[6] I1=CIC.d2_1[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[5] CO=CIC.d3_1_SB_CARRY_I0_CO[6] I0=CIC.d3_1[5] I1=CIC.d2_1[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[4] CO=CIC.d3_1_SB_CARRY_I0_CO[5] I0=CIC.d3_1[4] I1=CIC.d2_1[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[3] CO=CIC.d3_1_SB_CARRY_I0_CO[4] I0=CIC.d3_1[3] I1=CIC.d2_1[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[2] CO=CIC.d3_1_SB_CARRY_I0_CO[3] I0=CIC.d3_1[2] I1=CIC.d2_1[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[22] CO=CIC.d3_1_SB_CARRY_I0_CO[23] I0=CIC.d3_1[22] I1=CIC.d2_1[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_1_SB_CARRY_I0_CO[21] CO=CIC.d3_1_SB_CARRY_I0_CO[22] I0=CIC.d3_1[21] I1=CIC.d2_1[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[23] Q=CIC.d3_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[22] Q=CIC.d3_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[13] Q=CIC.d3_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[12] Q=CIC.d3_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[11] Q=CIC.d3_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[10] Q=CIC.d3_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[9] Q=CIC.d3_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[8] Q=CIC.d3_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[7] Q=CIC.d3_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[6] Q=CIC.d3_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[5] Q=CIC.d3_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[4] Q=CIC.d3_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[21] Q=CIC.d3_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[3] Q=CIC.d3_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[2] Q=CIC.d3_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[1] Q=CIC.d3_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[0] Q=CIC.d3_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[20] Q=CIC.d3_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[19] Q=CIC.d3_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[18] Q=CIC.d3_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[17] Q=CIC.d3_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[16] Q=CIC.d3_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[15] Q=CIC.d3_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_1_SB_DFF_Q_D[14] Q=CIC.d3_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=CIC.d3_1[9] I2=CIC.d2_1[9] I3=CIC.d3_1_SB_CARRY_I0_CO[9] O=CIC.d3_1_SB_DFF_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[8] I2=CIC.d2_1[8] I3=CIC.d3_1_SB_CARRY_I0_CO[8] O=CIC.d3_1_SB_DFF_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[21] I2=CIC.d2_1[21] I3=CIC.d3_1_SB_CARRY_I0_CO[21] O=CIC.d3_1_SB_DFF_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[20] I2=CIC.d2_1[20] I3=CIC.d3_1_SB_CARRY_I0_CO[20] O=CIC.d3_1_SB_DFF_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[1] I2=CIC.d2_1[1] I3=CIC.d3_1_SB_CARRY_I0_CO[1] O=CIC.d3_1_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[19] I2=CIC.d2_1[19] I3=CIC.d3_1_SB_CARRY_I0_CO[19] O=CIC.d3_1_SB_DFF_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[18] I2=CIC.d2_1[18] I3=CIC.d3_1_SB_CARRY_I0_CO[18] O=CIC.d3_1_SB_DFF_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[17] I2=CIC.d2_1[17] I3=CIC.d3_1_SB_CARRY_I0_CO[17] O=CIC.d3_1_SB_DFF_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[16] I2=CIC.d2_1[16] I3=CIC.d3_1_SB_CARRY_I0_CO[16] O=CIC.d3_1_SB_DFF_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[15] I2=CIC.d2_1[15] I3=CIC.d3_1_SB_CARRY_I0_CO[15] O=CIC.d3_1_SB_DFF_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[14] I2=CIC.d2_1[14] I3=CIC.d3_1_SB_CARRY_I0_CO[14] O=CIC.d3_1_SB_DFF_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[13] I2=CIC.d2_1[13] I3=CIC.d3_1_SB_CARRY_I0_CO[13] O=CIC.d3_1_SB_DFF_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[7] I2=CIC.d2_1[7] I3=CIC.d3_1_SB_CARRY_I0_CO[7] O=CIC.d3_1_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[12] I2=CIC.d2_1[12] I3=CIC.d3_1_SB_CARRY_I0_CO[12] O=CIC.d3_1_SB_DFF_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[11] I2=CIC.d2_1[11] I3=CIC.d3_1_SB_CARRY_I0_CO[11] O=CIC.d3_1_SB_DFF_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[10] I2=CIC.d2_1[10] I3=CIC.d3_1_SB_CARRY_I0_CO[10] O=CIC.d3_1_SB_DFF_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[0] I2=CIC.d2_1[0] I3=$false O=CIC.d3_1_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[6] I2=CIC.d2_1[6] I3=CIC.d3_1_SB_CARRY_I0_CO[6] O=CIC.d3_1_SB_DFF_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[5] I2=CIC.d2_1[5] I3=CIC.d3_1_SB_CARRY_I0_CO[5] O=CIC.d3_1_SB_DFF_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[4] I2=CIC.d2_1[4] I3=CIC.d3_1_SB_CARRY_I0_CO[4] O=CIC.d3_1_SB_DFF_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[3] I2=CIC.d2_1[3] I3=CIC.d3_1_SB_CARRY_I0_CO[3] O=CIC.d3_1_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[2] I2=CIC.d2_1[2] I3=CIC.d3_1_SB_CARRY_I0_CO[2] O=CIC.d3_1_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[23] I2=CIC.d2_1[23] I3=CIC.d3_1_SB_CARRY_I0_CO[23] O=CIC.d3_1_SB_DFF_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_1[22] I2=CIC.d2_1[22] I3=CIC.d3_1_SB_CARRY_I0_CO[22] O=CIC.d3_1_SB_DFF_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:159.11-159.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[9] CO=CIC.d3_2_SB_CARRY_I0_CO[10] I0=CIC.d3_2[9] I1=CIC.d2_2[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[8] CO=CIC.d3_2_SB_CARRY_I0_CO[9] I0=CIC.d3_2[8] I1=CIC.d2_2[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[20] CO=CIC.d3_2_SB_CARRY_I0_CO[21] I0=CIC.d3_2[20] I1=CIC.d2_2[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[1] CO=CIC.d3_2_SB_CARRY_I0_CO[2] I0=CIC.d3_2[1] I1=CIC.d2_2[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[19] CO=CIC.d3_2_SB_CARRY_I0_CO[20] I0=CIC.d3_2[19] I1=CIC.d2_2[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[18] CO=CIC.d3_2_SB_CARRY_I0_CO[19] I0=CIC.d3_2[18] I1=CIC.d2_2[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[17] CO=CIC.d3_2_SB_CARRY_I0_CO[18] I0=CIC.d3_2[17] I1=CIC.d2_2[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[16] CO=CIC.d3_2_SB_CARRY_I0_CO[17] I0=CIC.d3_2[16] I1=CIC.d2_2[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[15] CO=CIC.d3_2_SB_CARRY_I0_CO[16] I0=CIC.d3_2[15] I1=CIC.d2_2[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[14] CO=CIC.d3_2_SB_CARRY_I0_CO[15] I0=CIC.d3_2[14] I1=CIC.d2_2[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[13] CO=CIC.d3_2_SB_CARRY_I0_CO[14] I0=CIC.d3_2[13] I1=CIC.d2_2[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[12] CO=CIC.d3_2_SB_CARRY_I0_CO[13] I0=CIC.d3_2[12] I1=CIC.d2_2[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[7] CO=CIC.d3_2_SB_CARRY_I0_CO[8] I0=CIC.d3_2[7] I1=CIC.d2_2[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[11] CO=CIC.d3_2_SB_CARRY_I0_CO[12] I0=CIC.d3_2[11] I1=CIC.d2_2[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[10] CO=CIC.d3_2_SB_CARRY_I0_CO[11] I0=CIC.d3_2[10] I1=CIC.d2_2[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$false CO=CIC.d3_2_SB_CARRY_I0_CO[1] I0=CIC.d3_2[0] I1=CIC.d2_2[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[6] CO=CIC.d3_2_SB_CARRY_I0_CO[7] I0=CIC.d3_2[6] I1=CIC.d2_2[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[5] CO=CIC.d3_2_SB_CARRY_I0_CO[6] I0=CIC.d3_2[5] I1=CIC.d2_2[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[4] CO=CIC.d3_2_SB_CARRY_I0_CO[5] I0=CIC.d3_2[4] I1=CIC.d2_2[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[3] CO=CIC.d3_2_SB_CARRY_I0_CO[4] I0=CIC.d3_2[3] I1=CIC.d2_2[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[2] CO=CIC.d3_2_SB_CARRY_I0_CO[3] I0=CIC.d3_2[2] I1=CIC.d2_2[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[22] CO=CIC.d3_2_SB_CARRY_I0_CO[23] I0=CIC.d3_2[22] I1=CIC.d2_2[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d3_2_SB_CARRY_I0_CO[21] CO=CIC.d3_2_SB_CARRY_I0_CO[22] I0=CIC.d3_2[21] I1=CIC.d2_2[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[23] Q=CIC.d3_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[22] Q=CIC.d3_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[13] Q=CIC.d3_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[12] Q=CIC.d3_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[11] Q=CIC.d3_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[10] Q=CIC.d3_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[9] Q=CIC.d3_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[8] Q=CIC.d3_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[7] Q=CIC.d3_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[6] Q=CIC.d3_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[5] Q=CIC.d3_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[4] Q=CIC.d3_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[21] Q=CIC.d3_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[3] Q=CIC.d3_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[2] Q=CIC.d3_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[1] Q=CIC.d3_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[0] Q=CIC.d3_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[20] Q=CIC.d3_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[19] Q=CIC.d3_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[18] Q=CIC.d3_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[17] Q=CIC.d3_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[16] Q=CIC.d3_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[15] Q=CIC.d3_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.d3_2_SB_DFF_Q_D[14] Q=CIC.d3_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=CIC.d3_2[9] I2=CIC.d2_2[9] I3=CIC.d3_2_SB_CARRY_I0_CO[9] O=CIC.d3_2_SB_DFF_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[8] I2=CIC.d2_2[8] I3=CIC.d3_2_SB_CARRY_I0_CO[8] O=CIC.d3_2_SB_DFF_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[21] I2=CIC.d2_2[21] I3=CIC.d3_2_SB_CARRY_I0_CO[21] O=CIC.d3_2_SB_DFF_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[20] I2=CIC.d2_2[20] I3=CIC.d3_2_SB_CARRY_I0_CO[20] O=CIC.d3_2_SB_DFF_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[1] I2=CIC.d2_2[1] I3=CIC.d3_2_SB_CARRY_I0_CO[1] O=CIC.d3_2_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[19] I2=CIC.d2_2[19] I3=CIC.d3_2_SB_CARRY_I0_CO[19] O=CIC.d3_2_SB_DFF_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[18] I2=CIC.d2_2[18] I3=CIC.d3_2_SB_CARRY_I0_CO[18] O=CIC.d3_2_SB_DFF_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[17] I2=CIC.d2_2[17] I3=CIC.d3_2_SB_CARRY_I0_CO[17] O=CIC.d3_2_SB_DFF_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[16] I2=CIC.d2_2[16] I3=CIC.d3_2_SB_CARRY_I0_CO[16] O=CIC.d3_2_SB_DFF_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[15] I2=CIC.d2_2[15] I3=CIC.d3_2_SB_CARRY_I0_CO[15] O=CIC.d3_2_SB_DFF_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[14] I2=CIC.d2_2[14] I3=CIC.d3_2_SB_CARRY_I0_CO[14] O=CIC.d3_2_SB_DFF_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[13] I2=CIC.d2_2[13] I3=CIC.d3_2_SB_CARRY_I0_CO[13] O=CIC.d3_2_SB_DFF_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[7] I2=CIC.d2_2[7] I3=CIC.d3_2_SB_CARRY_I0_CO[7] O=CIC.d3_2_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[12] I2=CIC.d2_2[12] I3=CIC.d3_2_SB_CARRY_I0_CO[12] O=CIC.d3_2_SB_DFF_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[11] I2=CIC.d2_2[11] I3=CIC.d3_2_SB_CARRY_I0_CO[11] O=CIC.d3_2_SB_DFF_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[10] I2=CIC.d2_2[10] I3=CIC.d3_2_SB_CARRY_I0_CO[10] O=CIC.d3_2_SB_DFF_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[0] I2=CIC.d2_2[0] I3=$false O=CIC.d3_2_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[6] I2=CIC.d2_2[6] I3=CIC.d3_2_SB_CARRY_I0_CO[6] O=CIC.d3_2_SB_DFF_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[5] I2=CIC.d2_2[5] I3=CIC.d3_2_SB_CARRY_I0_CO[5] O=CIC.d3_2_SB_DFF_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[4] I2=CIC.d2_2[4] I3=CIC.d3_2_SB_CARRY_I0_CO[4] O=CIC.d3_2_SB_DFF_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[3] I2=CIC.d2_2[3] I3=CIC.d3_2_SB_CARRY_I0_CO[3] O=CIC.d3_2_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[2] I2=CIC.d2_2[2] I3=CIC.d3_2_SB_CARRY_I0_CO[2] O=CIC.d3_2_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[23] I2=CIC.d2_2[23] I3=CIC.d3_2_SB_CARRY_I0_CO[23] O=CIC.d3_2_SB_DFF_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d3_2[22] I2=CIC.d2_2[22] I3=CIC.d3_2_SB_CARRY_I0_CO[22] O=CIC.d3_2_SB_DFF_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:164.11-164.22|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[9] CO=CIC.d6_1_SB_CARRY_I0_CO[10] I0=CIC.d6_1[9] I1=CIC.d_d6_1_SB_LUT4_I3_O[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[8] CO=CIC.d6_1_SB_CARRY_I0_CO[9] I0=CIC.d6_1[8] I1=CIC.d_d6_1_SB_LUT4_I3_O[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[20] CO=CIC.d6_1_SB_CARRY_I0_CO[21] I0=CIC.d6_1[20] I1=CIC.d_d6_1_SB_LUT4_I3_O[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[1] CO=CIC.d6_1_SB_CARRY_I0_CO[2] I0=CIC.d6_1[1] I1=CIC.d_d6_1_SB_LUT4_I3_O[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[19] CO=CIC.d6_1_SB_CARRY_I0_CO[20] I0=CIC.d6_1[19] I1=CIC.d_d6_1_SB_LUT4_I3_O[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[18] CO=CIC.d6_1_SB_CARRY_I0_CO[19] I0=CIC.d6_1[18] I1=CIC.d_d6_1_SB_LUT4_I3_O[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[17] CO=CIC.d6_1_SB_CARRY_I0_CO[18] I0=CIC.d6_1[17] I1=CIC.d_d6_1_SB_LUT4_I3_O[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[16] CO=CIC.d6_1_SB_CARRY_I0_CO[17] I0=CIC.d6_1[16] I1=CIC.d_d6_1_SB_LUT4_I3_O[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[15] CO=CIC.d6_1_SB_CARRY_I0_CO[16] I0=CIC.d6_1[15] I1=CIC.d_d6_1_SB_LUT4_I3_O[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[14] CO=CIC.d6_1_SB_CARRY_I0_CO[15] I0=CIC.d6_1[14] I1=CIC.d_d6_1_SB_LUT4_I3_O[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[13] CO=CIC.d6_1_SB_CARRY_I0_CO[14] I0=CIC.d6_1[13] I1=CIC.d_d6_1_SB_LUT4_I3_O[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[12] CO=CIC.d6_1_SB_CARRY_I0_CO[13] I0=CIC.d6_1[12] I1=CIC.d_d6_1_SB_LUT4_I3_O[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[7] CO=CIC.d6_1_SB_CARRY_I0_CO[8] I0=CIC.d6_1[7] I1=CIC.d_d6_1_SB_LUT4_I3_O[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[11] CO=CIC.d6_1_SB_CARRY_I0_CO[12] I0=CIC.d6_1[11] I1=CIC.d_d6_1_SB_LUT4_I3_O[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[10] CO=CIC.d6_1_SB_CARRY_I0_CO[11] I0=CIC.d6_1[10] I1=CIC.d_d6_1_SB_LUT4_I3_O[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=CIC.d6_1_SB_CARRY_I0_CO[1] I0=CIC.d6_1[0] I1=CIC.d_d6_1_SB_LUT4_I3_O[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[6] CO=CIC.d6_1_SB_CARRY_I0_CO[7] I0=CIC.d6_1[6] I1=CIC.d_d6_1_SB_LUT4_I3_O[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[5] CO=CIC.d6_1_SB_CARRY_I0_CO[6] I0=CIC.d6_1[5] I1=CIC.d_d6_1_SB_LUT4_I3_O[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[4] CO=CIC.d6_1_SB_CARRY_I0_CO[5] I0=CIC.d6_1[4] I1=CIC.d_d6_1_SB_LUT4_I3_O[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[3] CO=CIC.d6_1_SB_CARRY_I0_CO[4] I0=CIC.d6_1[3] I1=CIC.d_d6_1_SB_LUT4_I3_O[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[2] CO=CIC.d6_1_SB_CARRY_I0_CO[3] I0=CIC.d6_1[2] I1=CIC.d_d6_1_SB_LUT4_I3_O[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[22] CO=CIC.d6_1_SB_CARRY_I0_CO[23] I0=CIC.d6_1[22] I1=CIC.d_d6_1_SB_LUT4_I3_O[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_1_SB_CARRY_I0_CO[21] CO=CIC.d6_1_SB_CARRY_I0_CO[22] I0=CIC.d6_1[21] I1=CIC.d_d6_1_SB_LUT4_I3_O[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[23] E=CIC.v_comb Q=CIC.d6_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[22] E=CIC.v_comb Q=CIC.d6_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[13] E=CIC.v_comb Q=CIC.d6_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[12] E=CIC.v_comb Q=CIC.d6_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[11] E=CIC.v_comb Q=CIC.d6_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[10] E=CIC.v_comb Q=CIC.d6_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[9] E=CIC.v_comb Q=CIC.d6_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[8] E=CIC.v_comb Q=CIC.d6_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[7] E=CIC.v_comb Q=CIC.d6_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[6] E=CIC.v_comb Q=CIC.d6_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[5] E=CIC.v_comb Q=CIC.d6_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[4] E=CIC.v_comb Q=CIC.d6_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[21] E=CIC.v_comb Q=CIC.d6_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[3] E=CIC.v_comb Q=CIC.d6_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[2] E=CIC.v_comb Q=CIC.d6_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[1] E=CIC.v_comb Q=CIC.d6_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[0] E=CIC.v_comb Q=CIC.d6_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[20] E=CIC.v_comb Q=CIC.d6_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[19] E=CIC.v_comb Q=CIC.d6_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[18] E=CIC.v_comb Q=CIC.d6_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[17] E=CIC.v_comb Q=CIC.d6_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[16] E=CIC.v_comb Q=CIC.d6_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[15] E=CIC.v_comb Q=CIC.d6_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1_SB_DFFE_Q_D[14] E=CIC.v_comb Q=CIC.d6_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=CIC.d6_1[9] I2=CIC.d_d6_1_SB_LUT4_I3_O[9] I3=CIC.d6_1_SB_CARRY_I0_CO[9] O=CIC.d7_1_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[8] I2=CIC.d_d6_1_SB_LUT4_I3_O[8] I3=CIC.d6_1_SB_CARRY_I0_CO[8] O=CIC.d7_1_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[20] I2=CIC.d_d6_1_SB_LUT4_I3_O[20] I3=CIC.d6_1_SB_CARRY_I0_CO[20] O=CIC.d7_1_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[1] I2=CIC.d_d6_1_SB_LUT4_I3_O[1] I3=CIC.d6_1_SB_CARRY_I0_CO[1] O=CIC.d7_1_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[19] I2=CIC.d_d6_1_SB_LUT4_I3_O[19] I3=CIC.d6_1_SB_CARRY_I0_CO[19] O=CIC.d7_1_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[18] I2=CIC.d_d6_1_SB_LUT4_I3_O[18] I3=CIC.d6_1_SB_CARRY_I0_CO[18] O=CIC.d7_1_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[17] I2=CIC.d_d6_1_SB_LUT4_I3_O[17] I3=CIC.d6_1_SB_CARRY_I0_CO[17] O=CIC.d7_1_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[16] I2=CIC.d_d6_1_SB_LUT4_I3_O[16] I3=CIC.d6_1_SB_CARRY_I0_CO[16] O=CIC.d7_1_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[15] I2=CIC.d_d6_1_SB_LUT4_I3_O[15] I3=CIC.d6_1_SB_CARRY_I0_CO[15] O=CIC.d7_1_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[14] I2=CIC.d_d6_1_SB_LUT4_I3_O[14] I3=CIC.d6_1_SB_CARRY_I0_CO[14] O=CIC.d7_1_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[13] I2=CIC.d_d6_1_SB_LUT4_I3_O[13] I3=CIC.d6_1_SB_CARRY_I0_CO[13] O=CIC.d7_1_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[12] I2=CIC.d_d6_1_SB_LUT4_I3_O[12] I3=CIC.d6_1_SB_CARRY_I0_CO[12] O=CIC.d7_1_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[7] I2=CIC.d_d6_1_SB_LUT4_I3_O[7] I3=CIC.d6_1_SB_CARRY_I0_CO[7] O=CIC.d7_1_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[11] I2=CIC.d_d6_1_SB_LUT4_I3_O[11] I3=CIC.d6_1_SB_CARRY_I0_CO[11] O=CIC.d7_1_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[10] I2=CIC.d_d6_1_SB_LUT4_I3_O[10] I3=CIC.d6_1_SB_CARRY_I0_CO[10] O=CIC.d7_1_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[0] I2=CIC.d_d6_1_SB_LUT4_I3_O[0] I3=$true O=CIC.d7_1_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[6] I2=CIC.d_d6_1_SB_LUT4_I3_O[6] I3=CIC.d6_1_SB_CARRY_I0_CO[6] O=CIC.d7_1_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[5] I2=CIC.d_d6_1_SB_LUT4_I3_O[5] I3=CIC.d6_1_SB_CARRY_I0_CO[5] O=CIC.d7_1_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[4] I2=CIC.d_d6_1_SB_LUT4_I3_O[4] I3=CIC.d6_1_SB_CARRY_I0_CO[4] O=CIC.d7_1_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[3] I2=CIC.d_d6_1_SB_LUT4_I3_O[3] I3=CIC.d6_1_SB_CARRY_I0_CO[3] O=CIC.d7_1_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[2] I2=CIC.d_d6_1_SB_LUT4_I3_O[2] I3=CIC.d6_1_SB_CARRY_I0_CO[2] O=CIC.d7_1_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[22] I2=CIC.d_d6_1_SB_LUT4_I3_O[22] I3=CIC.d6_1_SB_CARRY_I0_CO[22] O=CIC.d7_1_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_1[21] I2=CIC.d_d6_1_SB_LUT4_I3_O[21] I3=CIC.d6_1_SB_CARRY_I0_CO[21] O=CIC.d7_1_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[9] CO=CIC.d6_2_SB_CARRY_I0_CO[10] I0=CIC.d6_2[9] I1=CIC.d_d6_2_SB_LUT4_I3_O[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[8] CO=CIC.d6_2_SB_CARRY_I0_CO[9] I0=CIC.d6_2[8] I1=CIC.d_d6_2_SB_LUT4_I3_O[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[20] CO=CIC.d6_2_SB_CARRY_I0_CO[21] I0=CIC.d6_2[20] I1=CIC.d_d6_2_SB_LUT4_I3_O[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[1] CO=CIC.d6_2_SB_CARRY_I0_CO[2] I0=CIC.d6_2[1] I1=CIC.d_d6_2_SB_LUT4_I3_O[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[19] CO=CIC.d6_2_SB_CARRY_I0_CO[20] I0=CIC.d6_2[19] I1=CIC.d_d6_2_SB_LUT4_I3_O[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[18] CO=CIC.d6_2_SB_CARRY_I0_CO[19] I0=CIC.d6_2[18] I1=CIC.d_d6_2_SB_LUT4_I3_O[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[17] CO=CIC.d6_2_SB_CARRY_I0_CO[18] I0=CIC.d6_2[17] I1=CIC.d_d6_2_SB_LUT4_I3_O[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[16] CO=CIC.d6_2_SB_CARRY_I0_CO[17] I0=CIC.d6_2[16] I1=CIC.d_d6_2_SB_LUT4_I3_O[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[15] CO=CIC.d6_2_SB_CARRY_I0_CO[16] I0=CIC.d6_2[15] I1=CIC.d_d6_2_SB_LUT4_I3_O[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[14] CO=CIC.d6_2_SB_CARRY_I0_CO[15] I0=CIC.d6_2[14] I1=CIC.d_d6_2_SB_LUT4_I3_O[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[13] CO=CIC.d6_2_SB_CARRY_I0_CO[14] I0=CIC.d6_2[13] I1=CIC.d_d6_2_SB_LUT4_I3_O[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[12] CO=CIC.d6_2_SB_CARRY_I0_CO[13] I0=CIC.d6_2[12] I1=CIC.d_d6_2_SB_LUT4_I3_O[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[7] CO=CIC.d6_2_SB_CARRY_I0_CO[8] I0=CIC.d6_2[7] I1=CIC.d_d6_2_SB_LUT4_I3_O[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[11] CO=CIC.d6_2_SB_CARRY_I0_CO[12] I0=CIC.d6_2[11] I1=CIC.d_d6_2_SB_LUT4_I3_O[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[10] CO=CIC.d6_2_SB_CARRY_I0_CO[11] I0=CIC.d6_2[10] I1=CIC.d_d6_2_SB_LUT4_I3_O[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=CIC.d6_2_SB_CARRY_I0_CO[1] I0=CIC.d6_2[0] I1=CIC.d_d6_2_SB_LUT4_I3_O[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[6] CO=CIC.d6_2_SB_CARRY_I0_CO[7] I0=CIC.d6_2[6] I1=CIC.d_d6_2_SB_LUT4_I3_O[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[5] CO=CIC.d6_2_SB_CARRY_I0_CO[6] I0=CIC.d6_2[5] I1=CIC.d_d6_2_SB_LUT4_I3_O[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[4] CO=CIC.d6_2_SB_CARRY_I0_CO[5] I0=CIC.d6_2[4] I1=CIC.d_d6_2_SB_LUT4_I3_O[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[3] CO=CIC.d6_2_SB_CARRY_I0_CO[4] I0=CIC.d6_2[3] I1=CIC.d_d6_2_SB_LUT4_I3_O[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[2] CO=CIC.d6_2_SB_CARRY_I0_CO[3] I0=CIC.d6_2[2] I1=CIC.d_d6_2_SB_LUT4_I3_O[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[22] CO=CIC.d6_2_SB_CARRY_I0_CO[23] I0=CIC.d6_2[22] I1=CIC.d_d6_2_SB_LUT4_I3_O[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d6_2_SB_CARRY_I0_CO[21] CO=CIC.d6_2_SB_CARRY_I0_CO[22] I0=CIC.d6_2[21] I1=CIC.d_d6_2_SB_LUT4_I3_O[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[23] E=CIC.v_comb Q=CIC.d6_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[22] E=CIC.v_comb Q=CIC.d6_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[13] E=CIC.v_comb Q=CIC.d6_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[12] E=CIC.v_comb Q=CIC.d6_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[11] E=CIC.v_comb Q=CIC.d6_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[10] E=CIC.v_comb Q=CIC.d6_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[9] E=CIC.v_comb Q=CIC.d6_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[8] E=CIC.v_comb Q=CIC.d6_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[7] E=CIC.v_comb Q=CIC.d6_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[6] E=CIC.v_comb Q=CIC.d6_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[5] E=CIC.v_comb Q=CIC.d6_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[4] E=CIC.v_comb Q=CIC.d6_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[21] E=CIC.v_comb Q=CIC.d6_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[3] E=CIC.v_comb Q=CIC.d6_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[2] E=CIC.v_comb Q=CIC.d6_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[1] E=CIC.v_comb Q=CIC.d6_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[0] E=CIC.v_comb Q=CIC.d6_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[20] E=CIC.v_comb Q=CIC.d6_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[19] E=CIC.v_comb Q=CIC.d6_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[18] E=CIC.v_comb Q=CIC.d6_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[17] E=CIC.v_comb Q=CIC.d6_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[16] E=CIC.v_comb Q=CIC.d6_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[15] E=CIC.v_comb Q=CIC.d6_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2_SB_DFFE_Q_D[14] E=CIC.v_comb Q=CIC.d6_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=CIC.d6_2[9] I2=CIC.d_d6_2_SB_LUT4_I3_O[9] I3=CIC.d6_2_SB_CARRY_I0_CO[9] O=CIC.d7_2_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[8] I2=CIC.d_d6_2_SB_LUT4_I3_O[8] I3=CIC.d6_2_SB_CARRY_I0_CO[8] O=CIC.d7_2_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[20] I2=CIC.d_d6_2_SB_LUT4_I3_O[20] I3=CIC.d6_2_SB_CARRY_I0_CO[20] O=CIC.d7_2_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[1] I2=CIC.d_d6_2_SB_LUT4_I3_O[1] I3=CIC.d6_2_SB_CARRY_I0_CO[1] O=CIC.d7_2_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[19] I2=CIC.d_d6_2_SB_LUT4_I3_O[19] I3=CIC.d6_2_SB_CARRY_I0_CO[19] O=CIC.d7_2_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[18] I2=CIC.d_d6_2_SB_LUT4_I3_O[18] I3=CIC.d6_2_SB_CARRY_I0_CO[18] O=CIC.d7_2_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[17] I2=CIC.d_d6_2_SB_LUT4_I3_O[17] I3=CIC.d6_2_SB_CARRY_I0_CO[17] O=CIC.d7_2_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[16] I2=CIC.d_d6_2_SB_LUT4_I3_O[16] I3=CIC.d6_2_SB_CARRY_I0_CO[16] O=CIC.d7_2_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[15] I2=CIC.d_d6_2_SB_LUT4_I3_O[15] I3=CIC.d6_2_SB_CARRY_I0_CO[15] O=CIC.d7_2_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[14] I2=CIC.d_d6_2_SB_LUT4_I3_O[14] I3=CIC.d6_2_SB_CARRY_I0_CO[14] O=CIC.d7_2_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[13] I2=CIC.d_d6_2_SB_LUT4_I3_O[13] I3=CIC.d6_2_SB_CARRY_I0_CO[13] O=CIC.d7_2_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[12] I2=CIC.d_d6_2_SB_LUT4_I3_O[12] I3=CIC.d6_2_SB_CARRY_I0_CO[12] O=CIC.d7_2_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[7] I2=CIC.d_d6_2_SB_LUT4_I3_O[7] I3=CIC.d6_2_SB_CARRY_I0_CO[7] O=CIC.d7_2_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[11] I2=CIC.d_d6_2_SB_LUT4_I3_O[11] I3=CIC.d6_2_SB_CARRY_I0_CO[11] O=CIC.d7_2_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[10] I2=CIC.d_d6_2_SB_LUT4_I3_O[10] I3=CIC.d6_2_SB_CARRY_I0_CO[10] O=CIC.d7_2_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[0] I2=CIC.d_d6_2_SB_LUT4_I3_O[0] I3=$true O=CIC.d7_2_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[6] I2=CIC.d_d6_2_SB_LUT4_I3_O[6] I3=CIC.d6_2_SB_CARRY_I0_CO[6] O=CIC.d7_2_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[5] I2=CIC.d_d6_2_SB_LUT4_I3_O[5] I3=CIC.d6_2_SB_CARRY_I0_CO[5] O=CIC.d7_2_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[4] I2=CIC.d_d6_2_SB_LUT4_I3_O[4] I3=CIC.d6_2_SB_CARRY_I0_CO[4] O=CIC.d7_2_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[3] I2=CIC.d_d6_2_SB_LUT4_I3_O[3] I3=CIC.d6_2_SB_CARRY_I0_CO[3] O=CIC.d7_2_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[2] I2=CIC.d_d6_2_SB_LUT4_I3_O[2] I3=CIC.d6_2_SB_CARRY_I0_CO[2] O=CIC.d7_2_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[22] I2=CIC.d_d6_2_SB_LUT4_I3_O[22] I3=CIC.d6_2_SB_CARRY_I0_CO[22] O=CIC.d7_2_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d6_2[21] I2=CIC.d_d6_2_SB_LUT4_I3_O[21] I3=CIC.d6_2_SB_CARRY_I0_CO[21] O=CIC.d7_2_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=CIC.d7_1[9] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=CIC.d7_1[8] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[20] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[21] I0=CIC.d7_1[20] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[1] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=CIC.d7_1[1] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[19] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[20] I0=CIC.d7_1[19] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[18] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[19] I0=CIC.d7_1[18] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[17] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[18] I0=CIC.d7_1[17] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[16] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[17] I0=CIC.d7_1[16] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[15] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[16] I0=CIC.d7_1[15] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=CIC.d7_1[14] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=CIC.d7_1[13] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=CIC.d7_1[12] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=CIC.d7_1[7] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=CIC.d7_1[11] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=CIC.d7_1[10] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I0=CIC.d7_1[0] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=CIC.d7_1[6] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=CIC.d7_1[5] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=CIC.d7_1[4] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=CIC.d7_1[3] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=CIC.d7_1[2] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[22] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[23] I0=CIC.d7_1[22] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[21] CO=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[22] I0=CIC.d7_1[21] I1=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[23] E=CIC.v_comb Q=CIC.d7_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[22] E=CIC.v_comb Q=CIC.d7_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[13] E=CIC.v_comb Q=CIC.d7_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[12] E=CIC.v_comb Q=CIC.d7_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[11] E=CIC.v_comb Q=CIC.d7_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[10] E=CIC.v_comb Q=CIC.d7_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[9] E=CIC.v_comb Q=CIC.d7_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[8] E=CIC.v_comb Q=CIC.d7_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[7] E=CIC.v_comb Q=CIC.d7_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[6] E=CIC.v_comb Q=CIC.d7_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[5] E=CIC.v_comb Q=CIC.d7_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[4] E=CIC.v_comb Q=CIC.d7_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[21] E=CIC.v_comb Q=CIC.d7_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[3] E=CIC.v_comb Q=CIC.d7_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[2] E=CIC.v_comb Q=CIC.d7_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[1] E=CIC.v_comb Q=CIC.d7_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[0] E=CIC.v_comb Q=CIC.d7_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[20] E=CIC.v_comb Q=CIC.d7_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[19] E=CIC.v_comb Q=CIC.d7_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[18] E=CIC.v_comb Q=CIC.d7_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[17] E=CIC.v_comb Q=CIC.d7_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[16] E=CIC.v_comb Q=CIC.d7_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[15] E=CIC.v_comb Q=CIC.d7_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1_SB_DFFE_Q_D[14] E=CIC.v_comb Q=CIC.d7_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=CIC.d7_2[9] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=CIC.d7_2[8] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[20] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[21] I0=CIC.d7_2[20] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[1] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=CIC.d7_2[1] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[19] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[20] I0=CIC.d7_2[19] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[18] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[19] I0=CIC.d7_2[18] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[17] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[18] I0=CIC.d7_2[17] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[16] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[17] I0=CIC.d7_2[16] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[15] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[16] I0=CIC.d7_2[15] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=CIC.d7_2[14] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=CIC.d7_2[13] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=CIC.d7_2[12] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=CIC.d7_2[7] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=CIC.d7_2[11] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=CIC.d7_2[10] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[1] I0=CIC.d7_2[0] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=CIC.d7_2[6] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=CIC.d7_2[5] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=CIC.d7_2[4] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=CIC.d7_2[3] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=CIC.d7_2[2] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[22] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[23] I0=CIC.d7_2[22] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[21] CO=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[22] I0=CIC.d7_2[21] I1=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[23] E=CIC.v_comb Q=CIC.d7_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[22] E=CIC.v_comb Q=CIC.d7_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[13] E=CIC.v_comb Q=CIC.d7_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[12] E=CIC.v_comb Q=CIC.d7_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[11] E=CIC.v_comb Q=CIC.d7_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[10] E=CIC.v_comb Q=CIC.d7_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[9] E=CIC.v_comb Q=CIC.d7_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[8] E=CIC.v_comb Q=CIC.d7_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[7] E=CIC.v_comb Q=CIC.d7_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[6] E=CIC.v_comb Q=CIC.d7_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[5] E=CIC.v_comb Q=CIC.d7_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[4] E=CIC.v_comb Q=CIC.d7_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[21] E=CIC.v_comb Q=CIC.d7_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[3] E=CIC.v_comb Q=CIC.d7_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[2] E=CIC.v_comb Q=CIC.d7_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[1] E=CIC.v_comb Q=CIC.d7_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[0] E=CIC.v_comb Q=CIC.d7_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[20] E=CIC.v_comb Q=CIC.d7_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[19] E=CIC.v_comb Q=CIC.d7_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[18] E=CIC.v_comb Q=CIC.d7_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[17] E=CIC.v_comb Q=CIC.d7_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[16] E=CIC.v_comb Q=CIC.d7_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[15] E=CIC.v_comb Q=CIC.d7_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2_SB_DFFE_Q_D[14] E=CIC.v_comb Q=CIC.d7_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[23] E=CIC.v_comb Q=CIC.d8_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[22] E=CIC.v_comb Q=CIC.d8_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[13] E=CIC.v_comb Q=CIC.d8_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[12] E=CIC.v_comb Q=CIC.d8_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[11] E=CIC.v_comb Q=CIC.d8_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[10] E=CIC.v_comb Q=CIC.d8_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[9] E=CIC.v_comb Q=CIC.d8_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[8] E=CIC.v_comb Q=CIC.d8_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[21] E=CIC.v_comb Q=CIC.d8_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[20] E=CIC.v_comb Q=CIC.d8_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[19] E=CIC.v_comb Q=CIC.d8_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[18] E=CIC.v_comb Q=CIC.d8_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[17] E=CIC.v_comb Q=CIC.d8_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[16] E=CIC.v_comb Q=CIC.d8_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[15] E=CIC.v_comb Q=CIC.d8_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_1_SB_DFFE_Q_D[14] E=CIC.v_comb Q=CIC.d8_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=CIC.d7_1[9] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[9] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=CIC.d8_1_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[8] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[8] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=CIC.d8_1_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[15] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[15] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=CIC.d8_1_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[14] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[14] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=CIC.d8_1_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[13] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[13] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=CIC.d8_1_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[12] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[12] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=CIC.d8_1_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[11] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[11] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=CIC.d8_1_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[10] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[10] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=CIC.d8_1_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=CIC.d_d7_1[23] I1=CIC.d7_1[23] I2=$false I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[23] O=CIC.d8_1_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=CIC.d7_1[22] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[22] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[22] O=CIC.d8_1_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[21] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[21] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[21] O=CIC.d8_1_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[20] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[20] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[20] O=CIC.d8_1_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[19] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[19] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[19] O=CIC.d8_1_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[18] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[18] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[18] O=CIC.d8_1_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[17] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[17] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[17] O=CIC.d8_1_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_1[16] I2=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[16] I3=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[16] O=CIC.d8_1_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:203.13-203.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[23] E=CIC.v_comb Q=CIC.d8_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[22] E=CIC.v_comb Q=CIC.d8_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[13] E=CIC.v_comb Q=CIC.d8_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[12] E=CIC.v_comb Q=CIC.d8_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[11] E=CIC.v_comb Q=CIC.d8_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[10] E=CIC.v_comb Q=CIC.d8_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[9] E=CIC.v_comb Q=CIC.d8_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[8] E=CIC.v_comb Q=CIC.d8_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[21] E=CIC.v_comb Q=CIC.d8_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[20] E=CIC.v_comb Q=CIC.d8_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[19] E=CIC.v_comb Q=CIC.d8_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[18] E=CIC.v_comb Q=CIC.d8_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[17] E=CIC.v_comb Q=CIC.d8_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[16] E=CIC.v_comb Q=CIC.d8_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[15] E=CIC.v_comb Q=CIC.d8_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d8_2_SB_DFFE_Q_D[14] E=CIC.v_comb Q=CIC.d8_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=CIC.d7_2[9] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[9] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=CIC.d8_2_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[8] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[8] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=CIC.d8_2_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[15] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[15] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=CIC.d8_2_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[14] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[14] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=CIC.d8_2_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[13] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[13] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=CIC.d8_2_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[12] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[12] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=CIC.d8_2_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[11] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[11] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=CIC.d8_2_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[10] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[10] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=CIC.d8_2_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=CIC.d_d7_2[23] I1=CIC.d7_2[23] I2=$false I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[23] O=CIC.d8_2_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=CIC.d7_2[22] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[22] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[22] O=CIC.d8_2_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[21] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[21] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[21] O=CIC.d8_2_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[20] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[20] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[20] O=CIC.d8_2_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[19] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[19] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[19] O=CIC.d8_2_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[18] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[18] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[18] O=CIC.d8_2_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[17] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[17] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[17] O=CIC.d8_2_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d7_2[16] I2=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[16] I3=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[16] O=CIC.d8_2_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:204.13-204.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[23] E=CIC.v_comb Q=CIC.d_d6_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[22] E=CIC.v_comb Q=CIC.d_d6_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[13] E=CIC.v_comb Q=CIC.d_d6_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[12] E=CIC.v_comb Q=CIC.d_d6_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[11] E=CIC.v_comb Q=CIC.d_d6_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[10] E=CIC.v_comb Q=CIC.d_d6_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[9] E=CIC.v_comb Q=CIC.d_d6_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[8] E=CIC.v_comb Q=CIC.d_d6_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[7] E=CIC.v_comb Q=CIC.d_d6_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[6] E=CIC.v_comb Q=CIC.d_d6_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[5] E=CIC.v_comb Q=CIC.d_d6_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[4] E=CIC.v_comb Q=CIC.d_d6_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[21] E=CIC.v_comb Q=CIC.d_d6_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[3] E=CIC.v_comb Q=CIC.d_d6_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[2] E=CIC.v_comb Q=CIC.d_d6_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[1] E=CIC.v_comb Q=CIC.d_d6_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[0] E=CIC.v_comb Q=CIC.d_d6_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[20] E=CIC.v_comb Q=CIC.d_d6_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[19] E=CIC.v_comb Q=CIC.d_d6_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[18] E=CIC.v_comb Q=CIC.d_d6_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[17] E=CIC.v_comb Q=CIC.d_d6_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[16] E=CIC.v_comb Q=CIC.d_d6_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[15] E=CIC.v_comb Q=CIC.d_d6_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_1[14] E=CIC.v_comb Q=CIC.d_d6_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=CIC.d_d6_1[23] I1=CIC.d6_1[23] I2=$false I3=CIC.d6_1_SB_CARRY_I0_CO[23] O=CIC.d7_1_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:199.13-199.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[22] O=CIC.d_d6_1_SB_LUT4_I3_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[21] O=CIC.d_d6_1_SB_LUT4_I3_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[12] O=CIC.d_d6_1_SB_LUT4_I3_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[11] O=CIC.d_d6_1_SB_LUT4_I3_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[10] O=CIC.d_d6_1_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[9] O=CIC.d_d6_1_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[8] O=CIC.d_d6_1_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[7] O=CIC.d_d6_1_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[6] O=CIC.d_d6_1_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[5] O=CIC.d_d6_1_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[4] O=CIC.d_d6_1_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[3] O=CIC.d_d6_1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[20] O=CIC.d_d6_1_SB_LUT4_I3_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[2] O=CIC.d_d6_1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[1] O=CIC.d_d6_1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[0] O=CIC.d_d6_1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[19] O=CIC.d_d6_1_SB_LUT4_I3_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[18] O=CIC.d_d6_1_SB_LUT4_I3_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[17] O=CIC.d_d6_1_SB_LUT4_I3_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[16] O=CIC.d_d6_1_SB_LUT4_I3_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[15] O=CIC.d_d6_1_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[14] O=CIC.d_d6_1_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_1[13] O=CIC.d_d6_1_SB_LUT4_I3_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[23] E=CIC.v_comb Q=CIC.d_d6_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[22] E=CIC.v_comb Q=CIC.d_d6_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[13] E=CIC.v_comb Q=CIC.d_d6_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[12] E=CIC.v_comb Q=CIC.d_d6_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[11] E=CIC.v_comb Q=CIC.d_d6_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[10] E=CIC.v_comb Q=CIC.d_d6_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[9] E=CIC.v_comb Q=CIC.d_d6_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[8] E=CIC.v_comb Q=CIC.d_d6_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[7] E=CIC.v_comb Q=CIC.d_d6_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[6] E=CIC.v_comb Q=CIC.d_d6_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[5] E=CIC.v_comb Q=CIC.d_d6_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[4] E=CIC.v_comb Q=CIC.d_d6_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[21] E=CIC.v_comb Q=CIC.d_d6_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[3] E=CIC.v_comb Q=CIC.d_d6_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[2] E=CIC.v_comb Q=CIC.d_d6_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[1] E=CIC.v_comb Q=CIC.d_d6_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[0] E=CIC.v_comb Q=CIC.d_d6_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[20] E=CIC.v_comb Q=CIC.d_d6_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[19] E=CIC.v_comb Q=CIC.d_d6_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[18] E=CIC.v_comb Q=CIC.d_d6_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[17] E=CIC.v_comb Q=CIC.d_d6_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[16] E=CIC.v_comb Q=CIC.d_d6_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[15] E=CIC.v_comb Q=CIC.d_d6_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d6_2[14] E=CIC.v_comb Q=CIC.d_d6_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=CIC.d_d6_2[23] I1=CIC.d6_2[23] I2=$false I3=CIC.d6_2_SB_CARRY_I0_CO[23] O=CIC.d7_2_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:200.13-200.26|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[22] O=CIC.d_d6_2_SB_LUT4_I3_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[21] O=CIC.d_d6_2_SB_LUT4_I3_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[12] O=CIC.d_d6_2_SB_LUT4_I3_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[11] O=CIC.d_d6_2_SB_LUT4_I3_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[10] O=CIC.d_d6_2_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[9] O=CIC.d_d6_2_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[8] O=CIC.d_d6_2_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[7] O=CIC.d_d6_2_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[6] O=CIC.d_d6_2_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[5] O=CIC.d_d6_2_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[4] O=CIC.d_d6_2_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[3] O=CIC.d_d6_2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[20] O=CIC.d_d6_2_SB_LUT4_I3_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[2] O=CIC.d_d6_2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[1] O=CIC.d_d6_2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[0] O=CIC.d_d6_2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[19] O=CIC.d_d6_2_SB_LUT4_I3_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[18] O=CIC.d_d6_2_SB_LUT4_I3_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[17] O=CIC.d_d6_2_SB_LUT4_I3_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[16] O=CIC.d_d6_2_SB_LUT4_I3_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[15] O=CIC.d_d6_2_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[14] O=CIC.d_d6_2_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d6_2[13] O=CIC.d_d6_2_SB_LUT4_I3_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[23] E=CIC.v_comb Q=CIC.d_d7_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[22] E=CIC.v_comb Q=CIC.d_d7_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[13] E=CIC.v_comb Q=CIC.d_d7_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[12] E=CIC.v_comb Q=CIC.d_d7_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[11] E=CIC.v_comb Q=CIC.d_d7_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[10] E=CIC.v_comb Q=CIC.d_d7_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[9] E=CIC.v_comb Q=CIC.d_d7_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[8] E=CIC.v_comb Q=CIC.d_d7_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[7] E=CIC.v_comb Q=CIC.d_d7_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[6] E=CIC.v_comb Q=CIC.d_d7_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[5] E=CIC.v_comb Q=CIC.d_d7_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[4] E=CIC.v_comb Q=CIC.d_d7_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[21] E=CIC.v_comb Q=CIC.d_d7_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[3] E=CIC.v_comb Q=CIC.d_d7_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[2] E=CIC.v_comb Q=CIC.d_d7_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[1] E=CIC.v_comb Q=CIC.d_d7_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[0] E=CIC.v_comb Q=CIC.d_d7_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[20] E=CIC.v_comb Q=CIC.d_d7_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[19] E=CIC.v_comb Q=CIC.d_d7_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[18] E=CIC.v_comb Q=CIC.d_d7_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[17] E=CIC.v_comb Q=CIC.d_d7_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[16] E=CIC.v_comb Q=CIC.d_d7_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[15] E=CIC.v_comb Q=CIC.d_d7_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_1[14] E=CIC.v_comb Q=CIC.d_d7_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[22] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[21] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[12] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[11] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[10] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[9] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[8] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[7] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[6] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[5] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[4] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[3] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[20] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[2] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[1] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[0] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[19] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[18] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[17] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[16] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[15] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[14] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_1[13] O=CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[23] E=CIC.v_comb Q=CIC.d_d7_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[22] E=CIC.v_comb Q=CIC.d_d7_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[13] E=CIC.v_comb Q=CIC.d_d7_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[12] E=CIC.v_comb Q=CIC.d_d7_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[11] E=CIC.v_comb Q=CIC.d_d7_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[10] E=CIC.v_comb Q=CIC.d_d7_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[9] E=CIC.v_comb Q=CIC.d_d7_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[8] E=CIC.v_comb Q=CIC.d_d7_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[7] E=CIC.v_comb Q=CIC.d_d7_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[6] E=CIC.v_comb Q=CIC.d_d7_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[5] E=CIC.v_comb Q=CIC.d_d7_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[4] E=CIC.v_comb Q=CIC.d_d7_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[21] E=CIC.v_comb Q=CIC.d_d7_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[3] E=CIC.v_comb Q=CIC.d_d7_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[2] E=CIC.v_comb Q=CIC.d_d7_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[1] E=CIC.v_comb Q=CIC.d_d7_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[0] E=CIC.v_comb Q=CIC.d_d7_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[20] E=CIC.v_comb Q=CIC.d_d7_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[19] E=CIC.v_comb Q=CIC.d_d7_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[18] E=CIC.v_comb Q=CIC.d_d7_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[17] E=CIC.v_comb Q=CIC.d_d7_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[16] E=CIC.v_comb Q=CIC.d_d7_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[15] E=CIC.v_comb Q=CIC.d_d7_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d7_2[14] E=CIC.v_comb Q=CIC.d_d7_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[22] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[21] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[12] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[11] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[10] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[9] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[8] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[7] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[6] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[5] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[4] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[3] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[20] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[2] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[1] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[0] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[19] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[18] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[17] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[16] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[15] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[14] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d7_2[13] O=CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[23] E=CIC.v_comb Q=CIC.d_d_tmp_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[22] E=CIC.v_comb Q=CIC.d_d_tmp_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[13] E=CIC.v_comb Q=CIC.d_d_tmp_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[12] E=CIC.v_comb Q=CIC.d_d_tmp_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[11] E=CIC.v_comb Q=CIC.d_d_tmp_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[10] E=CIC.v_comb Q=CIC.d_d_tmp_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[9] E=CIC.v_comb Q=CIC.d_d_tmp_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[8] E=CIC.v_comb Q=CIC.d_d_tmp_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[7] E=CIC.v_comb Q=CIC.d_d_tmp_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[6] E=CIC.v_comb Q=CIC.d_d_tmp_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[5] E=CIC.v_comb Q=CIC.d_d_tmp_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[4] E=CIC.v_comb Q=CIC.d_d_tmp_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[21] E=CIC.v_comb Q=CIC.d_d_tmp_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[3] E=CIC.v_comb Q=CIC.d_d_tmp_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[2] E=CIC.v_comb Q=CIC.d_d_tmp_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[1] E=CIC.v_comb Q=CIC.d_d_tmp_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[0] E=CIC.v_comb Q=CIC.d_d_tmp_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[20] E=CIC.v_comb Q=CIC.d_d_tmp_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[19] E=CIC.v_comb Q=CIC.d_d_tmp_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[18] E=CIC.v_comb Q=CIC.d_d_tmp_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[17] E=CIC.v_comb Q=CIC.d_d_tmp_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[16] E=CIC.v_comb Q=CIC.d_d_tmp_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[15] E=CIC.v_comb Q=CIC.d_d_tmp_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_1[14] E=CIC.v_comb Q=CIC.d_d_tmp_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=CIC.d_d_tmp_1[23] I1=CIC.d_tmp_1[23] I2=$false I3=CIC.d_tmp_1_SB_CARRY_I0_CO[23] O=CIC.d6_1_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[22] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[21] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[12] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[11] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[10] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[9] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[8] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[7] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[6] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[5] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[4] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[3] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[20] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[2] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[1] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[0] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[19] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[18] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[17] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[16] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[15] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[14] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_1[13] O=CIC.d_d_tmp_1_SB_LUT4_I3_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[23] E=CIC.v_comb Q=CIC.d_d_tmp_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[22] E=CIC.v_comb Q=CIC.d_d_tmp_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[13] E=CIC.v_comb Q=CIC.d_d_tmp_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[12] E=CIC.v_comb Q=CIC.d_d_tmp_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[11] E=CIC.v_comb Q=CIC.d_d_tmp_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[10] E=CIC.v_comb Q=CIC.d_d_tmp_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[9] E=CIC.v_comb Q=CIC.d_d_tmp_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[8] E=CIC.v_comb Q=CIC.d_d_tmp_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[7] E=CIC.v_comb Q=CIC.d_d_tmp_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[6] E=CIC.v_comb Q=CIC.d_d_tmp_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[5] E=CIC.v_comb Q=CIC.d_d_tmp_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[4] E=CIC.v_comb Q=CIC.d_d_tmp_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[21] E=CIC.v_comb Q=CIC.d_d_tmp_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[3] E=CIC.v_comb Q=CIC.d_d_tmp_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[2] E=CIC.v_comb Q=CIC.d_d_tmp_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[1] E=CIC.v_comb Q=CIC.d_d_tmp_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[0] E=CIC.v_comb Q=CIC.d_d_tmp_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[20] E=CIC.v_comb Q=CIC.d_d_tmp_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[19] E=CIC.v_comb Q=CIC.d_d_tmp_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[18] E=CIC.v_comb Q=CIC.d_d_tmp_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[17] E=CIC.v_comb Q=CIC.d_d_tmp_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[16] E=CIC.v_comb Q=CIC.d_d_tmp_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[15] E=CIC.v_comb Q=CIC.d_d_tmp_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d_tmp_2[14] E=CIC.v_comb Q=CIC.d_d_tmp_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=CIC.d_d_tmp_2[23] I1=CIC.d_tmp_2[23] I2=$false I3=CIC.d_tmp_2_SB_CARRY_I0_CO[23] O=CIC.d6_2_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[22] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[21] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[12] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[11] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[10] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[9] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[8] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[7] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[6] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[5] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[4] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[3] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[20] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[2] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[1] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[0] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[19] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[18] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[17] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[16] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[15] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[14] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_d_tmp_2[13] O=CIC.d_d_tmp_2_SB_LUT4_I3_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_I3 O=CIC.d_out_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_1_I3 O=CIC.d_out_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_10_I3 O=CIC.d_out_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_10_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_10_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[13] O=CIC.d_out_1_SB_LUT4_O_10_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_11_I3 O=CIC.d_out_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_11_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_11_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[12] O=CIC.d_out_1_SB_LUT4_O_11_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_12_I3 O=CIC.d_out_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_12_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_12_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[11] O=CIC.d_out_1_SB_LUT4_O_12_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_13_I3 O=CIC.d_out_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_13_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_13_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[10] O=CIC.d_out_1_SB_LUT4_O_13_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_14_I3 O=CIC.d_out_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_14_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_14_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[9] O=CIC.d_out_1_SB_LUT4_O_14_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_15_I3 O=CIC.d_out_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_15_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_15_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[8] O=CIC.d_out_1_SB_LUT4_O_15_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_1_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_1_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[22] O=CIC.d_out_1_SB_LUT4_O_1_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_2_I3 O=CIC.d_out_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_2_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_2_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[21] O=CIC.d_out_1_SB_LUT4_O_2_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_3_I3 O=CIC.d_out_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_3_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_3_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[20] O=CIC.d_out_1_SB_LUT4_O_3_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_4_I3 O=CIC.d_out_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_4_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_4_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[19] O=CIC.d_out_1_SB_LUT4_O_4_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_5_I3 O=CIC.d_out_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_5_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_5_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[18] O=CIC.d_out_1_SB_LUT4_O_5_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_6_I3 O=CIC.d_out_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_6_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_6_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[17] O=CIC.d_out_1_SB_LUT4_O_6_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_7_I3 O=CIC.d_out_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_7_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_7_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[16] O=CIC.d_out_1_SB_LUT4_O_7_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_8_I3 O=CIC.d_out_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_8_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_8_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[15] O=CIC.d_out_1_SB_LUT4_O_8_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_1_SB_LUT4_O_9_I3 O=CIC.d_out_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_9_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_9_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[14] O=CIC.d_out_1_SB_LUT4_O_9_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=mic_clk_1 D=CIC.d_out_1_SB_LUT4_O_I3_SB_DFFESR_Q_D E=CIC.v_comb Q=CIC.d_out_1_SB_LUT4_O_I3 R=CIC.counter_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_1[23] O=CIC.d_out_1_SB_LUT4_O_I3_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_I3 O=CIC.d_out_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_1_I3 O=CIC.d_out_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_10_I3 O=CIC.d_out_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_10_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_10_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[13] O=CIC.d_out_2_SB_LUT4_O_10_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_11_I3 O=CIC.d_out_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_11_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_11_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[12] O=CIC.d_out_2_SB_LUT4_O_11_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_12_I3 O=CIC.d_out_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_12_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_12_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[11] O=CIC.d_out_2_SB_LUT4_O_12_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_13_I3 O=CIC.d_out_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_13_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[10] O=CIC.d_out_2_SB_LUT4_O_13_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_14_I3 O=CIC.d_out_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_14_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_14_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[9] O=CIC.d_out_2_SB_LUT4_O_14_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_15_I3 O=CIC.d_out_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_15_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_15_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[8] O=CIC.d_out_2_SB_LUT4_O_15_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_1_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[22] O=CIC.d_out_2_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_2_I3 O=CIC.d_out_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_2_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[21] O=CIC.d_out_2_SB_LUT4_O_2_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_3_I3 O=CIC.d_out_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_3_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[20] O=CIC.d_out_2_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_4_I3 O=CIC.d_out_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_4_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[19] O=CIC.d_out_2_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_5_I3 O=CIC.d_out_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_5_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[18] O=CIC.d_out_2_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_6_I3 O=CIC.d_out_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_6_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[17] O=CIC.d_out_2_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_7_I3 O=CIC.d_out_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_7_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[16] O=CIC.d_out_2_SB_LUT4_O_7_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_8_I3 O=CIC.d_out_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_8_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[15] O=CIC.d_out_2_SB_LUT4_O_8_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d_out_2_SB_LUT4_O_9_I3 O=CIC.d_out_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_9_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[14] O=CIC.d_out_2_SB_LUT4_O_9_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=mic_clk_1 D=CIC.d_out_2_SB_LUT4_O_I3_SB_DFFE_Q_D E=CIC.v_comb Q=CIC.d_out_2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:188.1-228.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.d8_2[23] O=CIC.d_out_2_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[9] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[10] I0=CIC.d_tmp_1[9] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[8] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[9] I0=CIC.d_tmp_1[8] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[20] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[21] I0=CIC.d_tmp_1[20] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[1] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[2] I0=CIC.d_tmp_1[1] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[19] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[20] I0=CIC.d_tmp_1[19] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[18] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[19] I0=CIC.d_tmp_1[18] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[17] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[18] I0=CIC.d_tmp_1[17] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[16] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[17] I0=CIC.d_tmp_1[16] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[15] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[16] I0=CIC.d_tmp_1[15] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[14] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[15] I0=CIC.d_tmp_1[14] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[13] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[14] I0=CIC.d_tmp_1[13] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[12] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[13] I0=CIC.d_tmp_1[12] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[7] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[8] I0=CIC.d_tmp_1[7] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[11] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[12] I0=CIC.d_tmp_1[11] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[10] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[11] I0=CIC.d_tmp_1[10] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=CIC.d_tmp_1_SB_CARRY_I0_CO[1] I0=CIC.d_tmp_1[0] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[6] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[7] I0=CIC.d_tmp_1[6] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[5] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[6] I0=CIC.d_tmp_1[5] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[4] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[5] I0=CIC.d_tmp_1[4] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[3] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[4] I0=CIC.d_tmp_1[3] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[2] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[3] I0=CIC.d_tmp_1[2] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[22] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[23] I0=CIC.d_tmp_1[22] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_1_SB_CARRY_I0_CO[21] CO=CIC.d_tmp_1_SB_CARRY_I0_CO[22] I0=CIC.d_tmp_1[21] I1=CIC.d_d_tmp_1_SB_LUT4_I3_O[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[23] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[22] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[13] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[12] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[11] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[10] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[9] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[8] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[7] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[6] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[5] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[4] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[21] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[3] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[2] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[1] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[0] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[20] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[19] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[18] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[17] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[16] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[15] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_1[14] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[9] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[9] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[9] O=CIC.d6_1_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[8] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[8] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[8] O=CIC.d6_1_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[20] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[20] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[20] O=CIC.d6_1_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[1] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[1] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[1] O=CIC.d6_1_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[19] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[19] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[19] O=CIC.d6_1_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[18] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[18] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[18] O=CIC.d6_1_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[17] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[17] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[17] O=CIC.d6_1_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[16] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[16] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[16] O=CIC.d6_1_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[15] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[15] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[15] O=CIC.d6_1_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[14] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[14] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[14] O=CIC.d6_1_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[13] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[13] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[13] O=CIC.d6_1_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[12] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[12] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[12] O=CIC.d6_1_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[7] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[7] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[7] O=CIC.d6_1_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[11] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[11] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[11] O=CIC.d6_1_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[10] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[10] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[10] O=CIC.d6_1_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[0] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[0] I3=$true O=CIC.d6_1_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[6] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[6] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[6] O=CIC.d6_1_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[5] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[5] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[5] O=CIC.d6_1_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[4] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[4] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[4] O=CIC.d6_1_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[3] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[3] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[3] O=CIC.d6_1_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[2] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[2] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[2] O=CIC.d6_1_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[22] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[22] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[22] O=CIC.d6_1_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_1[21] I2=CIC.d_d_tmp_1_SB_LUT4_I3_O[21] I3=CIC.d_tmp_1_SB_CARRY_I0_CO[21] O=CIC.d6_1_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:195.13-195.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[9] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[10] I0=CIC.d_tmp_2[9] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[8] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[9] I0=CIC.d_tmp_2[8] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[20] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[21] I0=CIC.d_tmp_2[20] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[1] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[2] I0=CIC.d_tmp_2[1] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[19] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[20] I0=CIC.d_tmp_2[19] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[18] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[19] I0=CIC.d_tmp_2[18] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[17] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[18] I0=CIC.d_tmp_2[17] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[16] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[17] I0=CIC.d_tmp_2[16] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[15] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[16] I0=CIC.d_tmp_2[15] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[14] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[15] I0=CIC.d_tmp_2[14] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[13] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[14] I0=CIC.d_tmp_2[13] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[12] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[13] I0=CIC.d_tmp_2[12] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[7] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[8] I0=CIC.d_tmp_2[7] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[11] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[12] I0=CIC.d_tmp_2[11] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[10] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[11] I0=CIC.d_tmp_2[10] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=$true CO=CIC.d_tmp_2_SB_CARRY_I0_CO[1] I0=CIC.d_tmp_2[0] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[6] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[7] I0=CIC.d_tmp_2[6] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[5] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[6] I0=CIC.d_tmp_2[5] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[4] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[5] I0=CIC.d_tmp_2[4] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[3] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[4] I0=CIC.d_tmp_2[3] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[2] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[3] I0=CIC.d_tmp_2[2] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[22] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[23] I0=CIC.d_tmp_2[22] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=CIC.d_tmp_2_SB_CARRY_I0_CO[21] CO=CIC.d_tmp_2_SB_CARRY_I0_CO[22] I0=CIC.d_tmp_2[21] I1=CIC.d_d_tmp_2_SB_LUT4_I3_O[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[23] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[22] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[13] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[12] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[11] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[10] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[9] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[8] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[7] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[6] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[5] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[4] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[21] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[3] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[2] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[1] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[0] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[20] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[19] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[18] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[17] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[16] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[15] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=mic_clk_1 D=CIC.d3_2[14] E=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.d_tmp_2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[9] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[9] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[9] O=CIC.d6_2_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[8] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[8] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[8] O=CIC.d6_2_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[20] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[20] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[20] O=CIC.d6_2_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[1] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[1] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[1] O=CIC.d6_2_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[19] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[19] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[19] O=CIC.d6_2_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[18] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[18] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[18] O=CIC.d6_2_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[17] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[17] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[17] O=CIC.d6_2_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[16] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[16] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[16] O=CIC.d6_2_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[15] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[15] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[15] O=CIC.d6_2_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[14] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[14] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[14] O=CIC.d6_2_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[13] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[13] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[13] O=CIC.d6_2_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[12] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[12] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[12] O=CIC.d6_2_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[7] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[7] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[7] O=CIC.d6_2_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[11] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[11] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[11] O=CIC.d6_2_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[10] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[10] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[10] O=CIC.d6_2_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[0] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[0] I3=$true O=CIC.d6_2_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[6] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[6] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[6] O=CIC.d6_2_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[5] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[5] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[5] O=CIC.d6_2_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[4] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[4] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[4] O=CIC.d6_2_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[3] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[3] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[3] O=CIC.d6_2_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[2] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[2] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[2] O=CIC.d6_2_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[22] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[22] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[22] O=CIC.d6_2_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CIC.d_tmp_2[21] I2=CIC.d_d_tmp_2_SB_LUT4_I3_O[21] I3=CIC.d_tmp_2_SB_CARRY_I0_CO[21] O=CIC.d6_2_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:196.13-196.32|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CIC.load_SB_LUT4_O_I3 O=CIC.load
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=mic_clk_1 D=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.load_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=mic_clk_1 D=CIC.count_SB_LUT4_I0_O_SB_LUT4_I2_O Q=CIC.v_comb
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:154.1-185.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=PDM1.divcounter_SB_DFFSR_Q_D[0] Q=PDM1.divcounter[0] R=mic_clk_1_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:39.14-39.54|2mics-output.v:61.1-62.60|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=PDM1.divcounter[0] O=PDM1.divcounter_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=mic_clk_1 I3=PDM1.divcounter[0] O=mic_clk_1_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=mic_clk_1 I3=PDM1.divcounter[0] O=mic_clk_1_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[3] Q=SERIAL1.BAUD0.clk_out R=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:61.1-62.60|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.BAUD0.clk_out I3=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:62.45-62.59|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.BAUD0.divcounter[2] I3=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:62.45-62.59|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.BAUD0.divcounter[1] I3=SERIAL1.BAUD0.divcounter[0] O=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:62.45-62.59|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.BAUD0.divcounter[0] O=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=SERIAL1.BAUD0.divcounter[2]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:62.45-62.59|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.BAUD0.divcounter[0] CO=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=SERIAL1.BAUD0.divcounter[1]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:62.45-62.59|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=SERIAL1.BAUD0.divcounter[0] I1=SERIAL1.BAUD0.divcounter[1] I2=SERIAL1.BAUD0.divcounter[2] I3=SERIAL1.BAUD0.clk_out O=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFSR C=clk D=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[2] Q=SERIAL1.BAUD0.divcounter[2] R=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:61.1-62.60|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[1] Q=SERIAL1.BAUD0.divcounter[1] R=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:61.1-62.60|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D[0] Q=SERIAL1.BAUD0.divcounter[0] R=SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:61.1-62.60|2mics-output.v:304.17-304.58|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[9] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[9] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[8] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[8] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[7] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[7] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[6] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[6] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[5] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[5] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[4] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[4] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[3] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[3] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[2] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[2] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_D[1] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[1] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=SERIAL1.BAUD0.clk_out D=SERIAL1.counter_SB_DFFESR_Q_9_D[0] E=SERIAL1.start_SB_LUT4_I3_O Q=SERIAL1.counter[0] R=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[5] O=SERIAL1.counter_SB_DFFESR_Q_9_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[3] O=SERIAL1.counter_SB_DFFESR_Q_9_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[9] O=SERIAL1.counter_SB_DFFESR_Q_9_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[8] O=SERIAL1.counter_SB_DFFESR_Q_9_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[7] O=SERIAL1.counter_SB_DFFESR_Q_9_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[6] O=SERIAL1.counter_SB_DFFESR_Q_9_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[4] O=SERIAL1.counter_SB_DFFESR_Q_9_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[2] O=SERIAL1.counter_SB_DFFESR_Q_9_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[1] O=SERIAL1.counter_SB_DFFESR_Q_9_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.counter[0] O=SERIAL1.counter_SB_DFFESR_Q_9_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[9] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] O=SERIAL1.counter_SB_DFFESR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[8] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] O=SERIAL1.counter_SB_DFFESR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[7] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] O=SERIAL1.counter_SB_DFFESR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[6] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] O=SERIAL1.counter_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[5] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] O=SERIAL1.counter_SB_DFFESR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[4] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] O=SERIAL1.counter_SB_DFFESR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[3] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=SERIAL1.counter_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[2] I3=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=SERIAL1.counter_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[1] I3=SERIAL1.counter[0] O=SERIAL1.counter_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=SERIAL1.counter[8]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=SERIAL1.counter[7]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=SERIAL1.counter[6]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=SERIAL1.counter[5]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=SERIAL1.counter[4]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=SERIAL1.counter[3]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=SERIAL1.counter[2]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter[0] CO=SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=SERIAL1.counter[1]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.34-282.45|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=CIC.d_out_1[23] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[22] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[13] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[12] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[11] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[10] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[9] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[8] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[23] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[22] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[21] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[20] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[21] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[19] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[18] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[17] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[16] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[15] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[14] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[13] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[12] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[11] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[10] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[20] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[9] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_2[8] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[19] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[18] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[17] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[16] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[15] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=CIC.d_out_1[14] E=SERIAL1.load_SB_LUT4_I3_O Q=SERIAL1.data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=clk D=CIC.load Q=SERIAL1.load
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=SERIAL1.start I2=SERIAL1.load I3=SERIAL1.transmitting O=SERIAL1.start_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=SERIAL1.load O=SERIAL1.load_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=SERIAL1.start_SB_DFF_Q_D Q=SERIAL1.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:262.1-271.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=SERIAL1.transmitting I2=SERIAL1.start I3=SERIAL1.transmitting_SB_LUT4_I2_O[3] O=SERIAL1.transmitting_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.transmitting I3=SERIAL1.start O=SERIAL1.start_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFF C=SERIAL1.BAUD0.clk_out D=SERIAL1.transmitting_SB_DFF_Q_D Q=SERIAL1.transmitting
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:273.1-289.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=SERIAL1.transmitting_SB_LUT4_I2_I1[0] I2=SERIAL1.transmitting I3=SERIAL1.transmitting_SB_LUT4_I2_I3[9] O=SERIAL1.transmitting_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=$false I1=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I3=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[2] O=SERIAL1.transmitting_SB_LUT4_I2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9] CO=SERIAL1.transmitting_SB_LUT4_I2_I3[9] I0=$false I1=SERIAL1.counter_SB_DFFESR_Q_9_D[9]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9] I0=$false I1=SERIAL1.counter_SB_DFFESR_Q_9_D[8]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8] I0=$false I1=SERIAL1.counter_SB_DFFESR_Q_9_D[7]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7] I0=$false I1=SERIAL1.counter_SB_DFFESR_Q_9_D[6]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6] I0=$true I1=SERIAL1.counter_SB_DFFESR_Q_9_D[5]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[4] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5] I0=$false I1=SERIAL1.counter_SB_DFFESR_Q_9_D[4]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[4] I0=$true I1=SERIAL1.counter_SB_DFFESR_Q_9_D[3]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] I0=$false I1=SERIAL1.counter_SB_DFFESR_Q_9_D[2]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=SERIAL1.counter_SB_DFFESR_Q_9_D[0] CO=SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] I0=$false I1=SERIAL1.counter_SB_DFFESR_Q_9_D[1]
.attr src "2mics-output.v:46.20-46.130|2mics-output.v:282.9-282.21|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=SERIAL1.data[36] I1=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=SERIAL1.counter[2] O=SERIAL1.transmitting_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=SERIAL1.data[32] I1=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2] I3=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3] O=SERIAL1.transmitting_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=SERIAL1.counter[1] I1=SERIAL1.data[33] I2=SERIAL1.counter[0] I3=SERIAL1.counter[2] O=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=SERIAL1.data[34] I1=SERIAL1.data[35] I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=SERIAL1.counter[2] I1=SERIAL1.counter[4] I2=SERIAL1.counter[3] I3=SERIAL1.counter[5] O=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=SERIAL1.counter[6] I1=SERIAL1.counter[7] I2=SERIAL1.counter[8] I3=SERIAL1.counter[9] O=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SERIAL1.data[38] I1=SERIAL1.data[37] I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011000000
.gate SB_DFFSR C=clk D=mic_clk_1_SB_DFFSR_Q_D[1] Q=mic_clk_1 R=mic_clk_1_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:39.14-39.54|2mics-output.v:61.1-62.60|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=$false CO=mic_data_1_SB_CARRY_I0_CO[1] I0=mic_data_1 I1=CIC.d1_1[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[9] CO=mic_data_1_SB_CARRY_I0_CO[10] I0=$false I1=CIC.d1_1[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[8] CO=mic_data_1_SB_CARRY_I0_CO[9] I0=$false I1=CIC.d1_1[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[20] CO=mic_data_1_SB_CARRY_I0_CO[21] I0=$false I1=CIC.d1_1[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[1] CO=mic_data_1_SB_CARRY_I0_CO[2] I0=$false I1=CIC.d1_1[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[19] CO=mic_data_1_SB_CARRY_I0_CO[20] I0=$false I1=CIC.d1_1[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[18] CO=mic_data_1_SB_CARRY_I0_CO[19] I0=$false I1=CIC.d1_1[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[17] CO=mic_data_1_SB_CARRY_I0_CO[18] I0=$false I1=CIC.d1_1[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[16] CO=mic_data_1_SB_CARRY_I0_CO[17] I0=$false I1=CIC.d1_1[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[15] CO=mic_data_1_SB_CARRY_I0_CO[16] I0=$false I1=CIC.d1_1[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[14] CO=mic_data_1_SB_CARRY_I0_CO[15] I0=$false I1=CIC.d1_1[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[13] CO=mic_data_1_SB_CARRY_I0_CO[14] I0=$false I1=CIC.d1_1[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[12] CO=mic_data_1_SB_CARRY_I0_CO[13] I0=$false I1=CIC.d1_1[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[7] CO=mic_data_1_SB_CARRY_I0_CO[8] I0=$false I1=CIC.d1_1[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[11] CO=mic_data_1_SB_CARRY_I0_CO[12] I0=$false I1=CIC.d1_1[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[10] CO=mic_data_1_SB_CARRY_I0_CO[11] I0=$false I1=CIC.d1_1[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[6] CO=mic_data_1_SB_CARRY_I0_CO[7] I0=$false I1=CIC.d1_1[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[5] CO=mic_data_1_SB_CARRY_I0_CO[6] I0=$false I1=CIC.d1_1[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[4] CO=mic_data_1_SB_CARRY_I0_CO[5] I0=$false I1=CIC.d1_1[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[3] CO=mic_data_1_SB_CARRY_I0_CO[4] I0=$false I1=CIC.d1_1[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[2] CO=mic_data_1_SB_CARRY_I0_CO[3] I0=$false I1=CIC.d1_1[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[22] CO=mic_data_1_SB_CARRY_I0_CO[23] I0=$false I1=CIC.d1_1[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_1_SB_CARRY_I0_CO[21] CO=mic_data_1_SB_CARRY_I0_CO[22] I0=$false I1=CIC.d1_1[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=mic_data_1 I2=CIC.d1_1[0] I3=$false O=mic_data_1_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[9] I3=mic_data_1_SB_CARRY_I0_CO[9] O=mic_data_1_SB_LUT4_I1_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[8] I3=mic_data_1_SB_CARRY_I0_CO[8] O=mic_data_1_SB_LUT4_I1_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[21] I3=mic_data_1_SB_CARRY_I0_CO[21] O=mic_data_1_SB_LUT4_I1_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[20] I3=mic_data_1_SB_CARRY_I0_CO[20] O=mic_data_1_SB_LUT4_I1_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[1] I3=mic_data_1_SB_CARRY_I0_CO[1] O=mic_data_1_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[19] I3=mic_data_1_SB_CARRY_I0_CO[19] O=mic_data_1_SB_LUT4_I1_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[18] I3=mic_data_1_SB_CARRY_I0_CO[18] O=mic_data_1_SB_LUT4_I1_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[17] I3=mic_data_1_SB_CARRY_I0_CO[17] O=mic_data_1_SB_LUT4_I1_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[16] I3=mic_data_1_SB_CARRY_I0_CO[16] O=mic_data_1_SB_LUT4_I1_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[15] I3=mic_data_1_SB_CARRY_I0_CO[15] O=mic_data_1_SB_LUT4_I1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[14] I3=mic_data_1_SB_CARRY_I0_CO[14] O=mic_data_1_SB_LUT4_I1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[13] I3=mic_data_1_SB_CARRY_I0_CO[13] O=mic_data_1_SB_LUT4_I1_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[7] I3=mic_data_1_SB_CARRY_I0_CO[7] O=mic_data_1_SB_LUT4_I1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[12] I3=mic_data_1_SB_CARRY_I0_CO[12] O=mic_data_1_SB_LUT4_I1_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[11] I3=mic_data_1_SB_CARRY_I0_CO[11] O=mic_data_1_SB_LUT4_I1_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[10] I3=mic_data_1_SB_CARRY_I0_CO[10] O=mic_data_1_SB_LUT4_I1_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[6] I3=mic_data_1_SB_CARRY_I0_CO[6] O=mic_data_1_SB_LUT4_I1_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[5] I3=mic_data_1_SB_CARRY_I0_CO[5] O=mic_data_1_SB_LUT4_I1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[4] I3=mic_data_1_SB_CARRY_I0_CO[4] O=mic_data_1_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[3] I3=mic_data_1_SB_CARRY_I0_CO[3] O=mic_data_1_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[2] I3=mic_data_1_SB_CARRY_I0_CO[2] O=mic_data_1_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[23] I3=mic_data_1_SB_CARRY_I0_CO[23] O=mic_data_1_SB_LUT4_I1_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_1[22] I3=mic_data_1_SB_CARRY_I0_CO[22] O=mic_data_1_SB_LUT4_I1_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:157.11-157.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=mic_data_2_SB_CARRY_I0_CO[1] I0=mic_data_2 I1=CIC.d1_2[0]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[9] CO=mic_data_2_SB_CARRY_I0_CO[10] I0=$false I1=CIC.d1_2[9]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[8] CO=mic_data_2_SB_CARRY_I0_CO[9] I0=$false I1=CIC.d1_2[8]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[20] CO=mic_data_2_SB_CARRY_I0_CO[21] I0=$false I1=CIC.d1_2[20]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[1] CO=mic_data_2_SB_CARRY_I0_CO[2] I0=$false I1=CIC.d1_2[1]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[19] CO=mic_data_2_SB_CARRY_I0_CO[20] I0=$false I1=CIC.d1_2[19]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[18] CO=mic_data_2_SB_CARRY_I0_CO[19] I0=$false I1=CIC.d1_2[18]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[17] CO=mic_data_2_SB_CARRY_I0_CO[18] I0=$false I1=CIC.d1_2[17]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[16] CO=mic_data_2_SB_CARRY_I0_CO[17] I0=$false I1=CIC.d1_2[16]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[15] CO=mic_data_2_SB_CARRY_I0_CO[16] I0=$false I1=CIC.d1_2[15]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[14] CO=mic_data_2_SB_CARRY_I0_CO[15] I0=$false I1=CIC.d1_2[14]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[13] CO=mic_data_2_SB_CARRY_I0_CO[14] I0=$false I1=CIC.d1_2[13]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[12] CO=mic_data_2_SB_CARRY_I0_CO[13] I0=$false I1=CIC.d1_2[12]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[7] CO=mic_data_2_SB_CARRY_I0_CO[8] I0=$false I1=CIC.d1_2[7]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[11] CO=mic_data_2_SB_CARRY_I0_CO[12] I0=$false I1=CIC.d1_2[11]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[10] CO=mic_data_2_SB_CARRY_I0_CO[11] I0=$false I1=CIC.d1_2[10]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[6] CO=mic_data_2_SB_CARRY_I0_CO[7] I0=$false I1=CIC.d1_2[6]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[5] CO=mic_data_2_SB_CARRY_I0_CO[6] I0=$false I1=CIC.d1_2[5]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[4] CO=mic_data_2_SB_CARRY_I0_CO[5] I0=$false I1=CIC.d1_2[4]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[3] CO=mic_data_2_SB_CARRY_I0_CO[4] I0=$false I1=CIC.d1_2[3]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[2] CO=mic_data_2_SB_CARRY_I0_CO[3] I0=$false I1=CIC.d1_2[2]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[22] CO=mic_data_2_SB_CARRY_I0_CO[23] I0=$false I1=CIC.d1_2[22]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=mic_data_2_SB_CARRY_I0_CO[21] CO=mic_data_2_SB_CARRY_I0_CO[22] I0=$false I1=CIC.d1_2[21]
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=mic_data_2 I2=CIC.d1_2[0] I3=$false O=mic_data_2_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[9] I3=mic_data_2_SB_CARRY_I0_CO[9] O=mic_data_2_SB_LUT4_I1_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[8] I3=mic_data_2_SB_CARRY_I0_CO[8] O=mic_data_2_SB_LUT4_I1_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[21] I3=mic_data_2_SB_CARRY_I0_CO[21] O=mic_data_2_SB_LUT4_I1_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[20] I3=mic_data_2_SB_CARRY_I0_CO[20] O=mic_data_2_SB_LUT4_I1_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[1] I3=mic_data_2_SB_CARRY_I0_CO[1] O=mic_data_2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[19] I3=mic_data_2_SB_CARRY_I0_CO[19] O=mic_data_2_SB_LUT4_I1_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[18] I3=mic_data_2_SB_CARRY_I0_CO[18] O=mic_data_2_SB_LUT4_I1_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[17] I3=mic_data_2_SB_CARRY_I0_CO[17] O=mic_data_2_SB_LUT4_I1_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[16] I3=mic_data_2_SB_CARRY_I0_CO[16] O=mic_data_2_SB_LUT4_I1_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[15] I3=mic_data_2_SB_CARRY_I0_CO[15] O=mic_data_2_SB_LUT4_I1_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[14] I3=mic_data_2_SB_CARRY_I0_CO[14] O=mic_data_2_SB_LUT4_I1_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[13] I3=mic_data_2_SB_CARRY_I0_CO[13] O=mic_data_2_SB_LUT4_I1_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[7] I3=mic_data_2_SB_CARRY_I0_CO[7] O=mic_data_2_SB_LUT4_I1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[12] I3=mic_data_2_SB_CARRY_I0_CO[12] O=mic_data_2_SB_LUT4_I1_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[11] I3=mic_data_2_SB_CARRY_I0_CO[11] O=mic_data_2_SB_LUT4_I1_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[10] I3=mic_data_2_SB_CARRY_I0_CO[10] O=mic_data_2_SB_LUT4_I1_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[6] I3=mic_data_2_SB_CARRY_I0_CO[6] O=mic_data_2_SB_LUT4_I1_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[5] I3=mic_data_2_SB_CARRY_I0_CO[5] O=mic_data_2_SB_LUT4_I1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[4] I3=mic_data_2_SB_CARRY_I0_CO[4] O=mic_data_2_SB_LUT4_I1_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[3] I3=mic_data_2_SB_CARRY_I0_CO[3] O=mic_data_2_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[2] I3=mic_data_2_SB_CARRY_I0_CO[2] O=mic_data_2_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[23] I3=mic_data_2_SB_CARRY_I0_CO[23] O=mic_data_2_SB_LUT4_I1_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CIC.d1_2[22] I3=mic_data_2_SB_CARRY_I0_CO[22] O=mic_data_2_SB_LUT4_I1_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "2mics-output.v:43.18-43.159|2mics-output.v:162.11-162.24|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=SERIAL1.counter[5] I1=serial_tx_SB_LUT4_O_I1[1] I2=serial_tx_SB_LUT4_O_I1[2] I3=serial_tx_SB_LUT4_O_I1[3] O=serial_tx
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I3=SERIAL1.counter[3] O=serial_tx_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=SERIAL1.counter[4] I1=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I2=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] I3=SERIAL1.counter[3] O=serial_tx_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] I1=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1] I2=SERIAL1.counter[2] I3=SERIAL1.counter[4] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] I1=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1] I2=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2] I3=SERIAL1.counter[2] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=SERIAL1.data[8] I1=SERIAL1.data[11] I2=SERIAL1.counter[1] I3=SERIAL1.counter[0] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111100001010
.gate SB_LUT4 I0=SERIAL1.data[12] I1=SERIAL1.data[13] I2=SERIAL1.counter[1] I3=SERIAL1.counter[0] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SERIAL1.data[14] I1=SERIAL1.data[15] I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=SERIAL1.data[26] I1=SERIAL1.data[24] I2=SERIAL1.counter[0] I3=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=SERIAL1.data[31] I1=SERIAL1.data[28] I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101111100000011
.gate SB_LUT4 I0=SERIAL1.data[25] I1=SERIAL1.data[27] I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=SERIAL1.transmitting_SB_LUT4_I2_O[0] I1=SERIAL1.transmitting_SB_LUT4_I2_O[1] I2=SERIAL1.counter[5] I3=SERIAL1.transmitting_SB_LUT4_I2_O[3] O=serial_tx_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=SERIAL1.counter[4] I3=SERIAL1.counter[2] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=SERIAL1.data[1] I1=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I2=SERIAL1.counter[4] I3=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011101111110011
.gate SB_LUT4 I0=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] I1=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1] I2=SERIAL1.counter[2] I3=SERIAL1.counter[4] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=SERIAL1.data[18] I1=SERIAL1.counter[1] I2=SERIAL1.counter[0] I3=SERIAL1.counter[4] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011011100110000
.gate SB_LUT4 I0=SERIAL1.data[2] I1=SERIAL1.data[3] I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=SERIAL1.data[16] I1=SERIAL1.data[17] I2=SERIAL1.counter[1] I3=SERIAL1.counter[0] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SERIAL1.data[21] I1=SERIAL1.counter[1] I2=SERIAL1.counter[4] I3=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101001111111111
.gate SB_LUT4 I0=SERIAL1.data[6] I1=SERIAL1.data[7] I2=SERIAL1.counter[4] I3=SERIAL1.counter[0] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=SERIAL1.data[4] I1=SERIAL1.data[5] I2=SERIAL1.counter[1] I3=SERIAL1.counter[0] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SERIAL1.data[22] I1=SERIAL1.data[23] I2=SERIAL1.counter[0] I3=SERIAL1.counter[1] O=serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/Users/christiaanbrinkerink/Code-projects/FPGA-audio/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.names SERIAL1.data[1] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
1 1
.names SERIAL1.counter[4] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names SERIAL1.counter[5] SERIAL1.transmitting_SB_LUT4_I2_O[2]
1 1
.names SERIAL1.counter[3] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names SERIAL1.data[36] SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[1] SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names SERIAL1.counter[2] SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
1 1
.names SERIAL1.counter[5] serial_tx_SB_LUT4_O_I1[0]
1 1
.names SERIAL1.data[21] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
1 1
.names SERIAL1.counter[1] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
1 1
.names SERIAL1.counter[4] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
1 1
.names SERIAL1.data[32] SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_I1[1] SERIAL1.transmitting_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
1 1
.names SERIAL1.transmitting SERIAL1.transmitting_SB_LUT4_I2_I1[1]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3[9] SERIAL1.transmitting_SB_LUT4_I2_I1[2]
1 1
.names SERIAL1.counter[2] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
1 1
.names SERIAL1.counter[4] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
1 1
.names CIC.counter[9] CIC.counter_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
1 1
.names CIC.counter[7] CIC.counter_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
1 1
.names SERIAL1.counter[2] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
1 1
.names SERIAL1.data[26] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names SERIAL1.data[24] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names SERIAL1.counter[0] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names SERIAL1.counter[2] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
1 1
.names SERIAL1.counter[4] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
1 1
.names SERIAL1.counter[4] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
1 1
.names SERIAL1.counter[3] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
1 1
.names SERIAL1.counter[4] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names SERIAL1.counter[2] serial_tx_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names $true SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[0]
1 1
.names SERIAL1.counter_SB_DFFESR_Q_9_D[0] SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[1]
1 1
.names SERIAL1.counter_SB_DFFESR_Q_9_D[0] SERIAL1.transmitting_SB_LUT4_I2_I3[0]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] SERIAL1.transmitting_SB_LUT4_I2_I3[1]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] SERIAL1.transmitting_SB_LUT4_I2_I3[2]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[4] SERIAL1.transmitting_SB_LUT4_I2_I3[3]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5] SERIAL1.transmitting_SB_LUT4_I2_I3[4]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6] SERIAL1.transmitting_SB_LUT4_I2_I3[5]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7] SERIAL1.transmitting_SB_LUT4_I2_I3[6]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8] SERIAL1.transmitting_SB_LUT4_I2_I3[7]
1 1
.names SERIAL1.transmitting_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9] SERIAL1.transmitting_SB_LUT4_I2_I3[8]
1 1
.names $false mic_data_1_SB_CARRY_I0_CO[0]
1 1
.names $false CIC.d2_1_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false CIC.d3_1_SB_CARRY_I0_CO[0]
1 1
.names $false mic_data_2_SB_CARRY_I0_CO[0]
1 1
.names $false CIC.d2_2_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names $false CIC.d3_2_SB_CARRY_I0_CO[0]
1 1
.names $false CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names CIC.count[0] CIC.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names CIC.count[1] CIC.count_SB_DFFSR_Q_7_D[1]
1 1
.names CIC.count[2] CIC.count_SB_DFFSR_Q_7_D[2]
1 1
.names CIC.count[3] CIC.count_SB_DFFSR_Q_7_D[3]
1 1
.names CIC.count[4] CIC.count_SB_DFFSR_Q_7_D[4]
1 1
.names CIC.count[5] CIC.count_SB_DFFSR_Q_7_D[5]
1 1
.names CIC.count[6] CIC.count_SB_DFFSR_Q_7_D[6]
1 1
.names CIC.count[7] CIC.count_SB_DFFSR_Q_7_D[7]
1 1
.names CIC.count_SB_DFFSR_Q_7_D[0] CIC.count_SB_DFFSR_Q_D[0]
1 1
.names $false CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names CIC.counter[0] CIC.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names CIC.counter[1] CIC.counter_SB_DFFESR_Q_9_D[1]
1 1
.names CIC.counter[2] CIC.counter_SB_DFFESR_Q_9_D[2]
1 1
.names CIC.counter[3] CIC.counter_SB_DFFESR_Q_9_D[3]
1 1
.names CIC.counter[4] CIC.counter_SB_DFFESR_Q_9_D[4]
1 1
.names CIC.counter[5] CIC.counter_SB_DFFESR_Q_9_D[5]
1 1
.names CIC.counter[6] CIC.counter_SB_DFFESR_Q_9_D[6]
1 1
.names CIC.counter[7] CIC.counter_SB_DFFESR_Q_9_D[7]
1 1
.names CIC.counter[8] CIC.counter_SB_DFFESR_Q_9_D[8]
1 1
.names CIC.counter[9] CIC.counter_SB_DFFESR_Q_9_D[9]
1 1
.names CIC.counter_SB_DFFESR_Q_9_D[0] CIC.counter_SB_DFFESR_Q_D[0]
1 1
.names $true CIC.d_tmp_1_SB_CARRY_I0_CO[0]
1 1
.names $true CIC.d_tmp_2_SB_CARRY_I0_CO[0]
1 1
.names $true CIC.d6_1_SB_CARRY_I0_CO[0]
1 1
.names $true CIC.d6_2_SB_CARRY_I0_CO[0]
1 1
.names $true CIC.d8_1_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names $true CIC.d8_2_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names mic_clk_1 PDM1.divcounter_SB_DFFSR_Q_D[1]
1 1
.names PDM1.divcounter_SB_DFFSR_Q_D[0] mic_clk_1_SB_DFFSR_Q_D[0]
1 1
.names $false SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names SERIAL1.counter[0] SERIAL1.counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names SERIAL1.counter_SB_DFFESR_Q_9_D[0] SERIAL1.counter_SB_DFFESR_Q_D[0]
1 1
.names $false SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names SERIAL1.BAUD0.divcounter[0] SERIAL1.BAUD0.clk_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names mic_clk_1 CIC.clk_in
1 1
.names $false CIC.d4_1[0]
1 1
.names $false CIC.d4_1[1]
1 1
.names $false CIC.d4_1[2]
1 1
.names $false CIC.d4_1[3]
1 1
.names $false CIC.d4_1[4]
1 1
.names $false CIC.d4_1[5]
1 1
.names $false CIC.d4_1[6]
1 1
.names $false CIC.d4_1[7]
1 1
.names $false CIC.d4_1[8]
1 1
.names $false CIC.d4_1[9]
1 1
.names $false CIC.d4_1[10]
1 1
.names $false CIC.d4_1[11]
1 1
.names $false CIC.d4_1[12]
1 1
.names $false CIC.d4_1[13]
1 1
.names $false CIC.d4_1[14]
1 1
.names $false CIC.d4_1[15]
1 1
.names $false CIC.d4_1[16]
1 1
.names $false CIC.d4_1[17]
1 1
.names $false CIC.d4_1[18]
1 1
.names $false CIC.d4_1[19]
1 1
.names $false CIC.d4_1[20]
1 1
.names $false CIC.d4_1[21]
1 1
.names $false CIC.d4_1[22]
1 1
.names $false CIC.d4_1[23]
1 1
.names $false CIC.d4_1[24]
1 1
.names $false CIC.d4_1[25]
1 1
.names $false CIC.d4_1[26]
1 1
.names $false CIC.d4_1[27]
1 1
.names $false CIC.d4_1[28]
1 1
.names $false CIC.d4_1[29]
1 1
.names $false CIC.d4_1[30]
1 1
.names $false CIC.d4_1[31]
1 1
.names $false CIC.d4_1[32]
1 1
.names $false CIC.d4_1[33]
1 1
.names $false CIC.d4_1[34]
1 1
.names $false CIC.d4_1[35]
1 1
.names $false CIC.d4_1[36]
1 1
.names $false CIC.d4_1[37]
1 1
.names $false CIC.d4_1[38]
1 1
.names $false CIC.d4_1[39]
1 1
.names $false CIC.d4_1[40]
1 1
.names $false CIC.d4_1[41]
1 1
.names $false CIC.d4_1[42]
1 1
.names $false CIC.d4_1[43]
1 1
.names $false CIC.d4_1[44]
1 1
.names $false CIC.d4_1[45]
1 1
.names $false CIC.d4_1[46]
1 1
.names $false CIC.d4_1[47]
1 1
.names $false CIC.d4_1[48]
1 1
.names $false CIC.d4_1[49]
1 1
.names $false CIC.d4_1[50]
1 1
.names $false CIC.d4_1[51]
1 1
.names $false CIC.d4_1[52]
1 1
.names $false CIC.d4_1[53]
1 1
.names $false CIC.d4_1[54]
1 1
.names $false CIC.d4_1[55]
1 1
.names $false CIC.d4_1[56]
1 1
.names $false CIC.d4_1[57]
1 1
.names $false CIC.d4_1[58]
1 1
.names $false CIC.d4_1[59]
1 1
.names $false CIC.d4_1[60]
1 1
.names $false CIC.d4_1[61]
1 1
.names $false CIC.d4_1[62]
1 1
.names $false CIC.d4_1[63]
1 1
.names $false CIC.d4_2[0]
1 1
.names $false CIC.d4_2[1]
1 1
.names $false CIC.d4_2[2]
1 1
.names $false CIC.d4_2[3]
1 1
.names $false CIC.d4_2[4]
1 1
.names $false CIC.d4_2[5]
1 1
.names $false CIC.d4_2[6]
1 1
.names $false CIC.d4_2[7]
1 1
.names $false CIC.d4_2[8]
1 1
.names $false CIC.d4_2[9]
1 1
.names $false CIC.d4_2[10]
1 1
.names $false CIC.d4_2[11]
1 1
.names $false CIC.d4_2[12]
1 1
.names $false CIC.d4_2[13]
1 1
.names $false CIC.d4_2[14]
1 1
.names $false CIC.d4_2[15]
1 1
.names $false CIC.d4_2[16]
1 1
.names $false CIC.d4_2[17]
1 1
.names $false CIC.d4_2[18]
1 1
.names $false CIC.d4_2[19]
1 1
.names $false CIC.d4_2[20]
1 1
.names $false CIC.d4_2[21]
1 1
.names $false CIC.d4_2[22]
1 1
.names $false CIC.d4_2[23]
1 1
.names $false CIC.d4_2[24]
1 1
.names $false CIC.d4_2[25]
1 1
.names $false CIC.d4_2[26]
1 1
.names $false CIC.d4_2[27]
1 1
.names $false CIC.d4_2[28]
1 1
.names $false CIC.d4_2[29]
1 1
.names $false CIC.d4_2[30]
1 1
.names $false CIC.d4_2[31]
1 1
.names $false CIC.d4_2[32]
1 1
.names $false CIC.d4_2[33]
1 1
.names $false CIC.d4_2[34]
1 1
.names $false CIC.d4_2[35]
1 1
.names $false CIC.d4_2[36]
1 1
.names $false CIC.d4_2[37]
1 1
.names $false CIC.d4_2[38]
1 1
.names $false CIC.d4_2[39]
1 1
.names $false CIC.d4_2[40]
1 1
.names $false CIC.d4_2[41]
1 1
.names $false CIC.d4_2[42]
1 1
.names $false CIC.d4_2[43]
1 1
.names $false CIC.d4_2[44]
1 1
.names $false CIC.d4_2[45]
1 1
.names $false CIC.d4_2[46]
1 1
.names $false CIC.d4_2[47]
1 1
.names $false CIC.d4_2[48]
1 1
.names $false CIC.d4_2[49]
1 1
.names $false CIC.d4_2[50]
1 1
.names $false CIC.d4_2[51]
1 1
.names $false CIC.d4_2[52]
1 1
.names $false CIC.d4_2[53]
1 1
.names $false CIC.d4_2[54]
1 1
.names $false CIC.d4_2[55]
1 1
.names $false CIC.d4_2[56]
1 1
.names $false CIC.d4_2[57]
1 1
.names $false CIC.d4_2[58]
1 1
.names $false CIC.d4_2[59]
1 1
.names $false CIC.d4_2[60]
1 1
.names $false CIC.d4_2[61]
1 1
.names $false CIC.d4_2[62]
1 1
.names $false CIC.d4_2[63]
1 1
.names $undef CIC.d6_1[24]
1 1
.names $undef CIC.d6_1[25]
1 1
.names $undef CIC.d6_1[26]
1 1
.names $undef CIC.d6_1[27]
1 1
.names $undef CIC.d6_1[28]
1 1
.names $undef CIC.d6_1[29]
1 1
.names $undef CIC.d6_1[30]
1 1
.names $undef CIC.d6_1[31]
1 1
.names $undef CIC.d6_1[32]
1 1
.names $undef CIC.d6_1[33]
1 1
.names $undef CIC.d6_1[34]
1 1
.names $undef CIC.d6_1[35]
1 1
.names $undef CIC.d6_1[36]
1 1
.names $undef CIC.d6_1[37]
1 1
.names $undef CIC.d6_1[38]
1 1
.names $undef CIC.d6_1[39]
1 1
.names $undef CIC.d6_1[40]
1 1
.names $undef CIC.d6_1[41]
1 1
.names $undef CIC.d6_1[42]
1 1
.names $undef CIC.d6_1[43]
1 1
.names $undef CIC.d6_1[44]
1 1
.names $undef CIC.d6_1[45]
1 1
.names $undef CIC.d6_1[46]
1 1
.names $undef CIC.d6_1[47]
1 1
.names $undef CIC.d6_1[48]
1 1
.names $undef CIC.d6_1[49]
1 1
.names $undef CIC.d6_1[50]
1 1
.names $undef CIC.d6_1[51]
1 1
.names $undef CIC.d6_1[52]
1 1
.names $undef CIC.d6_1[53]
1 1
.names $undef CIC.d6_1[54]
1 1
.names $undef CIC.d6_1[55]
1 1
.names $undef CIC.d6_1[56]
1 1
.names $undef CIC.d6_1[57]
1 1
.names $undef CIC.d6_1[58]
1 1
.names $undef CIC.d6_1[59]
1 1
.names $undef CIC.d6_1[60]
1 1
.names $undef CIC.d6_1[61]
1 1
.names $undef CIC.d6_1[62]
1 1
.names $undef CIC.d6_1[63]
1 1
.names $undef CIC.d6_2[24]
1 1
.names $undef CIC.d6_2[25]
1 1
.names $undef CIC.d6_2[26]
1 1
.names $undef CIC.d6_2[27]
1 1
.names $undef CIC.d6_2[28]
1 1
.names $undef CIC.d6_2[29]
1 1
.names $undef CIC.d6_2[30]
1 1
.names $undef CIC.d6_2[31]
1 1
.names $undef CIC.d6_2[32]
1 1
.names $undef CIC.d6_2[33]
1 1
.names $undef CIC.d6_2[34]
1 1
.names $undef CIC.d6_2[35]
1 1
.names $undef CIC.d6_2[36]
1 1
.names $undef CIC.d6_2[37]
1 1
.names $undef CIC.d6_2[38]
1 1
.names $undef CIC.d6_2[39]
1 1
.names $undef CIC.d6_2[40]
1 1
.names $undef CIC.d6_2[41]
1 1
.names $undef CIC.d6_2[42]
1 1
.names $undef CIC.d6_2[43]
1 1
.names $undef CIC.d6_2[44]
1 1
.names $undef CIC.d6_2[45]
1 1
.names $undef CIC.d6_2[46]
1 1
.names $undef CIC.d6_2[47]
1 1
.names $undef CIC.d6_2[48]
1 1
.names $undef CIC.d6_2[49]
1 1
.names $undef CIC.d6_2[50]
1 1
.names $undef CIC.d6_2[51]
1 1
.names $undef CIC.d6_2[52]
1 1
.names $undef CIC.d6_2[53]
1 1
.names $undef CIC.d6_2[54]
1 1
.names $undef CIC.d6_2[55]
1 1
.names $undef CIC.d6_2[56]
1 1
.names $undef CIC.d6_2[57]
1 1
.names $undef CIC.d6_2[58]
1 1
.names $undef CIC.d6_2[59]
1 1
.names $undef CIC.d6_2[60]
1 1
.names $undef CIC.d6_2[61]
1 1
.names $undef CIC.d6_2[62]
1 1
.names $undef CIC.d6_2[63]
1 1
.names $undef CIC.d7_1[24]
1 1
.names $undef CIC.d7_1[25]
1 1
.names $undef CIC.d7_1[26]
1 1
.names $undef CIC.d7_1[27]
1 1
.names $undef CIC.d7_1[28]
1 1
.names $undef CIC.d7_1[29]
1 1
.names $undef CIC.d7_1[30]
1 1
.names $undef CIC.d7_1[31]
1 1
.names $undef CIC.d7_1[32]
1 1
.names $undef CIC.d7_1[33]
1 1
.names $undef CIC.d7_1[34]
1 1
.names $undef CIC.d7_1[35]
1 1
.names $undef CIC.d7_1[36]
1 1
.names $undef CIC.d7_1[37]
1 1
.names $undef CIC.d7_1[38]
1 1
.names $undef CIC.d7_1[39]
1 1
.names $undef CIC.d7_1[40]
1 1
.names $undef CIC.d7_1[41]
1 1
.names $undef CIC.d7_1[42]
1 1
.names $undef CIC.d7_1[43]
1 1
.names $undef CIC.d7_1[44]
1 1
.names $undef CIC.d7_1[45]
1 1
.names $undef CIC.d7_1[46]
1 1
.names $undef CIC.d7_1[47]
1 1
.names $undef CIC.d7_1[48]
1 1
.names $undef CIC.d7_1[49]
1 1
.names $undef CIC.d7_1[50]
1 1
.names $undef CIC.d7_1[51]
1 1
.names $undef CIC.d7_1[52]
1 1
.names $undef CIC.d7_1[53]
1 1
.names $undef CIC.d7_1[54]
1 1
.names $undef CIC.d7_1[55]
1 1
.names $undef CIC.d7_1[56]
1 1
.names $undef CIC.d7_1[57]
1 1
.names $undef CIC.d7_1[58]
1 1
.names $undef CIC.d7_1[59]
1 1
.names $undef CIC.d7_1[60]
1 1
.names $undef CIC.d7_1[61]
1 1
.names $undef CIC.d7_1[62]
1 1
.names $undef CIC.d7_1[63]
1 1
.names $undef CIC.d7_2[24]
1 1
.names $undef CIC.d7_2[25]
1 1
.names $undef CIC.d7_2[26]
1 1
.names $undef CIC.d7_2[27]
1 1
.names $undef CIC.d7_2[28]
1 1
.names $undef CIC.d7_2[29]
1 1
.names $undef CIC.d7_2[30]
1 1
.names $undef CIC.d7_2[31]
1 1
.names $undef CIC.d7_2[32]
1 1
.names $undef CIC.d7_2[33]
1 1
.names $undef CIC.d7_2[34]
1 1
.names $undef CIC.d7_2[35]
1 1
.names $undef CIC.d7_2[36]
1 1
.names $undef CIC.d7_2[37]
1 1
.names $undef CIC.d7_2[38]
1 1
.names $undef CIC.d7_2[39]
1 1
.names $undef CIC.d7_2[40]
1 1
.names $undef CIC.d7_2[41]
1 1
.names $undef CIC.d7_2[42]
1 1
.names $undef CIC.d7_2[43]
1 1
.names $undef CIC.d7_2[44]
1 1
.names $undef CIC.d7_2[45]
1 1
.names $undef CIC.d7_2[46]
1 1
.names $undef CIC.d7_2[47]
1 1
.names $undef CIC.d7_2[48]
1 1
.names $undef CIC.d7_2[49]
1 1
.names $undef CIC.d7_2[50]
1 1
.names $undef CIC.d7_2[51]
1 1
.names $undef CIC.d7_2[52]
1 1
.names $undef CIC.d7_2[53]
1 1
.names $undef CIC.d7_2[54]
1 1
.names $undef CIC.d7_2[55]
1 1
.names $undef CIC.d7_2[56]
1 1
.names $undef CIC.d7_2[57]
1 1
.names $undef CIC.d7_2[58]
1 1
.names $undef CIC.d7_2[59]
1 1
.names $undef CIC.d7_2[60]
1 1
.names $undef CIC.d7_2[61]
1 1
.names $undef CIC.d7_2[62]
1 1
.names $undef CIC.d7_2[63]
1 1
.names $undef CIC.d8_1[0]
1 1
.names $undef CIC.d8_1[1]
1 1
.names $undef CIC.d8_1[2]
1 1
.names $undef CIC.d8_1[3]
1 1
.names $undef CIC.d8_1[4]
1 1
.names $undef CIC.d8_1[5]
1 1
.names $undef CIC.d8_1[6]
1 1
.names $undef CIC.d8_1[7]
1 1
.names $undef CIC.d8_1[24]
1 1
.names $undef CIC.d8_1[25]
1 1
.names $undef CIC.d8_1[26]
1 1
.names $undef CIC.d8_1[27]
1 1
.names $undef CIC.d8_1[28]
1 1
.names $undef CIC.d8_1[29]
1 1
.names $undef CIC.d8_1[30]
1 1
.names $undef CIC.d8_1[31]
1 1
.names $undef CIC.d8_1[32]
1 1
.names $undef CIC.d8_1[33]
1 1
.names $undef CIC.d8_1[34]
1 1
.names $undef CIC.d8_1[35]
1 1
.names $undef CIC.d8_1[36]
1 1
.names $undef CIC.d8_1[37]
1 1
.names $undef CIC.d8_1[38]
1 1
.names $undef CIC.d8_1[39]
1 1
.names $undef CIC.d8_1[40]
1 1
.names $undef CIC.d8_1[41]
1 1
.names $undef CIC.d8_1[42]
1 1
.names $undef CIC.d8_1[43]
1 1
.names $undef CIC.d8_1[44]
1 1
.names $undef CIC.d8_1[45]
1 1
.names $undef CIC.d8_1[46]
1 1
.names $undef CIC.d8_1[47]
1 1
.names $undef CIC.d8_1[48]
1 1
.names $undef CIC.d8_1[49]
1 1
.names $undef CIC.d8_1[50]
1 1
.names $undef CIC.d8_1[51]
1 1
.names $undef CIC.d8_1[52]
1 1
.names $undef CIC.d8_1[53]
1 1
.names $undef CIC.d8_1[54]
1 1
.names $undef CIC.d8_1[55]
1 1
.names $undef CIC.d8_1[56]
1 1
.names $undef CIC.d8_1[57]
1 1
.names $undef CIC.d8_1[58]
1 1
.names $undef CIC.d8_1[59]
1 1
.names $undef CIC.d8_1[60]
1 1
.names $undef CIC.d8_1[61]
1 1
.names $undef CIC.d8_1[62]
1 1
.names $undef CIC.d8_1[63]
1 1
.names $undef CIC.d8_2[0]
1 1
.names $undef CIC.d8_2[1]
1 1
.names $undef CIC.d8_2[2]
1 1
.names $undef CIC.d8_2[3]
1 1
.names $undef CIC.d8_2[4]
1 1
.names $undef CIC.d8_2[5]
1 1
.names $undef CIC.d8_2[6]
1 1
.names $undef CIC.d8_2[7]
1 1
.names $undef CIC.d8_2[24]
1 1
.names $undef CIC.d8_2[25]
1 1
.names $undef CIC.d8_2[26]
1 1
.names $undef CIC.d8_2[27]
1 1
.names $undef CIC.d8_2[28]
1 1
.names $undef CIC.d8_2[29]
1 1
.names $undef CIC.d8_2[30]
1 1
.names $undef CIC.d8_2[31]
1 1
.names $undef CIC.d8_2[32]
1 1
.names $undef CIC.d8_2[33]
1 1
.names $undef CIC.d8_2[34]
1 1
.names $undef CIC.d8_2[35]
1 1
.names $undef CIC.d8_2[36]
1 1
.names $undef CIC.d8_2[37]
1 1
.names $undef CIC.d8_2[38]
1 1
.names $undef CIC.d8_2[39]
1 1
.names $undef CIC.d8_2[40]
1 1
.names $undef CIC.d8_2[41]
1 1
.names $undef CIC.d8_2[42]
1 1
.names $undef CIC.d8_2[43]
1 1
.names $undef CIC.d8_2[44]
1 1
.names $undef CIC.d8_2[45]
1 1
.names $undef CIC.d8_2[46]
1 1
.names $undef CIC.d8_2[47]
1 1
.names $undef CIC.d8_2[48]
1 1
.names $undef CIC.d8_2[49]
1 1
.names $undef CIC.d8_2[50]
1 1
.names $undef CIC.d8_2[51]
1 1
.names $undef CIC.d8_2[52]
1 1
.names $undef CIC.d8_2[53]
1 1
.names $undef CIC.d8_2[54]
1 1
.names $undef CIC.d8_2[55]
1 1
.names $undef CIC.d8_2[56]
1 1
.names $undef CIC.d8_2[57]
1 1
.names $undef CIC.d8_2[58]
1 1
.names $undef CIC.d8_2[59]
1 1
.names $undef CIC.d8_2[60]
1 1
.names $undef CIC.d8_2[61]
1 1
.names $undef CIC.d8_2[62]
1 1
.names $undef CIC.d8_2[63]
1 1
.names $false CIC.d9_1[0]
1 1
.names $false CIC.d9_1[1]
1 1
.names $false CIC.d9_1[2]
1 1
.names $false CIC.d9_1[3]
1 1
.names $false CIC.d9_1[4]
1 1
.names $false CIC.d9_1[5]
1 1
.names $false CIC.d9_1[6]
1 1
.names $false CIC.d9_1[7]
1 1
.names $false CIC.d9_1[8]
1 1
.names $false CIC.d9_1[9]
1 1
.names $false CIC.d9_1[10]
1 1
.names $false CIC.d9_1[11]
1 1
.names $false CIC.d9_1[12]
1 1
.names $false CIC.d9_1[13]
1 1
.names $false CIC.d9_1[14]
1 1
.names $false CIC.d9_1[15]
1 1
.names $false CIC.d9_1[16]
1 1
.names $false CIC.d9_1[17]
1 1
.names $false CIC.d9_1[18]
1 1
.names $false CIC.d9_1[19]
1 1
.names $false CIC.d9_1[20]
1 1
.names $false CIC.d9_1[21]
1 1
.names $false CIC.d9_1[22]
1 1
.names $false CIC.d9_1[23]
1 1
.names $false CIC.d9_1[24]
1 1
.names $false CIC.d9_1[25]
1 1
.names $false CIC.d9_1[26]
1 1
.names $false CIC.d9_1[27]
1 1
.names $false CIC.d9_1[28]
1 1
.names $false CIC.d9_1[29]
1 1
.names $false CIC.d9_1[30]
1 1
.names $false CIC.d9_1[31]
1 1
.names $false CIC.d9_1[32]
1 1
.names $false CIC.d9_1[33]
1 1
.names $false CIC.d9_1[34]
1 1
.names $false CIC.d9_1[35]
1 1
.names $false CIC.d9_1[36]
1 1
.names $false CIC.d9_1[37]
1 1
.names $false CIC.d9_1[38]
1 1
.names $false CIC.d9_1[39]
1 1
.names $false CIC.d9_1[40]
1 1
.names $false CIC.d9_1[41]
1 1
.names $false CIC.d9_1[42]
1 1
.names $false CIC.d9_1[43]
1 1
.names $false CIC.d9_1[44]
1 1
.names $false CIC.d9_1[45]
1 1
.names $false CIC.d9_1[46]
1 1
.names $false CIC.d9_1[47]
1 1
.names $false CIC.d9_1[48]
1 1
.names $false CIC.d9_1[49]
1 1
.names $false CIC.d9_1[50]
1 1
.names $false CIC.d9_1[51]
1 1
.names $false CIC.d9_1[52]
1 1
.names $false CIC.d9_1[53]
1 1
.names $false CIC.d9_1[54]
1 1
.names $false CIC.d9_1[55]
1 1
.names $false CIC.d9_1[56]
1 1
.names $false CIC.d9_1[57]
1 1
.names $false CIC.d9_1[58]
1 1
.names $false CIC.d9_1[59]
1 1
.names $false CIC.d9_1[60]
1 1
.names $false CIC.d9_1[61]
1 1
.names $false CIC.d9_1[62]
1 1
.names $false CIC.d9_1[63]
1 1
.names $false CIC.d9_2[0]
1 1
.names $false CIC.d9_2[1]
1 1
.names $false CIC.d9_2[2]
1 1
.names $false CIC.d9_2[3]
1 1
.names $false CIC.d9_2[4]
1 1
.names $false CIC.d9_2[5]
1 1
.names $false CIC.d9_2[6]
1 1
.names $false CIC.d9_2[7]
1 1
.names $false CIC.d9_2[8]
1 1
.names $false CIC.d9_2[9]
1 1
.names $false CIC.d9_2[10]
1 1
.names $false CIC.d9_2[11]
1 1
.names $false CIC.d9_2[12]
1 1
.names $false CIC.d9_2[13]
1 1
.names $false CIC.d9_2[14]
1 1
.names $false CIC.d9_2[15]
1 1
.names $false CIC.d9_2[16]
1 1
.names $false CIC.d9_2[17]
1 1
.names $false CIC.d9_2[18]
1 1
.names $false CIC.d9_2[19]
1 1
.names $false CIC.d9_2[20]
1 1
.names $false CIC.d9_2[21]
1 1
.names $false CIC.d9_2[22]
1 1
.names $false CIC.d9_2[23]
1 1
.names $false CIC.d9_2[24]
1 1
.names $false CIC.d9_2[25]
1 1
.names $false CIC.d9_2[26]
1 1
.names $false CIC.d9_2[27]
1 1
.names $false CIC.d9_2[28]
1 1
.names $false CIC.d9_2[29]
1 1
.names $false CIC.d9_2[30]
1 1
.names $false CIC.d9_2[31]
1 1
.names $false CIC.d9_2[32]
1 1
.names $false CIC.d9_2[33]
1 1
.names $false CIC.d9_2[34]
1 1
.names $false CIC.d9_2[35]
1 1
.names $false CIC.d9_2[36]
1 1
.names $false CIC.d9_2[37]
1 1
.names $false CIC.d9_2[38]
1 1
.names $false CIC.d9_2[39]
1 1
.names $false CIC.d9_2[40]
1 1
.names $false CIC.d9_2[41]
1 1
.names $false CIC.d9_2[42]
1 1
.names $false CIC.d9_2[43]
1 1
.names $false CIC.d9_2[44]
1 1
.names $false CIC.d9_2[45]
1 1
.names $false CIC.d9_2[46]
1 1
.names $false CIC.d9_2[47]
1 1
.names $false CIC.d9_2[48]
1 1
.names $false CIC.d9_2[49]
1 1
.names $false CIC.d9_2[50]
1 1
.names $false CIC.d9_2[51]
1 1
.names $false CIC.d9_2[52]
1 1
.names $false CIC.d9_2[53]
1 1
.names $false CIC.d9_2[54]
1 1
.names $false CIC.d9_2[55]
1 1
.names $false CIC.d9_2[56]
1 1
.names $false CIC.d9_2[57]
1 1
.names $false CIC.d9_2[58]
1 1
.names $false CIC.d9_2[59]
1 1
.names $false CIC.d9_2[60]
1 1
.names $false CIC.d9_2[61]
1 1
.names $false CIC.d9_2[62]
1 1
.names $false CIC.d9_2[63]
1 1
.names $undef CIC.d_d6_1[24]
1 1
.names $undef CIC.d_d6_1[25]
1 1
.names $undef CIC.d_d6_1[26]
1 1
.names $undef CIC.d_d6_1[27]
1 1
.names $undef CIC.d_d6_1[28]
1 1
.names $undef CIC.d_d6_1[29]
1 1
.names $undef CIC.d_d6_1[30]
1 1
.names $undef CIC.d_d6_1[31]
1 1
.names $undef CIC.d_d6_1[32]
1 1
.names $undef CIC.d_d6_1[33]
1 1
.names $undef CIC.d_d6_1[34]
1 1
.names $undef CIC.d_d6_1[35]
1 1
.names $undef CIC.d_d6_1[36]
1 1
.names $undef CIC.d_d6_1[37]
1 1
.names $undef CIC.d_d6_1[38]
1 1
.names $undef CIC.d_d6_1[39]
1 1
.names $undef CIC.d_d6_1[40]
1 1
.names $undef CIC.d_d6_1[41]
1 1
.names $undef CIC.d_d6_1[42]
1 1
.names $undef CIC.d_d6_1[43]
1 1
.names $undef CIC.d_d6_1[44]
1 1
.names $undef CIC.d_d6_1[45]
1 1
.names $undef CIC.d_d6_1[46]
1 1
.names $undef CIC.d_d6_1[47]
1 1
.names $undef CIC.d_d6_1[48]
1 1
.names $undef CIC.d_d6_1[49]
1 1
.names $undef CIC.d_d6_1[50]
1 1
.names $undef CIC.d_d6_1[51]
1 1
.names $undef CIC.d_d6_1[52]
1 1
.names $undef CIC.d_d6_1[53]
1 1
.names $undef CIC.d_d6_1[54]
1 1
.names $undef CIC.d_d6_1[55]
1 1
.names $undef CIC.d_d6_1[56]
1 1
.names $undef CIC.d_d6_1[57]
1 1
.names $undef CIC.d_d6_1[58]
1 1
.names $undef CIC.d_d6_1[59]
1 1
.names $undef CIC.d_d6_1[60]
1 1
.names $undef CIC.d_d6_1[61]
1 1
.names $undef CIC.d_d6_1[62]
1 1
.names $undef CIC.d_d6_1[63]
1 1
.names $undef CIC.d_d6_2[24]
1 1
.names $undef CIC.d_d6_2[25]
1 1
.names $undef CIC.d_d6_2[26]
1 1
.names $undef CIC.d_d6_2[27]
1 1
.names $undef CIC.d_d6_2[28]
1 1
.names $undef CIC.d_d6_2[29]
1 1
.names $undef CIC.d_d6_2[30]
1 1
.names $undef CIC.d_d6_2[31]
1 1
.names $undef CIC.d_d6_2[32]
1 1
.names $undef CIC.d_d6_2[33]
1 1
.names $undef CIC.d_d6_2[34]
1 1
.names $undef CIC.d_d6_2[35]
1 1
.names $undef CIC.d_d6_2[36]
1 1
.names $undef CIC.d_d6_2[37]
1 1
.names $undef CIC.d_d6_2[38]
1 1
.names $undef CIC.d_d6_2[39]
1 1
.names $undef CIC.d_d6_2[40]
1 1
.names $undef CIC.d_d6_2[41]
1 1
.names $undef CIC.d_d6_2[42]
1 1
.names $undef CIC.d_d6_2[43]
1 1
.names $undef CIC.d_d6_2[44]
1 1
.names $undef CIC.d_d6_2[45]
1 1
.names $undef CIC.d_d6_2[46]
1 1
.names $undef CIC.d_d6_2[47]
1 1
.names $undef CIC.d_d6_2[48]
1 1
.names $undef CIC.d_d6_2[49]
1 1
.names $undef CIC.d_d6_2[50]
1 1
.names $undef CIC.d_d6_2[51]
1 1
.names $undef CIC.d_d6_2[52]
1 1
.names $undef CIC.d_d6_2[53]
1 1
.names $undef CIC.d_d6_2[54]
1 1
.names $undef CIC.d_d6_2[55]
1 1
.names $undef CIC.d_d6_2[56]
1 1
.names $undef CIC.d_d6_2[57]
1 1
.names $undef CIC.d_d6_2[58]
1 1
.names $undef CIC.d_d6_2[59]
1 1
.names $undef CIC.d_d6_2[60]
1 1
.names $undef CIC.d_d6_2[61]
1 1
.names $undef CIC.d_d6_2[62]
1 1
.names $undef CIC.d_d6_2[63]
1 1
.names $undef CIC.d_d7_1[24]
1 1
.names $undef CIC.d_d7_1[25]
1 1
.names $undef CIC.d_d7_1[26]
1 1
.names $undef CIC.d_d7_1[27]
1 1
.names $undef CIC.d_d7_1[28]
1 1
.names $undef CIC.d_d7_1[29]
1 1
.names $undef CIC.d_d7_1[30]
1 1
.names $undef CIC.d_d7_1[31]
1 1
.names $undef CIC.d_d7_1[32]
1 1
.names $undef CIC.d_d7_1[33]
1 1
.names $undef CIC.d_d7_1[34]
1 1
.names $undef CIC.d_d7_1[35]
1 1
.names $undef CIC.d_d7_1[36]
1 1
.names $undef CIC.d_d7_1[37]
1 1
.names $undef CIC.d_d7_1[38]
1 1
.names $undef CIC.d_d7_1[39]
1 1
.names $undef CIC.d_d7_1[40]
1 1
.names $undef CIC.d_d7_1[41]
1 1
.names $undef CIC.d_d7_1[42]
1 1
.names $undef CIC.d_d7_1[43]
1 1
.names $undef CIC.d_d7_1[44]
1 1
.names $undef CIC.d_d7_1[45]
1 1
.names $undef CIC.d_d7_1[46]
1 1
.names $undef CIC.d_d7_1[47]
1 1
.names $undef CIC.d_d7_1[48]
1 1
.names $undef CIC.d_d7_1[49]
1 1
.names $undef CIC.d_d7_1[50]
1 1
.names $undef CIC.d_d7_1[51]
1 1
.names $undef CIC.d_d7_1[52]
1 1
.names $undef CIC.d_d7_1[53]
1 1
.names $undef CIC.d_d7_1[54]
1 1
.names $undef CIC.d_d7_1[55]
1 1
.names $undef CIC.d_d7_1[56]
1 1
.names $undef CIC.d_d7_1[57]
1 1
.names $undef CIC.d_d7_1[58]
1 1
.names $undef CIC.d_d7_1[59]
1 1
.names $undef CIC.d_d7_1[60]
1 1
.names $undef CIC.d_d7_1[61]
1 1
.names $undef CIC.d_d7_1[62]
1 1
.names $undef CIC.d_d7_1[63]
1 1
.names $undef CIC.d_d7_2[24]
1 1
.names $undef CIC.d_d7_2[25]
1 1
.names $undef CIC.d_d7_2[26]
1 1
.names $undef CIC.d_d7_2[27]
1 1
.names $undef CIC.d_d7_2[28]
1 1
.names $undef CIC.d_d7_2[29]
1 1
.names $undef CIC.d_d7_2[30]
1 1
.names $undef CIC.d_d7_2[31]
1 1
.names $undef CIC.d_d7_2[32]
1 1
.names $undef CIC.d_d7_2[33]
1 1
.names $undef CIC.d_d7_2[34]
1 1
.names $undef CIC.d_d7_2[35]
1 1
.names $undef CIC.d_d7_2[36]
1 1
.names $undef CIC.d_d7_2[37]
1 1
.names $undef CIC.d_d7_2[38]
1 1
.names $undef CIC.d_d7_2[39]
1 1
.names $undef CIC.d_d7_2[40]
1 1
.names $undef CIC.d_d7_2[41]
1 1
.names $undef CIC.d_d7_2[42]
1 1
.names $undef CIC.d_d7_2[43]
1 1
.names $undef CIC.d_d7_2[44]
1 1
.names $undef CIC.d_d7_2[45]
1 1
.names $undef CIC.d_d7_2[46]
1 1
.names $undef CIC.d_d7_2[47]
1 1
.names $undef CIC.d_d7_2[48]
1 1
.names $undef CIC.d_d7_2[49]
1 1
.names $undef CIC.d_d7_2[50]
1 1
.names $undef CIC.d_d7_2[51]
1 1
.names $undef CIC.d_d7_2[52]
1 1
.names $undef CIC.d_d7_2[53]
1 1
.names $undef CIC.d_d7_2[54]
1 1
.names $undef CIC.d_d7_2[55]
1 1
.names $undef CIC.d_d7_2[56]
1 1
.names $undef CIC.d_d7_2[57]
1 1
.names $undef CIC.d_d7_2[58]
1 1
.names $undef CIC.d_d7_2[59]
1 1
.names $undef CIC.d_d7_2[60]
1 1
.names $undef CIC.d_d7_2[61]
1 1
.names $undef CIC.d_d7_2[62]
1 1
.names $undef CIC.d_d7_2[63]
1 1
.names $false CIC.d_d8_1[0]
1 1
.names $false CIC.d_d8_1[1]
1 1
.names $false CIC.d_d8_1[2]
1 1
.names $false CIC.d_d8_1[3]
1 1
.names $false CIC.d_d8_1[4]
1 1
.names $false CIC.d_d8_1[5]
1 1
.names $false CIC.d_d8_1[6]
1 1
.names $false CIC.d_d8_1[7]
1 1
.names $false CIC.d_d8_1[8]
1 1
.names $false CIC.d_d8_1[9]
1 1
.names $false CIC.d_d8_1[10]
1 1
.names $false CIC.d_d8_1[11]
1 1
.names $false CIC.d_d8_1[12]
1 1
.names $false CIC.d_d8_1[13]
1 1
.names $false CIC.d_d8_1[14]
1 1
.names $false CIC.d_d8_1[15]
1 1
.names $false CIC.d_d8_1[16]
1 1
.names $false CIC.d_d8_1[17]
1 1
.names $false CIC.d_d8_1[18]
1 1
.names $false CIC.d_d8_1[19]
1 1
.names $false CIC.d_d8_1[20]
1 1
.names $false CIC.d_d8_1[21]
1 1
.names $false CIC.d_d8_1[22]
1 1
.names $false CIC.d_d8_1[23]
1 1
.names $false CIC.d_d8_1[24]
1 1
.names $false CIC.d_d8_1[25]
1 1
.names $false CIC.d_d8_1[26]
1 1
.names $false CIC.d_d8_1[27]
1 1
.names $false CIC.d_d8_1[28]
1 1
.names $false CIC.d_d8_1[29]
1 1
.names $false CIC.d_d8_1[30]
1 1
.names $false CIC.d_d8_1[31]
1 1
.names $false CIC.d_d8_1[32]
1 1
.names $false CIC.d_d8_1[33]
1 1
.names $false CIC.d_d8_1[34]
1 1
.names $false CIC.d_d8_1[35]
1 1
.names $false CIC.d_d8_1[36]
1 1
.names $false CIC.d_d8_1[37]
1 1
.names $false CIC.d_d8_1[38]
1 1
.names $false CIC.d_d8_1[39]
1 1
.names $false CIC.d_d8_1[40]
1 1
.names $false CIC.d_d8_1[41]
1 1
.names $false CIC.d_d8_1[42]
1 1
.names $false CIC.d_d8_1[43]
1 1
.names $false CIC.d_d8_1[44]
1 1
.names $false CIC.d_d8_1[45]
1 1
.names $false CIC.d_d8_1[46]
1 1
.names $false CIC.d_d8_1[47]
1 1
.names $false CIC.d_d8_1[48]
1 1
.names $false CIC.d_d8_1[49]
1 1
.names $false CIC.d_d8_1[50]
1 1
.names $false CIC.d_d8_1[51]
1 1
.names $false CIC.d_d8_1[52]
1 1
.names $false CIC.d_d8_1[53]
1 1
.names $false CIC.d_d8_1[54]
1 1
.names $false CIC.d_d8_1[55]
1 1
.names $false CIC.d_d8_1[56]
1 1
.names $false CIC.d_d8_1[57]
1 1
.names $false CIC.d_d8_1[58]
1 1
.names $false CIC.d_d8_1[59]
1 1
.names $false CIC.d_d8_1[60]
1 1
.names $false CIC.d_d8_1[61]
1 1
.names $false CIC.d_d8_1[62]
1 1
.names $false CIC.d_d8_1[63]
1 1
.names $false CIC.d_d8_2[0]
1 1
.names $false CIC.d_d8_2[1]
1 1
.names $false CIC.d_d8_2[2]
1 1
.names $false CIC.d_d8_2[3]
1 1
.names $false CIC.d_d8_2[4]
1 1
.names $false CIC.d_d8_2[5]
1 1
.names $false CIC.d_d8_2[6]
1 1
.names $false CIC.d_d8_2[7]
1 1
.names $false CIC.d_d8_2[8]
1 1
.names $false CIC.d_d8_2[9]
1 1
.names $false CIC.d_d8_2[10]
1 1
.names $false CIC.d_d8_2[11]
1 1
.names $false CIC.d_d8_2[12]
1 1
.names $false CIC.d_d8_2[13]
1 1
.names $false CIC.d_d8_2[14]
1 1
.names $false CIC.d_d8_2[15]
1 1
.names $false CIC.d_d8_2[16]
1 1
.names $false CIC.d_d8_2[17]
1 1
.names $false CIC.d_d8_2[18]
1 1
.names $false CIC.d_d8_2[19]
1 1
.names $false CIC.d_d8_2[20]
1 1
.names $false CIC.d_d8_2[21]
1 1
.names $false CIC.d_d8_2[22]
1 1
.names $false CIC.d_d8_2[23]
1 1
.names $false CIC.d_d8_2[24]
1 1
.names $false CIC.d_d8_2[25]
1 1
.names $false CIC.d_d8_2[26]
1 1
.names $false CIC.d_d8_2[27]
1 1
.names $false CIC.d_d8_2[28]
1 1
.names $false CIC.d_d8_2[29]
1 1
.names $false CIC.d_d8_2[30]
1 1
.names $false CIC.d_d8_2[31]
1 1
.names $false CIC.d_d8_2[32]
1 1
.names $false CIC.d_d8_2[33]
1 1
.names $false CIC.d_d8_2[34]
1 1
.names $false CIC.d_d8_2[35]
1 1
.names $false CIC.d_d8_2[36]
1 1
.names $false CIC.d_d8_2[37]
1 1
.names $false CIC.d_d8_2[38]
1 1
.names $false CIC.d_d8_2[39]
1 1
.names $false CIC.d_d8_2[40]
1 1
.names $false CIC.d_d8_2[41]
1 1
.names $false CIC.d_d8_2[42]
1 1
.names $false CIC.d_d8_2[43]
1 1
.names $false CIC.d_d8_2[44]
1 1
.names $false CIC.d_d8_2[45]
1 1
.names $false CIC.d_d8_2[46]
1 1
.names $false CIC.d_d8_2[47]
1 1
.names $false CIC.d_d8_2[48]
1 1
.names $false CIC.d_d8_2[49]
1 1
.names $false CIC.d_d8_2[50]
1 1
.names $false CIC.d_d8_2[51]
1 1
.names $false CIC.d_d8_2[52]
1 1
.names $false CIC.d_d8_2[53]
1 1
.names $false CIC.d_d8_2[54]
1 1
.names $false CIC.d_d8_2[55]
1 1
.names $false CIC.d_d8_2[56]
1 1
.names $false CIC.d_d8_2[57]
1 1
.names $false CIC.d_d8_2[58]
1 1
.names $false CIC.d_d8_2[59]
1 1
.names $false CIC.d_d8_2[60]
1 1
.names $false CIC.d_d8_2[61]
1 1
.names $false CIC.d_d8_2[62]
1 1
.names $false CIC.d_d8_2[63]
1 1
.names $false CIC.d_d9_1[0]
1 1
.names $false CIC.d_d9_1[1]
1 1
.names $false CIC.d_d9_1[2]
1 1
.names $false CIC.d_d9_1[3]
1 1
.names $false CIC.d_d9_1[4]
1 1
.names $false CIC.d_d9_1[5]
1 1
.names $false CIC.d_d9_1[6]
1 1
.names $false CIC.d_d9_1[7]
1 1
.names $false CIC.d_d9_1[8]
1 1
.names $false CIC.d_d9_1[9]
1 1
.names $false CIC.d_d9_1[10]
1 1
.names $false CIC.d_d9_1[11]
1 1
.names $false CIC.d_d9_1[12]
1 1
.names $false CIC.d_d9_1[13]
1 1
.names $false CIC.d_d9_1[14]
1 1
.names $false CIC.d_d9_1[15]
1 1
.names $false CIC.d_d9_1[16]
1 1
.names $false CIC.d_d9_1[17]
1 1
.names $false CIC.d_d9_1[18]
1 1
.names $false CIC.d_d9_1[19]
1 1
.names $false CIC.d_d9_1[20]
1 1
.names $false CIC.d_d9_1[21]
1 1
.names $false CIC.d_d9_1[22]
1 1
.names $false CIC.d_d9_1[23]
1 1
.names $false CIC.d_d9_1[24]
1 1
.names $false CIC.d_d9_1[25]
1 1
.names $false CIC.d_d9_1[26]
1 1
.names $false CIC.d_d9_1[27]
1 1
.names $false CIC.d_d9_1[28]
1 1
.names $false CIC.d_d9_1[29]
1 1
.names $false CIC.d_d9_1[30]
1 1
.names $false CIC.d_d9_1[31]
1 1
.names $false CIC.d_d9_1[32]
1 1
.names $false CIC.d_d9_1[33]
1 1
.names $false CIC.d_d9_1[34]
1 1
.names $false CIC.d_d9_1[35]
1 1
.names $false CIC.d_d9_1[36]
1 1
.names $false CIC.d_d9_1[37]
1 1
.names $false CIC.d_d9_1[38]
1 1
.names $false CIC.d_d9_1[39]
1 1
.names $false CIC.d_d9_1[40]
1 1
.names $false CIC.d_d9_1[41]
1 1
.names $false CIC.d_d9_1[42]
1 1
.names $false CIC.d_d9_1[43]
1 1
.names $false CIC.d_d9_1[44]
1 1
.names $false CIC.d_d9_1[45]
1 1
.names $false CIC.d_d9_1[46]
1 1
.names $false CIC.d_d9_1[47]
1 1
.names $false CIC.d_d9_1[48]
1 1
.names $false CIC.d_d9_1[49]
1 1
.names $false CIC.d_d9_1[50]
1 1
.names $false CIC.d_d9_1[51]
1 1
.names $false CIC.d_d9_1[52]
1 1
.names $false CIC.d_d9_1[53]
1 1
.names $false CIC.d_d9_1[54]
1 1
.names $false CIC.d_d9_1[55]
1 1
.names $false CIC.d_d9_1[56]
1 1
.names $false CIC.d_d9_1[57]
1 1
.names $false CIC.d_d9_1[58]
1 1
.names $false CIC.d_d9_1[59]
1 1
.names $false CIC.d_d9_1[60]
1 1
.names $false CIC.d_d9_1[61]
1 1
.names $false CIC.d_d9_1[62]
1 1
.names $false CIC.d_d9_1[63]
1 1
.names $false CIC.d_d9_2[0]
1 1
.names $false CIC.d_d9_2[1]
1 1
.names $false CIC.d_d9_2[2]
1 1
.names $false CIC.d_d9_2[3]
1 1
.names $false CIC.d_d9_2[4]
1 1
.names $false CIC.d_d9_2[5]
1 1
.names $false CIC.d_d9_2[6]
1 1
.names $false CIC.d_d9_2[7]
1 1
.names $false CIC.d_d9_2[8]
1 1
.names $false CIC.d_d9_2[9]
1 1
.names $false CIC.d_d9_2[10]
1 1
.names $false CIC.d_d9_2[11]
1 1
.names $false CIC.d_d9_2[12]
1 1
.names $false CIC.d_d9_2[13]
1 1
.names $false CIC.d_d9_2[14]
1 1
.names $false CIC.d_d9_2[15]
1 1
.names $false CIC.d_d9_2[16]
1 1
.names $false CIC.d_d9_2[17]
1 1
.names $false CIC.d_d9_2[18]
1 1
.names $false CIC.d_d9_2[19]
1 1
.names $false CIC.d_d9_2[20]
1 1
.names $false CIC.d_d9_2[21]
1 1
.names $false CIC.d_d9_2[22]
1 1
.names $false CIC.d_d9_2[23]
1 1
.names $false CIC.d_d9_2[24]
1 1
.names $false CIC.d_d9_2[25]
1 1
.names $false CIC.d_d9_2[26]
1 1
.names $false CIC.d_d9_2[27]
1 1
.names $false CIC.d_d9_2[28]
1 1
.names $false CIC.d_d9_2[29]
1 1
.names $false CIC.d_d9_2[30]
1 1
.names $false CIC.d_d9_2[31]
1 1
.names $false CIC.d_d9_2[32]
1 1
.names $false CIC.d_d9_2[33]
1 1
.names $false CIC.d_d9_2[34]
1 1
.names $false CIC.d_d9_2[35]
1 1
.names $false CIC.d_d9_2[36]
1 1
.names $false CIC.d_d9_2[37]
1 1
.names $false CIC.d_d9_2[38]
1 1
.names $false CIC.d_d9_2[39]
1 1
.names $false CIC.d_d9_2[40]
1 1
.names $false CIC.d_d9_2[41]
1 1
.names $false CIC.d_d9_2[42]
1 1
.names $false CIC.d_d9_2[43]
1 1
.names $false CIC.d_d9_2[44]
1 1
.names $false CIC.d_d9_2[45]
1 1
.names $false CIC.d_d9_2[46]
1 1
.names $false CIC.d_d9_2[47]
1 1
.names $false CIC.d_d9_2[48]
1 1
.names $false CIC.d_d9_2[49]
1 1
.names $false CIC.d_d9_2[50]
1 1
.names $false CIC.d_d9_2[51]
1 1
.names $false CIC.d_d9_2[52]
1 1
.names $false CIC.d_d9_2[53]
1 1
.names $false CIC.d_d9_2[54]
1 1
.names $false CIC.d_d9_2[55]
1 1
.names $false CIC.d_d9_2[56]
1 1
.names $false CIC.d_d9_2[57]
1 1
.names $false CIC.d_d9_2[58]
1 1
.names $false CIC.d_d9_2[59]
1 1
.names $false CIC.d_d9_2[60]
1 1
.names $false CIC.d_d9_2[61]
1 1
.names $false CIC.d_d9_2[62]
1 1
.names $false CIC.d_d9_2[63]
1 1
.names $undef CIC.d_d_tmp_1[24]
1 1
.names $undef CIC.d_d_tmp_1[25]
1 1
.names $undef CIC.d_d_tmp_1[26]
1 1
.names $undef CIC.d_d_tmp_1[27]
1 1
.names $undef CIC.d_d_tmp_1[28]
1 1
.names $undef CIC.d_d_tmp_1[29]
1 1
.names $undef CIC.d_d_tmp_1[30]
1 1
.names $undef CIC.d_d_tmp_1[31]
1 1
.names $undef CIC.d_d_tmp_1[32]
1 1
.names $undef CIC.d_d_tmp_1[33]
1 1
.names $undef CIC.d_d_tmp_1[34]
1 1
.names $undef CIC.d_d_tmp_1[35]
1 1
.names $undef CIC.d_d_tmp_1[36]
1 1
.names $undef CIC.d_d_tmp_1[37]
1 1
.names $undef CIC.d_d_tmp_1[38]
1 1
.names $undef CIC.d_d_tmp_1[39]
1 1
.names $undef CIC.d_d_tmp_1[40]
1 1
.names $undef CIC.d_d_tmp_1[41]
1 1
.names $undef CIC.d_d_tmp_1[42]
1 1
.names $undef CIC.d_d_tmp_1[43]
1 1
.names $undef CIC.d_d_tmp_1[44]
1 1
.names $undef CIC.d_d_tmp_1[45]
1 1
.names $undef CIC.d_d_tmp_1[46]
1 1
.names $undef CIC.d_d_tmp_1[47]
1 1
.names $undef CIC.d_d_tmp_1[48]
1 1
.names $undef CIC.d_d_tmp_1[49]
1 1
.names $undef CIC.d_d_tmp_1[50]
1 1
.names $undef CIC.d_d_tmp_1[51]
1 1
.names $undef CIC.d_d_tmp_1[52]
1 1
.names $undef CIC.d_d_tmp_1[53]
1 1
.names $undef CIC.d_d_tmp_1[54]
1 1
.names $undef CIC.d_d_tmp_1[55]
1 1
.names $undef CIC.d_d_tmp_1[56]
1 1
.names $undef CIC.d_d_tmp_1[57]
1 1
.names $undef CIC.d_d_tmp_1[58]
1 1
.names $undef CIC.d_d_tmp_1[59]
1 1
.names $undef CIC.d_d_tmp_1[60]
1 1
.names $undef CIC.d_d_tmp_1[61]
1 1
.names $undef CIC.d_d_tmp_1[62]
1 1
.names $undef CIC.d_d_tmp_1[63]
1 1
.names $undef CIC.d_d_tmp_2[24]
1 1
.names $undef CIC.d_d_tmp_2[25]
1 1
.names $undef CIC.d_d_tmp_2[26]
1 1
.names $undef CIC.d_d_tmp_2[27]
1 1
.names $undef CIC.d_d_tmp_2[28]
1 1
.names $undef CIC.d_d_tmp_2[29]
1 1
.names $undef CIC.d_d_tmp_2[30]
1 1
.names $undef CIC.d_d_tmp_2[31]
1 1
.names $undef CIC.d_d_tmp_2[32]
1 1
.names $undef CIC.d_d_tmp_2[33]
1 1
.names $undef CIC.d_d_tmp_2[34]
1 1
.names $undef CIC.d_d_tmp_2[35]
1 1
.names $undef CIC.d_d_tmp_2[36]
1 1
.names $undef CIC.d_d_tmp_2[37]
1 1
.names $undef CIC.d_d_tmp_2[38]
1 1
.names $undef CIC.d_d_tmp_2[39]
1 1
.names $undef CIC.d_d_tmp_2[40]
1 1
.names $undef CIC.d_d_tmp_2[41]
1 1
.names $undef CIC.d_d_tmp_2[42]
1 1
.names $undef CIC.d_d_tmp_2[43]
1 1
.names $undef CIC.d_d_tmp_2[44]
1 1
.names $undef CIC.d_d_tmp_2[45]
1 1
.names $undef CIC.d_d_tmp_2[46]
1 1
.names $undef CIC.d_d_tmp_2[47]
1 1
.names $undef CIC.d_d_tmp_2[48]
1 1
.names $undef CIC.d_d_tmp_2[49]
1 1
.names $undef CIC.d_d_tmp_2[50]
1 1
.names $undef CIC.d_d_tmp_2[51]
1 1
.names $undef CIC.d_d_tmp_2[52]
1 1
.names $undef CIC.d_d_tmp_2[53]
1 1
.names $undef CIC.d_d_tmp_2[54]
1 1
.names $undef CIC.d_d_tmp_2[55]
1 1
.names $undef CIC.d_d_tmp_2[56]
1 1
.names $undef CIC.d_d_tmp_2[57]
1 1
.names $undef CIC.d_d_tmp_2[58]
1 1
.names $undef CIC.d_d_tmp_2[59]
1 1
.names $undef CIC.d_d_tmp_2[60]
1 1
.names $undef CIC.d_d_tmp_2[61]
1 1
.names $undef CIC.d_d_tmp_2[62]
1 1
.names $undef CIC.d_d_tmp_2[63]
1 1
.names mic_data_1 CIC.d_in_1
1 1
.names mic_data_2 CIC.d_in_2
1 1
.names $undef CIC.d_out_1[0]
1 1
.names $undef CIC.d_out_1[1]
1 1
.names $undef CIC.d_out_1[2]
1 1
.names $undef CIC.d_out_1[3]
1 1
.names $undef CIC.d_out_1[4]
1 1
.names $undef CIC.d_out_1[5]
1 1
.names $undef CIC.d_out_1[6]
1 1
.names $undef CIC.d_out_1[7]
1 1
.names $undef CIC.d_out_1[24]
1 1
.names $undef CIC.d_out_1[25]
1 1
.names $undef CIC.d_out_1[26]
1 1
.names $undef CIC.d_out_1[27]
1 1
.names $undef CIC.d_out_1[28]
1 1
.names $undef CIC.d_out_1[29]
1 1
.names $undef CIC.d_out_1[30]
1 1
.names $undef CIC.d_out_1[31]
1 1
.names $undef CIC.d_out_2[0]
1 1
.names $undef CIC.d_out_2[1]
1 1
.names $undef CIC.d_out_2[2]
1 1
.names $undef CIC.d_out_2[3]
1 1
.names $undef CIC.d_out_2[4]
1 1
.names $undef CIC.d_out_2[5]
1 1
.names $undef CIC.d_out_2[6]
1 1
.names $undef CIC.d_out_2[7]
1 1
.names $undef CIC.d_out_2[24]
1 1
.names $undef CIC.d_out_2[25]
1 1
.names $undef CIC.d_out_2[26]
1 1
.names $undef CIC.d_out_2[27]
1 1
.names $undef CIC.d_out_2[28]
1 1
.names $undef CIC.d_out_2[29]
1 1
.names $undef CIC.d_out_2[30]
1 1
.names $undef CIC.d_out_2[31]
1 1
.names $false CIC.d_prep_1[0]
1 1
.names $false CIC.d_prep_1[1]
1 1
.names $false CIC.d_prep_1[2]
1 1
.names $false CIC.d_prep_1[3]
1 1
.names $false CIC.d_prep_1[4]
1 1
.names $false CIC.d_prep_1[5]
1 1
.names $false CIC.d_prep_1[6]
1 1
.names $false CIC.d_prep_1[7]
1 1
.names $false CIC.d_prep_1[8]
1 1
.names $false CIC.d_prep_1[9]
1 1
.names $false CIC.d_prep_1[10]
1 1
.names $false CIC.d_prep_1[11]
1 1
.names $false CIC.d_prep_1[12]
1 1
.names $false CIC.d_prep_1[13]
1 1
.names $false CIC.d_prep_1[14]
1 1
.names $false CIC.d_prep_1[15]
1 1
.names $false CIC.d_prep_1[16]
1 1
.names $false CIC.d_prep_1[17]
1 1
.names $false CIC.d_prep_1[18]
1 1
.names $false CIC.d_prep_1[19]
1 1
.names $false CIC.d_prep_1[20]
1 1
.names $false CIC.d_prep_1[21]
1 1
.names $false CIC.d_prep_1[22]
1 1
.names $false CIC.d_prep_1[23]
1 1
.names $false CIC.d_prep_1[24]
1 1
.names $false CIC.d_prep_1[25]
1 1
.names $false CIC.d_prep_1[26]
1 1
.names $false CIC.d_prep_1[27]
1 1
.names $false CIC.d_prep_1[28]
1 1
.names $false CIC.d_prep_1[29]
1 1
.names $false CIC.d_prep_1[30]
1 1
.names $false CIC.d_prep_1[31]
1 1
.names $false CIC.d_prep_1[32]
1 1
.names $false CIC.d_prep_1[33]
1 1
.names $false CIC.d_prep_1[34]
1 1
.names $false CIC.d_prep_1[35]
1 1
.names $false CIC.d_prep_1[36]
1 1
.names $false CIC.d_prep_1[37]
1 1
.names $false CIC.d_prep_1[38]
1 1
.names $false CIC.d_prep_1[39]
1 1
.names $false CIC.d_prep_1[40]
1 1
.names $false CIC.d_prep_1[41]
1 1
.names $false CIC.d_prep_1[42]
1 1
.names $false CIC.d_prep_1[43]
1 1
.names $false CIC.d_prep_1[44]
1 1
.names $false CIC.d_prep_1[45]
1 1
.names $false CIC.d_prep_1[46]
1 1
.names $false CIC.d_prep_1[47]
1 1
.names $false CIC.d_prep_1[48]
1 1
.names $false CIC.d_prep_1[49]
1 1
.names $false CIC.d_prep_1[50]
1 1
.names $false CIC.d_prep_1[51]
1 1
.names $false CIC.d_prep_1[52]
1 1
.names $false CIC.d_prep_1[53]
1 1
.names $false CIC.d_prep_1[54]
1 1
.names $false CIC.d_prep_1[55]
1 1
.names $false CIC.d_prep_1[56]
1 1
.names $false CIC.d_prep_1[57]
1 1
.names $false CIC.d_prep_1[58]
1 1
.names $false CIC.d_prep_1[59]
1 1
.names $false CIC.d_prep_1[60]
1 1
.names $false CIC.d_prep_1[61]
1 1
.names $false CIC.d_prep_1[62]
1 1
.names $false CIC.d_prep_1[63]
1 1
.names $false CIC.d_prep_2[0]
1 1
.names $false CIC.d_prep_2[1]
1 1
.names $false CIC.d_prep_2[2]
1 1
.names $false CIC.d_prep_2[3]
1 1
.names $false CIC.d_prep_2[4]
1 1
.names $false CIC.d_prep_2[5]
1 1
.names $false CIC.d_prep_2[6]
1 1
.names $false CIC.d_prep_2[7]
1 1
.names $false CIC.d_prep_2[8]
1 1
.names $false CIC.d_prep_2[9]
1 1
.names $false CIC.d_prep_2[10]
1 1
.names $false CIC.d_prep_2[11]
1 1
.names $false CIC.d_prep_2[12]
1 1
.names $false CIC.d_prep_2[13]
1 1
.names $false CIC.d_prep_2[14]
1 1
.names $false CIC.d_prep_2[15]
1 1
.names $false CIC.d_prep_2[16]
1 1
.names $false CIC.d_prep_2[17]
1 1
.names $false CIC.d_prep_2[18]
1 1
.names $false CIC.d_prep_2[19]
1 1
.names $false CIC.d_prep_2[20]
1 1
.names $false CIC.d_prep_2[21]
1 1
.names $false CIC.d_prep_2[22]
1 1
.names $false CIC.d_prep_2[23]
1 1
.names $false CIC.d_prep_2[24]
1 1
.names $false CIC.d_prep_2[25]
1 1
.names $false CIC.d_prep_2[26]
1 1
.names $false CIC.d_prep_2[27]
1 1
.names $false CIC.d_prep_2[28]
1 1
.names $false CIC.d_prep_2[29]
1 1
.names $false CIC.d_prep_2[30]
1 1
.names $false CIC.d_prep_2[31]
1 1
.names $false CIC.d_prep_2[32]
1 1
.names $false CIC.d_prep_2[33]
1 1
.names $false CIC.d_prep_2[34]
1 1
.names $false CIC.d_prep_2[35]
1 1
.names $false CIC.d_prep_2[36]
1 1
.names $false CIC.d_prep_2[37]
1 1
.names $false CIC.d_prep_2[38]
1 1
.names $false CIC.d_prep_2[39]
1 1
.names $false CIC.d_prep_2[40]
1 1
.names $false CIC.d_prep_2[41]
1 1
.names $false CIC.d_prep_2[42]
1 1
.names $false CIC.d_prep_2[43]
1 1
.names $false CIC.d_prep_2[44]
1 1
.names $false CIC.d_prep_2[45]
1 1
.names $false CIC.d_prep_2[46]
1 1
.names $false CIC.d_prep_2[47]
1 1
.names $false CIC.d_prep_2[48]
1 1
.names $false CIC.d_prep_2[49]
1 1
.names $false CIC.d_prep_2[50]
1 1
.names $false CIC.d_prep_2[51]
1 1
.names $false CIC.d_prep_2[52]
1 1
.names $false CIC.d_prep_2[53]
1 1
.names $false CIC.d_prep_2[54]
1 1
.names $false CIC.d_prep_2[55]
1 1
.names $false CIC.d_prep_2[56]
1 1
.names $false CIC.d_prep_2[57]
1 1
.names $false CIC.d_prep_2[58]
1 1
.names $false CIC.d_prep_2[59]
1 1
.names $false CIC.d_prep_2[60]
1 1
.names $false CIC.d_prep_2[61]
1 1
.names $false CIC.d_prep_2[62]
1 1
.names $false CIC.d_prep_2[63]
1 1
.names $undef CIC.d_tmp_1[24]
1 1
.names $undef CIC.d_tmp_1[25]
1 1
.names $undef CIC.d_tmp_1[26]
1 1
.names $undef CIC.d_tmp_1[27]
1 1
.names $undef CIC.d_tmp_1[28]
1 1
.names $undef CIC.d_tmp_1[29]
1 1
.names $undef CIC.d_tmp_1[30]
1 1
.names $undef CIC.d_tmp_1[31]
1 1
.names $undef CIC.d_tmp_1[32]
1 1
.names $undef CIC.d_tmp_1[33]
1 1
.names $undef CIC.d_tmp_1[34]
1 1
.names $undef CIC.d_tmp_1[35]
1 1
.names $undef CIC.d_tmp_1[36]
1 1
.names $undef CIC.d_tmp_1[37]
1 1
.names $undef CIC.d_tmp_1[38]
1 1
.names $undef CIC.d_tmp_1[39]
1 1
.names $undef CIC.d_tmp_1[40]
1 1
.names $undef CIC.d_tmp_1[41]
1 1
.names $undef CIC.d_tmp_1[42]
1 1
.names $undef CIC.d_tmp_1[43]
1 1
.names $undef CIC.d_tmp_1[44]
1 1
.names $undef CIC.d_tmp_1[45]
1 1
.names $undef CIC.d_tmp_1[46]
1 1
.names $undef CIC.d_tmp_1[47]
1 1
.names $undef CIC.d_tmp_1[48]
1 1
.names $undef CIC.d_tmp_1[49]
1 1
.names $undef CIC.d_tmp_1[50]
1 1
.names $undef CIC.d_tmp_1[51]
1 1
.names $undef CIC.d_tmp_1[52]
1 1
.names $undef CIC.d_tmp_1[53]
1 1
.names $undef CIC.d_tmp_1[54]
1 1
.names $undef CIC.d_tmp_1[55]
1 1
.names $undef CIC.d_tmp_1[56]
1 1
.names $undef CIC.d_tmp_1[57]
1 1
.names $undef CIC.d_tmp_1[58]
1 1
.names $undef CIC.d_tmp_1[59]
1 1
.names $undef CIC.d_tmp_1[60]
1 1
.names $undef CIC.d_tmp_1[61]
1 1
.names $undef CIC.d_tmp_1[62]
1 1
.names $undef CIC.d_tmp_1[63]
1 1
.names $undef CIC.d_tmp_2[24]
1 1
.names $undef CIC.d_tmp_2[25]
1 1
.names $undef CIC.d_tmp_2[26]
1 1
.names $undef CIC.d_tmp_2[27]
1 1
.names $undef CIC.d_tmp_2[28]
1 1
.names $undef CIC.d_tmp_2[29]
1 1
.names $undef CIC.d_tmp_2[30]
1 1
.names $undef CIC.d_tmp_2[31]
1 1
.names $undef CIC.d_tmp_2[32]
1 1
.names $undef CIC.d_tmp_2[33]
1 1
.names $undef CIC.d_tmp_2[34]
1 1
.names $undef CIC.d_tmp_2[35]
1 1
.names $undef CIC.d_tmp_2[36]
1 1
.names $undef CIC.d_tmp_2[37]
1 1
.names $undef CIC.d_tmp_2[38]
1 1
.names $undef CIC.d_tmp_2[39]
1 1
.names $undef CIC.d_tmp_2[40]
1 1
.names $undef CIC.d_tmp_2[41]
1 1
.names $undef CIC.d_tmp_2[42]
1 1
.names $undef CIC.d_tmp_2[43]
1 1
.names $undef CIC.d_tmp_2[44]
1 1
.names $undef CIC.d_tmp_2[45]
1 1
.names $undef CIC.d_tmp_2[46]
1 1
.names $undef CIC.d_tmp_2[47]
1 1
.names $undef CIC.d_tmp_2[48]
1 1
.names $undef CIC.d_tmp_2[49]
1 1
.names $undef CIC.d_tmp_2[50]
1 1
.names $undef CIC.d_tmp_2[51]
1 1
.names $undef CIC.d_tmp_2[52]
1 1
.names $undef CIC.d_tmp_2[53]
1 1
.names $undef CIC.d_tmp_2[54]
1 1
.names $undef CIC.d_tmp_2[55]
1 1
.names $undef CIC.d_tmp_2[56]
1 1
.names $undef CIC.d_tmp_2[57]
1 1
.names $undef CIC.d_tmp_2[58]
1 1
.names $undef CIC.d_tmp_2[59]
1 1
.names $undef CIC.d_tmp_2[60]
1 1
.names $undef CIC.d_tmp_2[61]
1 1
.names $undef CIC.d_tmp_2[62]
1 1
.names $undef CIC.d_tmp_2[63]
1 1
.names $undef CIC_to_serial_1[0]
1 1
.names $undef CIC_to_serial_1[1]
1 1
.names $undef CIC_to_serial_1[2]
1 1
.names $undef CIC_to_serial_1[3]
1 1
.names $undef CIC_to_serial_1[4]
1 1
.names $undef CIC_to_serial_1[5]
1 1
.names $undef CIC_to_serial_1[6]
1 1
.names $undef CIC_to_serial_1[7]
1 1
.names CIC.d_out_1[8] CIC_to_serial_1[8]
1 1
.names CIC.d_out_1[9] CIC_to_serial_1[9]
1 1
.names CIC.d_out_1[10] CIC_to_serial_1[10]
1 1
.names CIC.d_out_1[11] CIC_to_serial_1[11]
1 1
.names CIC.d_out_1[12] CIC_to_serial_1[12]
1 1
.names CIC.d_out_1[13] CIC_to_serial_1[13]
1 1
.names CIC.d_out_1[14] CIC_to_serial_1[14]
1 1
.names $undef CIC_to_serial_2[0]
1 1
.names $undef CIC_to_serial_2[1]
1 1
.names $undef CIC_to_serial_2[2]
1 1
.names $undef CIC_to_serial_2[3]
1 1
.names $undef CIC_to_serial_2[4]
1 1
.names $undef CIC_to_serial_2[5]
1 1
.names $undef CIC_to_serial_2[6]
1 1
.names $undef CIC_to_serial_2[7]
1 1
.names CIC.d_out_2[8] CIC_to_serial_2[8]
1 1
.names CIC.d_out_2[9] CIC_to_serial_2[9]
1 1
.names CIC.d_out_2[10] CIC_to_serial_2[10]
1 1
.names CIC.d_out_2[11] CIC_to_serial_2[11]
1 1
.names CIC.d_out_2[12] CIC_to_serial_2[12]
1 1
.names CIC.d_out_2[13] CIC_to_serial_2[13]
1 1
.names CIC.d_out_2[14] CIC_to_serial_2[14]
1 1
.names CIC.d_out_2[15] CIC_to_serial_2[15]
1 1
.names CIC.d_out_2[16] CIC_to_serial_2[16]
1 1
.names CIC.d_out_2[17] CIC_to_serial_2[17]
1 1
.names CIC.d_out_2[18] CIC_to_serial_2[18]
1 1
.names CIC.d_out_2[19] CIC_to_serial_2[19]
1 1
.names CIC.d_out_2[20] CIC_to_serial_2[20]
1 1
.names CIC.d_out_2[21] CIC_to_serial_2[21]
1 1
.names CIC.d_out_2[22] CIC_to_serial_2[22]
1 1
.names CIC.d_out_2[23] CIC_to_serial_2[23]
1 1
.names clk PDM1.clk_in
1 1
.names mic_clk_1 PDM1.clk_out
1 1
.names mic_clk_1 PDM1.divcounter[1]
1 1
.names clk SERIAL1.BAUD0.clk_in
1 1
.names SERIAL1.BAUD0.clk_out SERIAL1.BAUD0.divcounter[3]
1 1
.names clk SERIAL1.clk
1 1
.names SERIAL1.BAUD0.clk_out SERIAL1.clk_baud
1 1
.names CIC.load SERIAL1.d_clk
1 1
.names $undef SERIAL1.d_in_1[0]
1 1
.names $undef SERIAL1.d_in_1[1]
1 1
.names $undef SERIAL1.d_in_1[2]
1 1
.names $undef SERIAL1.d_in_1[3]
1 1
.names $undef SERIAL1.d_in_1[4]
1 1
.names $undef SERIAL1.d_in_1[5]
1 1
.names $undef SERIAL1.d_in_1[6]
1 1
.names $undef SERIAL1.d_in_1[7]
1 1
.names CIC.d_out_1[8] SERIAL1.d_in_1[8]
1 1
.names CIC.d_out_1[9] SERIAL1.d_in_1[9]
1 1
.names CIC.d_out_1[10] SERIAL1.d_in_1[10]
1 1
.names CIC.d_out_1[11] SERIAL1.d_in_1[11]
1 1
.names CIC.d_out_1[12] SERIAL1.d_in_1[12]
1 1
.names CIC.d_out_1[13] SERIAL1.d_in_1[13]
1 1
.names CIC.d_out_1[14] SERIAL1.d_in_1[14]
1 1
.names CIC.d_out_1[15] SERIAL1.d_in_1[15]
1 1
.names CIC.d_out_1[16] SERIAL1.d_in_1[16]
1 1
.names CIC.d_out_1[17] SERIAL1.d_in_1[17]
1 1
.names CIC.d_out_1[18] SERIAL1.d_in_1[18]
1 1
.names CIC.d_out_1[19] SERIAL1.d_in_1[19]
1 1
.names CIC.d_out_1[20] SERIAL1.d_in_1[20]
1 1
.names CIC.d_out_1[21] SERIAL1.d_in_1[21]
1 1
.names CIC.d_out_1[22] SERIAL1.d_in_1[22]
1 1
.names CIC.d_out_1[23] SERIAL1.d_in_1[23]
1 1
.names $undef SERIAL1.d_in_1[24]
1 1
.names $undef SERIAL1.d_in_1[25]
1 1
.names $undef SERIAL1.d_in_1[26]
1 1
.names $undef SERIAL1.d_in_1[27]
1 1
.names $undef SERIAL1.d_in_1[28]
1 1
.names $undef SERIAL1.d_in_1[29]
1 1
.names $undef SERIAL1.d_in_1[30]
1 1
.names $undef SERIAL1.d_in_1[31]
1 1
.names $undef SERIAL1.d_in_2[0]
1 1
.names $undef SERIAL1.d_in_2[1]
1 1
.names $undef SERIAL1.d_in_2[2]
1 1
.names $undef SERIAL1.d_in_2[3]
1 1
.names $undef SERIAL1.d_in_2[4]
1 1
.names $undef SERIAL1.d_in_2[5]
1 1
.names $undef SERIAL1.d_in_2[6]
1 1
.names $undef SERIAL1.d_in_2[7]
1 1
.names CIC.d_out_2[8] SERIAL1.d_in_2[8]
1 1
.names CIC.d_out_2[9] SERIAL1.d_in_2[9]
1 1
.names CIC.d_out_2[10] SERIAL1.d_in_2[10]
1 1
.names CIC.d_out_2[11] SERIAL1.d_in_2[11]
1 1
.names CIC.d_out_2[12] SERIAL1.d_in_2[12]
1 1
.names CIC.d_out_2[13] SERIAL1.d_in_2[13]
1 1
.names CIC.d_out_2[14] SERIAL1.d_in_2[14]
1 1
.names CIC.d_out_2[15] SERIAL1.d_in_2[15]
1 1
.names CIC.d_out_2[16] SERIAL1.d_in_2[16]
1 1
.names CIC.d_out_2[17] SERIAL1.d_in_2[17]
1 1
.names CIC.d_out_2[18] SERIAL1.d_in_2[18]
1 1
.names CIC.d_out_2[19] SERIAL1.d_in_2[19]
1 1
.names CIC.d_out_2[20] SERIAL1.d_in_2[20]
1 1
.names CIC.d_out_2[21] SERIAL1.d_in_2[21]
1 1
.names CIC.d_out_2[22] SERIAL1.d_in_2[22]
1 1
.names CIC.d_out_2[23] SERIAL1.d_in_2[23]
1 1
.names $undef SERIAL1.d_in_2[24]
1 1
.names $undef SERIAL1.d_in_2[25]
1 1
.names $undef SERIAL1.d_in_2[26]
1 1
.names $undef SERIAL1.d_in_2[27]
1 1
.names $undef SERIAL1.d_in_2[28]
1 1
.names $undef SERIAL1.d_in_2[29]
1 1
.names $undef SERIAL1.d_in_2[30]
1 1
.names $undef SERIAL1.d_in_2[31]
1 1
.names $false SERIAL1.data[0]
1 1
.names $true SERIAL1.data[9]
1 1
.names $false SERIAL1.data[10]
1 1
.names $true SERIAL1.data[19]
1 1
.names $false SERIAL1.data[20]
1 1
.names $true SERIAL1.data[29]
1 1
.names $false SERIAL1.data[30]
1 1
.names $true SERIAL1.data[39]
1 1
.names serial_tx SERIAL1.tx
1 1
.names mic_clk_1 clk_3MHz
1 1
.names CIC.load load_data_1
1 1
.names $undef load_data_2
1 1
.names mic_clk_1 mic_clk_2
1 1
.names $true sel_2
1 1
.names serial_tx serial_conn
1 1
.names mic_clk_1 serial_split
1 1
.end
