{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542501097752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542501097753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 21:31:37 2018 " "Processing started: Sat Nov 17 21:31:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542501097753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542501097753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Secador -c Secador --generate_functional_sim_netlist " "Command: quartus_map Secador -c Secador --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542501097754 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542501097980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_SPI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_SPI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi-SYN " "Found design unit 1: lpm_shiftreg_spi-SYN" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098410 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI " "Found entity 1: lpm_shiftreg_SPI" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_counter_SPI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_counter_SPI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi-SYN " "Found design unit 1: lpm_counter_spi-SYN" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098411 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI " "Found entity 1: lpm_counter_SPI" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_SENSOR1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_SENSOR1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1-SYN " "Found design unit 1: lpm_shiftreg_sensor1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098420 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1 " "Found entity 1: lpm_shiftreg_SENSOR1" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1_sincronizador_1-SYN " "Found design unit 1: lpm_shiftreg_sensor1_sincronizador_1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098422 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1_SINCRONIZADOR_1 " "Found entity 1: lpm_shiftreg_SENSOR1_SINCRONIZADOR_1" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Secador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Secador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Secador " "Found entity 1: Secador" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_TIMER_GLOBAL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_TIMER_GLOBAL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_timer_global-SYN " "Found design unit 1: lpm_counter_timer_global-SYN" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098489 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_TIMER_GLOBAL " "Found entity 1: lpm_counter_TIMER_GLOBAL" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_CONTADOR_GLOBAL_MS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_CONTADOR_GLOBAL_MS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_contador_global_ms-SYN " "Found design unit 1: lpm_counter_contador_global_ms-SYN" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098493 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_CONTADOR_GLOBAL_MS " "Found entity 1: lpm_counter_CONTADOR_GLOBAL_MS" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_0_TO_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_0_TO_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_0_to_2-SYN " "Found design unit 1: lpm_counter_spi_0_to_2-SYN" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098496 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_0_TO_2 " "Found entity 1: lpm_counter_SPI_0_TO_2" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_transition_state-SYN " "Found design unit 1: lpm_shiftreg_spi_transition_state-SYN" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098500 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_TRANSITION_STATE " "Found entity 1: lpm_shiftreg_SPI_TRANSITION_STATE" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_receive-SYN " "Found design unit 1: lpm_counter_spi_state_receive-SYN" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098502 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_RECEIVE " "Found entity 1: lpm_counter_SPI_STATE_RECEIVE" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_INT_TO_FP.vhd 20 10 " "Found 20 design units, including 10 entities, in source file altfp_convert_INT_TO_FP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_upf-RTL " "Found design unit 1: altfp_convert_INT_TO_FP_altbarrel_shift_upf-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL " "Found design unit 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL " "Found design unit 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL " "Found design unit 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL " "Found design unit 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL " "Found design unit 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL " "Found design unit 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_bqm-RTL " "Found design unit 9: altfp_convert_INT_TO_FP_altfp_convert_bqm-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert_int_to_fp-RTL " "Found design unit 10: altfp_convert_int_to_fp-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_upf " "Found entity 1: altfp_convert_INT_TO_FP_altbarrel_shift_upf" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7 " "Found entity 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8 " "Found entity 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7 " "Found entity 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8 " "Found entity 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7 " "Found entity 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8 " "Found entity 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6 " "Found entity 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_bqm " "Found entity 9: altfp_convert_INT_TO_FP_altfp_convert_bqm" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert_INT_TO_FP " "Found entity 10: altfp_convert_INT_TO_FP" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mult_ADJUSTING_DATA.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mult_ADJUSTING_DATA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL " "Found design unit 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mult_adjusting_data-RTL " "Found design unit 2: altfp_mult_adjusting_data-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1920 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098587 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln " "Found entity 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098587 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mult_ADJUSTING_DATA " "Found entity 2: altfp_mult_ADJUSTING_DATA" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "altfp_compare_Z.vhd " "Can't analyze file -- file altfp_compare_Z.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542501098588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoderZ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoderZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderZ-behavior " "Found design unit 1: decoderZ-behavior" {  } { { "components/decoderZ.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098589 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderZ " "Found entity 1: decoderZ" {  } { { "components/decoderZ.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_mux_DECODER_Z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_mux_DECODER_Z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_decoder_z-SYN " "Found design unit 1: lpm_mux_decoder_z-SYN" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098590 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_DECODER_Z " "Found entity 1: lpm_mux_DECODER_Z" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_add_sub_Z.vhd 44 22 " "Found 44 design units, including 22 entities, in source file components/altfp_add_sub_Z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_add_sub_Z_altbarrel_shift_h0e-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_add_sub_Z_altbarrel_shift_6hb-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub_Z_altpriority_encoder_3e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub_Z_altpriority_encoder_6e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub_Z_altpriority_encoder_be8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub_Z_altpriority_encoder_3v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub_Z_altpriority_encoder_6v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub_Z_altpriority_encoder_bv7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_add_sub_Z_altpriority_encoder_r08-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_add_sub_Z_altpriority_encoder_rf8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_add_sub_Z_altpriority_encoder_qb6-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub_Z_altpriority_encoder_nh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub_Z_altpriority_encoder_qh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub_Z_altpriority_encoder_vh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_add_sub_Z_altpriority_encoder_fj8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub_Z_altpriority_encoder_n28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub_Z_altpriority_encoder_q28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub_Z_altpriority_encoder_v28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_add_sub_Z_altpriority_encoder_f48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_add_sub_Z_altpriority_encoder_e48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_add_sub_Z_altfp_add_sub_j0j-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub_z-RTL " "Found design unit 22: altfp_add_sub_z-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e " "Found entity 1: altfp_add_sub_Z_altbarrel_shift_h0e" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb " "Found entity 2: altfp_add_sub_Z_altbarrel_shift_6hb" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub_Z_altpriority_encoder_3e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub_Z_altpriority_encoder_6e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub_Z_altpriority_encoder_be8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub_Z_altpriority_encoder_3v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub_Z_altpriority_encoder_6v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub_Z_altpriority_encoder_bv7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08 " "Found entity 9: altfp_add_sub_Z_altpriority_encoder_r08" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8 " "Found entity 10: altfp_add_sub_Z_altpriority_encoder_rf8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6 " "Found entity 11: altfp_add_sub_Z_altpriority_encoder_qb6" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub_Z_altpriority_encoder_nh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub_Z_altpriority_encoder_qh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub_Z_altpriority_encoder_vh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8 " "Found entity 15: altfp_add_sub_Z_altpriority_encoder_fj8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub_Z_altpriority_encoder_n28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub_Z_altpriority_encoder_q28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub_Z_altpriority_encoder_v28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48 " "Found entity 19: altfp_add_sub_Z_altpriority_encoder_f48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48 " "Found entity 20: altfp_add_sub_Z_altpriority_encoder_e48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j " "Found entity 21: altfp_add_sub_Z_altfp_add_sub_j0j" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub_Z " "Found entity 22: altfp_add_sub_Z" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_compare_Z_T.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components/altfp_compare_Z_T.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_Z_T_altfp_compare_h3b-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_z_t-RTL " "Found design unit 2: altfp_compare_z_t-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098678 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b " "Found entity 1: altfp_compare_Z_T_altfp_compare_h3b" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098678 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_Z_T " "Found entity 2: altfp_compare_Z_T" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roma-SYN " "Found design unit 1: roma-SYN" {  } { { "components/romA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098680 ""} { "Info" "ISGN_ENTITY_NAME" "1 romA " "Found entity 1: romA" {  } { { "components/romA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romb-SYN " "Found design unit 1: romb-SYN" {  } { { "components/romB.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098681 ""} { "Info" "ISGN_ENTITY_NAME" "1 romB " "Found entity 1: romB" {  } { { "components/romB.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romAng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romAng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romang-SYN " "Found design unit 1: romang-SYN" {  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098682 ""} { "Info" "ISGN_ENTITY_NAME" "1 romAng " "Found entity 1: romAng" {  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romLin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romLin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romlin-SYN " "Found design unit 1: romlin-SYN" {  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098683 ""} { "Info" "ISGN_ENTITY_NAME" "1 romLin " "Found entity 1: romLin" {  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_DIVFREQ11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_DIVFREQ11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_divfreq11-SYN " "Found design unit 1: lpm_counter_divfreq11-SYN" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098685 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_DIVFREQ11 " "Found entity 1: lpm_counter_DIVFREQ11" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL0_lpm_constant_219-RTL " "Found design unit 1: INTERVAL0_lpm_constant_219-RTL" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval0-RTL " "Found design unit 2: interval0-RTL" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098686 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL0_lpm_constant_219 " "Found entity 1: INTERVAL0_lpm_constant_219" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098686 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL0 " "Found entity 2: INTERVAL0" {  } { { "INTERVAL0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL1_lpm_constant_719-RTL " "Found design unit 1: INTERVAL1_lpm_constant_719-RTL" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval1-RTL " "Found design unit 2: interval1-RTL" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098687 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL1_lpm_constant_719 " "Found entity 1: INTERVAL1_lpm_constant_719" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098687 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL1 " "Found entity 2: INTERVAL1" {  } { { "INTERVAL1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL2_lpm_constant_h29-RTL " "Found design unit 1: INTERVAL2_lpm_constant_h29-RTL" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval2-RTL " "Found design unit 2: interval2-RTL" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098695 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL2_lpm_constant_h29 " "Found entity 1: INTERVAL2_lpm_constant_h29" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098695 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL2 " "Found entity 2: INTERVAL2" {  } { { "INTERVAL2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERVAL3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file INTERVAL3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL3_lpm_constant_r29-RTL " "Found design unit 1: INTERVAL3_lpm_constant_r29-RTL" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval3-RTL " "Found design unit 2: interval3-RTL" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098697 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL3_lpm_constant_r29 " "Found entity 1: INTERVAL3_lpm_constant_r29" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098697 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL3 " "Found entity 2: INTERVAL3" {  } { { "INTERVAL3.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALPHA_TIMES_VREF_ADJUST.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ALPHA_TIMES_VREF_ADJUST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29-RTL " "Found design unit 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alpha_times_vref_adjust-RTL " "Found design unit 2: alpha_times_vref_adjust-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29 " "Found entity 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098698 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALPHA_TIMES_VREF_ADJUST " "Found entity 2: ALPHA_TIMES_VREF_ADJUST" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BETA_TIMES_VREF_ADJUST.vhd 4 2 " "Found 4 design units, including 2 entities, in source file BETA_TIMES_VREF_ADJUST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_b69-RTL " "Found design unit 1: BETA_TIMES_VREF_ADJUST_lpm_constant_b69-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098700 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 beta_times_vref_adjust-RTL " "Found design unit 2: beta_times_vref_adjust-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098700 ""} { "Info" "ISGN_ENTITY_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_b69 " "Found entity 1: BETA_TIMES_VREF_ADJUST_lpm_constant_b69" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098700 ""} { "Info" "ISGN_ENTITY_NAME" "2 BETA_TIMES_VREF_ADJUST " "Found entity 2: BETA_TIMES_VREF_ADJUST" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_adder_X.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_adder_X.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_adder_X_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_adder_X_altbarrel_shift_h0e-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_adder_X_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_adder_X_altbarrel_shift_6hb-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_adder_X_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_adder_X_altpriority_encoder_3e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_adder_X_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_adder_X_altpriority_encoder_6e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_adder_X_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_adder_X_altpriority_encoder_be8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_adder_X_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_adder_X_altpriority_encoder_3v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_adder_X_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_adder_X_altpriority_encoder_6v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_adder_X_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_adder_X_altpriority_encoder_bv7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_adder_X_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_adder_X_altpriority_encoder_r08-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_adder_X_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_adder_X_altpriority_encoder_rf8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_adder_X_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_adder_X_altpriority_encoder_qb6-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_adder_X_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_adder_X_altpriority_encoder_nh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_adder_X_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_adder_X_altpriority_encoder_qh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_adder_X_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_adder_X_altpriority_encoder_vh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_adder_X_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_adder_X_altpriority_encoder_fj8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_adder_X_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_adder_X_altpriority_encoder_n28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_adder_X_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_adder_X_altpriority_encoder_q28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_adder_X_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_adder_X_altpriority_encoder_v28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_adder_X_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_adder_X_altpriority_encoder_f48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_adder_X_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_adder_X_altpriority_encoder_e48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_adder_X_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_adder_X_altfp_add_sub_j0j-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_adder_x-RTL " "Found design unit 22: altfp_adder_x-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_adder_X_altbarrel_shift_h0e " "Found entity 1: altfp_adder_X_altbarrel_shift_h0e" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_adder_X_altbarrel_shift_6hb " "Found entity 2: altfp_adder_X_altbarrel_shift_6hb" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_adder_X_altpriority_encoder_3e8 " "Found entity 3: altfp_adder_X_altpriority_encoder_3e8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_adder_X_altpriority_encoder_6e8 " "Found entity 4: altfp_adder_X_altpriority_encoder_6e8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_adder_X_altpriority_encoder_be8 " "Found entity 5: altfp_adder_X_altpriority_encoder_be8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_adder_X_altpriority_encoder_3v7 " "Found entity 6: altfp_adder_X_altpriority_encoder_3v7" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_adder_X_altpriority_encoder_6v7 " "Found entity 7: altfp_adder_X_altpriority_encoder_6v7" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_adder_X_altpriority_encoder_bv7 " "Found entity 8: altfp_adder_X_altpriority_encoder_bv7" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_adder_X_altpriority_encoder_r08 " "Found entity 9: altfp_adder_X_altpriority_encoder_r08" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_adder_X_altpriority_encoder_rf8 " "Found entity 10: altfp_adder_X_altpriority_encoder_rf8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_adder_X_altpriority_encoder_qb6 " "Found entity 11: altfp_adder_X_altpriority_encoder_qb6" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_adder_X_altpriority_encoder_nh8 " "Found entity 12: altfp_adder_X_altpriority_encoder_nh8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_adder_X_altpriority_encoder_qh8 " "Found entity 13: altfp_adder_X_altpriority_encoder_qh8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_adder_X_altpriority_encoder_vh8 " "Found entity 14: altfp_adder_X_altpriority_encoder_vh8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_adder_X_altpriority_encoder_fj8 " "Found entity 15: altfp_adder_X_altpriority_encoder_fj8" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_adder_X_altpriority_encoder_n28 " "Found entity 16: altfp_adder_X_altpriority_encoder_n28" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_adder_X_altpriority_encoder_q28 " "Found entity 17: altfp_adder_X_altpriority_encoder_q28" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_adder_X_altpriority_encoder_v28 " "Found entity 18: altfp_adder_X_altpriority_encoder_v28" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_adder_X_altpriority_encoder_f48 " "Found entity 19: altfp_adder_X_altpriority_encoder_f48" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_adder_X_altpriority_encoder_e48 " "Found entity 20: altfp_adder_X_altpriority_encoder_e48" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_adder_X_altfp_add_sub_j0j " "Found entity 21: altfp_adder_X_altfp_add_sub_j0j" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_adder_X " "Found entity 22: altfp_adder_X" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_FP_TO_INT.vhd 6 3 " "Found 6 design units, including 3 entities, in source file altfp_convert_FP_TO_INT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL " "Found design unit 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL " "Found design unit 2: altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_fp_to_int-RTL " "Found design unit 3: altfp_convert_fp_to_int-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1695 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098784 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf " "Found entity 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098784 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm " "Found entity 2: altfp_convert_FP_TO_INT_altfp_convert_bqm" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098784 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_FP_TO_INT " "Found entity 3: altfp_convert_FP_TO_INT" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_PWM.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098822 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm-RTL " "Found design unit 2: altfp_compare_pwm-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098822 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_altfp_compare_h3b" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098822 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM " "Found entity 2: altfp_compare_PWM" {  } { { "altfp_compare_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_PWM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm-SYN " "Found design unit 1: lpm_counter_pwm-SYN" {  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098823 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM " "Found entity 1: lpm_counter_PWM" {  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_PWM_I.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare_PWM_I.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_pwm_i-SYN " "Found design unit 1: lpm_compare_pwm_i-SYN" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098824 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_PWM_I " "Found entity 1: lpm_compare_PWM_I" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_PWM_FREQ_DIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_PWM_FREQ_DIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm_freq_div-SYN " "Found design unit 1: lpm_counter_pwm_freq_div-SYN" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098825 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM_FREQ_DIV " "Found entity 1: lpm_counter_PWM_FREQ_DIV" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM_CONSTANT.vhd 4 2 " "Found 4 design units, including 2 entities, in source file PWM_CONSTANT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_CONSTANT_lpm_constant_v29-RTL " "Found design unit 1: PWM_CONSTANT_lpm_constant_v29-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm_constant-RTL " "Found design unit 2: pwm_constant-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098826 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_CONSTANT_lpm_constant_v29 " "Found entity 1: PWM_CONSTANT_lpm_constant_v29" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098826 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_CONSTANT " "Found entity 2: PWM_CONSTANT" {  } { { "PWM_CONSTANT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-SYN " "Found design unit 1: zero-SYN" {  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero " "Found entity 1: Zero" {  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TIME_ADJUSTER.vhd 4 2 " "Found 4 design units, including 2 entities, in source file TIME_ADJUSTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_ADJUSTER_lpm_constant_r29-RTL " "Found design unit 1: TIME_ADJUSTER_lpm_constant_r29-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_adjuster-RTL " "Found design unit 2: time_adjuster-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098828 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_ADJUSTER_lpm_constant_r29 " "Found entity 1: TIME_ADJUSTER_lpm_constant_r29" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098828 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_ADJUSTER " "Found entity 2: TIME_ADJUSTER" {  } { { "TIME_ADJUSTER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_PWM_EN.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_PWM_EN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_EN_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm_en-RTL " "Found design unit 2: altfp_compare_pwm_en-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098864 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_EN_altfp_compare_h3b" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098864 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM_EN " "Found entity 2: altfp_compare_PWM_EN" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TIME_LIM.vhd 4 2 " "Found 4 design units, including 2 entities, in source file TIME_LIM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_LIM_lpm_constant_m29-RTL " "Found design unit 1: TIME_LIM_lpm_constant_m29-RTL" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_lim-RTL " "Found design unit 2: time_lim-RTL" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098865 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_LIM_lpm_constant_m29 " "Found entity 1: TIME_LIM_lpm_constant_m29" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098865 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_LIM " "Found entity 2: TIME_LIM" {  } { { "TIME_LIM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_SPI_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_SPI_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_2-SYN " "Found design unit 1: lpm_shiftreg_spi_2-SYN" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098866 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_2 " "Found entity 1: lpm_shiftreg_SPI_2" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_SPI_STATE_SENDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_SPI_STATE_SENDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_sender-SYN " "Found design unit 1: lpm_counter_spi_state_sender-SYN" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098867 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_SENDER " "Found entity 1: lpm_counter_SPI_STATE_SENDER" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_SPI_RECEIVE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_SPI_RECEIVE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_receive-SYN " "Found design unit 1: lpm_shiftreg_spi_receive-SYN" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098868 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_RECEIVE " "Found entity 1: lpm_shiftreg_SPI_RECEIVE" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug1-SYN " "Found design unit 1: debug1-SYN" {  } { { "debug1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098869 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug1 " "Found entity 1: debug1" {  } { { "debug1.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_BORAAA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_BORAAA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_boraaa-SYN " "Found design unit 1: lpm_counter_spi_boraaa-SYN" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098870 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_BORAAA " "Found entity 1: lpm_counter_SPI_BORAAA" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_hora_do_show-SYN " "Found design unit 1: lpm_counter_spi_hora_do_show-SYN" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098871 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_HORA_DO_SHOW " "Found entity 1: lpm_counter_SPI_HORA_DO_SHOW" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_nao_vai_dar_nao-SYN " "Found design unit 1: lpm_counter_spi_nao_vai_dar_nao-SYN" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098872 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_NAO_VAI_DAR_NAO " "Found entity 1: lpm_counter_SPI_NAO_VAI_DAR_NAO" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098885 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd 6 3 " "Found 6 design units, including 3 entities, in source file waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg-RTL " "Found design unit 1: altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg-RTL" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h-RTL " "Found design unit 2: altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h-RTL" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_div_normalizar_tempo-RTL " "Found design unit 3: altfp_div_normalizar_tempo-RTL" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1830 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098930 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg " "Found entity 1: altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098930 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h " "Found entity 2: altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098930 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_div_NORMALIZAR_TEMPO " "Found entity 3: altfp_div_NORMALIZAR_TEMPO" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd 28 14 " "Found 28 design units, including 14 entities, in source file waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf-RTL " "Found design unit 1: altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8-RTL " "Found design unit 2: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8-RTL " "Found design unit 3: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8-RTL " "Found design unit 4: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8-RTL " "Found design unit 5: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 562 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8-RTL " "Found design unit 6: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7-RTL " "Found design unit 7: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 701 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7-RTL " "Found design unit 8: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 721 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7-RTL " "Found design unit 9: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 778 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08-RTL " "Found design unit 10: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08-RTL " "Found design unit 11: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6-RTL " "Found design unit 12: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 967 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm-RTL " "Found design unit 13: altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1034 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_convert_int_to_fp_timer-RTL " "Found design unit 14: altfp_convert_int_to_fp_timer-RTL" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf " "Found entity 1: altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8 " "Found entity 2: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8 " "Found entity 3: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8 " "Found entity 4: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8 " "Found entity 5: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8 " "Found entity 6: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7 " "Found entity 7: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7 " "Found entity 8: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7 " "Found entity 9: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08 " "Found entity 10: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08 " "Found entity 11: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6 " "Found entity 12: altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm " "Found entity 13: altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_convert_INT_TO_FP_TIMER " "Found entity 14: altfp_convert_INT_TO_FP_TIMER" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501098965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Secador " "Elaborating entity \"Secador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542501099103 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst29 " "Primitive \"AND2\" of instance \"inst29\" not used" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 104 5736 5800 152 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1542501099125 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst54 " "Primitive \"AND2\" of instance \"inst54\" not used" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 512 5736 5800 560 "inst54" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1542501099125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst47 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst47\"" {  } { { "Secador.bdf" "inst47" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 344 488 528 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099157 ""}  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT altfp_convert_FP_TO_INT:inst34 " "Elaborating entity \"altfp_convert_FP_TO_INT\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\"" {  } { { "Secador.bdf" "inst34" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 152 4720 4944 248 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altfp_convert_bqm altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component " "Elaborating entity \"altfp_convert_FP_TO_INT_altfp_convert_bqm\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altfp_convert_FP_TO_INT_altfp_convert_bqm_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altbarrel_shift_arf altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6 " "Elaborating entity \"altfp_convert_FP_TO_INT_altbarrel_shift_arf\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altbarrel_shift6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub4" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099283 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099328 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ti " "Found entity 1: add_sub_5ti" {  } { { "db/add_sub_5ti.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_5ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ti altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated " "Elaborating entity \"add_sub_5ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099372 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3cj " "Found entity 1: add_sub_3cj" {  } { { "db/add_sub_3cj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_3cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3cj altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated " "Elaborating entity \"add_sub_3cj\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub8" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099416 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vbj " "Found entity 1: add_sub_vbj" {  } { { "db/add_sub_vbj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_vbj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vbj altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated " "Elaborating entity \"add_sub_vbj\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099460 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ti altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated " "Elaborating entity \"add_sub_4ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099509 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_28i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_28i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_28i " "Found entity 1: cmpr_28i" {  } { { "db/cmpr_28i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_28i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_28i altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated " "Elaborating entity \"cmpr_28i\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099551 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oth " "Found entity 1: cmpr_oth" {  } { { "db/cmpr_oth.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_oth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oth altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated " "Elaborating entity \"cmpr_oth\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1657 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099593 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1657 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr3\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "max_shift_compare" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099635 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_nth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nth altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated " "Elaborating entity \"cmpr_nth\" for hierarchy \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA altfp_mult_ADJUSTING_DATA:inst28 " "Elaborating entity \"altfp_mult_ADJUSTING_DATA\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\"" {  } { { "Secador.bdf" "inst28" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 152 4424 4648 312 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component " "Elaborating entity \"altfp_mult_ADJUSTING_DATA_altfp_mult_4ln\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_add_adder" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099732 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9j " "Found entity 1: add_sub_b9j" {  } { { "db/add_sub_b9j.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_b9j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b9j altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated " "Elaborating entity \"add_sub_b9j\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_adj_adder" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099780 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_01h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_01h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_01h " "Found entity 1: add_sub_01h" {  } { { "db/add_sub_01h.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_01h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_01h altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated " "Elaborating entity \"add_sub_01h\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_bias_subtr" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099829 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_round_adder" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099876 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmg " "Found entity 1: add_sub_cmg" {  } { { "db/add_sub_cmg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_cmg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501099913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501099913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmg altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated " "Elaborating entity \"add_sub_cmg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_product2_mult" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501099944 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501099944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2cs " "Found entity 1: mult_2cs" {  } { { "db/mult_2cs.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2cs altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated " "Elaborating entity \"mult_2cs\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst999 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst999\"" {  } { { "Secador.bdf" "inst999" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 4016 4128 272 "inst999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst999 " "Elaborated megafunction instantiation \"LPM_LATCH:inst999\"" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 4016 4128 272 "inst999" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst999 " "Instantiated megafunction \"LPM_LATCH:inst999\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100086 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 4016 4128 272 "inst999" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_SPI_STATE_RECEIVE lpm_counter_SPI_STATE_RECEIVE:inst7 " "Elaborating entity \"lpm_counter_SPI_STATE_RECEIVE\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\"" {  } { { "Secador.bdf" "inst7" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 48 368 512 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100111 ""}  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o2i " "Found entity 1: cntr_o2i" {  } { { "db/cntr_o2i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o2i lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated " "Elaborating entity \"cntr_o2i\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X altfp_adder_X:inst26 " "Elaborating entity \"altfp_adder_X\" for hierarchy \"altfp_adder_X:inst26\"" {  } { { "Secador.bdf" "inst26" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 3760 3944 392 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altfp_add_sub_j0j altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component " "Elaborating entity \"altfp_adder_X_altfp_add_sub_j0j\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\"" {  } { { "altfp_adder_X.vhd" "altfp_adder_X_altfp_add_sub_j0j_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_h0e altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_h0e\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "lbarrel_shift" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_6hb altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_6hb\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "rbarrel_shift" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qb6 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qb6\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "altfp_adder_X.vhd" "leading_zeroes_cnt" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_r08 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_r08\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_be8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_be8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder10" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6e8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6e8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder11" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3e8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3e8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder13" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_bv7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_bv7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6v7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6v7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder15" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3v7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3v7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder17" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_rf8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_rf8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder8" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_e48 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_e48\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_cnt" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_fj8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_fj8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder21" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_vh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_vh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder23" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder25" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_nh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_nh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder27" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_f48 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_f48\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder22" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_v28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_v28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder30" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_q28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_q28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder32" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_n28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_n28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder34" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "add_sub1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100414 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "add_sub2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100457 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "add_sub3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100465 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "add_sub4" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100506 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "add_sub5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100548 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lj " "Found entity 1: add_sub_2lj" {  } { { "db/add_sub_2lj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_2lj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lj altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated " "Elaborating entity \"add_sub_2lj\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "add_sub6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100592 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_lower" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100601 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hll " "Found entity 1: add_sub_hll" {  } { { "db/add_sub_hll.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hll altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated " "Elaborating entity \"add_sub_hll\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100644 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6l " "Found entity 1: add_sub_m6l" {  } { { "db/add_sub_m6l.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_m6l.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6l altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated " "Elaborating entity \"add_sub_m6l\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100689 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100702 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100711 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_lower" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100721 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_upper1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100763 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_limit_comparator" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100805 ""}  } { { "altfp_adder_X.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP altfp_convert_INT_TO_FP:inst2 " "Elaborating entity \"altfp_convert_INT_TO_FP\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\"" {  } { { "Secador.bdf" "inst2" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -56 1952 2160 40 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altfp_convert_bqm altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component " "Elaborating entity \"altfp_convert_INT_TO_FP_altfp_convert_bqm\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altfp_convert_INT_TO_FP_altfp_convert_bqm_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altbarrel_shift_upf altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5 " "Elaborating entity \"altfp_convert_INT_TO_FP_altbarrel_shift_upf\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_upf:altbarrel_shift5\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altbarrel_shift5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_rb6 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_rb6\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_bv7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_bv7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6v7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder8" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3v7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder10" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3e8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder11" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6e8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_be8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_be8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501100962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100963 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501100963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ti " "Found entity 1: add_sub_8ti" {  } { { "db/add_sub_8ti.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501100995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501100995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ti altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\|add_sub_8ti:auto_generated " "Elaborating entity \"add_sub_8ti\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub1\|add_sub_8ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501100999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_bqm:altfp_convert_INT_TO_FP_altfp_convert_bqm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101004 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero Zero:inst " "Elaborating entity \"Zero\" for hierarchy \"Zero:inst\"" {  } { { "Secador.bdf" "inst" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 2352 1504 1616 2400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "LPM_CONSTANT_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101019 ""}  } { { "Zero.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST ALPHA_TIMES_VREF_ADJUST:inst21 " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\"" {  } { { "Secador.bdf" "inst21" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 2056 2168 104 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29 ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29:ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29_component " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29:ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29_component\"" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_s29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romLin romLin:inst9 " "Elaborating entity \"romLin\" for hierarchy \"romLin:inst9\"" {  } { { "Secador.bdf" "inst9" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 3184 3400 1208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romLin:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "altsyncram_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romLin:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romLin:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"romLin:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coeflinear.mif " "Parameter \"init_file\" = \"../dataROM/coeflinear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101219 ""}  } { { "components/romLin.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb81 " "Found entity 1: altsyncram_gb81" {  } { { "db/altsyncram_gb81.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_gb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gb81 romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated " "Elaborating entity \"altsyncram_gb81\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderZ decoderZ:inst19 " "Elaborating entity \"decoderZ\" for hierarchy \"decoderZ:inst19\"" {  } { { "Secador.bdf" "inst19" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1224 2856 3040 1304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T altfp_compare_Z_T:inst30 " "Elaborating entity \"altfp_compare_Z_T\" for hierarchy \"altfp_compare_Z_T:inst30\"" {  } { { "Secador.bdf" "inst30" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 784 2480 2664 984 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T_altfp_compare_h3b altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_Z_T_altfp_compare_h3b\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\"" {  } { { "components/altfp_compare_Z_T.vhd" "altfp_compare_Z_T_altfp_compare_h3b_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "components/altfp_compare_Z_T.vhd" "cmpr1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 734 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101315 ""}  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 734 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "components/altfp_compare_Z_T.vhd" "cmpr4" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101328 ""}  } { { "components/altfp_compare_Z_T.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_18i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_18i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_18i " "Found entity 1: cmpr_18i" {  } { { "db/cmpr_18i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_18i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_18i altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated " "Elaborating entity \"cmpr_18i\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_NORMALIZAR_TEMPO altfp_div_NORMALIZAR_TEMPO:inst_divide " "Elaborating entity \"altfp_div_NORMALIZAR_TEMPO\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\"" {  } { { "Secador.bdf" "inst_divide" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 880 1160 1344 1080 "inst_divide" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component " "Elaborating entity \"altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1 " "Elaborating entity \"altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "altfp_div_pst1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w altfp_div_NORMALIZAR_TEMPO.vhd(329) " "Verilog HDL or VHDL warning at altfp_div_NORMALIZAR_TEMPO.vhd(329): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542501101376 "|Secador|altfp_div_NORMALIZAR_TEMPO:inst_divide|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "altsyncram3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1172 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE altfp_div_NORMALIZAR_TEMPO.hex " "Parameter \"INIT_FILE\" = \"altfp_div_NORMALIZAR_TEMPO.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101435 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1172 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glm3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glm3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glm3 " "Found entity 1: altsyncram_glm3" {  } { { "db/altsyncram_glm3.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_glm3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glm3 altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_glm3:auto_generated " "Elaborating entity \"altsyncram_glm3\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_glm3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "bias_addition" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1591 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101494 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1591 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iki " "Found entity 1: add_sub_iki" {  } { { "db/add_sub_iki.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_iki.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iki altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated " "Elaborating entity \"add_sub_iki\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_iki:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "exp_sub" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101537 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_voh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_voh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_voh " "Found entity 1: add_sub_voh" {  } { { "db/add_sub_voh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_voh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_voh altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated " "Elaborating entity \"add_sub_voh\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_voh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "quotient_process" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1625 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101579 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1625 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqg " "Found entity 1: add_sub_aqg" {  } { { "db/add_sub_aqg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_aqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aqg altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_aqg:auto_generated " "Elaborating entity \"add_sub_aqg\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_aqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "remainder_sub_0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1638 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101622 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1638 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_igg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_igg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_igg " "Found entity 1: add_sub_igg" {  } { { "db/add_sub_igg.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_igg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_igg altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_igg:auto_generated " "Elaborating entity \"add_sub_igg\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_igg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "cmpr2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1649 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101664 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1649 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cvh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cvh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cvh " "Found entity 1: cmpr_cvh" {  } { { "db/cmpr_cvh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_cvh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cvh altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cvh:auto_generated " "Elaborating entity \"cmpr_cvh\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cvh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "a1_prod" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101707 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pet.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pet.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pet " "Found entity 1: mult_pet" {  } { { "db/mult_pet.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_pet.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_pet altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\|mult_pet:auto_generated " "Elaborating entity \"mult_pet\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:a1_prod\|mult_pet:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "b1_prod" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101755 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_net.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_net.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_net " "Found entity 1: mult_net" {  } { { "db/mult_net.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_net.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_net altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\|mult_net:auto_generated " "Elaborating entity \"mult_net\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:b1_prod\|mult_net:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "q_partial_0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1700 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101802 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1700 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ft " "Found entity 1: mult_0ft" {  } { { "db/mult_0ft.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_0ft.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0ft altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_0ft:auto_generated " "Elaborating entity \"mult_0ft\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_0ft:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "remainder_mult_0" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101851 ""}  } { { "waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_div_NORMALIZAR_TEMPO.vhd" 1742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501101851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uet.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uet.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uet " "Found entity 1: mult_uet" {  } { { "db/mult_uet.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_uet.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501101884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501101884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_uet altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_uet:auto_generated " "Elaborating entity \"mult_uet\" for hierarchy \"altfp_div_NORMALIZAR_TEMPO:inst_divide\|altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h:altfp_div_NORMALIZAR_TEMPO_altfp_div_o7h_component\|altfp_div_NORMALIZAR_TEMPO_altfp_div_pst_irg:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_uet:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER altfp_convert_INT_TO_FP_TIMER:inst_bora " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\"" {  } { { "Secador.bdf" "inst_bora" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 872 880 1104 968 "inst_bora" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf:altbarrel_shift5 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altbarrel_shift_drf:altbarrel_shift5\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altbarrel_shift5" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder10" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder11" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder13" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder15" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder17" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501101980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder9" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder19" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder21" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder23" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7 altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7:altpriority_encoder25 " "Elaborating entity \"altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert_INT_TO_FP_TIMER_altpriority_encoder_3v7:altpriority_encoder25\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "altpriority_encoder25" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub1" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102088 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mui " "Found entity 1: add_sub_mui" {  } { { "db/add_sub_mui.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_mui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mui altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated " "Elaborating entity \"add_sub_mui\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102134 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub6" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1570 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102144 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1570 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_edj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_edj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_edj " "Found entity 1: add_sub_edj" {  } { { "db/add_sub_edj.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_edj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_edj altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated " "Elaborating entity \"add_sub_edj\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "add_sub7" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1583 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert_INT_TO_FP_TIMER:inst_bora\|altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm:altfp_convert_INT_TO_FP_TIMER_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102188 ""}  } { { "waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/altfp_convert_INT_TO_FP_TIMER.vhd" 1583 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_CONTADOR_GLOBAL_MS lpm_counter_CONTADOR_GLOBAL_MS:inst5 " "Elaborating entity \"lpm_counter_CONTADOR_GLOBAL_MS\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\"" {  } { { "Secador.bdf" "inst5" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 880 616 760 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102210 ""}  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b4i " "Found entity 1: cntr_b4i" {  } { { "db/cntr_b4i.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_b4i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b4i lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated " "Elaborating entity \"cntr_b4i\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER TIME_ADJUSTER:inst24 " "Elaborating entity \"TIME_ADJUSTER\" for hierarchy \"TIME_ADJUSTER:inst24\"" {  } { { "Secador.bdf" "inst24" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 976 992 1104 1024 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER_lpm_constant_r29 TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_r29:TIME_ADJUSTER_lpm_constant_r29_component " "Elaborating entity \"TIME_ADJUSTER_lpm_constant_r29\" for hierarchy \"TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_r29:TIME_ADJUSTER_lpm_constant_r29_component\"" {  } { { "TIME_ADJUSTER.vhd" "TIME_ADJUSTER_lpm_constant_r29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0 INTERVAL0:inst14 " "Elaborating entity \"INTERVAL0\" for hierarchy \"INTERVAL0:inst14\"" {  } { { "Secador.bdf" "inst14" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 832 2320 2432 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0_lpm_constant_219 INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component " "Elaborating entity \"INTERVAL0_lpm_constant_219\" for hierarchy \"INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component\"" {  } { { "INTERVAL0.vhd" "INTERVAL0_lpm_constant_219_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1 INTERVAL1:inst15 " "Elaborating entity \"INTERVAL1\" for hierarchy \"INTERVAL1:inst15\"" {  } { { "Secador.bdf" "inst15" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 2320 2432 1128 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1_lpm_constant_719 INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component " "Elaborating entity \"INTERVAL1_lpm_constant_719\" for hierarchy \"INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component\"" {  } { { "INTERVAL1.vhd" "INTERVAL1_lpm_constant_719_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2 INTERVAL2:inst18 " "Elaborating entity \"INTERVAL2\" for hierarchy \"INTERVAL2:inst18\"" {  } { { "Secador.bdf" "inst18" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1328 2320 2432 1376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2_lpm_constant_h29 INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component " "Elaborating entity \"INTERVAL2_lpm_constant_h29\" for hierarchy \"INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component\"" {  } { { "INTERVAL2.vhd" "INTERVAL2_lpm_constant_h29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3 INTERVAL3:inst20 " "Elaborating entity \"INTERVAL3\" for hierarchy \"INTERVAL3:inst20\"" {  } { { "Secador.bdf" "inst20" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1584 2320 2432 1632 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3_lpm_constant_r29 INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component " "Elaborating entity \"INTERVAL3_lpm_constant_r29\" for hierarchy \"INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component\"" {  } { { "INTERVAL3.vhd" "INTERVAL3_lpm_constant_r29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romAng romAng:inst8 " "Elaborating entity \"romAng\" for hierarchy \"romAng:inst8\"" {  } { { "Secador.bdf" "inst8" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1352 3192 3408 1480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romAng:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romAng:inst8\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "altsyncram_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romAng:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romAng:inst8\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romAng:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"romAng:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coefangular.mif " "Parameter \"init_file\" = \"../dataROM/coefangular.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102380 ""}  } { { "components/romAng.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve81 " "Found entity 1: altsyncram_ve81" {  } { { "db/altsyncram_ve81.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_ve81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ve81 romAng:inst8\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated " "Elaborating entity \"altsyncram_ve81\" for hierarchy \"romAng:inst8\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST BETA_TIMES_VREF_ADJUST:inst22 " "Elaborating entity \"BETA_TIMES_VREF_ADJUST\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\"" {  } { { "Secador.bdf" "inst22" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 376 2056 2168 424 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST_lpm_constant_b69 BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_b69:BETA_TIMES_VREF_ADJUST_lpm_constant_b69_component " "Elaborating entity \"BETA_TIMES_VREF_ADJUST_lpm_constant_b69\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_b69:BETA_TIMES_VREF_ADJUST_lpm_constant_b69_component\"" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "BETA_TIMES_VREF_ADJUST_lpm_constant_b69_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT PWM_CONSTANT:inst39 " "Elaborating entity \"PWM_CONSTANT\" for hierarchy \"PWM_CONSTANT:inst39\"" {  } { { "Secador.bdf" "inst39" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 4224 4336 256 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT_lpm_constant_v29 PWM_CONSTANT:inst39\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component " "Elaborating entity \"PWM_CONSTANT_lpm_constant_v29\" for hierarchy \"PWM_CONSTANT:inst39\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component\"" {  } { { "PWM_CONSTANT.vhd" "PWM_CONSTANT_lpm_constant_v29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare_PWM_I lpm_compare_PWM_I:inst37 " "Elaborating entity \"lpm_compare_PWM_I\" for hierarchy \"lpm_compare_PWM_I:inst37\"" {  } { { "Secador.bdf" "inst37" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 64 5048 5176 160 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "LPM_COMPARE_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102533 ""}  } { { "lpm_compare_PWM_I.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_iag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_iag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_iag " "Found entity 1: cmpr_iag" {  } { { "db/cmpr_iag.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_iag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_iag lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated " "Elaborating entity \"cmpr_iag\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM lpm_counter_PWM:inst36 " "Elaborating entity \"lpm_counter_PWM\" for hierarchy \"lpm_counter_PWM:inst36\"" {  } { { "Secador.bdf" "inst36" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 4776 4920 120 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102580 ""}  } { { "lpm_counter_PWM.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skh " "Found entity 1: cntr_skh" {  } { { "db/cntr_skh.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_skh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skh lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated " "Elaborating entity \"cntr_skh\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_TIMER_GLOBAL lpm_counter_TIMER_GLOBAL:inst1 " "Elaborating entity \"lpm_counter_TIMER_GLOBAL\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\"" {  } { { "Secador.bdf" "inst1" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 912 304 448 992 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000 " "Parameter \"lpm_modulus\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102629 ""}  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8k " "Found entity 1: cntr_s8k" {  } { { "db/cntr_s8k.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s8k lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated " "Elaborating entity \"cntr_s8k\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rdc " "Found entity 1: cmpr_rdc" {  } { { "db/cmpr_rdc.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_rdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rdc lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2 " "Elaborating entity \"cmpr_rdc\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2\"" {  } { { "db/cntr_s8k.tdf" "cmpr2" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst12 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst12\"" {  } { { "Secador.bdf" "inst12" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst12 " "Elaborated megafunction instantiation \"LPM_LATCH:inst12\"" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst12 " "Instantiated megafunction \"LPM_LATCH:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102706 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst16 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst16\"" {  } { { "Secador.bdf" "inst16" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 784 896 192 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst16 " "Elaborated megafunction instantiation \"LPM_LATCH:inst16\"" {  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 784 896 192 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst16 " "Instantiated megafunction \"LPM_LATCH:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102708 ""}  } { { "Secador.bdf" "" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 784 896 192 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg_SPI_RECEIVE lpm_shiftreg_SPI_RECEIVE:inst55 " "Elaborating entity \"lpm_shiftreg_SPI_RECEIVE\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\"" {  } { { "Secador.bdf" "inst55" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 216 360 504 296 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "LPM_SHIFTREG_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102715 ""}  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM_FREQ_DIV lpm_counter_PWM_FREQ_DIV:inst38 " "Elaborating entity \"lpm_counter_PWM_FREQ_DIV\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\"" {  } { { "Secador.bdf" "inst38" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 16 4456 4600 96 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "LPM_COUNTER_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542501102755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 5 " "Parameter \"lpm_modulus\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102755 ""}  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542501102755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qui " "Found entity 1: cntr_qui" {  } { { "db/cntr_qui.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qui lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated " "Elaborating entity \"cntr_qui\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/linksnow/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542501102825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542501102825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3 " "Elaborating entity \"cmpr_7cc\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3\"" {  } { { "db/cntr_qui.tdf" "cmpr3" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN altfp_compare_PWM_EN:inst45 " "Elaborating entity \"altfp_compare_PWM_EN\" for hierarchy \"altfp_compare_PWM_EN:inst45\"" {  } { { "Secador.bdf" "inst45" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 5472 5656 408 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN_altfp_compare_h3b altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_PWM_EN_altfp_compare_h3b\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\"" {  } { { "altfp_compare_PWM_EN.vhd" "altfp_compare_PWM_EN_altfp_compare_h3b_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM TIME_LIM:inst46 " "Elaborating entity \"TIME_LIM\" for hierarchy \"TIME_LIM:inst46\"" {  } { { "Secador.bdf" "inst46" { Schematic "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 224 5280 5392 272 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM_lpm_constant_m29 TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component " "Elaborating entity \"TIME_LIM_lpm_constant_m29\" for hierarchy \"TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component\"" {  } { { "TIME_LIM.vhd" "TIME_LIM_lpm_constant_m29_component" { Text "/home/linksnow/workspace/SD/fix/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542501102864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542501105402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 17 21:31:45 2018 " "Processing ended: Sat Nov 17 21:31:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542501105402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542501105402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542501105402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542501105402 ""}
