#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 30 23:20:15 2024
# Process ID: 155240
# Current directory: /home/wiktoria/Documents/labs/cdd/lab4/lab4.runs/synth_1
# Command line: vivado -log mp_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mp_adder.tcl
# Log file: /home/wiktoria/Documents/labs/cdd/lab4/lab4.runs/synth_1/mp_adder.vds
# Journal file: /home/wiktoria/Documents/labs/cdd/lab4/lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mp_adder.tcl -notrace
Command: synth_design -top mp_adder -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 155304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.246 ; gain = 0.000 ; free physical = 4938 ; free virtual = 10734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mp_adder' [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/lab3/mp_adder.v:3]
	Parameter OPERAND_WIDTH bound to: 512 - type: integer 
	Parameter ADDER_WIDTH bound to: 64 - type: integer 
	Parameter N_ITERATIONS bound to: 8 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_STORE_OPS bound to: 3'b001 
	Parameter s_ADD_FIRST bound to: 3'b010 
	Parameter s_ADD_WORDS bound to: 3'b011 
	Parameter s_DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'carry_select_adder_module' [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/carry_select_adder_module.v:3]
	Parameter ADDER_WIDTH bound to: 64 - type: integer 
	Parameter BLOCK_WIDTH bound to: 8 - type: integer 
	Parameter BLOCK_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'carry_select_adder_block' [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/carry_select_adder_block.v:3]
	Parameter ADDER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ripple_carry_adder_Nb' [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v:3]
	Parameter ADDER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab1/lab1.srcs/sources_1/new/full_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/cdd/lab1/lab1.srcs/sources_1/new/full_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ripple_carry_adder_Nb' (2#1) [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'carry_select_adder_block' (3#1) [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/carry_select_adder_block.v:3]
INFO: [Synth 8-6155] done synthesizing module 'carry_select_adder_module' (4#1) [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/new/carry_select_adder_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mp_adder' (5#1) [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/sources_1/imports/lab3/mp_adder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2114.270 ; gain = 21.023 ; free physical = 5030 ; free virtual = 10827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.113 ; gain = 35.867 ; free physical = 5027 ; free virtual = 10824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.113 ; gain = 35.867 ; free physical = 5027 ; free virtual = 10824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2129.113 ; gain = 0.000 ; free physical = 5021 ; free virtual = 10818
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/constrs_1/imports/new/PYNQ-Z2v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'iRx'. [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/constrs_1/imports/new/PYNQ-Z2v1.0.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/constrs_1/imports/new/PYNQ-Z2v1.0.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oTx'. [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/constrs_1/imports/new/PYNQ-Z2v1.0.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/constrs_1/imports/new/PYNQ-Z2v1.0.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/constrs_1/imports/new/PYNQ-Z2v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wiktoria/Documents/labs/cdd/lab4/lab4.srcs/constrs_1/imports/new/PYNQ-Z2v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mp_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mp_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.832 ; gain = 0.000 ; free physical = 4934 ; free virtual = 10731
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.832 ; gain = 0.000 ; free physical = 4934 ; free virtual = 10731
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 5001 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 5001 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 5003 ; free virtual = 10801
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_current_reg' in module 'mp_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
             s_STORE_OPS |                              001 |                              001
             s_ADD_FIRST |                              010 |                              010
             s_ADD_WORDS |                              011 |                              011
                  s_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_current_reg' using encoding 'sequential' in module 'mp_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 5003 ; free virtual = 10802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 240   
+---Registers : 
	              512 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4998 ; free virtual = 10776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4777 ; free virtual = 10616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4763 ; free virtual = 10602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4762 ; free virtual = 10597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4809 ; free virtual = 10619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4809 ; free virtual = 10619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4789 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4789 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4789 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4789 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    17|
|3     |LUT3 |    38|
|4     |LUT4 |   148|
|5     |LUT5 |   984|
|6     |LUT6 |    34|
|7     |FDRE |  1569|
|8     |IBUF |  1027|
|9     |OBUF |   514|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4789 ; free virtual = 10618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2294.832 ; gain = 35.867 ; free physical = 4846 ; free virtual = 10674
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2294.832 ; gain = 201.586 ; free physical = 4846 ; free virtual = 10674
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2294.832 ; gain = 0.000 ; free physical = 4928 ; free virtual = 10750
WARNING: [Netlist 29-101] Netlist 'mp_adder' is not ideal for floorplanning, since the cellview 'mp_adder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.738 ; gain = 0.000 ; free physical = 4884 ; free virtual = 10695
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2303.738 ; gain = 210.492 ; free physical = 5010 ; free virtual = 10821
INFO: [Common 17-1381] The checkpoint '/home/wiktoria/Documents/labs/cdd/lab4/lab4.runs/synth_1/mp_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mp_adder_utilization_synth.rpt -pb mp_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 23:20:56 2024...
