<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.2/css/all.min.css">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css">

<script class="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","images":"/images","scheme":"Gemini","version":"8.2.1","exturl":false,"sidebar":{"position":"left","display":"always","padding":18,"offset":12},"copycode":true,"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}};
  </script>
<meta name="description" content="Verilog in a NutShellThis is a detour to better understand the GenerateRTL phase of LegUp HLS 语言基础电路结构的三种描述方法 数据流描述: 采用assign 语句，该语句被称为连续赋值语句。 行为描述:使用always 或initial 语句块，其中出现的语句被称为过程赋值语句。 结构化描述:实例化已有的">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog in a NutShell">
<meta property="og:url" content="http://example.com/2021/04/05/verilog-netshell/index.html">
<meta property="og:site_name" content="The Furious Two">
<meta property="og:description" content="Verilog in a NutShellThis is a detour to better understand the GenerateRTL phase of LegUp HLS 语言基础电路结构的三种描述方法 数据流描述: 采用assign 语句，该语句被称为连续赋值语句。 行为描述:使用always 或initial 语句块，其中出现的语句被称为过程赋值语句。 结构化描述:实例化已有的">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://example.com/images/image-20210403103930794.png">
<meta property="og:image" content="http://example.com/images/image-20210403114137701.png">
<meta property="og:image" content="http://example.com/images/image-20210403230835724.png">
<meta property="og:image" content="http://example.com/images/image-20210403231427761.png">
<meta property="og:image" content="http://example.com/images/image-20210403232020963.png">
<meta property="og:image" content="http://example.com/images/image-20210403233242182.png">
<meta property="og:image" content="http://example.com/images/image-20210404140858203.png">
<meta property="og:image" content="http://example.com/images/image-20210404140946263.png">
<meta property="og:image" content="http://example.com/images/image-20210404142036228.png">
<meta property="og:image" content="http://example.com/images/image-20210404143752528.png">
<meta property="og:image" content="http://example.com/images/image-20210404144423819.png">
<meta property="og:image" content="http://example.com/images/image-20210404151040411.png">
<meta property="og:image" content="http://example.com/images/image-20210404154959909.png">
<meta property="og:image" content="http://example.com/images/image-20210404161258410.png">
<meta property="og:image" content="http://example.com/images/image-20210404162716395.png">
<meta property="og:image" content="http://example.com/images/image-20210404165317971.png">
<meta property="article:published_time" content="2021-04-05T01:55:01.000Z">
<meta property="article:modified_time" content="2021-04-05T02:04:14.479Z">
<meta property="article:author" content="Rui Li">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/images/image-20210403103930794.png">


<link rel="canonical" href="http://example.com/2021/04/05/verilog-netshell/">


<script class="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'en'
  };
</script>
<title>Verilog in a NutShell | The Furious Two</title>
  




  <noscript>
  <style>
  body { margin-top: 2rem; }

  .use-motion .menu-item,
  .use-motion .sidebar,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header {
    visibility: visible;
  }

  .use-motion .header,
  .use-motion .site-brand-container .toggle,
  .use-motion .footer { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle,
  .use-motion .custom-logo-image {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line {
    transform: scaleX(1);
  }

  .search-pop-overlay, .sidebar-nav { display: none; }
  .sidebar-panel { display: block; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <h1 class="site-title">The Furious Two</h1>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a></li>
        <li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>About</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags</a></li>
        <li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories</a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>Search
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="Searching..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#Verilog-in-a-NutShell"><span class="nav-number">1.</span> <span class="nav-text">Verilog in a NutShell</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AF%AD%E8%A8%80%E5%9F%BA%E7%A1%80"><span class="nav-number">1.1.</span> <span class="nav-text">语言基础</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%94%B5%E8%B7%AF%E7%BB%93%E6%9E%84%E7%9A%84%E4%B8%89%E7%A7%8D%E6%8F%8F%E8%BF%B0%E6%96%B9%E6%B3%95"><span class="nav-number">1.1.1.</span> <span class="nav-text">电路结构的三种描述方法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%8D%E6%B3%95"><span class="nav-number">1.1.2.</span> <span class="nav-text">词法</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97%E4%B8%8E%E7%AB%AF%E5%8F%A3"><span class="nav-number">1.1.2.1.</span> <span class="nav-text">模块与端口</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%BC%96%E8%AF%91%E6%8C%87%E4%BB%A4"><span class="nav-number">1.1.2.2.</span> <span class="nav-text">编译指令</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%A9%B1%E5%8A%A8%E4%B8%8E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.1.3.</span> <span class="nav-text">驱动与赋值</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%B9%B6%E5%8F%91%E4%B8%8E%E9%A1%BA%E5%BA%8F"><span class="nav-number">1.1.4.</span> <span class="nav-text">并发与顺序</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F%E4%B8%8E%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1"><span class="nav-number">1.2.</span> <span class="nav-text">描述方式与设计层次</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E6%B5%81%E6%8F%8F%E8%BF%B0"><span class="nav-number">1.2.1.</span> <span class="nav-text">数据流描述</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%A4%9A%E9%A9%B1%E5%8A%A8%E7%BA%BF%E7%BD%91"><span class="nav-number">1.2.1.1.</span> <span class="nav-text">多驱动线网</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%A1%8C%E4%B8%BA%E6%8F%8F%E8%BF%B0"><span class="nav-number">1.2.2.</span> <span class="nav-text">行为描述</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%BF%87%E7%A8%8B%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="nav-number">1.2.2.1.</span> <span class="nav-text">过程赋值语句</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.2.2.1.1.</span> <span class="nav-text">阻塞赋值</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.2.2.1.2.</span> <span class="nav-text">非阻塞赋值</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E8%AF%AD%E5%8F%A5%E7%BB%84"><span class="nav-number">1.2.2.1.3.</span> <span class="nav-text">语句组</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E7%BC%96%E7%A8%8B%E8%AF%AD%E5%8F%A5"><span class="nav-number">1.2.2.1.4.</span> <span class="nav-text">编程语句</span></a><ol class="nav-child"><li class="nav-item nav-level-6"><a class="nav-link" href="#if-else-%E8%AF%AD%E5%8F%A5"><span class="nav-number">1.2.2.1.4.1.</span> <span class="nav-text">if-else 语句</span></a></li><li class="nav-item nav-level-6"><a class="nav-link" href="#case%E8%AF%AD%E5%8F%A5"><span class="nav-number">1.2.2.1.4.2.</span> <span class="nav-text">case语句</span></a></li><li class="nav-item nav-level-6"><a class="nav-link" href="#%E5%BE%AA%E7%8E%AF%E8%AF%AD%E5%8F%A5"><span class="nav-number">1.2.2.1.4.3.</span> <span class="nav-text">循环语句</span></a></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BB%93%E6%9E%84%E5%8C%96%E6%8F%8F%E8%BF%B0"><span class="nav-number">1.2.3.</span> <span class="nav-text">结构化描述</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%8F%82%E6%95%B0%E5%8C%96%E6%A8%A1%E5%9D%97"><span class="nav-number">1.2.3.1.</span> <span class="nav-text">参数化模块</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E5%8F%82%E6%95%B0%E5%AE%9A%E5%88%B6%E6%96%B9%E6%B3%95"><span class="nav-number">1.2.3.1.1.</span> <span class="nav-text">参数定制方法</span></a></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#RTL%E7%BA%A7%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.</span> <span class="nav-text">RTL级建模</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%B8%B8%E7%94%A8%E5%BB%BA%E6%A8%A1%E6%96%B9%E5%BC%8F"><span class="nav-number">1.3.1.</span> <span class="nav-text">常用建模方式</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%B5%8B%E5%80%BC"><span class="nav-number">1.3.1.1.</span> <span class="nav-text">赋值</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E7%94%B5%E8%B7%AF%E7%9A%84%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.2.</span> <span class="nav-text">寄存器电路的建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.3.</span> <span class="nav-text">组合逻辑建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%8F%8C%E5%90%91%E7%AB%AF%E5%8F%A3%E4%B8%8E%E4%B8%89%E6%80%81%E4%BF%A1%E5%8F%B7%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.4.</span> <span class="nav-text">双向端口与三态信号建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Mux%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.5.</span> <span class="nav-text">Mux建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.6.</span> <span class="nav-text">存储器建模</span></a><ol class="nav-child"><li class="nav-item nav-level-6"><a class="nav-link" href="#Verilog%E4%B8%AD%E7%9A%84%E5%90%91%E9%87%8F"><span class="nav-number">1.3.1.6.0.1.</span> <span class="nav-text">Verilog中的向量</span></a></li><li class="nav-item nav-level-6"><a class="nav-link" href="#Verilog%E4%B8%AD%E7%9A%84%E6%95%B0%E7%BB%84"><span class="nav-number">1.3.1.6.0.2.</span> <span class="nav-text">Verilog中的数组</span></a></li><li class="nav-item nav-level-6"><a class="nav-link" href="#Verilog-%E8%AF%AD%E6%B3%95%E4%B8%AD%E5%9F%BA%E6%9C%AC%E7%9A%84%E5%AD%98%E5%82%A8%E5%8D%95%E5%85%83"><span class="nav-number">1.3.1.6.0.3.</span> <span class="nav-text">Verilog 语法中基本的存储单元</span></a></li></ol></li></ol></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%B8%B2%E5%B9%B6%E8%BD%AC%E6%8D%A2%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.7.</span> <span class="nav-text">串并转换建模</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E4%B8%8E%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D"><span class="nav-number">1.3.1.8.</span> <span class="nav-text">同步与异步复位</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%94%B5%E8%B7%AF%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.8.1.</span> <span class="nav-text">同步复位电路建模</span></a><ol class="nav-child"><li class="nav-item nav-level-6"><a class="nav-link" href="#%E4%BC%98%E7%82%B9"><span class="nav-number">1.3.1.8.1.1.</span> <span class="nav-text">优点</span></a></li><li class="nav-item nav-level-6"><a class="nav-link" href="#%E7%BC%BA%E7%82%B9"><span class="nav-number">1.3.1.8.1.2.</span> <span class="nav-text">缺点</span></a></li></ol></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%94%B5%E8%B7%AF%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.3.1.8.2.</span> <span class="nav-text">异步复位电路建模</span></a><ol class="nav-child"><li class="nav-item nav-level-6"><a class="nav-link" href="#%E4%BC%98%E7%82%B9-1"><span class="nav-number">1.3.1.8.2.1.</span> <span class="nav-text">优点</span></a></li><li class="nav-item nav-level-6"><a class="nav-link" href="#%E7%BC%BA%E7%82%B9-1"><span class="nav-number">1.3.1.8.2.2.</span> <span class="nav-text">缺点</span></a></li></ol></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E6%8E%A8%E8%8D%90%E7%9A%84%E5%A4%8D%E4%BD%8D%E6%96%B9%E5%BC%8F"><span class="nav-number">1.3.1.8.3.</span> <span class="nav-text">推荐的复位方式</span></a></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%B8%B8%E7%94%A8%E8%AE%BE%E8%AE%A1%E6%8A%80%E5%B7%A7"><span class="nav-number">1.4.</span> <span class="nav-text">常用设计技巧</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%A4%9A%E6%97%B6%E9%92%9F%E5%A4%84%E7%90%86"><span class="nav-number">1.4.1.</span> <span class="nav-text">同步设计与多时钟处理</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BA%9A%E7%A8%B3%E6%80%81"><span class="nav-number">1.4.1.1.</span> <span class="nav-text">亚稳态</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E6%97%B6%E9%92%9F%E5%9F%9F%E5%90%8C%E6%AD%A5"><span class="nav-number">1.4.1.2.</span> <span class="nav-text">异步时钟域同步</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E5%90%8C%E9%A2%91%E5%BC%82%E7%9B%B8"><span class="nav-number">1.4.1.2.1.</span> <span class="nav-text">同频异相</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E5%BC%82%E9%A2%91%E9%97%AE%E9%A2%98"><span class="nav-number">1.4.1.2.2.</span> <span class="nav-text">异频问题</span></a></li></ol></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97%E5%88%92%E5%88%86%E5%8E%9F%E5%88%99"><span class="nav-number">1.4.2.</span> <span class="nav-text">模块划分原则</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E8%AE%BE%E8%AE%A1%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9"><span class="nav-number">1.4.3.</span> <span class="nav-text">组合逻辑设计注意事项</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#always-%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%85%E4%BF%A1%E5%8F%B7%E6%95%8F%E6%84%9F%E8%A1%A8"><span class="nav-number">1.4.3.1.</span> <span class="nav-text">always 组合逻辅信号敏感表</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%8F%8D%E9%A6%88%E7%8E%AF%E8%B7%AF"><span class="nav-number">1.4.3.2.</span> <span class="nav-text">组合逻辑反馈环路</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%84%89%E5%86%B2%E4%BA%A7%E7%94%9F%E5%99%A8"><span class="nav-number">1.4.3.3.</span> <span class="nav-text">脉冲产生器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%80%BB%E8%BE%91%E5%A4%8D%E5%88%B6"><span class="nav-number">1.4.3.4.</span> <span class="nav-text">逻辑复制</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%A6%99%E5%86%9C%E6%89%A9%E5%B1%95%E8%BF%90%E7%AE%97"><span class="nav-number">1.4.3.5.</span> <span class="nav-text">香农扩展运算</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="nav-number">1.5.</span> <span class="nav-text">状态机</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%9F%BA%E6%9C%AC%E8%A6%81%E7%B4%A0%E5%8F%8A%E5%88%86%E7%B1%BB"><span class="nav-number">1.5.1.</span> <span class="nav-text">基本要素及分类</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E4%B8%8D%E5%90%8C%E5%86%99%E6%B3%95"><span class="nav-number">1.5.2.</span> <span class="nav-text">状态机的不同写法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%A4%E6%AE%B5%E5%BC%8F%E5%86%99%E6%B3%95"><span class="nav-number">1.5.3.</span> <span class="nav-text">两段式写法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%89%E6%AE%B5%E5%BC%8F%E5%86%99%E6%B3%95"><span class="nav-number">1.5.4.</span> <span class="nav-text">三段式写法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%85%B6%E4%BB%96%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9"><span class="nav-number">1.5.5.</span> <span class="nav-text">其他注意事项</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#FSM%E7%BC%96%E7%A0%81"><span class="nav-number">1.5.5.1.</span> <span class="nav-text">FSM编码</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#FSM-%E8%BE%93%E5%87%BA"><span class="nav-number">1.5.5.2.</span> <span class="nav-text">FSM 输出</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#FSM-%E7%9A%84%E9%BB%98%E8%AE%A4%E7%8A%B6%E6%80%81"><span class="nav-number">1.5.5.3.</span> <span class="nav-text">FSM 的默认状态</span></a></li></ol></li></ol></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Rui Li"
      src="/images/IMG_20201214_235623.jpg">
  <p class="site-author-name" itemprop="name">Rui Li</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">7</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">2</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">5</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="https://github.com/lirui-shanghaitech" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;lirui-shanghaitech" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="/lirui@shanghaitech.edu.cn" title="E-Mail → lirui@shanghaitech.edu.cn"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>
  <div class="reading-progress-bar"></div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/04/05/verilog-netshell/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/IMG_20201214_235623.jpg">
      <meta itemprop="name" content="Rui Li">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="The Furious Two">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog in a NutShell
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>
      

      <time title="Created: 2021-04-05 09:55:01 / Modified: 10:04:14" itemprop="dateCreated datePublished" datetime="2021-04-05T09:55:01+08:00">2021-04-05</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Verilog/" itemprop="url" rel="index"><span itemprop="name">Verilog</span></a>
        </span>
    </span>

  
    <span class="post-meta-item" title="Views" id="busuanzi_container_page_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="far fa-eye"></i>
      </span>
      <span class="post-meta-item-text">Views: </span>
      <span id="busuanzi_value_page_pv"></span>
    </span>
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h1 id="Verilog-in-a-NutShell"><a href="#Verilog-in-a-NutShell" class="headerlink" title="Verilog in a NutShell"></a>Verilog in a NutShell</h1><p><strong>This is a detour to better understand the GenerateRTL phase of LegUp HLS</strong></p>
<h2 id="语言基础"><a href="#语言基础" class="headerlink" title="语言基础"></a>语言基础</h2><h3 id="电路结构的三种描述方法"><a href="#电路结构的三种描述方法" class="headerlink" title="电路结构的三种描述方法"></a>电路结构的三种描述方法</h3><ul>
<li>数据流描述: 采用assign 语句，该语句被称为连续赋值语句。</li>
<li>行为描述:使用always 或initial 语句块，其中出现的语句被称为过程赋值语句。</li>
<li>结构化描述:实例化已有的功能模块。</li>
</ul>
<span id="more"></span>

<h3 id="词法"><a href="#词法" class="headerlink" title="词法"></a>词法</h3><h4 id="模块与端口"><a href="#模块与端口" class="headerlink" title="模块与端口"></a>模块与端口</h4><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ps
<span class="token keyword">module</span> <span class="token function">SIMDadd</span><span class="token punctuation">(</span>
        <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> A<span class="token punctuation">,</span>
        <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> B<span class="token punctuation">,</span>
        <span class="token keyword">input</span> H<span class="token punctuation">,</span>
        <span class="token keyword">input</span> O<span class="token punctuation">,</span>
        <span class="token keyword">input</span> Q<span class="token punctuation">,</span>
        <span class="token keyword">input</span> sub<span class="token punctuation">,</span>
        <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Cout
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">//声明语句</span>
    <span class="token comment">/* reg,wire, parameter,
	input,output,inout,
	function, task ... */</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> B_real <span class="token operator">=</span> sub<span class="token operator">?</span><span class="token punctuation">(</span><span class="token operator">~</span>B<span class="token punctuation">)</span><span class="token punctuation">:</span>B<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> C0 <span class="token operator">=</span> A<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>   <span class="token operator">+</span>  B_real<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    <span class="token operator">+</span> sub<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> C1 <span class="token operator">=</span> A<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">4</span><span class="token punctuation">]</span>   <span class="token operator">+</span>  B_real<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">4</span><span class="token punctuation">]</span>    <span class="token operator">+</span> <span class="token punctuation">(</span>C0<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span><span class="token operator">&amp;</span><span class="token punctuation">(</span>O<span class="token operator">|</span>H<span class="token punctuation">)</span><span class="token punctuation">)</span> <span class="token operator">+</span> <span class="token punctuation">(</span>Q<span class="token operator">&amp;</span>sub<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> C2 <span class="token operator">=</span> A<span class="token punctuation">[</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">8</span><span class="token punctuation">]</span>  <span class="token operator">+</span>  B_real<span class="token punctuation">[</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">8</span><span class="token punctuation">]</span>   <span class="token operator">+</span> <span class="token punctuation">(</span>C1<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>H<span class="token punctuation">)</span>     <span class="token operator">+</span> <span class="token punctuation">(</span><span class="token punctuation">(</span>Q<span class="token operator">|</span>O<span class="token punctuation">)</span><span class="token operator">&amp;</span>sub<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> C3 <span class="token operator">=</span> A<span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">12</span><span class="token punctuation">]</span> <span class="token operator">+</span>  B_real<span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">12</span><span class="token punctuation">]</span>  <span class="token operator">+</span> <span class="token punctuation">(</span>C2<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span><span class="token operator">&amp;</span><span class="token punctuation">(</span>O<span class="token operator">|</span>H<span class="token punctuation">)</span><span class="token punctuation">)</span> <span class="token operator">+</span> <span class="token punctuation">(</span>Q<span class="token operator">&amp;</span>sub<span class="token punctuation">)</span><span class="token punctuation">;</span>
  	<span class="token comment">//语句</span>
    <span class="token keyword">assign</span> Cout <span class="token operator">=</span> <span class="token operator">&#123;</span>C3<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span>C2<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span>C1<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span>C0<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">&#125;</span><span class="token punctuation">;</span>
    <span class="token comment">/* initial 语句
    always 语句
    module 实例化
    assign 连续赋值 */</span>
    
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h4 id="编译指令"><a href="#编译指令" class="headerlink" title="编译指令"></a>编译指令</h4><p>Verilog使用`来表示编译指令编译器一旦遇到某个编译指令，则该指令将在整个编译过程中有效，直到编译器遇到另一个相同的编译指令为止。</p>
<ul>
<li>`timescale 1ns/100ps 其中1ns 表 示延时单位. 100ps 表示时间精度，也就是编译器所能接收的最小仿真时间粒度。</li>
<li>`define用于定义宏例如可以首先定义一个总线宽度的宏为16 ，然后利用这个宏定义 一个宽度为16 的reg 类型数据Data。在一个文件中出现的、define 可以被多个文件使用，也就是说 define 是一种全局性定<br>义，这是define 与parameter 定义的最大区别。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token constant">`define</span> BUS_WIDTH <span class="token number">16</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token constant">`BUS_WIDTH</span><span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> Data<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<ul>
<li>`ifdef用于条件编译，如下所示，如果先前已经定义了NARROW宏，则参数为16，否则为32</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token constant">`ifdef</span> NARROW
	<span class="token keyword">parameter</span> BUS WIDTH <span class="token number">16</span><span class="token punctuation">;</span>
<span class="token constant">`else</span>
	<span class="token keyword">parameter</span> BUS W 工DTH <span class="token number">32</span><span class="token punctuation">;</span>
<span class="token constant">`endif</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<ul>
<li>`include 用于嵌入某个文件的内容</li>
</ul>
<h3 id="驱动与赋值"><a href="#驱动与赋值" class="headerlink" title="驱动与赋值"></a>驱动与赋值</h3><ul>
<li>线网是被驱动的，该值不被存储，在任意一个仿真步进上都需要重新计算。</li>
<li>寄存器是被赋值的，且该值将在仿真过程中被保存，直到再次对该变量进行赋值。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> A_xor_wire<span class="token punctuation">;</span>
<span class="token keyword">assign</span> <span class="token number">#1</span> A <span class="token keyword">xor</span> <span class="token keyword">wire</span> eqO<span class="token operator">^</span>eq1<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>eqO <span class="token keyword">or</span> eq1<span class="token punctuation">)</span>
	A_xor_wire <span class="token operator">=</span> <span class="token number">#1</span> eqO<span class="token operator">^</span>eq1<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>

<p>第一种描述方式使用<code>assign</code>语句， Verilog 中将其称为连续赋值语句( Continously Assignment) ，实际就是连续驱动的过程，也就是说在任意一个仿真时刻，当前时刻eq0 和eq1相异或的结果决定了1ns 以后(语句#1 的延时控制)线网变量A_xor_wire 的值，不 管eq0 和eq1 变化与否，这个驱动过程一直在在，因此称为连续驱动。要知道，在仿真器中，线网变量是不占用仿真内存空间的。</p>
<p>第二种描述方式使用了”always” 语句，后面紧跟一个敏感列表@ (eq0 or eq1) ，该语句 只有在eq0 或eq1 发生变化后才会执行,在eq0和eq1没有发生变化时，A_xor_wire需要保持原来的值不变。因此从仿真语义上讲，需要一个存储单元，也可以说是寄存器，来保存 A_xor_wire 变量的中间值，这就是Verilog 语言中寄存器类型变量的来历，而这个 A_xor_wire 变量需要被定义为reg 类型。注意这里A_xor_wire虽然并定义成了reg类型，但是在综合后该描述被综合成了纯组合电路。</p>
<h3 id="并发与顺序"><a href="#并发与顺序" class="headerlink" title="并发与顺序"></a>并发与顺序</h3><p>在Verilog 语言的module 中，所有描述语句(包括连续赋值语句、行为语句块always 和initial 以及模块实例化等)都是并行发生的。 在语句块always 和initial 语句块内部可以存在两种语句组。</p>
<ul>
<li><code>begin ... end;</code>: 顺序语句组</li>
<li><code>fork ... join;</code>: 并行语句组</li>
</ul>
<h2 id="描述方式与设计层次"><a href="#描述方式与设计层次" class="headerlink" title="描述方式与设计层次"></a>描述方式与设计层次</h2><h3 id="数据流描述"><a href="#数据流描述" class="headerlink" title="数据流描述"></a>数据流描述</h3><p>在数字电路中，信号经过组合逻辑时会类似于数据流动，即信号从输入流向输出，并不 会在其中存储。当输入发生变化时，总会在一定时间以后体现在输出端。同样，我们可以模 拟数字电路的这二特性，对其进行建模，这种建模方式通常被称为数据流建模。数据流描述 中最基本的语句是<code>assign</code> 连续赋值语句。多用来对组合电路进行建模。</p>
<ul>
<li><p><strong>连续驱动</strong>： 只要输入变化，就会导致该语句的重新计算</p>
</li>
<li><p><strong>只有线网类型的变量才可在assign语句中被赋值</strong>：连续赋值语句中被赋值的变量在仿真器中不会存储其值，因此该变量是线网类型(Net) 的，而不是寄存器类塑的。 另外，线网类型的变量可以被多重驱动，也就是说可以在多个连续赋值语句中驱动同一个线网。</p>
</li>
<li><p><strong>并行性</strong>：多个assign语句之间时并行执行的</p>
</li>
</ul>
<h4 id="多驱动线网"><a href="#多驱动线网" class="headerlink" title="多驱动线网"></a>多驱动线网</h4><p>可以使用wor 线网类型将不同的输出”线或”在一起。同样，可以使用wand 线网类型将不同的输出”线与”在一起。如果要实现多个三态总线相连，可以采用tri型线网。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">WO</span><span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">,</span> D<span class="token punctuation">,</span> WireOr， WireTri<span class="token punctuation">,</span> En1_n<span class="token punctuation">,</span> En2_n<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">,</span> D<span class="token punctuation">;</span>
    <span class="token keyword">output</span> WireOr<span class="token punctuation">;</span>
    <span class="token keyword">wor</span> WireOr<span class="token punctuation">;</span> <span class="token comment">//显式定义为wor 类型</span>
    <span class="token keyword">assign</span> WireOr <span class="token operator">=</span> A <span class="token operator">^</span> B<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> WireOr <span class="token operator">=</span> C <span class="token operator">&amp;</span> D<span class="token punctuation">;</span>
    
    <span class="token keyword">output</span> WireTri<span class="token punctuation">;</span>
    <span class="token keyword">tri</span> WireTri<span class="token punctuation">;</span> <span class="token comment">//显式定义为tri 类型</span>
    <span class="token keyword">assign</span> WireTri <span class="token operator">=</span> <span class="token punctuation">(</span>En1_n<span class="token punctuation">)</span><span class="token operator">?</span><span class="token number">1'bZ</span> <span class="token punctuation">(</span>A<span class="token operator">^</span>B<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> WireTri <span class="token operator">=</span> <span class="token punctuation">(</span>En2_n<span class="token punctuation">)</span><span class="token operator">?</span><span class="token number">1'bZ</span> <span class="token punctuation">(</span>C<span class="token operator">&amp;</span>D<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h3 id="行为描述"><a href="#行为描述" class="headerlink" title="行为描述"></a>行为描述</h3><p>在initial 和always 的后面-般要跟语句或语句组( statement group) 。 语句可以是非阻塞过程赋值、阻塞过程赋值、连续过程赋值或高级编辑语句。initial 语句在0 仿真时间执行，丽且只执行一次always 语句同样在0仿真时间开始执行，但是它将一直循环执行。</p>
<h4 id="过程赋值语句"><a href="#过程赋值语句" class="headerlink" title="过程赋值语句"></a>过程赋值语句</h4><p>所谓过程赋值语句就是在initial 和always 语句块中的赋值语句。<strong>赋值对象只能是寄存器变量</strong>。右边的表达式可以是任意操作符的表达式。</p>
<h5 id="阻塞赋值"><a href="#阻塞赋值" class="headerlink" title="阻塞赋值"></a>阻塞赋值</h5><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog">寄存器变量 <span class="token operator">=</span> 表达式<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<ul>
<li>右边表达式的计算和对左边寄在器变量的赋值是一个统一的原子操作中的两个动作，这两个动作之间不能再插入其他任何动作。</li>
<li>如果有多个阻塞赋值语句顺序出现在begin…end 语句中，则前面的语句在执行时将完全阻塞后面的语句，直到前面语旬的赋值完成以后，才会执行下一句中右边表达式的 计算。</li>
</ul>
<h5 id="非阻塞赋值"><a href="#非阻塞赋值" class="headerlink" title="非阻塞赋值"></a>非阻塞赋值</h5><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog">寄存器变量 <span class="token operator">&lt;=</span> 表达式<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<p>在执行该语句时，首先计算右边的表达式，而且并不立刻为左边的变量赋值。如果有多个非阻塞赋值语句顺序出现在begín…end 语句中，那么前面语句的执行并不会阻塞后面语句的执行。</p>
<h5 id="语句组"><a href="#语句组" class="headerlink" title="语句组"></a>语句组</h5><p>主要了解以下<code>fork ... join</code>: 语句组中语句是并行执行的</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">initial</span>
    <span class="token keyword">fork</span>
        DataBin <span class="token number">0</span><span class="token punctuation">;</span>
        # <span class="token number">6</span> DataBin <span class="token number">0</span><span class="token punctuation">;</span>
        # <span class="token number">4</span> DataBin <span class="token number">1</span><span class="token punctuation">;</span>
        # <span class="token number">2</span> DataBin <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">join</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>将产生如下的波形</p>
<img src="/images/image-20210403103930794.png" alt="image-20210403103930794" style="zoom:50%;" />

<h5 id="编程语句"><a href="#编程语句" class="headerlink" title="编程语句"></a>编程语句</h5><h6 id="if-else-语句"><a href="#if-else-语句" class="headerlink" title="if-else 语句"></a><code>if-else</code> 语句</h6><p>if 语句后面跟语句或语句组(begin…end 或fork…join) ，常和else 搭配来实现不同条件下的各种情况。if 也可以单独使用。</p>
<ul>
<li>在if-else 语句中，条件是从上到下逐条检查的。因此当满足一个条件时，就会执行其后的语句，跳过else 后面的语句。当所有条件都不满足时，便执行最后-条else 后面的语句。可以说if-else 语句是有优先级顺序的。</li>
<li>在使用if…else 语句时，尤其是当该语句被用在组合逻辑中时，需要注意不要引入Latch 电路</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token important">always @</span><span class="token punctuation">(</span>sel <span class="token keyword">or</span> a <span class="token keyword">or</span> b <span class="token keyword">or</span> c<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">==</span> <span class="token number">2'b00</span><span class="token punctuation">)</span>
    		q <span class="token operator">=</span> a<span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">==</span> <span class="token number">2'b01</span><span class="token punctuation">)</span>
    		q <span class="token operator">=</span> b<span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">==</span> <span class="token number">2'b10</span><span class="token punctuation">)</span>
    		q <span class="token operator">=</span> c<span class="token punctuation">;</span>
    <span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>最后一个条件<code>sel==2&#39;b11</code>的语句没有被写出，言下之意是，当sel 为2’b11 时, q 值需要保持不变。这个代码在综合时会产生锁存器。</p>
<h6 id="case语句"><a href="#case语句" class="headerlink" title="case语句"></a><code>case</code>语句</h6><ul>
<li><p>与if-else 语句不同的是，在case 语句中，所有被判断的分支条件都具有一样的优先级。</p>
</li>
<li><p>与if-else 语句类似的是，case 语句同样需要考虑所有可能的情况，否则将会产生出不想要的锁存器。</p>
</li>
<li><p>case语句有两个派生语句<code>casez, casex</code> ,casez 语句将分支条件中所有的z 都看作”不关心”的值，而不看作任何逻辑值。条件中的z 可以改写为？，casex 语句将分支条件中所有的x 和z 都看作”不关心”的值，而不看作任何逻辑值。</p>
</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">casex</span> <span class="token punctuation">(</span>encoder<span class="token punctuation">)</span>
	<span class="token number">4'b1xxx</span> <span class="token punctuation">:</span> high_val <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span>
	<span class="token number">4'b01xx</span> <span class="token punctuation">:</span> high_val <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
	<span class="token number">4'b001x</span> <span class="token punctuation">:</span> high_val <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
	<span class="token number">4'b0001</span> <span class="token punctuation">:</span> high_val <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
	<span class="token keyword">default</span> <span class="token punctuation">:</span> high_val <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endcase</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>这里通过casex语句生成了一个优先级译码器。</p>
<h6 id="循环语句"><a href="#循环语句" class="headerlink" title="循环语句"></a>循环语句</h6><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">forever</span> <span class="token number">#25</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>	  <span class="token comment">// 永远重复循环体	</span>
<span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token number">8</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span>  <span class="token comment">// 重复循环体八次</span>
<span class="token keyword">while</span> <span class="token punctuation">(</span>条件<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span>
<span class="token keyword">for</span> <span class="token punctuation">(</span>i<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> i<span class="token operator">&lt;</span> <span class="token number">7</span><span class="token punctuation">;</span> i<span class="token operator">++</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>

<h3 id="结构化描述"><a href="#结构化描述" class="headerlink" title="结构化描述"></a>结构化描述</h3><p>结构化描述就是说在设计中实例化己有的功能模块，这些功能模块包括门原语、用户自定义原语(UDP) 和其他模块(module)。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> Ha1fAdd <span class="token punctuation">(</span>X <span class="token punctuation">,</span> Y<span class="token punctuation">,</span> SUM<span class="token punctuation">,</span> C out<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">//半加器模块</span>
HalfAdd <span class="token function">u_HalfAdd_B</span><span class="token punctuation">(</span> 				<span class="token comment">//半加器实例B</span>
    <span class="token punctuation">.</span>X <span class="token punctuation">(</span>C in<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>Y <span class="token punctuation">(</span>HalfAdd A SUM<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>SUM <span class="token punctuation">(</span>SUM<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>C_out <span class="token punctuation">(</span>HalfAdd_B_COUT<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<img src="/images/image-20210403114137701.png" alt="image-20210403114137701" style="zoom: 67%;" />

<h4 id="参数化模块"><a href="#参数化模块" class="headerlink" title="参数化模块"></a>参数化模块</h4><p>module 中的参数一般是用作定义其中常量的工具。在Verilog 语言中，当实例化模块时，用户可以修改模块中的参数，用来实现不同的特性。这个定制过程是通过”新参数直接代入”或”参数重定义”来完成的。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> mymodule <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> a <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> b <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span>
    <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="参数定制方法"><a href="#参数定制方法" class="headerlink" title="参数定制方法"></a>参数定制方法</h5><ul>
<li>通过<code>defparam</code> 关键字重新定义模块中的参数, 使用<code>defparam</code> 的方法重新定义参数时，可以根据需要重新定义部分参数，而其他参数将保留缺省值。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> xxx <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
	mymodule M1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>	<span class="token comment">//实例化mymodule</span>
	<span class="token keyword">defparam</span> 
		M1<span class="token punctuation">.</span>a <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span>		<span class="token comment">//重新定义M1中的参数a和b</span>
		M1<span class="token punctuation">.</span>b <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
   	<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<ul>
<li>直接在实例化模块时带入参数，使用这种参数直接代入法时需要注意一点，即所有的参数都要按顺序列出来，不能遗漏，也不能颠倒顺序，否则就会对应不上。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> xxx <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
	mymodule #<span class="token punctuation">(</span>
		<span class="token number">3</span><span class="token punctuation">,</span> 				<span class="token comment">// 重新定义M1中的参数a和b</span>
		<span class="token number">4</span><span class="token punctuation">)</span> M1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>	<span class="token comment">//实例化mymodule</span>
   	<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>



<h2 id="RTL级建模"><a href="#RTL级建模" class="headerlink" title="RTL级建模"></a>RTL级建模</h2><p>所谓寄存器传输级(RTL 级)就是在描述电路的时候，只需要关注寄存器本身，以及寄存器到寄存器之间的逻辑功能，而不用关心寄存器和组合逻辑的实现细节(具体用了多少逻辑门等)。典型的RTL设计分为三个部分：</p>
<ul>
<li><strong>时钟域描述</strong>: 描述设计中使用的所有时钟、时钟之间的主从与派生关系以及时钟域之间的转换。</li>
<li><strong>时序逻辑描述(寄存器描述)</strong>: 根据时钟沿的变换，描述寄存器之间的数据传输方式。</li>
<li><strong>组合逻辑描述</strong>: 描述电平敏感信号的逻辑组合方式和逻辑功能。</li>
</ul>
<h3 id="常用建模方式"><a href="#常用建模方式" class="headerlink" title="常用建模方式"></a>常用建模方式</h3><h4 id="赋值"><a href="#赋值" class="headerlink" title="赋值"></a>赋值</h4><ul>
<li><p>对于时序逻辑，即always 模块的敏感表为边沿敏感信号(多为时钟或复位的正沿或负沿)，统一使用非阻塞赋值”&lt;=”。</p>
</li>
<li><p>对于always 模块的敏感表为电平敏感信号的组合逻辑，统一使用阻塞赋值”=”。</p>
</li>
<li><p>对于assign 关键宇描述的组合逻辑(通常称之为连续赋值语句) ，统一使用”=” 变量被定义为wire型信号。</p>
</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cnt_out<span class="token punctuation">;</span>
a1ways@<span class="token punctuation">(</span><span class="token keyword">posedge</span> c1ock<span class="token punctuation">)</span>
	cnt_out <span class="token operator">&lt;=</span> cnt_out <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
a1ways@<span class="token punctuation">(</span>cnt_out<span class="token punctuation">)</span>
	cnt_out_p1us <span class="token operator">=</span> cnt_out <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>	<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h4 id="寄存器电路的建模"><a href="#寄存器电路的建模" class="headerlink" title="寄存器电路的建模"></a>寄存器电路的建模</h4><ul>
<li><strong>寄存器信号声明</strong>: 寄存器被定义为reg 型，只有当信号被定义为reg 型，且处理该信号的always 敏感表为<code>posedge </code>或<code>negedge </code>沿敏感时，该信号才会被实现为寄存器。</li>
<li><strong>时钟输入</strong>: 在每个时钟的正沿或负沿对数据进行处理.时钟的正沿有效还是负沿有效，是由always 敏感表中的<code>posedge</code> 或<code>negedge</code> 决定的。</li>
<li><strong>异步复位/置位</strong>: 绝大多数目标器件的寄存器模型都包含异步复位/置位端.所谓异步复位/置位，是指无论时钟沿是否有效，当复位/置位信号的有效沿到达时，复位/置位会立即发挥功能.指定异步复位/置位时，只需在always 的敏感表中加入复位/置位信号的有效沿即可.下面描述的异步复位电路是最常用的寄存器复位形式之一。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cnt_reg<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clock <span class="token keyword">or</span> <span class="token keyword">negedge</span> reset <span class="token punctuation">)</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span> reset <span class="token punctuation">)</span>
    	cnt <span class="token keyword">reg</span> <span class="token operator">&lt;=</span> <span class="token number">4</span>'bOOOO<span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<ul>
<li><strong>同步复位/置位</strong>: 任何寄存器都可以实现同步复位/置位功能.指定同步复位/置位时always 的敏感表中仅有时钟沿信号，当同步复位/置位信号发生变化时，同步复位/置位并不立即发生，仅当时钟沿采到同步复位/置位的有效电平时，才会在时钟沿到达时刻进行复位/置位操作。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cnt_reg<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clock<span class="token punctuation">)</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span> reset <span class="token punctuation">)</span>
    	cnt <span class="token keyword">reg</span> <span class="token operator">&lt;=</span> <span class="token number">4</span>'bOOOO<span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<ul>
<li><strong>同时使用时钟上升沿和下降沿的问题</strong>: 有时因为数据采样或调整数据相位等需求，设计者会在一个always 的敏感表中同时使用时钟的posedge 和negedge ，或者在两个always 的敏感表中分别使用时钟的posedge 和negedge ，对某些寄存器电路进行操作(在这两种描述下，当时钟上升沿或时钟下降沿到达时，该寄存器电路都会做相应的操作. 这个双沿电路往往可以等同于使用了原时钟的倍频时钟的单沿操作电路).对于PLD 设计而言，不推荐同时使用时钟的上升沿、下降沿，因为PLD 内嵌的PLL/DLL 和一些时钟电路往往只能对时钟的一个沿保证非常好的指标，而另一个沿的抖动、偏斜、斜率等指标不见得非常优化，有时同时使用时钟的正、负沿会因时钟的抖动、偏斜、占空比、斜率等问题而造成一定的性能恶化。因此推荐的做法是，将原时钟通过PLL/DLL 倍频，然后使用倍频时钟的单沿(如上升沿)进行操作。</li>
</ul>
<h4 id="组合逻辑建模"><a href="#组合逻辑建模" class="headerlink" title="组合逻辑建模"></a>组合逻辑建模</h4><ul>
<li><p><strong>always 模块的敏感表为电平敏感信号的组合逻辑电路</strong>： 这种形式的组合逻辑电路应用非常广泛，如果不考虑代码的复杂性，几乎任何组合逻辑电路都可以用这种方式建模。always 模块的敏感表为所有判定条件和输入信号，请读者在使用这种结构描述组合逻辑时，一定要将敏感表写完整。在always模块中可以使用if.. .else… 、case 、for 循环等各种RTL 关键宇结构。在always 模块中推荐使用阻塞赋值”=”虽然信号被定义为reg 型，但是最终综合实现的结果并不是寄存器，而是组合逻辑，将信号定义为reg 型只是为了满足语法要求而已。</p>
</li>
<li><p><strong>assign 等语句描述的组合逻辑电路</strong>： 这种形式的组合逻辑电路适用于描述那些相对简单的组合逻辑，信号一般被定义为wire 型，常用的assign 结构除了直接赋值逻辑表达式外，还可以使用?语句。</p>
</li>
</ul>
<h4 id="双向端口与三态信号建模"><a href="#双向端口与三态信号建模" class="headerlink" title="双向端口与三态信号建模"></a>双向端口与三态信号建模</h4><ul>
<li>仅在顶层定义双向总线和实例化的三态信号，禁止在除顶层以外的其他层次赋值高阻态”z” ，在顶层将双向信号分为输入信号和输出信号两种类型，然后根据需要分别传递到不同的子模块中。这样做的另一个好处在于便于描述仿真激励。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">inout</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_bus<span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">,</span> data_out<span class="token punctuation">;</span>
<span class="token keyword">assign</span> data_in  <span class="token operator">=</span> data_bus<span class="token punctuation">;</span>					<span class="token comment">//输入输出分离</span>
<span class="token keyword">assign</span> data_bus <span class="token operator">=</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token operator">?</span> data_out <span class="token punctuation">:</span> <span class="token number">8'bZ</span><span class="token punctuation">;</span>	<span class="token comment">//三态输出</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>

<h4 id="Mux建模"><a href="#Mux建模" class="headerlink" title="Mux建模"></a>Mux建模</h4><ul>
<li>简单的Mux 用?表达式建模，信号被定义为wire 型，使用?表达式的判断条件描述Mux 选择端的逻辑关系。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">wire</span> mux_out<span class="token punctuation">;</span>
<span class="token keyword">assign</span> mux_out <span class="token operator">=</span> <span class="token punctuation">(</span>en<span class="token punctuation">)</span><span class="token operator">?</span> a<span class="token punctuation">:</span>b<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>

<ul>
<li>复杂的Mux 用case 或嵌套的if.. .else 建模，信号被定义为reg 型， <code>case</code> 或<code>if.. .else</code> 的每个条件分支均分别对应Mux 的某路选择输出。</li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> mux_out<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>en <span class="token keyword">or</span> a <span class="token keyword">or</span> b <span class="token keyword">or</span> C <span class="token keyword">or</span> d<span class="token punctuation">)</span>
    <span class="token function">case</span><span class="token punctuation">(</span>en<span class="token punctuation">)</span>
        <span class="token number">2'b00</span><span class="token punctuation">:</span> mux_out  <span class="token operator">=</span> a<span class="token punctuation">;</span>
        <span class="token number">2'b01</span><span class="token punctuation">:</span> mux_out  <span class="token operator">=</span> b<span class="token punctuation">;</span>
        <span class="token number">2'b10</span><span class="token punctuation">:</span> mux_out  <span class="token operator">=</span> c<span class="token punctuation">;</span>
        <span class="token number">2'b11</span><span class="token punctuation">:</span> mux_out 	<span class="token operator">=</span> d<span class="token punctuation">;</span>
    <span class="token keyword">endcase</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h4 id="存储器建模"><a href="#存储器建模" class="headerlink" title="存储器建模"></a>存储器建模</h4><ul>
<li><h6 id="Verilog中的向量"><a href="#Verilog中的向量" class="headerlink" title="Verilog中的向量"></a>Verilog中的向量</h6></li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> b<span class="token punctuation">;</span> <span class="token comment">//定义了一个八位的wire型数据</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> b<span class="token punctuation">;</span> <span class="token comment">//和上面的一样 [n-1:0]和[n:1]都可以</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>

<p><strong>[n-1:0]和[n:1]代表该数据的位宽</strong>，即该数据有几位。最后跟着的是数据的名字。如果一次定义多个数据，数据名之间用逗号隔开。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> b<span class="token punctuation">;</span>
b<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token comment">//非法，低位在左面了</span>
a<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token comment">//向量a的最高两位</span>
<span class="token keyword">assign</span> a<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> b<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token comment">// a[0] = b[3], a[1] = b[2], a[2] = b[1], a[3] = b[0]</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>向量通过<code>[high:low]</code>或者<code>[low:high]</code>进行说明，【<strong>方括号左边的数总是代表向量的最高有效位，并且在读取时，高位总应该写在范围说明符的左面</strong>】</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">255</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data1<span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">255</span><span class="token punctuation">]</span> data2<span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token keyword">byte</span><span class="token punctuation">;</span>

<span class="token keyword">byte</span> <span class="token operator">=</span> data1<span class="token punctuation">[</span><span class="token number">31</span><span class="token operator">-</span><span class="token punctuation">:</span> <span class="token number">8</span><span class="token punctuation">]</span><span class="token punctuation">;</span>	<span class="token comment">//从第31位开始，宽度为8位，相当于data1[31:24]</span>
<span class="token keyword">byte</span> <span class="token operator">=</span> data2<span class="token punctuation">[</span><span class="token number">24</span><span class="token operator">+</span><span class="token punctuation">:</span> <span class="token number">8</span><span class="token punctuation">]</span><span class="token punctuation">;</span>   <span class="token comment">//从第24位开始，宽度为8位，相当于data1[24:31]</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p><code>[&lt;starting_bit&gt;+: width]</code>: 从起始位开始递增，位宽为width</p>
<p><code>[&lt;starting_bit&gt;-: width]</code>: 从起始位开始递减，位宽为width</p>
<ul>
<li><h6 id="Verilog中的数组"><a href="#Verilog中的数组" class="headerlink" title="Verilog中的数组"></a>Verilog中的数组</h6></li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span>   y1 <span class="token punctuation">[</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>   <span class="token comment">// y is an scalar reg array of depth=12, each 1-bit wide</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">]</span> y2 <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token comment">// y is an 8-bit vector net with a depth of 4</span>
<span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> y3 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>   <span class="token comment">// y is a 2D array rows=2,cols=4 each 8-bit wide</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<p>不要将数组和向量混淆，向量为一个单独的原件，它的位宽为n, 数组由多个原件组成，其中每个原件的位宽为n或1。</p>
<ul>
<li><h6 id="Verilog-语法中基本的存储单元"><a href="#Verilog-语法中基本的存储单元" class="headerlink" title="Verilog 语法中基本的存储单元"></a>Verilog 语法中基本的存储单元</h6></li>
</ul>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span>msb<span class="token punctuation">:</span>lsb<span class="token punctuation">]</span> MemoryName <span class="token punctuation">[</span>memsize<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token comment">// example, 数据位宽为8bit, 64个</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> RAM8x64 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">63</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token punctuation">[</span>error<span class="token punctuation">:</span> <span class="token punctuation">]</span> RAM8x64 <span class="token punctuation">[</span><span class="token number">32</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token punctuation">[</span>error<span class="token punctuation">:</span> <span class="token punctuation">]</span> RAM8x64 <span class="token punctuation">[</span><span class="token number">32</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">]</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>使用存储单元时，不能直接引用存储器某地址的某比特位值，如想对地址为”32 “的第2bit 和高2bit 的值进行操作，则上面这两种描述都是错误的。正确的操作方法是，先将存储单元赋值给某个寄存器，然后在对该寄存器的某位进行相关操作。</p>
<h4 id="串并转换建模"><a href="#串并转换建模" class="headerlink" title="串并转换建模"></a>串并转换建模</h4><p>可以选用移位寄存器、RAM 等来实现。对于数据量比较小的设计来说，可以使用移位寄存器完成串并转换:对于排列顺序有规定的串并转换，可以用case 语句判断实现:对于复杂的串并转换，还可以用状态机实现。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> pal_out<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst<span class="token punctuation">)</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>'rst<span class="token punctuation">)</span>
    	pal_out <span class="token operator">&lt;=</span> <span class="token number">8</span>'bO<span class="token punctuation">;</span>
    <span class="token keyword">else</span>
    	pal_out <span class="token operator">&lt;=</span> <span class="token operator">&#123;</span>pal_out<span class="token punctuation">,</span> srl_in<span class="token operator">&#125;</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h4 id="同步与异步复位"><a href="#同步与异步复位" class="headerlink" title="同步与异步复位"></a>同步与异步复位</h4><p>一般来说，逻辑电路的任何一个寄存器、存储器结构和其他逻辑单元都必须要附加复位逻辑电路，以保证电路能够从错误状态中恢复，可靠地工作。常用的复位信号为低电平有效信号，在应用时外部引脚接上拉电阻，这样能增加复位电路的抗干扰性能。</p>
<h5 id="同步复位电路建模"><a href="#同步复位电路建模" class="headerlink" title="同步复位电路建模"></a>同步复位电路建模</h5><p>指定同步复位时， always 的敏感表中仅有时钟沿信号，仅仅当时钟沿采到同步复位的有效电平时，才会在时钟沿到达时刻进行复位操作。如果目标器件或可用库中的触发器本身包含同步复位端口，则在实现同步复位电路时可以直接调用同步复位端。然而很多目标器件(如PLD) 和ASIC 库的触发器本身并不包含同步复位端口，这样复位信号与输入信号组成某种组合逻辑(比如复位低电平有效，只需复位与输入信号两者相与即可) ，然后将其输入到寄存器的输入端。为了提高复位电路的优先级，一般在电路描述时使用带有优先级的if…else 结构，复位电路在第一个if 下描述，其他电路在else 或else…if 分支中描述。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span>
	<span class="token keyword">else</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<p><img src="/images/image-20210403230835724.png" alt="image-20210403230835724"></p>
<h6 id="优点"><a href="#优点" class="headerlink" title="优点"></a>优点</h6><ul>
<li>使用同步复位可以设计100% 的同步时序电路，有利于时序分析，其综合结果的频率往往较高</li>
<li>同步复位仅在时钟的有效沿生效，可以有效地避免因复位电路毛刺造成的亚稳态和错误.同步复位在进行复位和释放复位信号时，都是仅当时钟沿采到复位信号电平变化时才进行相关操作，如果复位信号树的组合逻辑出现了某种毛刺，此时时钟沿采样到毛刺的概率非常低，这样通过时钟沿采样，可以十分有效地过滤复位电路组合逻辑产生的毛刺，增强了电路稳定性.</li>
</ul>
<h6 id="缺点"><a href="#缺点" class="headerlink" title="缺点"></a>缺点</h6><ul>
<li>很多目标器件(FPGA) 和ASIC 库的触发器本身并不包含同步复位端口，使用同步复位会增加更多逻辑资源</li>
<li>同步复位的最大问题在于必须保证复位信号的有效时间足够长，这样才能保证所有触发器都能有效地复位。设计中还要考虑到同步复位信号树通过所有相关组合逻辑路径时的延时，以及由于时钟布线产生的skew。这样，只有同步复位大于时钟最大周期，加上同步信号穿过的组合逻辑路径延时，再加上时钟偏斜时，才能保证同步复位可靠、彻底。</li>
</ul>
<img src="/images/image-20210403231427761.png" alt="image-20210403231427761" style="zoom: 80%;" />

<pre class="line-numbers language-c++" data-language="c++"><code class="language-c++">Tsyn_rst &gt; Period_max + (clk2 - clk1) + t1 + t2;<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<h5 id="异步复位电路建模"><a href="#异步复位电路建模" class="headerlink" title="异步复位电路建模"></a>异步复位电路建模</h5><p>指定异步复位时，只需在always 的敏感表中加入复位信号的有效沿即可，当复位信号有效沿到达时，无论时钟沿是否有效，复位都会立即发挥其功能。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst<span class="token punctuation">)</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span>
	<span class="token keyword">else</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<ul>
<li>大多数目标器件(如FPGA 和CPLD) 和ASIC 库的触发器都包含异步复位端口，异步复位会被直接接到触发器的异步复位端口。</li>
</ul>
<p><img src="/images/image-20210403232020963.png" alt="image-20210403232020963"></p>
<h6 id="优点-1"><a href="#优点-1" class="headerlink" title="优点"></a>优点</h6><ul>
<li>对于大多数FPGA ，都有专用的全局异步复位/置位资源(GSR， Global SetReset )，使用GSR 资源，异步复位到达所有寄存器的偏斜(skew) 最小。</li>
<li>异步复位设计简单，节约资源。</li>
</ul>
<h6 id="缺点-1"><a href="#缺点-1" class="headerlink" title="缺点"></a>缺点</h6><ul>
<li>异步复位的作用和释放与时钟沿没有直接关系，异步复位生效时问题并不明显;但是当释放异步复位时，如果异步复位信号释放时间和时钟的有效沿到达时间几乎一致，则容易造成触发器输出为亚稳态，形成逻辑错误。</li>
<li>如果异步复位逻辑树的组合逻辑产生了毛刺，则毛刺的有效沿会使触发器误复位，造成逻辑错误。</li>
</ul>
<h5 id="推荐的复位方式"><a href="#推荐的复位方式" class="headerlink" title="推荐的复位方式"></a>推荐的复位方式</h5><p>推荐的复位电路设计方式是异步复位、同步释放。这种方式，可以有效地继承异步复位设计简单的优势，并克服异步复位的上述风险与缺陷。异步复位，同步释放的设计方法有很多，关键是如何保证同步地释放复位信号。</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span> reset_reg<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
	reset_reg <span class="token operator">&lt;=</span> rst<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> reset <span class="token keyword">reg</span><span class="token punctuation">)</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>reset_reg<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span>
	<span class="token keyword">else</span> <span class="token keyword">begin</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token keyword">end</span>
<span class="token comment">//本例使用时钟将外部输入的异步复位信号寄存一个节拍后，再送到触发器异步复位端口</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p><img src="/images/image-20210403233242182.png" alt="image-20210403233242182"></p>
<h2 id="常用设计技巧"><a href="#常用设计技巧" class="headerlink" title="常用设计技巧"></a>常用设计技巧</h2><h3 id="同步设计与多时钟处理"><a href="#同步设计与多时钟处理" class="headerlink" title="同步设计与多时钟处理"></a>同步设计与多时钟处理</h3><h4 id="亚稳态"><a href="#亚稳态" class="headerlink" title="亚稳态"></a>亚稳态</h4><p>异步时钟域数据转换的核心就是要保证下一级时钟对上级数据来样的Setup 时间和Hold时间。如果触发器的Setup 时间或者Hold 时间不能得到满足，则有可能会产生亚稳态，此时触发器输出端Q 在有效时钟沿到达之后比较长的一段时间内将处于不确定的状态。在这段时间内Q 端将会产生毛刺并不断振荡，最终固定在某一电压值上，此电压值并不一定等于原来数据输入端D 的数值，这段时间称为决断时间(Resolutíon tíme) 。经过决断时间之后， Q 端将稳定到0或1，但是究竟是0还是1这是随机的，与输入没有必然的关系。</p>
<img src="/images/image-20210404140858203.png" alt="image-20210404140858203" style="zoom: 80%;" />

<ul>
<li>使用两级以上寄存器采样可以有效地降低亚稳态继续传播的概率。其原理是即使第一个触发器的输出端存在亚稳态，但经过→个Clk 周期后，第二个触发器D 端的电平仍未稳定的概率会非常小，因此第二个触发器Q 端基本不会产生亚稳态。如果再添加一级寄存器，使同步采样达到3 级，则末级输出为亚稳态的概率几乎为0 。</li>
<li>使用如图 所示的两级寄存器采样仅能降低亚稳态的概率，但是并不能保证第三级输出的稳态电平就是正确电平。前面说过，经过决断时间之后，寄存器输出的电平是一个不确定的稳态值，也就是说这种处理方法并不能排除采样错误的产生，这时就要求所设计的系统对采样错误要有一定的容忍度。</li>
</ul>
<img src="/images/image-20210404140946263.png" alt="image-20210404140946263" style="zoom:80%;" />

<h4 id="异步时钟域同步"><a href="#异步时钟域同步" class="headerlink" title="异步时钟域同步"></a>异步时钟域同步</h4><ul>
<li><p>两个域的时钟频率相同，但是相位差不固定，或者相位差固定，但是不可测，简称为同频异相问题</p>
</li>
<li><p>两个时钟域频率不同，简称为异频问题</p>
</li>
</ul>
<h5 id="同频异相"><a href="#同频异相" class="headerlink" title="同频异相"></a>同频异相</h5><p>同频异相问题的简单解决方法是用后级时钟对前级数据采样两次，即通常所述的用寄存器打两次这种做法可以有效地减少亚稳态的传播，使后级电路数据都是有效电平值。但是这种做法并不能保证两级寄存器采样后的数据是正确的电平值，因为一旦Setup 或Hold 时间不满足，采样发生亚稳态，则经决断时间后，还是可能判决到错误的电值</p>
<img src="/images/image-20210404142036228.png" alt="image-20210404142036228" style="zoom:80%;" />

<h5 id="异频问题"><a href="#异频问题" class="headerlink" title="异频问题"></a>异频问题</h5><p>解决异频问题的可靠方法就是使用DPRAM 或FIFO。用上级随路时钟写入上级数据，然后用本级时钟读出数据。但是由于时钟频率不同，所以两个端口的数据吞吐率不一致，设计时一定要开好缓冲区，并通过监控( Full 、Half、Empty 等指示)确保数据流不会溢出。</p>
<h3 id="模块划分原则"><a href="#模块划分原则" class="headerlink" title="模块划分原则"></a>模块划分原则</h3><ul>
<li>对每个同步时序设计的子模块的输出使用寄存器(Registering) 。</li>
<li>将相关的逻辑或者可以复用的逻辑划分在同一模块内。</li>
<li>将不同优化目标的逻辑分开。</li>
<li>将时序约束较松的逻辑归入同一模块。</li>
<li>将存储逻辑独立划分成模块。</li>
<li>合适的模块规模。</li>
</ul>
<h3 id="组合逻辑设计注意事项"><a href="#组合逻辑设计注意事项" class="headerlink" title="组合逻辑设计注意事项"></a>组合逻辑设计注意事项</h3><h4 id="always-组合逻辅信号敏感表"><a href="#always-组合逻辅信号敏感表" class="headerlink" title="always 组合逻辅信号敏感表"></a>always 组合逻辅信号敏感表</h4><ul>
<li>正确的信号敏感表设计方法是将always 模块中使用到的所有输入信号和条件判断信号都列在信号敏感表中。</li>
<li>希望通过信号敏感表的增减完成某项逻辑功能是大错特错的。</li>
<li>不完整的信号敏感表有时会造成综合前的仿真结果与综合后仿真、布局布线后仿真的结果不一致。</li>
</ul>
<p>增减信号敏感表后得到的综合结果其实是完全-致的。之所以在增减信号敏感表后得到不同的仿真结果，是因为仿真器的工作机制所致，大多数仿真器是由数据流和时钟周期驱动的，如果信号敏感表中没有某个信号，则无法触发和该信号相关的仿真进程，从而得到不同的仿真结果。</p>
<h4 id="组合逻辑反馈环路"><a href="#组合逻辑反馈环路" class="headerlink" title="组合逻辑反馈环路"></a>组合逻辑反馈环路</h4><p>组合逻辑反馈环路是数字同步逻辑设计的大忌，它最容易因振荡、毛刺、时序违规等问题引起整个系统的不稳定和不可靠。如果Q 输出为0 ，经组合逻辑运算后为异步复位端有效，则电路将会进入不断清零的死循环。</p>
<p><img src="/images/image-20210404143752528.png" alt="image-20210404143752528"></p>
<ul>
<li>牢记任何反馈环路必须包含寄存器。</li>
<li>检查综合、实现报告的Warning 信息，发现Combinational Loops 后立即进行相应的修改。</li>
<li>组合反馈环的逻辑功能完全依赖于其反馈环路上组合逻辑的门延时和布线延时等，如果这些传播延时有任何改变，则该组合反馈环单元的整体逻辑功能将彻底改变，而且改变后的逻辑功能很难确定。</li>
</ul>
<h4 id="脉冲产生器"><a href="#脉冲产生器" class="headerlink" title="脉冲产生器"></a>脉冲产生器</h4><p>常用的同步脉冲产生方法如图所示。该设计的脉冲宽度不因器件改变或设计移植而改变，恒等于时钟周期，避免了异步设计的诸多不确定因素，其时序路径便于计算、STA分析和仿真验证。</p>
<img src="/images/image-20210404144423819.png" alt="image-20210404144423819" style="zoom:80%;" />

<h4 id="逻辑复制"><a href="#逻辑复制" class="headerlink" title="逻辑复制"></a>逻辑复制</h4><p>逻辑复制是一种通过增加面积向改善时序条件的优化手段。逻辑复制最常使用的场合是调整信号的扇出。如果某个信号需要驱动后级的很多单元，换句话说，也就是其扇出非常大，那么为了增加这个信号的驱动能力，就必须插入很多级Buffer ，这样就在一定程度上增加了这个信号路径的延时。这时可以复制生成这个信号的逻辑，用多路同频同相的信号驱动后续电路，使平均到每路的扇出变低，这样不需要插入Buffer 就能满足驱动能力增加的要求，从而节约了该信号的路径延时。</p>
<img src="/images/image-20210404151040411.png" alt="image-20210404151040411" style="zoom:50%;" />

<h4 id="香农扩展运算"><a href="#香农扩展运算" class="headerlink" title="香农扩展运算"></a>香农扩展运算</h4><pre class="line-numbers language-none"><code class="language-none">F(a,b,c) &#x3D; aF(1,b,c) + bar(a)F(0,b,c)<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<p>香农扩展相当于逻辑复制，提高频率:向卡诺逻辑化简相当于资源共享，节约面积。香农扩展通过增加MUX 来缩短某个优先级高、但是组合路径长的信号的路径延时，从而提高了该关键路径的工作频率，这里a为关键路径信号，延时最大。</p>
<h2 id="状态机"><a href="#状态机" class="headerlink" title="状态机"></a>状态机</h2><h3 id="基本要素及分类"><a href="#基本要素及分类" class="headerlink" title="基本要素及分类"></a>基本要素及分类</h3><p>状态机的基本要素有3 个，分别是状态、输出和输入：</p>
<ul>
<li><strong>状态</strong>: 也叫状态变量。在逻辑设计中，使用状态划分逻辑顺序和时序规律。比如设计伪随机码发生器时，可以用移位寄存器序列作为状态;在设计电机控制电路时，可以将电机的不同转速作为状态;在设计通信系统时，可以将信令的状态作为状态变量等。</li>
<li><strong>输出</strong>: 输出指在某一个状态时特定发生的事件。如设计电机控制电路时，如果电机转速过高，则输出为转速过高报警，也可以伴随减速指令或降温措施等。</li>
<li><strong>输入</strong>: 指状态机中进入每个状态的条件，有的状态机没有输入条件，其中的状态转移较为简单，有的状态机有输入条件，当某个输入条件存在时才能转移到相应的状态。</li>
</ul>
<p>根据状态机的输出是否与输入条件相关，可将状态机分为两大类，即Moore型状态机和Mealy型状态机：</p>
<ul>
<li><strong>摩尔型状态机</strong>: 摩尔型状态机的输出仅仅依赖于当前状态，而与输入条件无关。</li>
<li><strong>米勒型状态机</strong>：米勒型状态机的输出不仅依赖于当前状态，而且取决于该状态的输入条件。</li>
</ul>
<h3 id="状态机的不同写法"><a href="#状态机的不同写法" class="headerlink" title="状态机的不同写法"></a>状态机的不同写法</h3><p>这里我 们选用了一个非常典型的摩尔型状态机，共有 4 个状态：IDEL, S1, S2, ERROR；输入信号 为时钟 clk，低电平异步复位信号 nrst，输入信号 i1，i2，输出信号为 o1，o2 和 err，状态关 系如图 6-2 所示。状态的输出下：</p>
<table>
<thead>
<tr>
<th>状态</th>
<th>输出</th>
</tr>
</thead>
<tbody><tr>
<td>IDLE</td>
<td>{o1,o2,err} = 3’b000;</td>
</tr>
<tr>
<td>S1</td>
<td>{o1,o2,err} = 3’b100;</td>
</tr>
<tr>
<td>S2</td>
<td>{o1,o2,err} = 3’b010;</td>
</tr>
<tr>
<td>ERROR</td>
<td>{o1,o2,err} = 3’b111；</td>
</tr>
</tbody></table>
<img src="/images/image-20210404154959909.png" alt="image-20210404154959909" style="zoom: 67%;" />

<h3 id="两段式写法"><a href="#两段式写法" class="headerlink" title="两段式写法"></a>两段式写法</h3><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token comment">//2-paragraph method to describe FSM</span>
<span class="token comment">//Describe sequential state transition in 1 sequential always block</span>
<span class="token comment">//State transition conditions in the other combinational always block</span>
<span class="token comment">//Package state output by task. Then register the output</span>
<span class="token keyword">module</span> state2 <span class="token punctuation">(</span> nrst<span class="token punctuation">,</span>clk<span class="token punctuation">,</span>i1<span class="token punctuation">,</span>i2<span class="token punctuation">,</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> nrst<span class="token punctuation">,</span>clk<span class="token punctuation">;</span>
    <span class="token keyword">input</span> i1<span class="token punctuation">,</span>i2<span class="token punctuation">;</span>
    <span class="token keyword">output</span> o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> NS<span class="token punctuation">,</span>CS<span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token comment">//one hot with zero idle</span>
         IDLE <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">,</span>
         S1 <span class="token operator">=</span> <span class="token number">3</span>’b001<span class="token punctuation">,</span>
         S2 <span class="token operator">=</span> <span class="token number">3</span>’b010<span class="token punctuation">,</span>
         ERROR <span class="token operator">=</span> <span class="token number">3</span>’b100<span class="token punctuation">;</span>
    
    <span class="token comment">//sequential state transition</span>
    <span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> nrst<span class="token punctuation">)</span>
         <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>nrst<span class="token punctuation">)</span>
         	CS <span class="token operator">&lt;=</span> IDLE<span class="token punctuation">;</span>
         <span class="token keyword">else</span>
         	CS <span class="token operator">&lt;=</span> NS<span class="token punctuation">;</span> 
    <span class="token comment">//combinational condition judgment</span>
	<span class="token important">always @</span> <span class="token punctuation">(</span>CS <span class="token keyword">or</span> i1 <span class="token keyword">or</span> i2<span class="token punctuation">)</span>
		<span class="token keyword">begin</span>
             NS <span class="token operator">=</span> <span class="token number">3'bx</span><span class="token punctuation">;</span>
             ERROR_out<span class="token punctuation">;</span>
             <span class="token keyword">case</span> <span class="token punctuation">(</span>CS<span class="token punctuation">)</span>
                 IDLE<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     IDLE_out<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> IDLE<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i1 <span class="token operator">&amp;&amp;</span> i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> S1<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i1 <span class="token operator">&amp;&amp;</span> <span class="token operator">~</span>i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
                 S1<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     S1_out<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> S1<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i2 <span class="token operator">&amp;&amp;</span> i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> S2<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i2 <span class="token operator">&amp;&amp;</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span><span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
                 S2<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     S2_out<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> S2<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i2 <span class="token operator">&amp;&amp;</span> i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> IDLE<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i2 <span class="token operator">&amp;&amp;</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span><span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
                 ERROR<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     ERROR_out<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> IDLE<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
             <span class="token keyword">endcase</span>
        <span class="token keyword">end</span>
    
    <span class="token comment">//output task</span>
    <span class="token keyword">task</span> IDLE_out<span class="token punctuation">;</span>
     	<span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;</span> <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
    <span class="token keyword">endtask</span>
    <span class="token keyword">task</span> S1_out<span class="token punctuation">;</span>
     	<span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;</span> <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span>
    <span class="token keyword">endtask</span>
    <span class="token keyword">task</span> S2_out<span class="token punctuation">;</span>
    	<span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;</span> <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span>
    <span class="token keyword">endtask</span>
    <span class="token keyword">task</span> ERROR_out<span class="token punctuation">;</span>
     	<span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;</span> <span class="token operator">=</span> <span class="token number">3'b111</span><span class="token punctuation">;</span>
    <span class="token keyword">endtask</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>两段式 FSM 的核心就是：一个 always 模块采用同步时序描述状态转移；另一个模块采用组合逻辑判断状态转移条件，描述状态转移规律。</p>
<ul>
<li><p>一般来说，在这个组合 always 敏感表下先写一个默认的下一状态“NS”的描述，然后 根据实际的状态转移条件由内部的 case 或者 if…else 条件判断确定正确的转移。</p>
</li>
<li><p>推荐在敏感表下的默认状态为不定状态 X，这样描述的好处有两个：第一在仿真时可以 很好的考察所设计的 FSM 的完备性，如果所设计的 FSM 不完备，则会进入任意状态，仿真 很容易发现；第二个好处是综合器对不定态 X 的处理是“Don’t Care”，即任何没有定义的 状态寄存器向量都会被忽略。</p>
</li>
<li><p>对于每个输出，一般用组合逻辑描述，比较简便的方法是用 task/endtask 将输出封装起 来，这样做的好处不仅仅是写法简单，而且利于复用共同的输出。例如本例中 S1 状态的输 出被封装为 S1_out，在组合逻辑 always 模块中直接调用即可。</p>
</li>
</ul>
<img src="/images/image-20210404161258410.png" alt="image-20210404161258410" style="zoom:80%;" />

<h3 id="三段式写法"><a href="#三段式写法" class="headerlink" title="三段式写法"></a>三段式写法</h3><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> state3 <span class="token punctuation">(</span> nrst<span class="token punctuation">,</span>clk<span class="token punctuation">,</span>i1<span class="token punctuation">,</span>i2<span class="token punctuation">,</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> nrst<span class="token punctuation">,</span>clk<span class="token punctuation">;</span>
    <span class="token keyword">input</span> i1<span class="token punctuation">,</span>i2<span class="token punctuation">;</span>
    <span class="token keyword">output</span> o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> NS<span class="token punctuation">,</span>CS<span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token comment">//one hot with zero idle</span>
         IDLE <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">,</span>
         S1 <span class="token operator">=</span> <span class="token number">3</span>’b001<span class="token punctuation">,</span>
         S2 <span class="token operator">=</span> <span class="token number">3</span>’b010<span class="token punctuation">,</span>
         ERROR <span class="token operator">=</span> <span class="token number">3</span>’b100<span class="token punctuation">;</span>
    
    <span class="token comment">//sequential state transition</span>
    <span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> nrst<span class="token punctuation">)</span>
         <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>nrst<span class="token punctuation">)</span>
         	CS <span class="token operator">&lt;=</span> IDLE<span class="token punctuation">;</span>
         <span class="token keyword">else</span>
         	CS <span class="token operator">&lt;=</span> NS<span class="token punctuation">;</span> 
    <span class="token comment">//combinational condition judgment</span>
    <span class="token important">always @</span> <span class="token punctuation">(</span>nrst <span class="token keyword">or</span> CS <span class="token keyword">or</span> i1 <span class="token keyword">or</span> i2<span class="token punctuation">)</span>
		<span class="token keyword">begin</span>
             NS <span class="token operator">=</span> <span class="token number">3'bx</span><span class="token punctuation">;</span>
             <span class="token keyword">case</span> <span class="token punctuation">(</span>CS<span class="token punctuation">)</span>
                 IDLE<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> IDLE<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i1 <span class="token operator">&amp;&amp;</span> i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> S1<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i1 <span class="token operator">&amp;&amp;</span> <span class="token operator">~</span>i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
                 S1<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> S1<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i2 <span class="token operator">&amp;&amp;</span> i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> S2<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i2 <span class="token operator">&amp;&amp;</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span><span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
                 S2<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i2<span class="token punctuation">)</span> NS <span class="token operator">=</span> S2<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i2 <span class="token operator">&amp;&amp;</span> i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> IDLE<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i2 <span class="token operator">&amp;&amp;</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span><span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
                 ERROR<span class="token punctuation">:</span> <span class="token keyword">begin</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span>i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> ERROR<span class="token punctuation">;</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span>i1<span class="token punctuation">)</span> NS <span class="token operator">=</span> IDLE<span class="token punctuation">;</span>
                 <span class="token keyword">end</span>
             <span class="token keyword">endcase</span>
        <span class="token keyword">end</span>
    
    <span class="token comment">//3rd always block, the sequential FSM output</span>
	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> nrst<span class="token punctuation">)</span>
         <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>nrst<span class="token punctuation">)</span>
         	 <span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;</span> <span class="token operator">&lt;=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
         <span class="token keyword">else</span> <span class="token keyword">begin</span>
             <span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;</span> <span class="token operator">&lt;=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
             <span class="token keyword">case</span> <span class="token punctuation">(</span>NS<span class="token punctuation">)</span>
                 IDLE<span class="token punctuation">:</span> <span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;&lt;=</span><span class="token number">3'b000</span><span class="token punctuation">;</span>
                 S1<span class="token punctuation">:</span> <span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;&lt;=</span><span class="token number">3'b100</span><span class="token punctuation">;</span>
                 S2<span class="token punctuation">:</span> <span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;&lt;=</span><span class="token number">3'b010</span><span class="token punctuation">;</span>
                 ERROR<span class="token punctuation">:</span> <span class="token operator">&#123;</span>o1<span class="token punctuation">,</span>o2<span class="token punctuation">,</span>err<span class="token operator">&#125;&lt;=</span><span class="token number">3'b111</span><span class="token punctuation">;</span>
             <span class="token keyword">endcase</span>
    	 <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<img src="/images/image-20210404162716395.png" alt="image-20210404162716395" style="zoom:80%;" />

<p>三段式与两段式 FSM 描述的最大区别在于两段式采用了组合逻辑输出，而三段式巧妙地根据下一状态的判断，用同步时序逻 辑寄存 FSM 的输出。另一方面，三段式描述方法与两段式描述相比，虽然代码结构复杂了一些，但是换来的 优势是使 FSM 做到了同步寄存器输出，消除了组合逻辑输出的不稳定与毛刺的隐患，而且 更利于时序路径分组，一般来说在 FPGA/CPLD 等可编程逻辑器件上的综合与布局布线效果 更佳。</p>
<h3 id="其他注意事项"><a href="#其他注意事项" class="headerlink" title="其他注意事项"></a>其他注意事项</h3><h4 id="FSM编码"><a href="#FSM编码" class="headerlink" title="FSM编码"></a>FSM编码</h4><p>Binary（二进制编码）、gray-code（格雷码）编码使用最少的触发器，较多 的组合逻辑，而 one-hot（独热码）编码反之。one-hot 编码的最大优势在于状 态比较时仅仅需要比较一个 bit，一定程度上从而简化了比较逻辑，减少了毛 刺产生的概率。由于 CPLD 更多地提供组合逻辑资源，而 FPGA 更多地提供触 发器资源，所以 CPLD 多使用 gray-code，而 FPGA 多使用 one-hot 编码。另一 方面，对于小型设计使用 gray-code 和 binary 编码更有效，而大型状态机使用 one-hot 更高效。</p>
<h4 id="FSM-输出"><a href="#FSM-输出" class="headerlink" title="FSM 输出"></a>FSM 输出</h4><p>如果使用 2 段式 FSM 描述 Mealy 状态机，输出逻辑可以用”？语句”描述，或 者使用 case 语句判断转移条件与输入信号即可。如果输出条件比较复杂，而且 多个状态共用某些输出，则建议使用 task/endtask 将输出封装起来，达到模块 复用的目的。</p>
<h4 id="FSM-的默认状态"><a href="#FSM-的默认状态" class="headerlink" title="FSM 的默认状态"></a>FSM 的默认状态</h4><p>完整的状态机应该包含一个默认( defauIt)状态，当转移条件不满足或者状态发生突变时，要能保证逻辑不会陷入”死循环”这是对状态机健壮性的一个重要要求，也就是常说的要具备”自恢复”功能。对应于编码上就是对case 和if…else 语句要特别注意，尽量使用完备的条件判断语句。Verilog 中，使用case 语句的时候要用defauIt建立默认状态。其实我们可以将其中一个状态不编码，指定其为default 默认状态，则任何与所列状态机不匹配的状态都会转到default 状态，从而增强了FSM 的健壮性，另外也可以添加一个额外的default 状态，电路一旦运行到这个状态，就会自动跳转到IDLE 状态，从新启动状态机，这样做也能增强状态机的健壮性。</p>
<p><img src="/images/image-20210404165317971.png" alt="image-20210404165317971"></p>
<p><strong>Testbench的编写，todo</strong></p>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2021/03/28/modulo-scheduling/" rel="prev" title="Modulo Scheduling In HLS (Loop Pipeline Synthesize)">
                  <i class="fa fa-chevron-left"></i> Modulo Scheduling In HLS (Loop Pipeline Synthesize)
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2021/04/14/axi-bus/" rel="next" title="AXI Bus">
                  AXI Bus <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>







<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      const activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      const commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Rui Li</span>
</div>
<div class="busuanzi-count">
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="Total Visitors">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="Total Views">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a>
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js"></script>
<script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/next-boot.js"></script>

  
<script src="/js/local-search.js"></script>






  
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>





</body>
</html>
