Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Jun 06 19:09:50 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CAout_IBUF
   CBout_IBUF
   SO_not_Down_IBUF
   SO_not_Up_IBUF


