\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{union_i_n_t_r_p_1_1_descriptor_entry}{I\+N\+T\+R\+P\+::\+Descriptor\+Entry} \\*Exception and interrupt gate descriptor entry }{\pageref{union_i_n_t_r_p_1_1_descriptor_entry}}{}
\item\contentsline{section}{\hyperlink{union_g_d_t_1_1_gdt_entry}{G\+D\+T\+::\+Gdt\+Entry} \\*Global descriptor table entry }{\pageref{union_g_d_t_1_1_gdt_entry}}{}
\item\contentsline{section}{\hyperlink{class_i_n_t_r_p_1_1_mask}{I\+N\+T\+R\+P\+::\+Mask} \\*Disables interrupt on construction, restores previous interrupt mask on scope exit }{\pageref{class_i_n_t_r_p_1_1_mask}}{}
\item\contentsline{section}{\hyperlink{class_k_m_1_1_memory_allocator}{K\+M\+::\+Memory\+Allocator} \\*Manages kernel heap memory }{\pageref{class_k_m_1_1_memory_allocator}}{}
\item\contentsline{section}{\hyperlink{struct_g_d_t_1_1_selector}{G\+D\+T\+::\+Selector} \\*Convenience structure used to set bits of \hyperlink{union_g_d_t_1_1_gdt_entry}{Gdt\+Entry} }{\pageref{struct_g_d_t_1_1_selector}}{}
\item\contentsline{section}{\hyperlink{class_v_g_a_1_1_vga}{V\+G\+A\+::\+Vga} \\*Manages access to \hyperlink{namespace_v_g_a}{V\+GA} driver }{\pageref{class_v_g_a_1_1_vga}}{}
\end{DoxyCompactList}
