///Register `GICC_AHPPIR` reader
pub struct R(crate::R<GICC_AHPPIR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<GICC_AHPPIR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<GICC_AHPPIR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<GICC_AHPPIR_SPEC>) -> Self {
        R(reader)
    }
}
///Field `PENDINTID` reader - PENDINTID
pub type PENDINTID_R = crate::FieldReader<u16, u16>;
///Field `CPUID` reader - CPUID
pub type CPUID_R = crate::BitReader<bool>;
impl R {
    ///Bits 0:9 - PENDINTID
    #[inline(always)]
    pub fn pendintid(&self) -> PENDINTID_R {
        PENDINTID_R::new((self.bits & 0x03ff) as u16)
    }
    ///Bit 10 - CPUID
    #[inline(always)]
    pub fn cpuid(&self) -> CPUID_R {
        CPUID_R::new(((self.bits >> 10) & 1) != 0)
    }
}
///ICC_AHPPIR is an alias of the non-secure GICC_HPPIR. A secure access to this register is equivalent to a non-secure access to GICC_HPPIR.
///
///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [gicc_ahppir](index.html) module
pub struct GICC_AHPPIR_SPEC;
impl crate::RegisterSpec for GICC_AHPPIR_SPEC {
    type Ux = u32;
}
///`read()` method returns [gicc_ahppir::R](R) reader structure
impl crate::Readable for GICC_AHPPIR_SPEC {
    type Reader = R;
}
///`reset()` method sets GICC_AHPPIR to value 0x03ff
impl crate::Resettable for GICC_AHPPIR_SPEC {
    const RESET_VALUE: Self::Ux = 0x03ff;
}
