# do Jogo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying /opt/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/registradorSaidapontos.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:23 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/registradorSaidapontos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registradorSaidaPontos
# -- Compiling architecture circuito of registradorSaidaPontos
# End time: 14:57:23 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Jogo.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:23 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Jogo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Jogo
# -- Compiling architecture topo_stru of Jogo
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Decod7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:24 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Decod7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decod7seg
# -- Compiling architecture decod_bhv of decod7seg
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/CONTROLE.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:24 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/CONTROLE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROLE
# -- Compiling architecture circuito of CONTROLE
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/multiplexadorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:24 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/multiplexadorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexadorROM
# -- Compiling architecture circuito of multiplexadorROM
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/registradorMuxROMs.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:24 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/registradorMuxROMs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity registradorMuxROMs
# -- Compiling architecture circuito of registradorMuxROMs
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/ROM1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:24 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/ROM1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM1
# -- Compiling architecture behavioral of ROM1
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/mux4x1Clock.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:24 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/mux4x1Clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4x1Clock
# -- Compiling architecture circuito of mux4x1Clock
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 14:57:24 on Feb 24,2018
# vcom -reportprogress 300 -93 -work work /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Datapath
# -- Compiling architecture topo_stru of Datapath
# ** Error: /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd(174): (vcom-1436) Actual expression (infix expression) of formal "C" is not globally static.
# ** Error: /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd(196): (vcom-1436) Actual expression (infix expression) of formal "w" is not globally static.
# ** Error: /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd(196): (vcom-1436) Actual expression (infix expression) of formal "x" is not globally static.
# ** Error: /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd(196): (vcom-1436) Actual expression (infix expression) of formal "y" is not globally static.
# ** Error: /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd(196): (vcom-1436) Actual expression (infix expression) of formal "z" is not globally static.
# ** Error: /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd(208): VHDL Compiler exiting
# End time: 14:57:24 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./Jogo_run_msim_rtl_vhdl.do line 16
# /opt/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Datapath.vhd}"
vsim work.jogo
# vsim work.jogo 
# Start time: 14:57:30 on Feb 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.jogo(topo_stru)
# ** Warning: (vsim-3473) Component instance "L0 : ButtonSync" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /jogo File: /home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/Jogo.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.controle(circuito)
# ** Error: (vsim-3173) Entity '/home/allu/Documentos/QuartusProjects/DANIELA_ALAN_PROJ/simulation/modelsim/rtl_work.datapath' has no architecture.
# Load interrupted
# Error loading design
# End time: 14:57:30 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim work.decod7seg
# vsim work.decod7seg 
# Start time: 14:57:36 on Feb 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.decod7seg(decod_bhv)
# End time: 14:57:51 on Feb 24,2018, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
