Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep 25 11:53:52 2020
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.278        0.000                      0                 7033        0.028        0.000                      0                 7033        1.500        0.000                       0                  3918  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.800        0.000                      0                 2012        0.105        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.278        0.000                      0                  136        0.121        0.000                      0                  136        1.500        0.000                       0                  1408  
usb_clk                     1.862        0.000                      0                 4884        0.028        0.000                      0                 4884        4.000        0.000                       0                  1658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.733        0.000                      0                    1        0.420        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[347]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.418ns (16.307%)  route 7.278ns (83.693%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 20.265 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.061    13.171    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[347]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.324    20.265    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[347]/C
                         clock pessimism              0.164    20.430    
                         clock uncertainty           -0.035    20.394    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.423    19.971    U_pattern_matcher/input_data_reg[347]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[355]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.418ns (16.307%)  route 7.278ns (83.693%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 20.265 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.061    13.171    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[355]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.324    20.265    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[355]/C
                         clock pessimism              0.164    20.430    
                         clock uncertainty           -0.035    20.394    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.423    19.971    U_pattern_matcher/input_data_reg[355]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[363]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.418ns (16.307%)  route 7.278ns (83.693%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 20.265 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.061    13.171    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[363]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.324    20.265    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[363]/C
                         clock pessimism              0.164    20.430    
                         clock uncertainty           -0.035    20.394    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.423    19.971    U_pattern_matcher/input_data_reg[363]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[371]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.418ns (16.307%)  route 7.278ns (83.693%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 20.265 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.061    13.171    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[371]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.324    20.265    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[371]/C
                         clock pessimism              0.164    20.430    
                         clock uncertainty           -0.035    20.394    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.423    19.971    U_pattern_matcher/input_data_reg[371]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[337]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 1.418ns (16.403%)  route 7.227ns (83.597%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 20.261 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.010    13.120    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[337]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.320    20.261    U_pattern_matcher/clk_fe_buf
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[337]/C
                         clock pessimism              0.164    20.426    
                         clock uncertainty           -0.035    20.390    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.423    19.967    U_pattern_matcher/input_data_reg[337]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[345]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 1.418ns (16.403%)  route 7.227ns (83.597%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 20.261 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.010    13.120    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[345]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.320    20.261    U_pattern_matcher/clk_fe_buf
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[345]/C
                         clock pessimism              0.164    20.426    
                         clock uncertainty           -0.035    20.390    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.423    19.967    U_pattern_matcher/input_data_reg[345]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[352]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 1.418ns (16.403%)  route 7.227ns (83.597%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 20.261 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.010    13.120    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[352]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.320    20.261    U_pattern_matcher/clk_fe_buf
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[352]/C
                         clock pessimism              0.164    20.426    
                         clock uncertainty           -0.035    20.390    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.423    19.967    U_pattern_matcher/input_data_reg[352]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[353]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 1.418ns (16.403%)  route 7.227ns (83.597%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 20.261 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.010    13.120    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[353]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.320    20.261    U_pattern_matcher/clk_fe_buf
    SLICE_X38Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[353]/C
                         clock pessimism              0.164    20.426    
                         clock uncertainty           -0.035    20.390    
    SLICE_X38Y31         FDRE (Setup_fdre_C_R)       -0.423    19.967    U_pattern_matcher/input_data_reg[353]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[372]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 1.418ns (16.551%)  route 7.150ns (83.449%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 20.265 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.933    13.043    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  U_pattern_matcher/input_data_reg[372]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.324    20.265    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y37         FDRE                                         r  U_pattern_matcher/input_data_reg[372]/C
                         clock pessimism              0.164    20.430    
                         clock uncertainty           -0.035    20.394    
    SLICE_X32Y37         FDRE (Setup_fdre_C_R)       -0.352    20.042    U_pattern_matcher/input_data_reg[372]
  -------------------------------------------------------------------
                         required time                         20.042    
                         arrival time                         -13.043    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[379]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.418ns (16.742%)  route 7.052ns (83.258%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 20.265 - 16.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.376     4.476    U_trigger/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_trigger/delay_counter_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/delay_counter_fe_reg[6]/Q
                         net (fo=4, routed)           0.929     5.783    U_trigger/out[6]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.105     5.888 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.888    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.204 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.204    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.335 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.406     6.742    U_trigger/capture_enable_start0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.277     7.019 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.780     7.798    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I2_O)        0.105     7.903 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.102     9.005    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.110 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         3.835    12.945    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X32Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[379]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.324    20.265    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[379]/C
                         clock pessimism              0.164    20.430    
                         clock uncertainty           -0.035    20.394    
    SLICE_X32Y38         FDRE (Setup_fdre_C_R)       -0.352    20.042    U_pattern_matcher/input_data_reg[379]
  -------------------------------------------------------------------
                         required time                         20.042    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  7.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_fe_capture_main/timestamp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/O_fifo_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_fe_capture_main/clk_fe_buf
    SLICE_X23Y0          FDRE                                         r  U_fe_capture_main/timestamp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_fe_capture_main/timestamp_reg_reg[6]/Q
                         net (fo=1, routed)           0.053     1.618    U_fe_capture_main/timestamp_reg[6]
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.663 r  U_fe_capture_main/O_fifo_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.663    U_fe_capture_usb/O_fifo_data_reg[15]_0[6]
    SLICE_X22Y0          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.835     1.937    U_fe_capture_usb/clk_fe_buf
    SLICE_X22Y0          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[6]/C
                         clock pessimism             -0.500     1.437    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.121     1.558    U_fe_capture_usb/O_fifo_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[474]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[482]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.764%)  route 0.251ns (66.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.564     1.423    U_pattern_matcher/clk_fe_buf
    SLICE_X12Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.128     1.551 r  U_pattern_matcher/input_data_reg[474]/Q
                         net (fo=2, routed)           0.251     1.802    U_pattern_matcher/input_data[474]
    SLICE_X18Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[482]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.831     1.933    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[482]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.010     1.695    U_pattern_matcher/input_data_reg[482]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.564     1.423    U_fe_capture_main/clk_fe_buf
    SLICE_X23Y5          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.619    U_fe_capture_main/arm_pipe[0]
    SLICE_X23Y5          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.834     1.936    U_fe_capture_main/clk_fe_buf
    SLICE_X23Y5          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.513     1.423    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.075     1.498    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X7Y12          FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.620    U_reg_main/U_match_cdc/ack_pipe[0]
    SLICE_X7Y12          FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.834     1.936    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X7Y12          FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.075     1.499    U_reg_main/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.594     1.453    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y2          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.594 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.064     1.658    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X36Y2          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.865     1.967    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y2          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.453    
    SLICE_X36Y2          FDPE (Hold_fdpe_C_D)         0.075     1.528    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[369]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.562     1.421    U_pattern_matcher/clk_fe_buf
    SLICE_X31Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[369]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_pattern_matcher/input_data_reg[369]/Q
                         net (fo=2, routed)           0.067     1.629    U_pattern_matcher/input_data[369]
    SLICE_X31Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.830     1.932    U_pattern_matcher/clk_fe_buf
    SLICE_X31Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[377]/C
                         clock pessimism             -0.511     1.421    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.076     1.497    U_pattern_matcher/input_data_reg[377]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fe_data[5]
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.304ns (46.727%)  route 1.486ns (53.273%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    E11                                               0.000     2.000 r  fe_data[5] (IN)
                         net (fo=0)                   0.000     2.000    fe_data[5]
    E11                  IBUF (Prop_ibuf_I_O)         1.304     3.304 r  fe_data_IBUF[5]_inst/O
                         net (fo=1, routed)           1.486     4.790    U_fe_capture_usb/fe_data_IBUF[5]
    SLICE_X0Y15          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_usb/clk_fe_buf
    SLICE_X0Y15          FDRE                                         r  U_fe_capture_usb/fe_data_reg_reg[5]/C
                         clock pessimism              0.000     4.475    
                         clock uncertainty            0.035     4.510    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.146     4.656    U_fe_capture_usb/fe_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.656    
                         arrival time                           4.790    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.924%)  route 0.070ns (33.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.580     1.439    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y25         FDRE                                         r  U_pattern_matcher/input_data_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U_pattern_matcher/input_data_reg[304]/Q
                         net (fo=2, routed)           0.070     1.649    U_pattern_matcher/input_data[304]
    SLICE_X32Y25         FDRE                                         r  U_pattern_matcher/input_data_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.847     1.949    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y25         FDRE                                         r  U_pattern_matcher/input_data_reg[312]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.076     1.515    U_pattern_matcher/input_data_reg[312]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[305]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.154%)  route 0.072ns (33.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.580     1.439    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y25         FDRE                                         r  U_pattern_matcher/input_data_reg[305]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U_pattern_matcher/input_data_reg[305]/Q
                         net (fo=2, routed)           0.072     1.652    U_pattern_matcher/input_data[305]
    SLICE_X32Y25         FDRE                                         r  U_pattern_matcher/input_data_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.847     1.949    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y25         FDRE                                         r  U_pattern_matcher/input_data_reg[313]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.078     1.517    U_pattern_matcher/input_data_reg[313]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/fe_data_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.224%)  route 0.326ns (69.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.562     1.421    U_fe_capture_usb/clk_fe_buf
    SLICE_X15Y12         FDRE                                         r  U_fe_capture_usb/fe_data_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_fe_capture_usb/fe_data_reg2_reg[2]/Q
                         net (fo=1, routed)           0.326     1.887    U_fe_capture_usb/fe_data_reg2[2]
    SLICE_X19Y2          FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.832     1.934    U_fe_capture_usb/clk_fe_buf
    SLICE_X19Y2          FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[2]/C
                         clock pessimism             -0.248     1.686    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.066     1.752    U_fe_capture_usb/fe_data_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X28Y2      U_fifo/fifo_overflow_blocked_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X17Y43     U_pattern_matcher/input_data_reg[476]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X19Y43     U_pattern_matcher/input_data_reg[477]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X11Y43     U_pattern_matcher/input_data_reg[478]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X9Y44      U_pattern_matcher/input_data_reg[479]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y2      U_fifo/fifo_overflow_blocked_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y18      U_pattern_matcher/input_data_reg[48]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X3Y4       U_usb_autodetect/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         8.000       7.500      SLICE_X4Y5       U_usb_autodetect/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         8.000       7.500      SLICE_X4Y5       U_usb_autodetect/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X3Y4       U_usb_autodetect/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y2      U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X17Y43     U_pattern_matcher/input_data_reg[476]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X19Y43     U_pattern_matcher/input_data_reg[477]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X11Y43     U_pattern_matcher/input_data_reg[478]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X9Y44      U_pattern_matcher/input_data_reg[479]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X2Y17      U_pattern_matcher/input_data_reg[47]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.379ns (40.117%)  route 2.058ns (59.883%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 8.197 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.394     7.906    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X27Y14         FDRE                                         r  U_trigger/trigger_width_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.256     8.197    U_trigger/clk_out1
    SLICE_X27Y14         FDRE                                         r  U_trigger/trigger_width_reg[2]/C
                         clock pessimism              0.224     8.422    
                         clock uncertainty           -0.069     8.352    
    SLICE_X27Y14         FDRE (Setup_fdre_C_CE)      -0.168     8.184    U_trigger/trigger_width_reg[2]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.379ns (40.117%)  route 2.058ns (59.883%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 8.197 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.394     7.906    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X27Y14         FDRE                                         r  U_trigger/trigger_width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.256     8.197    U_trigger/clk_out1
    SLICE_X27Y14         FDRE                                         r  U_trigger/trigger_width_reg[4]/C
                         clock pessimism              0.224     8.422    
                         clock uncertainty           -0.069     8.352    
    SLICE_X27Y14         FDRE (Setup_fdre_C_CE)      -0.168     8.184    U_trigger/trigger_width_reg[4]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.379ns (39.727%)  route 2.092ns (60.273%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.427     7.940    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[0]/C
                         clock pessimism              0.224     8.424    
                         clock uncertainty           -0.069     8.354    
    SLICE_X26Y12         FDRE (Setup_fdre_C_CE)      -0.136     8.218    U_trigger/trigger_width_reg[0]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.379ns (39.727%)  route 2.092ns (60.273%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.427     7.940    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[10]/C
                         clock pessimism              0.224     8.424    
                         clock uncertainty           -0.069     8.354    
    SLICE_X26Y12         FDRE (Setup_fdre_C_CE)      -0.136     8.218    U_trigger/trigger_width_reg[10]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.379ns (39.727%)  route 2.092ns (60.273%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.427     7.940    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[11]/C
                         clock pessimism              0.224     8.424    
                         clock uncertainty           -0.069     8.354    
    SLICE_X26Y12         FDRE (Setup_fdre_C_CE)      -0.136     8.218    U_trigger/trigger_width_reg[11]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.379ns (39.727%)  route 2.092ns (60.273%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.427     7.940    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X26Y12         FDRE                                         r  U_trigger/trigger_width_reg[15]/C
                         clock pessimism              0.224     8.424    
                         clock uncertainty           -0.069     8.354    
    SLICE_X26Y12         FDRE (Setup_fdre_C_CE)      -0.136     8.218    U_trigger/trigger_width_reg[15]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.321ns (39.171%)  route 2.051ns (60.829%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 8.192 - 4.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.371     4.471    U_trigger/clk_out1
    SLICE_X31Y5          FDRE                                         r  U_trigger/trigger_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/trigger_delay_reg[4]/Q
                         net (fo=2, routed)           0.922     5.772    U_trigger/trigger_delay__0[4]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.105     5.877 r  U_trigger/state2_carry_i_6/O
                         net (fo=1, routed)           0.000     5.877    U_trigger/state2_carry_i_6_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.209 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.209    U_trigger/state2_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.307 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.307    U_trigger/state2_carry__0_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.439 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.524     6.962    U_trigger/state22_in
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.275     7.237 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.606     7.843    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X31Y20         FDRE                                         r  U_trigger/trigger_delay_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.251     8.192    U_trigger/clk_out1
    SLICE_X31Y20         FDRE                                         r  U_trigger/trigger_delay_reg[6]/C
                         clock pessimism              0.240     8.433    
                         clock uncertainty           -0.069     8.363    
    SLICE_X31Y20         FDRE (Setup_fdre_C_CE)      -0.168     8.195    U_trigger/trigger_delay_reg[6]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.321ns (38.961%)  route 2.070ns (61.039%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 8.197 - 4.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.371     4.471    U_trigger/clk_out1
    SLICE_X31Y5          FDRE                                         r  U_trigger/trigger_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.379     4.850 r  U_trigger/trigger_delay_reg[4]/Q
                         net (fo=2, routed)           0.922     5.772    U_trigger/trigger_delay__0[4]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.105     5.877 r  U_trigger/state2_carry_i_6/O
                         net (fo=1, routed)           0.000     5.877    U_trigger/state2_carry_i_6_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.209 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.209    U_trigger/state2_carry_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.307 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.307    U_trigger/state2_carry__0_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.439 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.524     6.962    U_trigger/state22_in
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.275     7.237 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.624     7.861    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X26Y14         FDRE                                         r  U_trigger/trigger_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.256     8.197    U_trigger/clk_out1
    SLICE_X26Y14         FDRE                                         r  U_trigger/trigger_delay_reg[2]/C
                         clock pessimism              0.224     8.422    
                         clock uncertainty           -0.069     8.352    
    SLICE_X26Y14         FDRE (Setup_fdre_C_CE)      -0.136     8.216    U_trigger/trigger_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.379ns (41.037%)  route 1.981ns (58.963%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.317     7.829    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X27Y12         FDRE                                         r  U_trigger/trigger_width_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X27Y12         FDRE                                         r  U_trigger/trigger_width_reg[16]/C
                         clock pessimism              0.224     8.424    
                         clock uncertainty           -0.069     8.354    
    SLICE_X27Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.186    U_trigger/trigger_width_reg[16]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.379ns (41.037%)  route 1.981ns (58.963%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.369     4.469    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/num_triggers_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.398     4.867 r  U_trigger/num_triggers_r_reg[3]/Q
                         net (fo=30, routed)          0.897     5.763    U_trigger/num_triggers_r[3]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.232     5.995 r  U_trigger/state0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.995    U_trigger/state0_carry__0_i_7_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.439 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    U_trigger/state0_carry__0_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.539 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.539    U_trigger/state0_carry__1_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.639 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.768     7.407    U_trigger/state0_carry__2_n_0
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.105     7.512 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.317     7.829    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X27Y12         FDRE                                         r  U_trigger/trigger_width_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X27Y12         FDRE                                         r  U_trigger/trigger_width_reg[5]/C
                         clock pessimism              0.224     8.424    
                         clock uncertainty           -0.069     8.354    
    SLICE_X27Y12         FDRE (Setup_fdre_C_CE)      -0.168     8.186    U_trigger/trigger_width_reg[5]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.566     1.425    U_pattern_matcher/CLK
    SLICE_X7Y11          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.621    U_pattern_matcher/arm_pipe[0]
    SLICE_X7Y11          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.836     1.938    U_pattern_matcher/CLK
    SLICE_X7Y11          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.075     1.500    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.065%)  route 0.129ns (40.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X29Y16         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/trigger_delay_r_reg[0][13]/Q
                         net (fo=2, routed)           0.129     1.690    U_trigger/trigger_delay_r[0]__0[13]
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.735 r  U_trigger/trigger_delay[13]_i_1/O
                         net (fo=1, routed)           0.000     1.735    U_trigger/trigger_delay[13]_i_1_n_0
    SLICE_X30Y16         FDRE                                         r  U_trigger/trigger_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.828     1.930    U_trigger/clk_out1
    SLICE_X30Y16         FDRE                                         r  U_trigger/trigger_delay_reg[13]/C
                         clock pessimism             -0.477     1.453    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.120     1.573    U_trigger/trigger_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/U_match_cdc/clk_out1
    SLICE_X17Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141     1.560 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.092     1.652    U_trigger/U_match_cdc/dst_req_r
    SLICE_X16Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.697 r  U_trigger/U_match_cdc/dst_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.697    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X16Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.829     1.931    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.499     1.432    
    SLICE_X16Y12         FDRE (Hold_fdre_C_D)         0.091     1.523    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_req_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y12         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.128     1.547 r  U_trigger/U_match_cdc/req_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.663    U_trigger/U_match_cdc/req_pipe[1]
    SLICE_X16Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.829     1.931    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/C
                         clock pessimism             -0.512     1.419    
    SLICE_X16Y12         FDRE (Hold_fdre_C_D)         0.017     1.436    U_trigger/U_match_cdc/dst_req_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.212%)  route 0.184ns (49.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X29Y12         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDSE (Prop_fdse_C_Q)         0.141     1.563 r  U_trigger/FSM_onehot_state_reg[0]/Q
                         net (fo=44, routed)          0.184     1.747    U_trigger/FSM_onehot_state_reg_n_0_[0]
    SLICE_X31Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  U_trigger/trigger_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_trigger/trigger_delay[0]_i_1_n_0
    SLICE_X31Y11         FDRE                                         r  U_trigger/trigger_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X31Y11         FDRE                                         r  U_trigger/trigger_delay_reg[0]/C
                         clock pessimism             -0.477     1.458    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.092     1.550    U_trigger/trigger_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_trigger/trigger_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.883%)  route 0.166ns (47.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X29Y10         FDRE                                         r  U_trigger/trigger_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_trigger/trigger_index_reg[3]/Q
                         net (fo=3, routed)           0.166     1.729    U_trigger/trigger_index_reg_n_0_[3]
    SLICE_X29Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  U_trigger/trigger_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.774    U_trigger/trigger_index[3]_i_2_n_0
    SLICE_X29Y10         FDRE                                         r  U_trigger/trigger_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X29Y10         FDRE                                         r  U_trigger/trigger_index_reg[3]/C
                         clock pessimism             -0.512     1.423    
    SLICE_X29Y10         FDRE (Hold_fdre_C_D)         0.091     1.514    U_trigger/trigger_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.161%)  route 0.452ns (70.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_trigger/U_match_cdc/dst_pulse_reg/Q
                         net (fo=4, routed)           0.452     2.012    U_trigger/U_match_cdc/match_pulse
    SLICE_X29Y12         LUT5 (Prop_lut5_I2_O)        0.045     2.057 r  U_trigger/U_match_cdc/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    U_trigger/U_match_cdc_n_2
    SLICE_X29Y12         FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X29Y12         FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.107     1.792    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.766%)  route 0.203ns (52.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X31Y9          FDRE                                         r  U_trigger/trigger_width_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[0][5]/Q
                         net (fo=2, routed)           0.203     1.768    U_trigger/trigger_width_r[0]__0[5]
    SLICE_X27Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  U_trigger/trigger_width[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_trigger/trigger_width[5]_i_1_n_0
    SLICE_X27Y12         FDRE                                         r  U_trigger/trigger_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X27Y12         FDRE                                         r  U_trigger/trigger_width_reg[5]/C
                         clock pessimism             -0.477     1.455    
    SLICE_X27Y12         FDRE (Hold_fdre_C_D)         0.092     1.547    U_trigger/trigger_width_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.161%)  route 0.452ns (70.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.141     1.560 f  U_trigger/U_match_cdc/dst_pulse_reg/Q
                         net (fo=4, routed)           0.452     2.012    U_trigger/U_match_cdc/match_pulse
    SLICE_X29Y12         LUT5 (Prop_lut5_I3_O)        0.045     2.057 r  U_trigger/U_match_cdc/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    U_trigger/U_match_cdc_n_3
    SLICE_X29Y12         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X29Y12         FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X29Y12         FDSE (Hold_fdse_C_D)         0.092     1.777    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.318%)  route 0.264ns (58.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/clk_out1
    SLICE_X23Y14         FDRE                                         r  U_trigger/trigger_width_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_trigger/trigger_width_r_reg[0][3]/Q
                         net (fo=2, routed)           0.264     1.824    U_trigger/trigger_width_r[0]__0[3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I3_O)        0.045     1.869 r  U_trigger/trigger_width[3]_i_1/O
                         net (fo=1, routed)           0.000     1.869    U_trigger/trigger_width[3]_i_1_n_0
    SLICE_X26Y13         FDRE                                         r  U_trigger/trigger_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.829     1.931    U_trigger/clk_out1
    SLICE_X26Y13         FDRE                                         r  U_trigger/trigger_width_reg[3]/C
                         clock pessimism             -0.477     1.454    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.121     1.575    U_trigger/trigger_width_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X7Y11      U_pattern_matcher/arm_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X7Y11      U_pattern_matcher/arm_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X7Y11      U_pattern_matcher/arm_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X4Y38      U_pattern_matcher/mask_r_reg[424]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X4Y38      U_pattern_matcher/mask_r_reg[425]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X24Y37     U_pattern_matcher/mask_r_reg[426]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y38     U_pattern_matcher/mask_r_reg[427]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y38     U_pattern_matcher/mask_r_reg[428]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/mask_r_reg[435]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/mask_r_reg[436]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y30     U_pattern_matcher/pattern_r_reg[216]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y30     U_pattern_matcher/pattern_r_reg[217]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y30     U_pattern_matcher/pattern_r_reg[218]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/mask_r_reg[442]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/mask_r_reg[443]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y31     U_pattern_matcher/pattern_r_reg[234]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[246]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[249]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y38      U_pattern_matcher/mask_r_reg[439]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y33     U_pattern_matcher/pattern_r_reg[227]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y38      U_pattern_matcher/mask_r_reg[440]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y33     U_pattern_matcher/pattern_r_reg[244]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y33     U_pattern_matcher/pattern_r_reg[245]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X24Y31     U_pattern_matcher/pattern_r_reg[256]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X24Y31     U_pattern_matcher/pattern_r_reg[257]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X24Y31     U_pattern_matcher/pattern_r_reg[258]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y17     U_trigger/trigger_delay_r_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y17     U_trigger/trigger_delay_r_reg[0][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.552ns (7.130%)  route 7.190ns (92.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.544    11.578    U_usb_reg_main/Q[2]
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.119    11.697 r  U_usb_reg_main/reg_pattern[506]_i_1/O
                         net (fo=2, routed)           0.646    12.343    U_reg_usb/reg_pattern_reg[511]_1[501]
    SLICE_X7Y41          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X7Y41          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[506]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)       -0.217    14.205    U_reg_usb/reg_pattern_mask_reg[506]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 0.552ns (7.264%)  route 7.047ns (92.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.544    11.578    U_usb_reg_main/Q[2]
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.119    11.697 r  U_usb_reg_main/reg_pattern[506]_i_1/O
                         net (fo=2, routed)           0.504    12.200    U_reg_usb/reg_pattern_reg[511]_1[501]
    SLICE_X6Y41          FDRE                                         r  U_reg_usb/reg_pattern_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X6Y41          FDRE                                         r  U_reg_usb/reg_pattern_reg[506]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)       -0.185    14.237    U_reg_usb/reg_pattern_reg[506]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -12.200    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.559ns (7.469%)  route 6.926ns (92.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.398    11.432    U_usb_reg_main/Q[2]
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.126    11.558 r  U_usb_reg_main/reg_pattern[474]_i_1/O
                         net (fo=2, routed)           0.528    12.086    U_reg_usb/reg_pattern_reg[511]_1[469]
    SLICE_X9Y42          FDRE                                         r  U_reg_usb/reg_pattern_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X9Y42          FDRE                                         r  U_reg_usb/reg_pattern_reg[474]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.235    14.187    U_reg_usb/reg_pattern_reg[474]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[490]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 0.541ns (7.261%)  route 6.910ns (92.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.275    11.309    U_usb_reg_main/Q[2]
    SLICE_X16Y41         LUT3 (Prop_lut3_I1_O)        0.108    11.417 r  U_usb_reg_main/reg_pattern[490]_i_1/O
                         net (fo=2, routed)           0.635    12.052    U_reg_usb/reg_pattern_reg[511]_1[485]
    SLICE_X15Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[490]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.267    14.290    U_reg_usb/clk_usb_buf
    SLICE_X15Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[490]/C
                         clock pessimism              0.164    14.454    
                         clock uncertainty           -0.035    14.419    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)       -0.221    14.198    U_reg_usb/reg_pattern_reg[490]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 0.538ns (7.084%)  route 7.057ns (92.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.323    11.357    U_usb_reg_main/Q[2]
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.105    11.462 r  U_usb_reg_main/reg_pattern[450]_i_1/O
                         net (fo=2, routed)           0.734    12.196    U_reg_usb/reg_pattern_reg[511]_1[445]
    SLICE_X9Y40          FDRE                                         r  U_reg_usb/reg_pattern_reg[450]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.269    14.292    U_reg_usb/clk_usb_buf
    SLICE_X9Y40          FDRE                                         r  U_reg_usb/reg_pattern_reg[450]/C
                         clock pessimism              0.164    14.456    
                         clock uncertainty           -0.035    14.421    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.059    14.362    U_reg_usb/reg_pattern_reg[450]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 0.548ns (7.371%)  route 6.886ns (92.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.462    11.496    U_usb_reg_main/Q[2]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.115    11.611 r  U_usb_reg_main/reg_pattern[498]_i_1/O
                         net (fo=2, routed)           0.424    12.035    U_reg_usb/reg_pattern_reg[511]_1[493]
    SLICE_X12Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.267    14.290    U_reg_usb/clk_usb_buf
    SLICE_X12Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[498]/C
                         clock pessimism              0.164    14.454    
                         clock uncertainty           -0.035    14.419    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.209    14.210    U_reg_usb/reg_pattern_reg[498]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[458]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 0.559ns (7.569%)  route 6.827ns (92.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.323    11.357    U_usb_reg_main/Q[2]
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.126    11.483 r  U_usb_reg_main/reg_pattern[458]_i_1/O
                         net (fo=2, routed)           0.504    11.987    U_reg_usb/reg_pattern_reg[511]_1[453]
    SLICE_X13Y40         FDRE                                         r  U_reg_usb/reg_pattern_reg[458]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.267    14.290    U_reg_usb/clk_usb_buf
    SLICE_X13Y40         FDRE                                         r  U_reg_usb/reg_pattern_reg[458]/C
                         clock pessimism              0.164    14.454    
                         clock uncertainty           -0.035    14.419    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)       -0.209    14.210    U_reg_usb/reg_pattern_reg[458]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[434]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.462    11.496    U_usb_reg_main/Q[2]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.105    11.601 r  U_usb_reg_main/reg_pattern[434]_i_1/O
                         net (fo=2, routed)           0.512    12.114    U_reg_usb/reg_pattern_reg[511]_1[429]
    SLICE_X11Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[434]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X11Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[434]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.047    14.373    U_reg_usb/reg_pattern_reg[434]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.559ns (7.641%)  route 6.757ns (92.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.398    11.432    U_usb_reg_main/Q[2]
    SLICE_X9Y38          LUT3 (Prop_lut3_I1_O)        0.126    11.558 r  U_usb_reg_main/reg_pattern[474]_i_1/O
                         net (fo=2, routed)           0.359    11.917    U_reg_usb/reg_pattern_reg[511]_1[469]
    SLICE_X9Y41          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.269    14.292    U_reg_usb/clk_usb_buf
    SLICE_X9Y41          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[474]/C
                         clock pessimism              0.164    14.456    
                         clock uncertainty           -0.035    14.421    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.235    14.186    U_reg_usb/reg_pattern_mask_reg[474]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 0.548ns (7.521%)  route 6.738ns (92.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=109, routed)         6.462    11.496    U_usb_reg_main/Q[2]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.115    11.611 r  U_usb_reg_main/reg_pattern[498]_i_1/O
                         net (fo=2, routed)           0.276    11.887    U_reg_usb/reg_pattern_reg[511]_1[493]
    SLICE_X13Y41         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.267    14.290    U_reg_usb/clk_usb_buf
    SLICE_X13Y41         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[498]/C
                         clock pessimism              0.164    14.454    
                         clock uncertainty           -0.035    14.419    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.221    14.198    U_reg_usb/reg_pattern_mask_reg[498]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_width_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[100]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X34Y9          FDRE (Hold_fdre_C_R)         0.030     4.680    U_reg_main/reg_trigger_width_reg[100]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_width_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[101]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X34Y9          FDRE (Hold_fdre_C_R)         0.030     4.680    U_reg_main/reg_trigger_width_reg[101]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_width_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[103]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X34Y9          FDRE (Hold_fdre_C_R)         0.030     4.680    U_reg_main/reg_trigger_width_reg[103]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_width_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X34Y9          FDRE                                         r  U_reg_main/reg_trigger_width_reg[97]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X34Y9          FDRE (Hold_fdre_C_R)         0.030     4.680    U_reg_main/reg_trigger_width_reg[97]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[280]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.329ns (50.982%)  route 1.278ns (49.018%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.278     4.608    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X31Y28         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[280]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.356     4.537    U_reg_usb/clk_usb_buf
    SLICE_X31Y28         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[280]/C
                         clock pessimism              0.000     4.537    
                         clock uncertainty            0.035     4.572    
    SLICE_X31Y28         FDRE (Hold_fdre_C_R)        -0.022     4.550    U_reg_usb/reg_pattern_mask_reg[280]
  -------------------------------------------------------------------
                         required time                         -4.550    
                         arrival time                           4.608    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[1]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X35Y9          FDRE (Hold_fdre_C_R)        -0.022     4.628    U_reg_main/reg_trigger_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[4]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X35Y9          FDRE (Hold_fdre_C_R)        -0.022     4.628    U_reg_main/reg_trigger_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[5]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X35Y9          FDRE (Hold_fdre_C_R)        -0.022     4.628    U_reg_main/reg_trigger_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[6]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X35Y9          FDRE (Hold_fdre_C_R)        -0.022     4.628    U_reg_main/reg_trigger_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.329ns (49.077%)  route 1.379ns (50.923%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3133, routed)        1.379     4.709    U_reg_main/USB_SPARE0_IBUF
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1657, routed)        1.434     4.615    U_reg_main/clk_usb_buf
    SLICE_X35Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[7]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X35Y9          FDRE (Hold_fdre_C_R)        -0.022     4.628    U_reg_main/reg_trigger_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.709    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X31Y7      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y23     U_reg_usb/reg_pattern_reg[150]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X14Y23     U_reg_usb/reg_pattern_reg[151]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_reg[152]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_reg[153]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_reg[154]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_reg[156]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_reg[159]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y26     U_reg_usb/reg_pattern_reg[160]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X39Y9      U_usb_reg_main/reg_address_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X39Y9      U_usb_reg_main/reg_address_reg[4]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X39Y9      U_usb_reg_main/reg_address_reg[7]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y41     U_usb_reg_main/reg_datao_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y41     U_usb_reg_main/reg_datao_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y41     U_usb_reg_main/reg_datao_reg[5]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y7      U_usb_reg_main/reg_datao_reg[6]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y7      U_usb_reg_main/reg_datao_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.733ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.348ns (45.954%)  route 0.409ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.438     4.538    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y2          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDPE (Prop_fdpe_C_Q)         0.348     4.886 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.409     5.295    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y2          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y2          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.224    20.493    
                         clock uncertainty           -0.035    20.457    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.429    20.028    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.028    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 14.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.656%)  route 0.179ns (58.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.594     1.453    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y2          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.581 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.760    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y2          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.864     1.966    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y2          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.477     1.489    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.149     1.340    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.420    





