design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/sub_module16,sub_module16,RUN_2025.05.19_03.49.23,flow completed,0h13m5s0ms,0h9m41s0ms,64666.666666666664,0.12,29100.0,-1,29.6556,702.26,2901,0,0,0,0,0,0,0,24,24,0,0,202579,27696,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,167353886.0,0.0,41.15,50.69,15.14,41.94,2.98,6004,9815,902,4713,0,0,0,5620,47,0,102,593,1385,396,162,192,170,518,32,6272,1551,120,2015,3492,13450,109219.75039999999,0.00324,0.00517,1.91e-05,0.00414,0.00656,2.14e-08,0.0047,0.00772,3.76e-08,0.9,10.0,100.0,10,1,45,50,50,0.3,1,10,0.55,0,sky130_fd_sc_hd,AREA 0
