;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 100
	JMN @12, #-500
	ADD 92, @200
	ADD <130, 9
	CMP @-127, 100
	SUB 921, 0
	ADD -7, <-20
	ADD <130, 9
	SPL @121, <107
	SPL @121, <107
	ADD 92, @200
	SLT 92, @200
	CMP 201, <-0
	JMN @12, #-500
	CMP -207, <-120
	ADD -130, 308
	CMP -207, <-120
	SPL 0, <-32
	ADD <130, 9
	SUB @127, 106
	SUB @127, 106
	JMN -0, <-303
	SLT 210, 60
	ADD -7, <-20
	SPL 0, <-32
	SUB 12, 2
	CMP @0, @2
	SPL 0, <-32
	SPL 0, <-32
	MOV -1, <-21
	MOV -1, <-21
	SPL 0, <-32
	ADD 92, @200
	SPL 0, <-32
	SPL 0, <-32
	SPL 0, <-32
	SUB 121, 107
	SPL 0, <-32
	SPL 0, <-32
	SPL 0, <-32
	SLT <130, 9
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	JMN -0, <-303
	MOV -7, <-20
