{
    "design_name": "bsg_1_to_n_tagged_fifo", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v", 
        "basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.v", 
        "basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_tracker.v", 
        "basejump_stl/bsg_misc/bsg_circular_ptr.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v", 
        "basejump_stl/bsg_misc/bsg_decode_with_v.v", 
        "basejump_stl/bsg_misc/bsg_decode.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size small at clock period=10", 
            "design_size": "small", 
            "name": "bsg_1_to_n_tagged_fifo_small_clkperiod_10", 
            "parameters": [
                "width_p=8", 
                "els_p=8", 
                "unbuffered_mask_p=0", 
                "use_pseudo_large_fifo_p=1", 
                "num_out_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size large at clock period=10", 
            "design_size": "large", 
            "name": "bsg_1_to_n_tagged_fifo_large_clkperiod_10", 
            "parameters": [
                "width_p=8", 
                "els_p=8", 
                "unbuffered_mask_p=0", 
                "use_pseudo_large_fifo_p=1", 
                "num_out_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size very_large at clock period=10", 
            "design_size": "very_large", 
            "name": "bsg_1_to_n_tagged_fifo_very_large_clkperiod_10", 
            "parameters": [
                "width_p=8", 
                "els_p=8", 
                "unbuffered_mask_p=0", 
                "use_pseudo_large_fifo_p=1", 
                "num_out_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size medium at clock period=10", 
            "design_size": "medium", 
            "name": "bsg_1_to_n_tagged_fifo_medium_clkperiod_10", 
            "parameters": [
                "width_p=8", 
                "els_p=8", 
                "unbuffered_mask_p=0", 
                "use_pseudo_large_fifo_p=1", 
                "num_out_p=64"
            ]
        }
    ]
}