git clone --depth 1 --no-tags https://github.com/sg05060/Project_2.git f:/verilog_sva_gh_scraper/data/full_repos/576182176
git clone --depth 1 --no-tags https://github.com/lehar303/100daysofrtl.git f:/verilog_sva_gh_scraper/data/full_repos/593724837
git clone --depth 1 --no-tags https://github.com/AhmedAsim-69/Three-Stage-Pipeline-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/593587081
git clone --depth 1 --no-tags https://github.com/rpatel747/8BitCalc.git f:/verilog_sva_gh_scraper/data/full_repos/593636965
git clone --depth 1 --no-tags https://github.com/diegob94/mini_i_cache.git f:/verilog_sva_gh_scraper/data/full_repos/585797953
git clone --depth 1 --no-tags https://github.com/masood4y/PotatoMachine_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/581928218
git clone --depth 1 --no-tags https://github.com/anson2191/VSD_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/582578827
git clone --depth 1 --no-tags https://github.com/Argentum11/DE0_mcu.git f:/verilog_sva_gh_scraper/data/full_repos/580088773
git clone --depth 1 --no-tags https://github.com/shubhampatel2610/Elevator-system-implementation-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/577837368
git clone --depth 1 --no-tags https://github.com/Its-Masoom/cheetah_core.git f:/verilog_sva_gh_scraper/data/full_repos/578359473
git clone --depth 1 --no-tags https://github.com/aris134/COMPSCI550.git f:/verilog_sva_gh_scraper/data/full_repos/579537038
git clone --depth 1 --no-tags https://github.com/thiagomslv/veririsc.git f:/verilog_sva_gh_scraper/data/full_repos/577925451
git clone --depth 1 --no-tags https://github.com/amiteshkr63/AXI4_design.git f:/verilog_sva_gh_scraper/data/full_repos/592329751
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Micro-Controller-UVM-.git f:/verilog_sva_gh_scraper/data/full_repos/585597469
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Adding-a-Decode-Environment-B-UVM-.git f:/verilog_sva_gh_scraper/data/full_repos/585593227
git clone --depth 1 --no-tags https://github.com/AbelliSimone/ES.git f:/verilog_sva_gh_scraper/data/full_repos/587807060
git clone --depth 1 --no-tags https://github.com/glkclass/dutb.git f:/verilog_sva_gh_scraper/data/full_repos/596979354
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/Lab2_Starter.git f:/verilog_sva_gh_scraper/data/full_repos/595956974
git clone --depth 1 --no-tags https://github.com/embedded-explorer/UART-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/583410431
git clone --depth 1 --no-tags https://github.com/OmerRastgar/computer-architecture-pipelined-arm-processor.git f:/verilog_sva_gh_scraper/data/full_repos/586470981
git clone --depth 1 --no-tags https://github.com/99swetha/Simulation-of-Last-Level-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/590173797
git clone --depth 1 --no-tags https://github.com/Lvwings/QAM-16.git f:/verilog_sva_gh_scraper/data/full_repos/590762116
git clone --depth 1 --no-tags https://github.com/ozguregesire/SimpleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/589673151
git clone --depth 1 --no-tags https://github.com/Ahmed0100/square_wave_display_vga_v1_0_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/591699161
git clone --depth 1 --no-tags https://github.com/KennethWilke/sv-uart.git f:/verilog_sva_gh_scraper/data/full_repos/591804387
git clone --depth 1 --no-tags https://github.com/Iskunion/unisys-soc.git f:/verilog_sva_gh_scraper/data/full_repos/597620976
git clone --depth 1 --no-tags https://github.com/Ernest0o/FPGAmaster.git f:/verilog_sva_gh_scraper/data/full_repos/578010782
git clone --depth 1 --no-tags https://github.com/namansehgal95/ECE-111-HW-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/598337555
git clone --depth 1 --no-tags https://github.com/aeshes/fpga-projects.git f:/verilog_sva_gh_scraper/data/full_repos/594323052
git clone --depth 1 --no-tags https://github.com/ruly-rudel/leve.git f:/verilog_sva_gh_scraper/data/full_repos/587258996
git clone --depth 1 --no-tags https://github.com/LevyMatan/Synchronous-FIFO-memory.git f:/verilog_sva_gh_scraper/data/full_repos/580045164
git clone --depth 1 --no-tags https://github.com/mauriya0202/RISC_V_R_type_RV32.git f:/verilog_sva_gh_scraper/data/full_repos/584266532
git clone --depth 1 --no-tags https://github.com/scalable-arch/DRAMController.git f:/verilog_sva_gh_scraper/data/full_repos/585105613
git clone --depth 1 --no-tags https://github.com/charkster/button_press_uart.git f:/verilog_sva_gh_scraper/data/full_repos/589361287
git clone --depth 1 --no-tags https://github.com/lichye/TWRK_R10K_Style_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/575211376
git clone --depth 1 --no-tags https://github.com/kairotronix/dual_clk_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/582507547
git clone --depth 1 --no-tags https://github.com/HepoH3/SV4DV.git f:/verilog_sva_gh_scraper/data/full_repos/582632272
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/Sequential-Tail-Lights-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/587972349
git clone --depth 1 --no-tags https://github.com/inkeliz/verilog-tb-final.git f:/verilog_sva_gh_scraper/data/full_repos/588083991
git clone --depth 1 --no-tags https://github.com/matthew-lowe/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/591802695
git clone --depth 1 --no-tags https://github.com/vvgulyaev/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/591877464
git clone --depth 1 --no-tags https://github.com/Nagarjun444/inside-constraint.git f:/verilog_sva_gh_scraper/data/full_repos/579574849
git clone --depth 1 --no-tags https://github.com/meenalpannase/Ral_model4_T.git f:/verilog_sva_gh_scraper/data/full_repos/580484603
git clone --depth 1 --no-tags https://github.com/MarcEftimie/pipelined-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/578871302
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/Verification_repo.git f:/verilog_sva_gh_scraper/data/full_repos/594306128
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Adder.git f:/verilog_sva_gh_scraper/data/full_repos/593415029
git clone --depth 1 --no-tags https://github.com/lebro991/user_ip_model.git f:/verilog_sva_gh_scraper/data/full_repos/593937155
git clone --depth 1 --no-tags https://github.com/Moonleaves/FPGA-final-project-simeple-dodge-game.git f:/verilog_sva_gh_scraper/data/full_repos/586568325
git clone --depth 1 --no-tags https://github.com/KrishnaR7626/De10LiteFPGA-Car-Proximity-Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/584521087
git clone --depth 1 --no-tags https://github.com/dan-314159/hdl_common.git f:/verilog_sva_gh_scraper/data/full_repos/586113177
git clone --depth 1 --no-tags https://github.com/SmokyOw1/rz_uart.git f:/verilog_sva_gh_scraper/data/full_repos/590837922
git clone --depth 1 --no-tags https://github.com/messes2/ECE-385-Final-project.git f:/verilog_sva_gh_scraper/data/full_repos/577155108
git clone --depth 1 --no-tags https://github.com/laxitshahi/EECS3201_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/575063100
git clone --depth 1 --no-tags https://github.com/mcaveniathor/gol_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/575115604
git clone --depth 1 --no-tags https://github.com/kdbr2023/nvc.git f:/verilog_sva_gh_scraper/data/full_repos/594763149
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/onboarding-lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/597820190
git clone --depth 1 --no-tags https://github.com/ase12345636/1111-LogicDesign-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/586513825
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-32I-3-Stage-Pipelined-with-CSR-Interrupt-Handling.git f:/verilog_sva_gh_scraper/data/full_repos/583060704
git clone --depth 1 --no-tags https://github.com/JuledLikalla/Bfloat16-adder.git f:/verilog_sva_gh_scraper/data/full_repos/576091508
git clone --depth 1 --no-tags https://github.com/KashyapKurella3000/Display_Controller_For_SOC_With_4_Slaves.git f:/verilog_sva_gh_scraper/data/full_repos/587606526
git clone --depth 1 --no-tags https://github.com/SvetlanaLipatova/SCR1.git f:/verilog_sva_gh_scraper/data/full_repos/579601565
git clone --depth 1 --no-tags https://github.com/pv0164/ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/580514116
git clone --depth 1 --no-tags https://github.com/AmirHosseinYari2002/Floating_Point_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/585523744
git clone --depth 1 --no-tags https://github.com/pvip-nitin/cb.git f:/verilog_sva_gh_scraper/data/full_repos/584276045
git clone --depth 1 --no-tags https://github.com/skudlur/100DaysOfSV.git f:/verilog_sva_gh_scraper/data/full_repos/584290463
git clone --depth 1 --no-tags https://github.com/kevindkim723/PWM_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/586087694
git clone --depth 1 --no-tags https://github.com/Nitish1371/UVMF_adder.git f:/verilog_sva_gh_scraper/data/full_repos/584620233
git clone --depth 1 --no-tags https://github.com/ShawnMa123/UVM_reference.git f:/verilog_sva_gh_scraper/data/full_repos/573659362
git clone --depth 1 --no-tags https://github.com/ParJavadian/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/573390115
git clone --depth 1 --no-tags https://github.com/Rukshanth-s/Intern.git f:/verilog_sva_gh_scraper/data/full_repos/593458689
git clone --depth 1 --no-tags https://github.com/mohsenkamini/SBU-Digital-Logic-Design-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/593294367
git clone --depth 1 --no-tags https://github.com/cyschlueter/Segway_Project-V2.git f:/verilog_sva_gh_scraper/data/full_repos/590281772
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/Button-Detection-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/587930033
git clone --depth 1 --no-tags https://github.com/kkutchava/Digital-Logic-Laboratory-Labs-SDSU-COMPE470L-.git f:/verilog_sva_gh_scraper/data/full_repos/588326723
git clone --depth 1 --no-tags https://github.com/GodMeow1204/FPGA-Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/588085554
git clone --depth 1 --no-tags https://github.com/ShangolMangol/simulation3_sifratiyot.git f:/verilog_sva_gh_scraper/data/full_repos/589767897
git clone --depth 1 --no-tags https://github.com/s-griffith/SysVerilog_Simulation3.git f:/verilog_sva_gh_scraper/data/full_repos/591648336
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/SPI-Slave.git f:/verilog_sva_gh_scraper/data/full_repos/595277874
git clone --depth 1 --no-tags https://github.com/embedded-explorer/System-Verilog-Learning.git f:/verilog_sva_gh_scraper/data/full_repos/581881644
git clone --depth 1 --no-tags https://github.com/jalundrigan/system.git f:/verilog_sva_gh_scraper/data/full_repos/583835942
git clone --depth 1 --no-tags https://github.com/AlphaLyrae0/Easy_UVM_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/581401509
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/onboarding-lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/592297697
git clone --depth 1 --no-tags https://github.com/strwdr/MaximatorZXSpectrum.git f:/verilog_sva_gh_scraper/data/full_repos/574898628
git clone --depth 1 --no-tags https://github.com/wolve265/aurora.git f:/verilog_sva_gh_scraper/data/full_repos/588296674
git clone --depth 1 --no-tags https://github.com/wheberth/polar_encoder_core.git f:/verilog_sva_gh_scraper/data/full_repos/585179699
git clone --depth 1 --no-tags https://github.com/AustinPEdwards/RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/590183289
git clone --depth 1 --no-tags https://github.com/noemiabril/C64_MiSTer-DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/574152215
git clone --depth 1 --no-tags https://github.com/5eyed2k/Home-work-4.git f:/verilog_sva_gh_scraper/data/full_repos/574213763
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/2-Bit-Equality-Detection-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/586389007
git clone --depth 1 --no-tags https://github.com/Ganta-Tharun-Reddy/AXI-3.git f:/verilog_sva_gh_scraper/data/full_repos/586154073
git clone --depth 1 --no-tags https://github.com/zackerzha/EEC470.git f:/verilog_sva_gh_scraper/data/full_repos/584824628
git clone --depth 1 --no-tags https://github.com/ShahidShann/UVMF_adder.git f:/verilog_sva_gh_scraper/data/full_repos/585895005
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Micro-Controller-Decode_out-Interface-UVM-.git f:/verilog_sva_gh_scraper/data/full_repos/585573294
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CA-CA3-Multi-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/591679898
git clone --depth 1 --no-tags https://github.com/medximun/SystemVerilog-for-Verification-Part-1-Fundamentals.git f:/verilog_sva_gh_scraper/data/full_repos/591588657
git clone --depth 1 --no-tags https://github.com/rchae01/rachel_keilee_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/578359990
git clone --depth 1 --no-tags https://github.com/rportocarrero/CPU20.git f:/verilog_sva_gh_scraper/data/full_repos/578872201
git clone --depth 1 --no-tags https://github.com/KaiLun1020/Project_gomoku.git f:/verilog_sva_gh_scraper/data/full_repos/583723057
git clone --depth 1 --no-tags https://github.com/charrich97/LC3_Microcontroller_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/581259598
git clone --depth 1 --no-tags https://github.com/lagudu-glitch/Carry-Lookahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/582574321
