Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter_tst_isim_beh.exe" -prj "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter_tst_beh.prj" "work.barrel_shifter_tst" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/mux_2X1.v" into library work
Analyzing Verilog file "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" into library work
Analyzing Verilog file "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter_tst.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 31: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 32: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 33: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 34: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 35: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 36: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 37: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 40: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 41: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 42: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 43: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 44: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 45: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 46: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 47: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 50: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 51: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 52: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 53: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 54: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 55: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 56: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 57: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter.v" Line 30: Size mismatch in connection of port <inp>. Formal port size is 4-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module mux_2X1
Compiling module barrel_shifter
Compiling module barrel_shifter_tst
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/gmadk/Desktop/KGP Acad/5th Sem/COA/COA Laboratory/Assignment 6 - Verilog/barrel_shifter/barrel_shifter_tst_isim_beh.exe
Fuse Memory Usage: 28660 KB
Fuse CPU Usage: 749 ms
