#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Mon Nov 21 20:43:09 2016
# Process ID: 4640
# Log file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/test_phi_operator.vds
# Journal file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_phi_operator.tcl -notrace
Command: synth_design -top test_phi_operator -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-1083] i_data was previously declared without a range [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:30]
WARNING: [Synth 8-976] i_data has already been declared [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:30]
WARNING: [Synth 8-2654] second declaration of i_data ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:30]
INFO: [Synth 8-994] i_data is declared here [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 253.699 ; gain = 68.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_phi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:23]
INFO: [Synth 8-638] synthesizing module 'phi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:23]
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_18' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:23]
INFO: [Synth 8-638] synthesizing module 'dsp48_ip_mul' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4640-txjs-130/realtime/dsp48_ip_mul_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dsp48_ip_mul' (1#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4640-txjs-130/realtime/dsp48_ip_mul_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'dsp48_ip_mul_add' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4640-txjs-130/realtime/dsp48_ip_mul_add_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dsp48_ip_mul_add' (2#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4640-txjs-130/realtime/dsp48_ip_mul_add_stub.v:7]
WARNING: [Synth 8-689] width (1) of port connection 'A' does not match port width (18) of module 'dsp48_ip_mul_add' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:59]
WARNING: [Synth 8-689] width (1) of port connection 'B' does not match port width (18) of module 'dsp48_ip_mul_add' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:60]
WARNING: [Synth 8-3848] Net o_data in module/entity complex_abs_power2_18 does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:36]
WARNING: [Synth 8-3848] Net i_i in module/entity complex_abs_power2_18 does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:59]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_18' (3#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:23]
INFO: [Synth 8-638] synthesizing module 'spram_32_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4640-txjs-130/realtime/spram_32_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_32_64_ip' (4#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-4640-txjs-130/realtime/spram_32_64_ip_stub.v:7]
WARNING: [Synth 8-689] width (64) of port connection 'dina' does not match port width (32) of module 'spram_32_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:142]
WARNING: [Synth 8-689] width (64) of port connection 'douta' does not match port width (32) of module 'spram_32_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:143]
WARNING: [Synth 8-689] width (64) of port connection 'dina' does not match port width (32) of module 'spram_32_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:174]
WARNING: [Synth 8-689] width (64) of port connection 'douta' does not match port width (32) of module 'spram_32_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:175]
WARNING: [Synth 8-689] width (64) of port connection 'dina' does not match port width (32) of module 'spram_32_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:206]
WARNING: [Synth 8-689] width (64) of port connection 'douta' does not match port width (32) of module 'spram_32_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:207]
INFO: [Synth 8-256] done synthesizing module 'phi_operator' (5#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'i_data' does not match port width (32) of module 'phi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:43]
WARNING: [Synth 8-689] width (69) of port connection 'o_data' does not match port width (34) of module 'phi_operator' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:45]
WARNING: [Synth 8-85] always block has no event control specified [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:66]
INFO: [Synth 8-256] done synthesizing module 'test_phi_operator' (6#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_phi_operator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 270.605 ; gain = 84.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 270.605 ; gain = 84.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 650.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u3_wea_reg' into 'u2_wea_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:148]
INFO: [Synth 8-4471] merging register 'u4_wea_reg' into 'u2_wea_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:180]
INFO: [Synth 8-4471] merging register 'u1_o_data_valid_dly1_reg' into 'u2_wea_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/phi_operator.v:215]
INFO: [Synth 8-5544] ROM "i_data_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_phi_operator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module complex_abs_power2_18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module phi_operator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\count_reg[4] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[5] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[6] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[7] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[8] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[9] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[10] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[11] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[12] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[13] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[14] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[15] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[16] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[17] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[18] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[19] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[20] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[21] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[22] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[23] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[24] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[25] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[26] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[27] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[28] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[29] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[30] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[31] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[32] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[33] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[34] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[35] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[36] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[37] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[38] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[39] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[63] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[62] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[61] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[60] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[59] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[58] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[57] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[56] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[55] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[54] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[53] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[52] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[51] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[50] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[49] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[48] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[47] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[46] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[45] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[44] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[43] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[42] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[41] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[40] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[39] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[38] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[37] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[36] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[35] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[34] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[33] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u4_dina_reg[32] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[63] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[62] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[61] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[60] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[59] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[58] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[57] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[56] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[55] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[54] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[53] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[52] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[51] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[50] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[49] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[48] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[47] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[46] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[45] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[44] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[43] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[42] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[41] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[40] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[39] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[38] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[37] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[36] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[35] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[34] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[33] ) is unused and will be removed from module test_phi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u3_dina_reg[32] ) is unused and will be removed from module test_phi_operator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|test_phi_operator | uut/u1_complex_abs_power2_18/i_data_valid_dly3_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |spram_32_64_ip   |         3|
|2     |dsp48_ip_mul     |         1|
|3     |dsp48_ip_mul_add |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |dsp48_ip_mul      |     1|
|2     |dsp48_ip_mul_add  |     1|
|3     |spram_32_64_ip    |     1|
|4     |spram_32_64_ip__1 |     1|
|5     |spram_32_64_ip__2 |     1|
|6     |BUFG              |     1|
|7     |CARRY4            |     1|
|8     |LUT1              |     7|
|9     |LUT2              |     2|
|10    |LUT3              |     5|
|11    |LUT4              |     5|
|12    |LUT5              |     5|
|13    |LUT6              |     3|
|14    |SRL16E            |     1|
|15    |FDRE              |   103|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |   325|
|2     |  uut                        |phi_operator          |   310|
|3     |    u1_complex_abs_power2_18 |complex_abs_power2_18 |   104|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 464.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 182 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 650.289 ; gain = 63.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 464.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 650.289 ; gain = 452.746
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 650.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 20:43:38 2016...
