Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Aug 31 13:38:28 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -max_paths 10 -file ./report/bfs_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 3.108ns (59.519%)  route 2.114ns (40.481%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/Q
                         net (fo=18, unplaced)        0.324     1.110    bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg_n_0_[3]
                         LUT5 (Prop_lut5_I3_O)        0.123     1.233 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, unplaced)         0.281     1.514    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.557 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, unplaced)         0.288     1.845    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.888 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, unplaced)         0.288     2.176    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.219 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, unplaced)         0.466     2.685    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
                         DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     5.292 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, unplaced)         0.466     5.759    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.009    10.484    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 3.108ns (59.519%)  route 2.114ns (40.481%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/Q
                         net (fo=18, unplaced)        0.324     1.110    bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg_n_0_[3]
                         LUT5 (Prop_lut5_I3_O)        0.123     1.233 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, unplaced)         0.281     1.514    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.557 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, unplaced)         0.288     1.845    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.888 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, unplaced)         0.288     2.176    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.219 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, unplaced)         0.466     2.685    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
                         DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     5.292 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, unplaced)         0.466     5.759    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.009    10.484    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 1.617ns (62.145%)  route 0.985ns (37.855%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, unplaced)       0.533     1.319    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
                         LUT3 (Prop_lut3_I0_O)        0.123     1.442 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_128/O
                         net (fo=1, unplaced)         0.242     1.684    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     1.727 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[0]_INST_0/O
                         net (fo=2, unplaced)         0.203     1.930    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     2.217 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     2.224    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.277 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.277    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.330 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.330    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.383 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.436 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.436    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.489 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.489    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.542 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.542    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.595 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.595    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.648 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.648    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.701 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.701    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.754 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.807 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.807    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.860 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.913 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.913    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.966 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.139 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.139    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[62]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.070    10.545    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.564ns (61.357%)  route 0.985ns (38.643%))
  Logic Levels:           17  (CARRY4=15 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, unplaced)       0.533     1.319    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
                         LUT3 (Prop_lut3_I0_O)        0.123     1.442 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_128/O
                         net (fo=1, unplaced)         0.242     1.684    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     1.727 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[0]_INST_0/O
                         net (fo=2, unplaced)         0.203     1.930    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     2.217 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     2.224    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.277 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.277    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.330 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.330    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.383 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.436 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.436    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.489 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.489    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.542 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.542    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.595 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.595    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.648 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.648    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.701 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.701    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.754 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.807 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.807    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.860 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.913 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.913    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.086 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.086    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[58]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.070    10.545    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.563ns (61.342%)  route 0.985ns (38.658%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, unplaced)       0.533     1.319    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
                         LUT3 (Prop_lut3_I0_O)        0.123     1.442 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_128/O
                         net (fo=1, unplaced)         0.242     1.684    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     1.727 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[0]_INST_0/O
                         net (fo=2, unplaced)         0.203     1.930    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     2.217 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     2.224    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.277 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.277    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.330 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.330    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.383 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.436 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.436    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.489 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.489    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.542 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.542    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.595 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.595    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.648 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.648    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.701 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.701    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.754 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.807 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.807    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.860 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.913 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.913    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.966 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     3.085 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.085    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[63]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.070    10.545    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.561ns (61.312%)  route 0.985ns (38.688%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, unplaced)       0.533     1.319    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
                         LUT3 (Prop_lut3_I0_O)        0.123     1.442 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_128/O
                         net (fo=1, unplaced)         0.242     1.684    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     1.727 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[0]_INST_0/O
                         net (fo=2, unplaced)         0.203     1.930    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     2.217 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     2.224    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.277 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.277    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.330 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.330    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.383 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.436 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.436    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.489 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.489    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.542 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.542    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.595 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.595    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.648 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.648    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.701 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.701    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.754 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.807 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.807    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.860 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.913 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.913    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.966 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.966    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     3.083 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.083    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[61]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.070    10.545    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 1.546ns (61.083%)  route 0.985ns (38.917%))
  Logic Levels:           17  (CARRY4=15 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, unplaced)       0.533     1.319    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
                         LUT3 (Prop_lut3_I0_O)        0.123     1.442 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_128/O
                         net (fo=1, unplaced)         0.242     1.684    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     1.727 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[0]_INST_0/O
                         net (fo=2, unplaced)         0.203     1.930    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     2.217 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     2.224    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.277 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.277    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.330 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.330    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.383 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.383    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.436 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.436    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.489 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.489    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.542 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.542    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.595 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.595    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.648 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.648    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.701 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.701    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.754 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.807 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.807    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.860 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.913 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.913    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     3.068 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.068    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[60]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.070    10.545    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dummy_fu_142_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.074ns (47.167%)  route 1.203ns (52.833%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/Q
                         net (fo=2, unplaced)         0.438     1.224    bd_0_i/hls_inst/inst/tmp_end_reg_1031[1]
                         LUT4 (Prop_lut4_I1_O)        0.131     1.355 r  bd_0_i/hls_inst/inst/ap_CS_fsm[6]_i_69/O
                         net (fo=1, unplaced)         0.000     1.355    bd_0_i/hls_inst/inst/ap_CS_fsm[6]_i_69_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280     1.635 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_57/CO[3]
                         net (fo=1, unplaced)         0.007     1.642    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_57_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     1.695    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.748 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     1.748    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.801 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.801    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.854 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.854    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.960 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.960    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.013 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_2/CO[3]
                         net (fo=3, unplaced)         0.430     2.443    bd_0_i/hls_inst/inst/icmp_ln41_fu_556_p2
                         LUT2 (Prop_lut2_I1_O)        0.043     2.486 r  bd_0_i/hls_inst/inst/dummy_fu_142[8]_i_2/O
                         net (fo=17, unplaced)        0.328     2.814    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_CE)      -0.178    10.297    bd_0_i/hls_inst/inst/dummy_fu_142_reg[0]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dummy_fu_142_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.074ns (47.167%)  route 1.203ns (52.833%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/Q
                         net (fo=2, unplaced)         0.438     1.224    bd_0_i/hls_inst/inst/tmp_end_reg_1031[1]
                         LUT4 (Prop_lut4_I1_O)        0.131     1.355 r  bd_0_i/hls_inst/inst/ap_CS_fsm[6]_i_69/O
                         net (fo=1, unplaced)         0.000     1.355    bd_0_i/hls_inst/inst/ap_CS_fsm[6]_i_69_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280     1.635 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_57/CO[3]
                         net (fo=1, unplaced)         0.007     1.642    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_57_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     1.695    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.748 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     1.748    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.801 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.801    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.854 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.854    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.960 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.960    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.013 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_2/CO[3]
                         net (fo=3, unplaced)         0.430     2.443    bd_0_i/hls_inst/inst/icmp_ln41_fu_556_p2
                         LUT2 (Prop_lut2_I1_O)        0.043     2.486 r  bd_0_i/hls_inst/inst/dummy_fu_142[8]_i_2/O
                         net (fo=17, unplaced)        0.328     2.814    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[1]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_CE)      -0.178    10.297    bd_0_i/hls_inst/inst/dummy_fu_142_reg[1]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dummy_fu_142_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.074ns (47.167%)  route 1.203ns (52.833%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.249     0.786 r  bd_0_i/hls_inst/inst/tmp_end_reg_1031_reg[1]/Q
                         net (fo=2, unplaced)         0.438     1.224    bd_0_i/hls_inst/inst/tmp_end_reg_1031[1]
                         LUT4 (Prop_lut4_I1_O)        0.131     1.355 r  bd_0_i/hls_inst/inst/ap_CS_fsm[6]_i_69/O
                         net (fo=1, unplaced)         0.000     1.355    bd_0_i/hls_inst/inst/ap_CS_fsm[6]_i_69_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280     1.635 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_57/CO[3]
                         net (fo=1, unplaced)         0.007     1.642    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_57_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.695 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     1.695    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.748 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     1.748    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.801 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.801    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.854 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.854    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.907 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.907    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.960 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.960    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.013 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]_i_2/CO[3]
                         net (fo=3, unplaced)         0.430     2.443    bd_0_i/hls_inst/inst/icmp_ln41_fu_556_p2
                         LUT2 (Prop_lut2_I1_O)        0.043     2.486 r  bd_0_i/hls_inst/inst/dummy_fu_142[8]_i_2/O
                         net (fo=17, unplaced)        0.328     2.814    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[2]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_CE)      -0.178    10.297    bd_0_i/hls_inst/inst/dummy_fu_142_reg[2]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  7.483    




