<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › include › plat › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/plat-omap/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) Greg Lonnon 2001</span>
<span class="cm"> *  Updated for OMAP-1610 by Tony Lindgren &lt;tony@atomide.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments</span>
<span class="cm"> * Added OMAP4 support - Santosh Shilimkar &lt;santosh.shilimkar@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: The interrupt vectors for the OMAP-1509, OMAP-1510, and OMAP-1610</span>
<span class="cm"> *	 are different.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_OMAP15XX_IRQS_H</span>
<span class="cp">#define __ASM_ARCH_OMAP15XX_IRQS_H</span>

<span class="cm">/* All OMAP4 specific defines are moved to irqs-44xx.h */</span>
<span class="cp">#include &quot;irqs-44xx.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ numbers for interrupt handler 1</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: See also the OMAP-1510 and 1610 specific IRQ numbers below</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INT_CAMERA		1</span>
<span class="cp">#define INT_FIQ			3</span>
<span class="cp">#define INT_RTDX		6</span>
<span class="cp">#define INT_DSP_MMU_ABORT	7</span>
<span class="cp">#define INT_HOST		8</span>
<span class="cp">#define INT_ABORT		9</span>
<span class="cp">#define INT_BRIDGE_PRIV		13</span>
<span class="cp">#define INT_GPIO_BANK1		14</span>
<span class="cp">#define INT_UART3		15</span>
<span class="cp">#define INT_TIMER3		16</span>
<span class="cp">#define INT_DMA_CH0_6		19</span>
<span class="cp">#define INT_DMA_CH1_7		20</span>
<span class="cp">#define INT_DMA_CH2_8		21</span>
<span class="cp">#define INT_DMA_CH3		22</span>
<span class="cp">#define INT_DMA_CH4		23</span>
<span class="cp">#define INT_DMA_CH5		24</span>
<span class="cp">#define INT_DMA_LCD		25</span>
<span class="cp">#define INT_TIMER1		26</span>
<span class="cp">#define INT_WD_TIMER		27</span>
<span class="cp">#define INT_BRIDGE_PUB		28</span>
<span class="cp">#define INT_TIMER2		30</span>
<span class="cp">#define INT_LCD_CTRL		31</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP-1510 specific IRQ numbers for interrupt handler 1</span>
<span class="cm"> */</span>
<span class="cp">#define INT_1510_IH2_IRQ	0</span>
<span class="cp">#define INT_1510_RES2		2</span>
<span class="cp">#define INT_1510_SPI_TX		4</span>
<span class="cp">#define INT_1510_SPI_RX		5</span>
<span class="cp">#define INT_1510_DSP_MAILBOX1	10</span>
<span class="cp">#define INT_1510_DSP_MAILBOX2	11</span>
<span class="cp">#define INT_1510_RES12		12</span>
<span class="cp">#define INT_1510_LB_MMU		17</span>
<span class="cp">#define INT_1510_RES18		18</span>
<span class="cp">#define INT_1510_LOCAL_BUS	29</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP-1610 specific IRQ numbers for interrupt handler 1</span>
<span class="cm"> */</span>
<span class="cp">#define INT_1610_IH2_IRQ	INT_1510_IH2_IRQ</span>
<span class="cp">#define INT_1610_IH2_FIQ	2</span>
<span class="cp">#define INT_1610_McBSP2_TX	4</span>
<span class="cp">#define INT_1610_McBSP2_RX	5</span>
<span class="cp">#define INT_1610_DSP_MAILBOX1	10</span>
<span class="cp">#define INT_1610_DSP_MAILBOX2	11</span>
<span class="cp">#define INT_1610_LCD_LINE	12</span>
<span class="cp">#define INT_1610_GPTIMER1	17</span>
<span class="cp">#define INT_1610_GPTIMER2	18</span>
<span class="cp">#define INT_1610_SSR_FIFO_0	29</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP-7xx specific IRQ numbers for interrupt handler 1</span>
<span class="cm"> */</span>
<span class="cp">#define INT_7XX_IH2_FIQ		0</span>
<span class="cp">#define INT_7XX_IH2_IRQ		1</span>
<span class="cp">#define INT_7XX_USB_NON_ISO	2</span>
<span class="cp">#define INT_7XX_USB_ISO		3</span>
<span class="cp">#define INT_7XX_ICR		4</span>
<span class="cp">#define INT_7XX_EAC		5</span>
<span class="cp">#define INT_7XX_GPIO_BANK1	6</span>
<span class="cp">#define INT_7XX_GPIO_BANK2	7</span>
<span class="cp">#define INT_7XX_GPIO_BANK3	8</span>
<span class="cp">#define INT_7XX_McBSP2TX	10</span>
<span class="cp">#define INT_7XX_McBSP2RX	11</span>
<span class="cp">#define INT_7XX_McBSP2RX_OVF	12</span>
<span class="cp">#define INT_7XX_LCD_LINE	14</span>
<span class="cp">#define INT_7XX_GSM_PROTECT	15</span>
<span class="cp">#define INT_7XX_TIMER3		16</span>
<span class="cp">#define INT_7XX_GPIO_BANK5	17</span>
<span class="cp">#define INT_7XX_GPIO_BANK6	18</span>
<span class="cp">#define INT_7XX_SPGIO_WR	29</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ numbers for interrupt handler 2</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: See also the OMAP-1510 and 1610 specific IRQ numbers below</span>
<span class="cm"> */</span>
<span class="cp">#define IH2_BASE		32</span>

<span class="cp">#define INT_KEYBOARD		(1 + IH2_BASE)</span>
<span class="cp">#define INT_uWireTX		(2 + IH2_BASE)</span>
<span class="cp">#define INT_uWireRX		(3 + IH2_BASE)</span>
<span class="cp">#define INT_I2C			(4 + IH2_BASE)</span>
<span class="cp">#define INT_MPUIO		(5 + IH2_BASE)</span>
<span class="cp">#define INT_USB_HHC_1		(6 + IH2_BASE)</span>
<span class="cp">#define INT_McBSP3TX		(10 + IH2_BASE)</span>
<span class="cp">#define INT_McBSP3RX		(11 + IH2_BASE)</span>
<span class="cp">#define INT_McBSP1TX		(12 + IH2_BASE)</span>
<span class="cp">#define INT_McBSP1RX		(13 + IH2_BASE)</span>
<span class="cp">#define INT_UART1		(14 + IH2_BASE)</span>
<span class="cp">#define INT_UART2		(15 + IH2_BASE)</span>
<span class="cp">#define INT_BT_MCSI1TX		(16 + IH2_BASE)</span>
<span class="cp">#define INT_BT_MCSI1RX		(17 + IH2_BASE)</span>
<span class="cp">#define INT_SOSSI_MATCH		(19 + IH2_BASE)</span>
<span class="cp">#define INT_USB_W2FC		(20 + IH2_BASE)</span>
<span class="cp">#define INT_1WIRE		(21 + IH2_BASE)</span>
<span class="cp">#define INT_OS_TIMER		(22 + IH2_BASE)</span>
<span class="cp">#define INT_MMC			(23 + IH2_BASE)</span>
<span class="cp">#define INT_GAUGE_32K		(24 + IH2_BASE)</span>
<span class="cp">#define INT_RTC_TIMER		(25 + IH2_BASE)</span>
<span class="cp">#define INT_RTC_ALARM		(26 + IH2_BASE)</span>
<span class="cp">#define INT_MEM_STICK		(27 + IH2_BASE)</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP-1510 specific IRQ numbers for interrupt handler 2</span>
<span class="cm"> */</span>
<span class="cp">#define INT_1510_DSP_MMU	(28 + IH2_BASE)</span>
<span class="cp">#define INT_1510_COM_SPI_RO	(31 + IH2_BASE)</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP-1610 specific IRQ numbers for interrupt handler 2</span>
<span class="cm"> */</span>
<span class="cp">#define INT_1610_FAC		(0 + IH2_BASE)</span>
<span class="cp">#define INT_1610_USB_HHC_2	(7 + IH2_BASE)</span>
<span class="cp">#define INT_1610_USB_OTG	(8 + IH2_BASE)</span>
<span class="cp">#define INT_1610_SoSSI		(9 + IH2_BASE)</span>
<span class="cp">#define INT_1610_SoSSI_MATCH	(19 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DSP_MMU	(28 + IH2_BASE)</span>
<span class="cp">#define INT_1610_McBSP2RX_OF	(31 + IH2_BASE)</span>
<span class="cp">#define INT_1610_STI		(32 + IH2_BASE)</span>
<span class="cp">#define INT_1610_STI_WAKEUP	(33 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPTIMER3	(34 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPTIMER4	(35 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPTIMER5	(36 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPTIMER6	(37 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPTIMER7	(38 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPTIMER8	(39 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPIO_BANK2	(40 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPIO_BANK3	(41 + IH2_BASE)</span>
<span class="cp">#define INT_1610_MMC2		(42 + IH2_BASE)</span>
<span class="cp">#define INT_1610_CF		(43 + IH2_BASE)</span>
<span class="cp">#define INT_1610_WAKE_UP_REQ	(46 + IH2_BASE)</span>
<span class="cp">#define INT_1610_GPIO_BANK4	(48 + IH2_BASE)</span>
<span class="cp">#define INT_1610_SPI		(49 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH6	(53 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH7	(54 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH8	(55 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH9	(56 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH10	(57 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH11	(58 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH12	(59 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH13	(60 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH14	(61 + IH2_BASE)</span>
<span class="cp">#define INT_1610_DMA_CH15	(62 + IH2_BASE)</span>
<span class="cp">#define INT_1610_NAND		(63 + IH2_BASE)</span>
<span class="cp">#define INT_1610_SHA1MD5	(91 + IH2_BASE)</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP-7xx specific IRQ numbers for interrupt handler 2</span>
<span class="cm"> */</span>
<span class="cp">#define INT_7XX_HW_ERRORS	(0 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_NFIQ_PWR_FAIL	(1 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_CFCD		(2 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_CFIREQ		(3 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_I2C		(4 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_PCC		(5 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_MPU_EXT_NIRQ	(6 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_SPI_100K_1	(7 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_SYREN_SPI	(8 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_VLYNQ		(9 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_GPIO_BANK4	(10 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_McBSP1TX	(11 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_McBSP1RX	(12 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_McBSP1RX_OF	(13 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_UART_MODEM_IRDA_2 (14 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_UART_MODEM_1	(15 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_MCSI		(16 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_uWireTX		(17 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_uWireRX		(18 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_SMC_CD		(19 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_SMC_IREQ	(20 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_HDQ_1WIRE	(21 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_TIMER32K	(22 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_MMC_SDIO	(23 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_UPLD		(24 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_USB_HHC_1	(27 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_USB_HHC_2	(28 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_USB_GENI	(29 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_USB_OTG		(30 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_CAMERA_IF	(31 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_RNG		(32 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DUAL_MODE_TIMER (33 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DBB_RF_EN	(34 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_MPUIO_KEYPAD	(35 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_SHA1_MD5	(36 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_SPI_100K_2	(37 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_RNG_IDLE	(38 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_MPUIO		(39 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_LLPC_LCD_CTRL_CAN_BE_OFF	(40 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_LLPC_OE_FALLING (41 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_LLPC_OE_RISING	(42 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_LLPC_VSYNC	(43 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_WAKE_UP_REQ	(46 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH6		(53 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH7		(54 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH8		(55 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH9		(56 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH10	(57 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH11	(58 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH12	(59 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH13	(60 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH14	(61 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_DMA_CH15	(62 + IH2_BASE)</span>
<span class="cp">#define INT_7XX_NAND		(63 + IH2_BASE)</span>

<span class="cp">#define INT_24XX_SYS_NIRQ	7</span>
<span class="cp">#define INT_24XX_SDMA_IRQ0	12</span>
<span class="cp">#define INT_24XX_SDMA_IRQ1	13</span>
<span class="cp">#define INT_24XX_SDMA_IRQ2	14</span>
<span class="cp">#define INT_24XX_SDMA_IRQ3	15</span>
<span class="cp">#define INT_24XX_CAM_IRQ	24</span>
<span class="cp">#define INT_24XX_DSS_IRQ	25</span>
<span class="cp">#define INT_24XX_MAIL_U0_MPU	26</span>
<span class="cp">#define INT_24XX_DSP_UMA	27</span>
<span class="cp">#define INT_24XX_DSP_MMU	28</span>
<span class="cp">#define INT_24XX_GPIO_BANK1	29</span>
<span class="cp">#define INT_24XX_GPIO_BANK2	30</span>
<span class="cp">#define INT_24XX_GPIO_BANK3	31</span>
<span class="cp">#define INT_24XX_GPIO_BANK4	32</span>
<span class="cp">#define INT_24XX_GPIO_BANK5	33</span>
<span class="cp">#define INT_24XX_MAIL_U3_MPU	34</span>
<span class="cp">#define INT_24XX_GPTIMER1	37</span>
<span class="cp">#define INT_24XX_GPTIMER2	38</span>
<span class="cp">#define INT_24XX_GPTIMER3	39</span>
<span class="cp">#define INT_24XX_GPTIMER4	40</span>
<span class="cp">#define INT_24XX_GPTIMER5	41</span>
<span class="cp">#define INT_24XX_GPTIMER6	42</span>
<span class="cp">#define INT_24XX_GPTIMER7	43</span>
<span class="cp">#define INT_24XX_GPTIMER8	44</span>
<span class="cp">#define INT_24XX_GPTIMER9	45</span>
<span class="cp">#define INT_24XX_GPTIMER10	46</span>
<span class="cp">#define INT_24XX_GPTIMER11	47</span>
<span class="cp">#define INT_24XX_GPTIMER12	48</span>
<span class="cp">#define INT_24XX_SHA1MD5	51</span>
<span class="cp">#define INT_24XX_MCBSP4_IRQ_TX	54</span>
<span class="cp">#define INT_24XX_MCBSP4_IRQ_RX	55</span>
<span class="cp">#define INT_24XX_I2C1_IRQ	56</span>
<span class="cp">#define INT_24XX_I2C2_IRQ	57</span>
<span class="cp">#define INT_24XX_HDQ_IRQ	58</span>
<span class="cp">#define INT_24XX_MCBSP1_IRQ_TX	59</span>
<span class="cp">#define INT_24XX_MCBSP1_IRQ_RX	60</span>
<span class="cp">#define INT_24XX_MCBSP2_IRQ_TX	62</span>
<span class="cp">#define INT_24XX_MCBSP2_IRQ_RX	63</span>
<span class="cp">#define INT_24XX_SPI1_IRQ	65</span>
<span class="cp">#define INT_24XX_SPI2_IRQ	66</span>
<span class="cp">#define INT_24XX_UART1_IRQ	72</span>
<span class="cp">#define INT_24XX_UART2_IRQ	73</span>
<span class="cp">#define INT_24XX_UART3_IRQ	74</span>
<span class="cp">#define INT_24XX_USB_IRQ_GEN	75</span>
<span class="cp">#define INT_24XX_USB_IRQ_NISO	76</span>
<span class="cp">#define INT_24XX_USB_IRQ_ISO	77</span>
<span class="cp">#define INT_24XX_USB_IRQ_HGEN	78</span>
<span class="cp">#define INT_24XX_USB_IRQ_HSOF	79</span>
<span class="cp">#define INT_24XX_USB_IRQ_OTG	80</span>
<span class="cp">#define INT_24XX_MCBSP5_IRQ_TX	81</span>
<span class="cp">#define INT_24XX_MCBSP5_IRQ_RX	82</span>
<span class="cp">#define INT_24XX_MMC_IRQ	83</span>
<span class="cp">#define INT_24XX_MMC2_IRQ	86</span>
<span class="cp">#define INT_24XX_MCBSP3_IRQ_TX	89</span>
<span class="cp">#define INT_24XX_MCBSP3_IRQ_RX	90</span>
<span class="cp">#define INT_24XX_SPI3_IRQ	91</span>

<span class="cp">#define INT_243X_MCBSP2_IRQ	16</span>
<span class="cp">#define INT_243X_MCBSP3_IRQ	17</span>
<span class="cp">#define INT_243X_MCBSP4_IRQ	18</span>
<span class="cp">#define INT_243X_MCBSP5_IRQ	19</span>
<span class="cp">#define INT_243X_MCBSP1_IRQ	64</span>
<span class="cp">#define INT_243X_HS_USB_MC	92</span>
<span class="cp">#define INT_243X_HS_USB_DMA	93</span>
<span class="cp">#define INT_243X_CARKIT_IRQ	94</span>

<span class="cp">#define INT_34XX_BENCH_MPU_EMUL	3</span>
<span class="cp">#define INT_34XX_ST_MCBSP2_IRQ	4</span>
<span class="cp">#define INT_34XX_ST_MCBSP3_IRQ	5</span>
<span class="cp">#define INT_34XX_SSM_ABORT_IRQ	6</span>
<span class="cp">#define INT_34XX_SYS_NIRQ	7</span>
<span class="cp">#define INT_34XX_D2D_FW_IRQ	8</span>
<span class="cp">#define INT_34XX_L3_DBG_IRQ     9</span>
<span class="cp">#define INT_34XX_L3_APP_IRQ     10</span>
<span class="cp">#define INT_34XX_PRCM_MPU_IRQ	11</span>
<span class="cp">#define INT_34XX_MCBSP1_IRQ	16</span>
<span class="cp">#define INT_34XX_MCBSP2_IRQ	17</span>
<span class="cp">#define INT_34XX_GPMC_IRQ	20</span>
<span class="cp">#define INT_34XX_MCBSP3_IRQ	22</span>
<span class="cp">#define INT_34XX_MCBSP4_IRQ	23</span>
<span class="cp">#define INT_34XX_CAM_IRQ	24</span>
<span class="cp">#define INT_34XX_MCBSP5_IRQ	27</span>
<span class="cp">#define INT_34XX_GPIO_BANK1	29</span>
<span class="cp">#define INT_34XX_GPIO_BANK2	30</span>
<span class="cp">#define INT_34XX_GPIO_BANK3	31</span>
<span class="cp">#define INT_34XX_GPIO_BANK4	32</span>
<span class="cp">#define INT_34XX_GPIO_BANK5	33</span>
<span class="cp">#define INT_34XX_GPIO_BANK6	34</span>
<span class="cp">#define INT_34XX_USIM_IRQ	35</span>
<span class="cp">#define INT_34XX_WDT3_IRQ	36</span>
<span class="cp">#define INT_34XX_SPI4_IRQ	48</span>
<span class="cp">#define INT_34XX_SHA1MD52_IRQ	49</span>
<span class="cp">#define INT_34XX_FPKA_READY_IRQ	50</span>
<span class="cp">#define INT_34XX_SHA1MD51_IRQ	51</span>
<span class="cp">#define INT_34XX_RNG_IRQ	52</span>
<span class="cp">#define INT_34XX_I2C3_IRQ	61</span>
<span class="cp">#define INT_34XX_FPKA_ERROR_IRQ	64</span>
<span class="cp">#define INT_34XX_PBIAS_IRQ	75</span>
<span class="cp">#define INT_34XX_OHCI_IRQ	76</span>
<span class="cp">#define INT_34XX_EHCI_IRQ	77</span>
<span class="cp">#define INT_34XX_TLL_IRQ	78</span>
<span class="cp">#define INT_34XX_PARTHASH_IRQ	79</span>
<span class="cp">#define INT_34XX_MMC3_IRQ	94</span>
<span class="cp">#define INT_34XX_GPT12_IRQ	95</span>

<span class="cp">#define INT_36XX_UART4_IRQ	80</span>

<span class="cp">#define INT_35XX_HECC0_IRQ		24</span>
<span class="cp">#define INT_35XX_HECC1_IRQ		28</span>
<span class="cp">#define INT_35XX_EMAC_C0_RXTHRESH_IRQ	67</span>
<span class="cp">#define INT_35XX_EMAC_C0_RX_PULSE_IRQ	68</span>
<span class="cp">#define INT_35XX_EMAC_C0_TX_PULSE_IRQ	69</span>
<span class="cp">#define INT_35XX_EMAC_C0_MISC_PULSE_IRQ	70</span>
<span class="cp">#define INT_35XX_USBOTG_IRQ		71</span>
<span class="cp">#define INT_35XX_UART4_IRQ		84</span>
<span class="cp">#define INT_35XX_CCDC_VD0_IRQ		88</span>
<span class="cp">#define INT_35XX_CCDC_VD1_IRQ		92</span>
<span class="cp">#define INT_35XX_CCDC_VD2_IRQ		93</span>

<span class="cm">/* Max. 128 level 2 IRQs (OMAP1610), 192 GPIOs (OMAP730/850) and</span>
<span class="cm"> * 16 MPUIO lines */</span>
<span class="cp">#define OMAP_MAX_GPIO_LINES	192</span>
<span class="cp">#define IH_GPIO_BASE		(128 + IH2_BASE)</span>
<span class="cp">#define IH_MPUIO_BASE		(OMAP_MAX_GPIO_LINES + IH_GPIO_BASE)</span>
<span class="cp">#define OMAP_IRQ_END		(IH_MPUIO_BASE + 16)</span>

<span class="cm">/* External FPGA handles interrupts on Innovator boards */</span>
<span class="cp">#define	OMAP_FPGA_IRQ_BASE	(OMAP_IRQ_END)</span>
<span class="cp">#ifdef	CONFIG_MACH_OMAP_INNOVATOR</span>
<span class="cp">#define OMAP_FPGA_NR_IRQS	24</span>
<span class="cp">#else</span>
<span class="cp">#define OMAP_FPGA_NR_IRQS	0</span>
<span class="cp">#endif</span>
<span class="cp">#define OMAP_FPGA_IRQ_END	(OMAP_FPGA_IRQ_BASE + OMAP_FPGA_NR_IRQS)</span>

<span class="cm">/* External TWL4030 can handle interrupts on 2430 and 34xx boards */</span>
<span class="cp">#define	TWL4030_IRQ_BASE	(OMAP_FPGA_IRQ_END)</span>
<span class="cp">#ifdef	CONFIG_TWL4030_CORE</span>
<span class="cp">#define	TWL4030_BASE_NR_IRQS	8</span>
<span class="cp">#define	TWL4030_PWR_NR_IRQS	8</span>
<span class="cp">#else</span>
<span class="cp">#define	TWL4030_BASE_NR_IRQS	0</span>
<span class="cp">#define	TWL4030_PWR_NR_IRQS	0</span>
<span class="cp">#endif</span>
<span class="cp">#define TWL4030_IRQ_END		(TWL4030_IRQ_BASE + TWL4030_BASE_NR_IRQS)</span>
<span class="cp">#define TWL4030_PWR_IRQ_BASE	TWL4030_IRQ_END</span>
<span class="cp">#define	TWL4030_PWR_IRQ_END	(TWL4030_PWR_IRQ_BASE + TWL4030_PWR_NR_IRQS)</span>

<span class="cm">/* External TWL4030 gpio interrupts are optional */</span>
<span class="cp">#define TWL4030_GPIO_IRQ_BASE	TWL4030_PWR_IRQ_END</span>
<span class="cp">#ifdef	CONFIG_GPIO_TWL4030</span>
<span class="cp">#define TWL4030_GPIO_NR_IRQS	18</span>
<span class="cp">#else</span>
<span class="cp">#define	TWL4030_GPIO_NR_IRQS	0</span>
<span class="cp">#endif</span>
<span class="cp">#define TWL4030_GPIO_IRQ_END	(TWL4030_GPIO_IRQ_BASE + TWL4030_GPIO_NR_IRQS)</span>

<span class="cp">#define	TWL6030_IRQ_BASE	(OMAP_FPGA_IRQ_END)</span>
<span class="cp">#ifdef CONFIG_TWL4030_CORE</span>
<span class="cp">#define	TWL6030_BASE_NR_IRQS	20</span>
<span class="cp">#else</span>
<span class="cp">#define	TWL6030_BASE_NR_IRQS	0</span>
<span class="cp">#endif</span>
<span class="cp">#define TWL6030_IRQ_END		(TWL6030_IRQ_BASE + TWL6030_BASE_NR_IRQS)</span>

<span class="cp">#define TWL6040_CODEC_IRQ_BASE	TWL6030_IRQ_END</span>
<span class="cp">#ifdef CONFIG_TWL6040_CODEC</span>
<span class="cp">#define TWL6040_CODEC_NR_IRQS	6</span>
<span class="cp">#else</span>
<span class="cp">#define TWL6040_CODEC_NR_IRQS	0</span>
<span class="cp">#endif</span>
<span class="cp">#define TWL6040_CODEC_IRQ_END	(TWL6040_CODEC_IRQ_BASE + TWL6040_CODEC_NR_IRQS)</span>

<span class="cm">/* Total number of interrupts depends on the enabled blocks above */</span>
<span class="cp">#if (TWL4030_GPIO_IRQ_END &gt; TWL6040_CODEC_IRQ_END)</span>
<span class="cp">#define TWL_IRQ_END 		TWL4030_GPIO_IRQ_END</span>
<span class="cp">#else</span>
<span class="cp">#define TWL_IRQ_END		TWL6040_CODEC_IRQ_END</span>
<span class="cp">#endif</span>

<span class="cm">/* GPMC related */</span>
<span class="cp">#define OMAP_GPMC_IRQ_BASE	(TWL_IRQ_END)</span>
<span class="cp">#define OMAP_GPMC_NR_IRQS	8</span>
<span class="cp">#define OMAP_GPMC_IRQ_END	(OMAP_GPMC_IRQ_BASE + OMAP_GPMC_NR_IRQS)</span>

<span class="cm">/* PRCM IRQ handler */</span>
<span class="cp">#ifdef CONFIG_ARCH_OMAP2PLUS</span>
<span class="cp">#define OMAP_PRCM_IRQ_BASE	(OMAP_GPMC_IRQ_END)</span>
<span class="cp">#define OMAP_PRCM_NR_IRQS	64</span>
<span class="cp">#define OMAP_PRCM_IRQ_END	(OMAP_PRCM_IRQ_BASE + OMAP_PRCM_NR_IRQS)</span>
<span class="cp">#else</span>
<span class="cp">#define OMAP_PRCM_IRQ_END	OMAP_GPMC_IRQ_END</span>
<span class="cp">#endif</span>

<span class="cp">#define NR_IRQS			OMAP_PRCM_IRQ_END</span>

<span class="cp">#define OMAP_IRQ_BIT(irq)	(1 &lt;&lt; ((irq) % 32))</span>

<span class="cp">#define INTCPS_NR_MIR_REGS	3</span>
<span class="cp">#define INTCPS_NR_IRQS		96</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#ifdef CONFIG_FIQ</span>
<span class="cp">#define FIQ_START		1024</span>
<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
