============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  11:38:34 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6764 ps) Late External Delay Assertion at pin out_wait
          Group: reg2out
     Startpoint: (R) u_counter/out_index_reg[11]/clk
          Clock: (R) clk
       Endpoint: (R) out_wait
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1186                  
             Slack:=    6764                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_258_1 

#--------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                               (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  u_counter/out_index_reg[11]/clk -       -       R     (arrival)        16073     0     0       0 
  u_counter/out_index_reg[11]/q   (u)     clk->q  R     unmapped_d_flop    259     0   507     507 
  u_counter/eq_25_38/g12/z        (u)     in_0->z R     unmapped_xnor2       1     0   104     611 
  u_counter/eq_25_38/g18/z        (u)     in_3->z F     unmapped_nand4       1     0    99     710 
  u_counter/eq_25_38/g20/z        (u)     in_2->z R     unmapped_nor4        1     0    99     808 
  u_counter/mux_25_38/g1/z        (u)     sel0->z F     unmapped_bmux3      42     0   223    1031 
  u_fm/g1/z                       (u)     in_0->z R     unmapped_not         1     0    36    1067 
  u_fm/g2/z                       (u)     in_1->z R     unmapped_and2        9     0   119    1186 
  out_wait                        -       -       R     (port)               -     -     0    1186 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

