clk-mt6797-pll.c:113:12:clk_pll_is_enabled	0	static
clk-mt6797-pll.c:207:13:clk_pll_round_rate	0	static
clk-mt6797-pll.c:238:22:clk_sdm_pll_recalc_rate	0	static
clk-mt6797-pll.c:344:22:clk_arm_pll_recalc_rate	0	static
clk-mt6797-pll.c:442:13:clk_mm_pll_round_rate	0	static
clk-mt6797-pll.c:570:22:clk_univ_pll_recalc_rate	0	static
clk-mt6797-pll.c:633:13:clk_univ_pll_round_rate	0	static
clk-mt6797-pll.c:777:22:clk_aud_pll_recalc_rate	0	static
clk-mt6797-pll.c:846:13:clk_aud_pll_round_rate	0	static
clk-mt6797-pll.c:305:12:clk_sdm_pll_set_rate	80	static
clk-mt6797-pll.c:131:12:clk_pll_enable	32	static
clk-mt6797-pll.c:371:13:clk_arm_pll_set_rate_regs	64	static
clk-mt6797-pll.c:409:12:clk_arm_pll_set_rate	16	static
clk-mt6797-pll.c:469:12:clk_mm_pll_set_rate	16	static
clk-mt6797-pll.c:657:12:clk_univ_pll_set_rate	64	static
clk-mt6797-pll.c:504:12:clk_univ_pll_enable	32	static
clk-mt6797-pll.c:870:12:clk_aud_pll_set_rate	80	static
clk-mt6797-pll.c:689:12:clk_aud_pll_enable	32	static
clk-mt6797-pll.c:171:13:clk_pll_disable	48	static
clk-mt6797-pll.c:534:13:clk_univ_pll_disable	48	static
clk-mt6797-pll.c:732:13:clk_aud_pll_disable	48	static
