D:/FPGA/Verilog-Labs/053.d_latch_reset/sim/d_latch_reset.v {1 {vlog -work work -stats=none D:/FPGA/Verilog-Labs/053.d_latch_reset/sim/d_latch_reset.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module d_latch_rstn
-- Compiling module tb_d_latch_rstn

Top level modules:
	tb_d_latch_rstn

} {} {}}
