@article{Markovic2000,
title = "A general method in synthesis of pass-transistor circuits",
journal = "Microelectronics Journal",
volume = "31",
number = "11-12",
pages = "991 - 998",
year = "2000",
note = "",
issn = "0026-2692",
doi = "DOI: 10.1016/S0026-2692(00)00088-4",
url = "http://www.sciencedirect.com/science/article/B6V44-41SKBKT-N/2/727bb0d98dcdbe168bc1de8217eadf1d",
author = "D. Markovic and B. Nikolic and V. G. Oklobdzija",
keywords = "CMOS",
keywords = "Digital integrated circuits",
keywords = "Pass-transistor logic",
keywords = "Logic synthesis",
keywords = "Karnaugh maps"}

@INPROCEEDINGS{Oklobdzija1995,
title={Pass-transistor dual value logic for low-power CMOS},
author={Oklobdzija, V.G. and Duchene, B.},
booktitle={VLSI Technology, Systems, and Applications, 1995. Proceedings of Technical Papers. 1995 International Symposium on},
year={1995},
month={May-2 Jun},
volume={},
number={},
pages={341-344},
keywords={CMOS logic circuits, logic design, logic gates1 micron, DVL logic family, logic IC, low-power CMOS, pass-transistor dual value logic},
doi={10.1109/VTSA.1995.524716},
ISSN={}, }

@ARTICLE{Oklobdzija1997,
title={Synthesis of high-speed pass-transistor logic},
author={Oklobdzija, V.G. and Duchene, B.},
journal={Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on},
year={1997},
month={Nov},
volume={44},
number={11},
pages={974-976},
keywords={CMOS logic circuits, integrated circuit design, logic design, logic gatesCMOS logic, DVL gate, dual value logic gate, high-speed logic, logic synthesis, low power operation, pass-transistor logic},
doi={10.1109/82.644054},
ISSN={1057-7130}, }

@ARTICLE{Yano1990,
title={A 3.8-ns CMOS 16x16-b multiplier using complementary pass-transistor logic},
author={Yano, K. and Yamanaka, T. and Nishida, T. and Saito, M. and Shimohigashi, K. and Shimizu, A.},
journal={Solid-State Circuits, IEEE Journal of},
year={1990},
month={Apr},
volume={25},
number={2},
pages={388-395},
keywords={CMOS integrated circuits, VLSI, integrated circuit technology, integrated logic circuits, multiplying circuits16 bit, 16x,16-b multiplier, 2.6 ns, 257 mW, 3.8 ns, 4 V, 60 mW, 77 K, CMOS multiplier, CMOS output inverters, CPL, VLSI, complementary pass-transistor logic, fast multipliers, high logic functionality, lower input capacitance, multiplication time, nMOS pass-transistor logic network, supply voltage},
doi={10.1109/4.52161},
ISSN={0018-9200}, }

@ARTICLE{Abu-Khater1996,
title={Circuit techniques for CMOS low-power high-performance multipliers },
author={Abu-Khater, I.S. and Bellaouar, A. and Elmasry, M.I.},
journal={Solid-State Circuits, IEEE Journal of},
year={1996},
month={Oct},
volume={31},
number={10},
pages={1535-1546},
keywords={CMOS logic circuits, digital arithmetic, encoding, integrated circuit design, logic design, multiplying circuits, 0.8 micron, Booth algorithm, Booth encoder, CMOS low-power multipliers, circuit techniques, complementary pass-transistor logic-transmission gate, full adder circuits, high-performance multipliers},
doi={10.1109/4.540066},
ISSN={0018-9200}, }

@INPROCEEDINGS{Cheung1997,
title={High speed arithmetic design using CPL and DPL logic},
author={ Cheung, P.Y.K. and Scotti, M.V. and Blake, J. and Brewer, B. and Grisenthwaite, R. and Hitchcox, D. and Shepherd, P.},
booktitle={Solid-State Circuits Conference, 1997. ESSCIRC '97. Proceedings of the 23rd European},
year={1997},
month={Sept.},
volume={},
number={},
pages={ 360-363},
doi={},
ISSN={}, }

@ARTICLE{Suzuki1993,
title={A 1.5-ns 32-b CMOS ALU in double pass-transistor logic},
author={Suzuki, M. and Ohkubo, N. and Shinbo, T. and Yamanaka, T. and Shimizu, A. and Sasaki, K. and Nakagome, Y.},
journal={Solid-State Circuits, IEEE Journal of},
year={1993},
month={Nov},
volume={28},
number={11},
pages={1145-1151},
keywords={CMOS integrated circuits, adders, carry logic, integrated logic circuits0.25 micron, 1.5 ns, 2.5 V, 32 bit, CMOS ALU, addition time, carry propagation circuit technique, conditional carry selection, double pass-transistor logic, double-transmission characteristics, gate speed, high-speed adder, reduced supply voltage},
doi={10.1109/4.245595},
ISSN={0018-9200}, }

@INPROCEEDINGS{Yamashita2000,
title={CSPL: a capacitor-separated pass-transistor logic},
author={Yamashita, T. and Asada, K.},
booktitle={ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on},
year={2000},
month={},
volume={},
number={},
pages={29-32},
keywords={CMOS logic circuits, delays, high-speed integrated circuits, low-power electronics1.2 V, CSPL, LV operation, capacitor-separated pass-transistor logic, coupling capacitor, delay time, latching sense amplifier, optimum bias setting, pass-transistor circuit, supply voltage},
doi={10.1109/APASIC.2000.896900},
ISSN={}, }

@ARTICLE{Parameswar1996,
title={A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications},
author={Parameswar, A. and Hara, H. and Sakurai, T.},
journal={Solid-State Circuits, IEEE Journal of},
year={1996},
month={Jun},
volume={31},
number={6},
pages={804-809},
keywords={CMOS logic circuits, VLSI, multimedia systems, multiplying circuits0.4 micron, SRPL, VLSI, double metal CMOS technology, high-speed low-power logic circuit, multimedia applications, multiply and accumulate circuit, swing restored pass-transistor logic},
doi={10.1109/4.509866},
ISSN={0018-9200}, }

@ARTICLE{Matsui1994,
title={A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme},
author={Matsui, M. and Hara, H. and Uetani, Y. and Lee-Sup Kim and Nagamatsu, T. and Watanabe, Y. and Chiba, A. and Matsuda, K. and Sakurai, T.},
journal={Solid-State Circuits, IEEE Journal of},
year={1994},
month={Dec},
volume={29},
number={12},
pages={1482-1490},
keywords={CMOS logic circuits, adders, cellular arrays, data compression, digital arithmetic, digital signal processing chips, discrete cosine transforms, flip-flops, high definition television, image processing equipment, pipeline arithmetic, video coding0.5 micron, 0.8 micron, 1.6 ns, 200 MHz, 2D DCT macrocell, CMOS technology, HDTV rates, carry skip adder, delay flip-flops, differential synchronous sense-amplifier, direct realization, discrete cosine transform, distributed arithmetic, image data compression, image data decompression, nMOS differential logic, pipeline flip-flop scheme, sense-amplifying flip-flop scheme, two-dimensional DCT},
doi={10.1109/4.340421},
ISSN={0018-9200}, }

@INPROCEEDINGS{Taki1998,
title={A survey for pass-transistor logic technologies-recent researches and developments and future prospects},
author={Taki, K.},
booktitle={Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific},
year={1998},
month={Feb},
volume={},
number={},
pages={223-226},
keywords={logic design, reviewsNMOS pass-transistors, design, differential structure, pass-transistor logic technologies, single-rail structure, static circuits, synthesis},
doi={10.1109/ASPDAC.1998.669450},
ISSN={}, }

@INPROCEEDINGS{Cheng1996,
title={A low-power current-sensing complementary pass-transistor logic (LCSCPTL) for low-voltage high-speed applications},
author={Kuo-Hsing Cheng and Yii-Yih Liaw},
booktitle={VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on},
year={1996},
month={Jun},
volume={},
number={},
pages={16-17},
keywords={MOS logic circuits, VLSI, integrated circuit design1.2 V, LCSCPTL, MOS logic, current-sensing scheme, low-power current-sensing complementary pass-transistor logic , low-voltage high-speed applications, operation speed, portable electronic systems, power dissipation, sensing speed},
doi={10.1109/VLSIC.1996.507698},
ISSN={}, }

@ARTICLE{Pasternak1991,
title={Design of submicrometer CMOS differential pass-transistor logic circuits},
author={Pasternak, J.H. and Salama, C.A.T.},
journal={Solid-State Circuits, IEEE Journal of},
year={1991},
month={Sep},
volume={26},
number={9},
pages={1249-1258},
keywords={CMOS integrated circuits, buffer circuits, integrated logic circuits, logic design, scaling circuits, timing circuits0.8 micron, DPTL architecture, buffer, circuit speed, device scaling, differential pass-transistor logic, logic circuits, noise immunity, predischarging buffer, prescaler, signal-swing reductions, single-phase clocking scheme, submicrometer CMOS, submicron process technology},
doi={10.1109/4.84941},
ISSN={0018-9200}, }

@article{Shannon1949,
title={The synthesis of two-terminal switching circuits},
author={Shannon, C.E.},
journal={Bell System Technical Journal},
year={1949},
volume={28},
number={1},
pages={59-98}, }

@book{Rabaey2003,
author={J. Rabaey and A. Chandrakasan and B. Nikolic},
title={{Digital Integrated Circuits: A Design Perspective}},
publisher={Prentice Hall},
year={2003},
edition={2}, }

@article{Alarcon2007,
author={L.P. Alarc\'on and T.-T. Liu and M.D. Pierson and J.M. Rabaey},
title={{Exploring Very Low-Energy Logic: A Case Study}},
journal={Journal of Low Power Electronics},
year={2007},
volume={3},
number={3},
pages={223--233}, }

@article{Elmore1948,
author={W. C. Elmore},
title={{The transient analysis of damped linear networks with particular regard to wideband amplifiers}},
journal={J. Appl. Phys.},
year={1948},
volume={19},
pages={55--63}, }

@mastersthesis{Pierson2007,
Author = {Pierson, M. D. and Rabaey, J. M.},
Title = {Automated Design for Current-Mode Pass-Transistor Logic Blocks},
School = {EECS Department, University of California, Berkeley},
Year = {2007},
Month = {May},
URL = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2007/EECS-2007-70.html},
Number = {UCB/EECS-2007-70}
}

@INPROCEEDINGS{Heller1984,
author={ Heller, L. and Griffin, W. and Davis, J. and Thoma, N.},
booktitle={Solid-State Circuits Conference. Digest of Technical Papers. 1984 IEEE International}, 
title={Cascode voltage switch logic: A differential CMOS logic family},
year={1984},
month={feb},
volume={XXVII},
number={},
pages={ 16 - 17},
keywords={},
doi={},
ISSN={},}

@INPROCEEDINGS{Pelgrom1998,
author={Pelgrom, M.J.M. and Tuinhout, H.P. and Vertregt, M.},
journal={Electron Devices Meeting, 1998. IEDM '98 Technical Digest., International}, title={Transistor matching in analog CMOS applications},
year={1998},
month={dec},
volume={},
number={},
pages={915 -918},
keywords={CAD;CMOS analog circuit;MOSFET mismatch;design;transistor matching;CMOS analogue integrated circuits;MOSFET;circuit CAD;integrated circuit design;},
doi={10.1109/IEDM.1998.746503},
ISSN={},}

@INPROCEEDINGS{Pileggi2008,
author={Pileggi, L. and Keskin, G. and Xin Li and Ken Mai and Proesel, J.},
journal={Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE}, title={Mismatch analysis and statistical design at 65 nm and below},
year={2008},
month={sept.},
volume={},
number={},
pages={9 -12},
keywords={CMOS SRAM sense amplifiers;NMOS threshold voltage;PMOS threshold voltage;Pelgrom model;input offset voltage;linear statistical response surface model;mismatch analysis;post-manufacturing configuration;random mismatch control;size 65 nm;statistical design;transistor sizing;CMOS integrated circuits;SRAM chips;amplifiers;integrated circuit design;response surface methodology;statistical analysis;},
doi={10.1109/CICC.2008.4672006},
ISSN={},}

@ARTICLE{Chu1986,
author={ Chu, K.M. and Pulfrey, D.L.},
journal={Solid-State Circuits, IEEE Journal of}, title={Design procedures for differential cascode voltage switch circuits},
year={1986},
month={dec},
volume={21},
number={6},
pages={ 1082 - 1087},
keywords={ CMOS integrated circuits; Integrated logic circuits; Logic design; integrated logic circuits; logic design;},
doi={},
ISSN={0018-9200},}

@ARTICLE{Rubinstein1983,
author={Rubinstein, J. and Penfield, P. and Horowitz, M.A.},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, title={Signal Delay in RC Tree Networks},
year={1983},
month={july},
volume={2},
number={3},
pages={ 202 - 211},
keywords={},
doi={},
ISSN={0278-0070},}

@INPROCEEDINGS{Shams1996,
author={Shams, M. and Ebergen, J.C. and Elmasry, M.I.},
booktitle={Low Power Electronics and Design, 1996., International Symposium on}, title={A comparison of CMOS implementations of an asynchronous circuits primitive: the C-element},
year={1996},
month={12-14},
volume={},
number={},
pages={93 -96},
keywords={C-element;CMOS asynchronous control circuit;area;delay;energy efficiency;primitive;CMOS logic circuits;asynchronous circuits;},
doi={10.1109/LPE.1996.542737},
ISSN={},}

@article{Sutherland1989,
 author = {Sutherland, I. E.},
 title = {Micropipelines},
 journal = {Commun. ACM},
 volume = {32},
 number = {6},
 year = {1989},
 issn = {0001-0782},
 pages = {720--738},
 doi = {http://doi.acm.org/10.1145/63526.63532},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@ARTICLE{Liu2009,
author={Tsung-Te Liu and Alarcon, L.P. and Pierson, M.D. and Rabaey, J.M.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, title={Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic},
year={2009},
month={july },
volume={17},
number={7},
pages={883 -892},
keywords={90-nm CMOS;SAPTL;VLSI;asynchronous computing;bundled data;dual-rail handshaking protocol;energy-delay characteristics;low-energy asynchronous logic topology;low-leakage pass transistor networks;self-timing;sense amplifier-based pass transistor logic;CMOS logic circuits;VLSI;amplifiers;asynchronous circuits;electronic engineering computing;leakage currents;timing circuits;transistor circuits;},
doi={10.1109/TVLSI.2008.2012054},
ISSN={1063-8210},}

@INPROCEEDINGS{Walma2007,
author={Walma, M.},
booktitle={Computer Communications and Networks, 2007. ICCCN 2007. Proceedings of 16th International Conference on}, title={Pipelined Cyclic Redundancy Check (CRC) Calculation},
year={2007},
month={aug.},
volume={},
number={},
pages={365 -370},
keywords={CRC;IPv4 packets;cyclic redundancy check;pipelining;cyclic codes;cyclic redundancy check codes;},
doi={10.1109/ICCCN.2007.4317846},
ISSN={1095-2055},}

@ARTICLE{Campobello2003,
author={Campobello, G. and Patane, G. and Russo, M.},
journal={Computers, IEEE Transactions on}, title={Parallel CRC realization},
year={2003},
month={oct.},
volume={52},
number={10},
pages={ 1312 - 1319},
keywords={ circuits; high-level parametric codes; high-speed hardware; parallel CRC checksums; polynomial generator; recursive formula; cyclic redundancy check codes; parallel architectures; polynomials;},
doi={10.1109/TC.2003.1234528},
ISSN={0018-9340},}

@manual{ITUX251996,
title={Recommendation X.25},
organization={Telecommunication Standardization Sector of ITU},
year={1996},
month={oct},
}

@article{Enz1995,
author = {Enz, Christian C. and Krummenacher, Fran\c{c}ois and Vittoz, Eric A.},
title = {An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications},
journal = {Analog Integr. Circuits Signal Process.},
volume = {8},
number = {1},
year = {1995},
issn = {0925-1030},
pages = {83--114},
doi = {http://dx.doi.org/10.1007/BF01239381},
publisher = {Kluwer Academic Publishers},
address = {Hingham, MA, USA},
}

@ARTICLE{Markovic2010,
author={Markovic, D. and Wang, C.C. and Alarcon, L.P. and Tsung-Te Liu and Rabaey, J.M.},
journal={Proceedings of the IEEE}, title={Ultralow-Power Design in Near-Threshold Region},
year={2010},
month={feb. },
volume={98},
number={2},
pages={237 -252},
keywords={CMOS;chip synthesis;energy reduction;energy-delay modeling framework;leakage-dominated ultralow-power designs;minimum-energy point;near-threshold region;pass-transistor based logic family;supply voltage;time multiplexing;transistor sizing;CMOS digital integrated circuits;logic circuits;logic design;low-power electronics;transistors;},
doi={10.1109/JPROC.2009.2035453},
ISSN={0018-9219},}

@ARTICLE{Tajalli2008, 
author={Tajalli, A. and Brauer, E.J. and Leblebici, Y. and Vittoz, E.}, 
journal={Solid-State Circuits, IEEE Journal of}, title={Subthreshold Source-Coupled Logic Circuits for Ultra-Low-Power Applications}, 
year={2008}, 
month={jul.}, 
volume={43}, 
number={7}, 
pages={1699 -1710}, 
keywords={CMOS integrated circuits;CMOS logic circuit;current-mode logic;pMOS transistors;power-delay product;source-coupled logic circuit topology;subthreshold source-coupled logic circuits;tail bias current;ultra-low-power applications;weak inversion;CMOS integrated circuits;CMOS logic circuits;coupled circuits;current-mode circuits;low-power electronics;}, 
doi={10.1109/JSSC.2008.922709}, 
ISSN={0018-9200},}
