Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Oct  8 18:04:22 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file down_counter_5236_control_sets_placed.rpt
| Design       : down_counter_5236
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            4 |
| No           | No                    | Yes                    |              70 |           10 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+--------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+---------------+--------------------+------------------+----------------+
|  sysclk_IBUF_BUFG |               | seg_sel[0]_i_1_n_0 |                1 |              2 |
|  clk_reg_n_0      |               | c_cnt[27]_i_2_n_0  |                3 |             12 |
|  sysclk_IBUF_BUFG |               |                    |                4 |             18 |
|  sysclk_IBUF_BUFG |               | c_cnt[27]_i_2_n_0  |                7 |             58 |
+-------------------+---------------+--------------------+------------------+----------------+


