#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x132604a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x132604bf0 .scope module, "fact" "fact" 3 3;
 .timescale -9 -10;
P_0x600002b64d40 .param/l "BITS" 0 3 3, +C4<00000000000000000000000000001000>;
v0x600000c61c20_0 .var "clk", 0 0;
v0x600000c61cb0_0 .var/i "i", 31 0;
v0x600000c61d40_0 .var "ie", 0 0;
v0x600000c61dd0_0 .var "inp", 0 7;
v0x600000c61e60_0 .net "oe", 0 0, v0x600000c60750_0;  1 drivers
v0x600000c61ef0_0 .net "out", 0 7, L_0x600000f60320;  1 drivers
E_0x600002b64780 .event anyedge, v0x600000c60750_0;
S_0x13260aae0 .scope module, "f" "Factorial" 3 11, 4 1 0, S_0x132604bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "INP";
    .port_info 2 /INPUT 1 "IE";
    .port_info 3 /OUTPUT 8 "OUT";
    .port_info 4 /OUTPUT 1 "OE";
P_0x13260ac50 .param/l "BITS" 0 4 1, +C4<00000000000000000000000000001000>;
P_0x13260ac90 .param/l "false" 1 4 9, C4<0>;
P_0x13260acd0 .param/l "one" 1 4 12, +C4<00000001>;
P_0x13260ad10 .param/l "true" 1 4 10, C4<1>;
P_0x13260ad50 .param/l "zero" 1 4 11, +C4<00000000>;
v0x600000c615f0_0 .net "CLK", 0 0, v0x600000c61c20_0;  1 drivers
v0x600000c61680_0 .net "IE", 0 0, v0x600000c61d40_0;  1 drivers
v0x600000c61710_0 .net "INP", 7 0, v0x600000c61dd0_0;  1 drivers
v0x600000c617a0_0 .net "OE", 0 0, v0x600000c60750_0;  alias, 1 drivers
v0x600000c61830_0 .net "OUT", 7 0, L_0x600000f60320;  alias, 1 drivers
v0x600000c618c0_0 .net "ctr_init", 0 0, v0x600000c60870_0;  1 drivers
v0x600000c61950_0 .net "ctr_oe", 0 0, v0x600000c60990_0;  1 drivers
v0x600000c619e0_0 .net "ctr_out", 7 0, v0x600000c60a20_0;  1 drivers
v0x600000c61a70_0 .net "mlt_oe", 0 0, v0x600000c60f30_0;  1 drivers
v0x600000c61b00_0 .net "mlt_out", 7 0, L_0x600000f603c0;  1 drivers
v0x600000c61b90_0 .net "mux_oe", 0 0, L_0x600001565500;  1 drivers
S_0x13260ad90 .scope module, "ctr" "Counter" 4 22, 5 1 0, S_0x13260aae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "INP";
    .port_info 2 /INPUT 1 "IE";
    .port_info 3 /OUTPUT 8 "OUT";
    .port_info 4 /OUTPUT 1 "OE";
    .port_info 5 /INPUT 1 "DECR";
    .port_info 6 /INPUT 8 "STOP";
    .port_info 7 /INPUT 1 "CE";
    .port_info 8 /OUTPUT 1 "INIT";
    .port_info 9 /OUTPUT 1 "DONE";
P_0x600001066300 .param/l "BITS" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x600001066340 .param/l "one" 1 5 12, +C4<00000001>;
enum0x600001064680 .enum2/s (32)
   "StTST" 0,
   "StOE1" 1,
   "StOE0" 2,
   "StCNT" 3,
   "StEND" 4
 ;
v0x600000c605a0_0 .net "CE", 0 0, v0x600000c60f30_0;  alias, 1 drivers
v0x600000c60630_0 .net "CLK", 0 0, v0x600000c61c20_0;  alias, 1 drivers
L_0x148070058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000c606c0_0 .net "DECR", 0 0, L_0x148070058;  1 drivers
v0x600000c60750_0 .var "DONE", 0 0;
v0x600000c607e0_0 .net "IE", 0 0, v0x600000c61d40_0;  alias, 1 drivers
v0x600000c60870_0 .var "INIT", 0 0;
v0x600000c60900_0 .net "INP", 7 0, v0x600000c61dd0_0;  alias, 1 drivers
v0x600000c60990_0 .var "OE", 0 0;
v0x600000c60a20_0 .var "OUT", 7 0;
L_0x1480700a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x600000c60ab0_0 .net "STOP", 7 0, L_0x1480700a0;  1 drivers
v0x600000c60b40_0 .var/2s "curr", 31 0;
v0x600000c60bd0_0 .var/2s "next", 31 0;
E_0x600002b67e80/0 .event anyedge, v0x600000c60b40_0, v0x600000c606c0_0, v0x600000c60a20_0, v0x600000c60ab0_0;
E_0x600002b67e80/1 .event anyedge, v0x600000c605a0_0;
E_0x600002b67e80 .event/or E_0x600002b67e80/0, E_0x600002b67e80/1;
E_0x600002b67ec0 .event posedge, v0x600000c607e0_0, v0x600000c60630_0;
S_0x13260af00 .scope module, "mlt" "Multiplier" 4 31, 6 1 0, S_0x13260aae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /INPUT 1 "IEA";
    .port_info 4 /INPUT 1 "IEB";
    .port_info 5 /OUTPUT 8 "Y";
    .port_info 6 /OUTPUT 1 "OE";
P_0x600002b67f00 .param/l "BITS" 0 6 1, +C4<00000000000000000000000000001000>;
enum0x600001064780 .enum2/s (32)
   "StINIT" 0,
   "StA" 1,
   "StB" 2,
   "StOE" 3
 ;
v0x600000c60c60_0 .net "A", 7 0, L_0x600000f60320;  alias, 1 drivers
v0x600000c60cf0_0 .net "B", 7 0, v0x600000c60a20_0;  alias, 1 drivers
v0x600000c60d80_0 .net "CLK", 0 0, v0x600000c61c20_0;  alias, 1 drivers
v0x600000c60e10_0 .net "IEA", 0 0, L_0x600001565500;  alias, 1 drivers
v0x600000c60ea0_0 .net "IEB", 0 0, v0x600000c60990_0;  alias, 1 drivers
v0x600000c60f30_0 .var "OE", 0 0;
v0x600000c60fc0_0 .net "Y", 7 0, L_0x600000f603c0;  alias, 1 drivers
v0x600000c61050_0 .var "a", 7 0;
v0x600000c610e0_0 .var "b", 7 0;
v0x600000c61170_0 .var/2s "state", 31 0;
E_0x600002b67fc0 .event posedge, v0x600000c60630_0;
L_0x600000f603c0 .arith/mult 8, v0x600000c61050_0, v0x600000c610e0_0;
S_0x13260b070 .scope module, "mux" "Multiplexer" 4 15, 7 1 0, S_0x13260aae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 8 "Y";
    .port_info 4 /INPUT 1 "IE";
    .port_info 5 /OUTPUT 1 "OE";
    .port_info 6 /INPUT 1 "SEL";
P_0x600002b68040 .param/l "BITS" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x600001565500 .functor BUFZ 1, v0x600000c60990_0, C4<0>, C4<0>, C4<0>;
v0x600000c61200_0 .net "A", 7 0, L_0x600000f603c0;  alias, 1 drivers
L_0x148070010 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x600000c61290_0 .net "B", 7 0, L_0x148070010;  1 drivers
v0x600000c61320_0 .net "CLK", 0 0, v0x600000c61c20_0;  alias, 1 drivers
v0x600000c613b0_0 .net "IE", 0 0, v0x600000c60990_0;  alias, 1 drivers
v0x600000c61440_0 .net "OE", 0 0, L_0x600001565500;  alias, 1 drivers
v0x600000c614d0_0 .net "SEL", 0 0, v0x600000c60870_0;  alias, 1 drivers
v0x600000c61560_0 .net "Y", 7 0, L_0x600000f60320;  alias, 1 drivers
L_0x600000f60320 .functor MUXZ 8, L_0x600000f603c0, L_0x148070010, v0x600000c60870_0, C4<>;
    .scope S_0x13260ad90;
T_0 ;
    %wait E_0x600002b67ec0;
    %load/vec4 v0x600000c607e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c60870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c60990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c60750_0, 0;
    %load/vec4 v0x600000c60900_0;
    %assign/vec4 v0x600000c60a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c60b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000c60bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c60990_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c60870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c60990_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c60750_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x600000c606c0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %load/vec4 v0x600000c60a20_0;
    %subi 1, 0, 8;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %load/vec4 v0x600000c60a20_0;
    %addi 1, 0, 8;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %assign/vec4 v0x600000c60a20_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0x600000c60bd0_0;
    %assign/vec4 v0x600000c60b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13260ad90;
T_1 ;
    %wait E_0x600002b67e80;
    %load/vec4 v0x600000c60b40_0;
    %store/vec4 v0x600000c60bd0_0, 0, 32;
    %load/vec4 v0x600000c60b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x600000c606c0_0;
    %or/r;
    %flag_set/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0x600000c60a20_0;
    %load/vec4 v0x600000c60ab0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_1.9, 5;
    %load/vec4 v0x600000c60a20_0;
    %and/r;
    %or;
T_1.9;
    %jmp/1 T_1.8, 9;
T_1.7 ; End of true expr.
    %load/vec4 v0x600000c60ab0_0;
    %load/vec4 v0x600000c60a20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_1.8, 9;
 ; End of false expr.
    %blend;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600000c60bd0_0, 0, 32;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000c60bd0_0, 0, 32;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x600000c605a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600000c60bd0_0, 0, 32;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x600000c605a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600000c60bd0_0, 0, 32;
T_1.12 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000c60bd0_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13260af00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c61170_0, 0;
    %end;
    .thread T_2;
    .scope S_0x13260af00;
T_3 ;
    %wait E_0x600002b67fc0;
    %load/vec4 v0x600000c61170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c60f30_0, 0;
    %load/vec4 v0x600000c60e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x600000c60ea0_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x600000c60c60_0;
    %assign/vec4 v0x600000c61050_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600000c61170_0, 0;
T_3.5 ;
    %load/vec4 v0x600000c60e10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0x600000c60ea0_0;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x600000c60cf0_0;
    %assign/vec4 v0x600000c610e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x600000c61170_0, 0;
T_3.8 ;
    %load/vec4 v0x600000c60e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0x600000c60ea0_0;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x600000c60c60_0;
    %assign/vec4 v0x600000c61050_0, 0;
    %load/vec4 v0x600000c60cf0_0;
    %assign/vec4 v0x600000c610e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x600000c61170_0, 0;
T_3.11 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x600000c60ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x600000c60cf0_0;
    %assign/vec4 v0x600000c610e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x600000c61170_0, 0;
T_3.14 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x600000c60e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x600000c60c60_0;
    %assign/vec4 v0x600000c61050_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x600000c61170_0, 0;
T_3.16 ;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000c60f30_0, 0;
    %load/vec4 v0x600000c60f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.21, 10;
    %load/vec4 v0x600000c60e10_0;
    %nor/r;
    %and;
T_3.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.20, 9;
    %load/vec4 v0x600000c60ea0_0;
    %nor/r;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c61170_0, 0;
T_3.18 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x132604bf0;
T_4 ;
    %delay 75, 0;
    %load/vec4 v0x600000c61c20_0;
    %inv;
    %store/vec4 v0x600000c61c20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x132604bf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c61c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000c61cb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x600000c61cb0_0;
    %cmpi/s 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c61d40_0, 0, 1;
    %load/vec4 v0x600000c61cb0_0;
    %pad/s 8;
    %store/vec4 v0x600000c61dd0_0, 0, 8;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c61d40_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x600000c61e60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x600002b64780;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call/w 3 28 "$display", "fact(%1d)=%1d", v0x600000c61dd0_0, v0x600000c61ef0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600000c61cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600000c61cb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 30 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "test.v";
    "Fact.v";
    "ctr.v";
    "mlt.v";
    "mux.v";
