// Seed: 1554798196
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    output tri id_14,
    output wand id_15,
    input wire id_16
);
  wire id_18;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd66,
    parameter id_9  = 32'd98
) (
    input uwire id_0,
    output supply0 id_1,
    input wor id_2,
    output wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wire id_7,
    input tri0 id_8,
    input wor _id_9,
    output wire id_10,
    input uwire _id_11,
    input uwire id_12,
    output tri1 id_13,
    input wire id_14,
    input tri0 id_15,
    input tri0 id_16,
    output wire id_17,
    output wire id_18
);
  wire id_20, id_21, id_22, id_23;
  wire [id_11 : id_9] id_24, id_25;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_14,
      id_7,
      id_12,
      id_13,
      id_14,
      id_12,
      id_2,
      id_8,
      id_15,
      id_7,
      id_6,
      id_15,
      id_5,
      id_17,
      id_6
  );
endmodule
