Timing Analyzer report for wishbone_cycy10_soc
Mon Jun 15 22:55:15 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 36. Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; wishbone_cycy10_soc                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Mon Jun 15 22:55:04 2020 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; clk                                                 ; Base      ; 83.330 ; 12.0 MHz  ; 0.000 ; 41.665 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { clk }                                                 ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 49.998 ; 20.0 MHz  ; 0.000 ; 24.999 ; 50.00      ; 3         ; 5           ;       ;        ;           ;            ; false    ; clk    ; ip_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 99.996 ; 10.0 MHz  ; 0.000 ; 49.998 ; 50.00      ; 6         ; 5           ;       ;        ;           ;            ; false    ; clk    ; ip_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll0|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 24.28 MHz ; 24.28 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 66.13 MHz ; 66.13 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.597 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 27.841 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 24.648 ; 0.000         ;
; clk                                                 ; 41.588 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.472 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 19.597 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.198     ; 30.224     ;
; 19.825 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.192     ; 30.002     ;
; 19.845 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 29.998     ;
; 19.961 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.198     ; 29.860     ;
; 19.999 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.818     ;
; 19.999 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.818     ;
; 19.999 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.818     ;
; 19.999 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.818     ;
; 19.999 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.818     ;
; 19.999 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.818     ;
; 20.011 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.198     ; 29.810     ;
; 20.017 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.199     ; 29.803     ;
; 20.073 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.170     ; 29.776     ;
; 20.140 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[13]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.192     ; 29.687     ;
; 20.171 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[3]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.199     ; 29.649     ;
; 20.207 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.200     ; 29.612     ;
; 20.207 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.200     ; 29.612     ;
; 20.207 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.200     ; 29.612     ;
; 20.209 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 29.634     ;
; 20.247 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.592     ;
; 20.247 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.592     ;
; 20.247 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.592     ;
; 20.247 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.592     ;
; 20.247 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.592     ;
; 20.247 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.592     ;
; 20.259 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 29.584     ;
; 20.265 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.177     ; 29.577     ;
; 20.295 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.522     ;
; 20.295 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.522     ;
; 20.329 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_valid ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.489     ;
; 20.329 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_id    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.489     ;
; 20.388 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[13]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.170     ; 29.461     ;
; 20.410 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[6]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.192     ; 29.417     ;
; 20.419 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[3]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.177     ; 29.423     ;
; 20.421 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.199     ; 29.399     ;
; 20.451 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.198     ; 29.370     ;
; 20.455 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 29.386     ;
; 20.455 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 29.386     ;
; 20.455 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 29.386     ;
; 20.487 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[0]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.196     ; 29.336     ;
; 20.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[23]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.207     ; 29.311     ;
; 20.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[21]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.207     ; 29.311     ;
; 20.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[22]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.207     ; 29.311     ;
; 20.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.296     ;
; 20.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.180     ; 29.296     ;
; 20.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.208     ; 29.268     ;
; 20.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.208     ; 29.268     ;
; 20.543 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.208     ; 29.268     ;
; 20.557 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 29.260     ;
; 20.561 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.257     ;
; 20.577 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_id    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.179     ; 29.263     ;
; 20.577 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_valid ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.179     ; 29.263     ;
; 20.600 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.218     ;
; 20.600 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.218     ;
; 20.658 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[6]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.170     ; 29.191     ;
; 20.661 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|conf7[8]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.203     ; 29.155     ;
; 20.669 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.177     ; 29.173     ;
; 20.679 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.192     ; 29.148     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[25]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[23]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[26]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[21]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[31]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 29.130     ;
; 20.735 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[0]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.174     ; 29.110     ;
; 20.749 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; config_string_and_timer:config_string_and_timer0|mtimecmp[22]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.185     ; 29.085     ;
; 20.749 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; config_string_and_timer:config_string_and_timer0|mtimecmp[23]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.185     ; 29.085     ;
; 20.749 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; config_string_and_timer:config_string_and_timer0|mtimecmp[21]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.185     ; 29.085     ;
; 20.785 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.196     ; 29.038     ;
; 20.789 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.195     ; 29.035     ;
; 20.791 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.186     ; 29.042     ;
; 20.791 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.186     ; 29.042     ;
; 20.791 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.186     ; 29.042     ;
; 20.793 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.192     ; 29.034     ;
; 20.814 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[9]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.198     ; 29.007     ;
; 20.815 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.198     ; 29.006     ;
; 20.821 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[21]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.208     ; 28.990     ;
; 20.832 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[8]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.196     ; 28.991     ;
; 20.848 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.179     ; 28.992     ;
; 20.848 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.179     ; 28.992     ;
; 20.853 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 28.964     ;
; 20.853 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 28.964     ;
; 20.853 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 28.964     ;
; 20.853 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 28.964     ;
; 20.853 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 28.964     ;
; 20.853 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 28.964     ;
; 20.865 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.198     ; 28.956     ;
; 20.871 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.199     ; 28.949     ;
; 20.875 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtime[59]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 28.943     ;
; 20.875 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtime[56]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 28.943     ;
; 20.876 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtime[60]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 28.942     ;
; 20.876 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtime[62]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 28.942     ;
; 20.877 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtime[61]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 28.941     ;
; 20.877 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtime[63]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 28.941     ;
; 20.909 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|conf7[8]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.181     ; 28.929     ;
; 20.921 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.202     ; 28.896     ;
; 20.925 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.201     ; 28.893     ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 27.841 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.186     ; 21.992     ;
; 28.073 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.186     ; 21.760     ;
; 28.074 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.186     ; 21.759     ;
; 28.130 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.694     ;
; 28.135 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.689     ;
; 28.137 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.687     ;
; 28.139 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.685     ;
; 28.140 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.684     ;
; 28.142 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.682     ;
; 28.143 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.681     ;
; 28.152 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.194     ; 21.673     ;
; 28.153 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.671     ;
; 28.165 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.659     ;
; 28.170 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.652     ;
; 28.184 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.638     ;
; 28.233 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.589     ;
; 28.244 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.578     ;
; 28.246 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.576     ;
; 28.264 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.559     ;
; 28.267 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.556     ;
; 28.283 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.541     ;
; 28.326 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.504     ;
; 28.361 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.469     ;
; 28.361 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.469     ;
; 28.362 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.462     ;
; 28.363 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.461     ;
; 28.365 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.465     ;
; 28.367 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.457     ;
; 28.368 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.456     ;
; 28.369 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.455     ;
; 28.370 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.454     ;
; 28.372 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.452     ;
; 28.372 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.452     ;
; 28.373 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.451     ;
; 28.374 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.450     ;
; 28.375 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.449     ;
; 28.375 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.449     ;
; 28.376 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.448     ;
; 28.382 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.448     ;
; 28.385 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.439     ;
; 28.386 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.438     ;
; 28.391 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.191     ; 21.437     ;
; 28.396 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.186     ; 21.437     ;
; 28.398 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.426     ;
; 28.402 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.420     ;
; 28.403 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.419     ;
; 28.415 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.408     ;
; 28.416 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.406     ;
; 28.417 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.405     ;
; 28.417 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.405     ;
; 28.418 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.405     ;
; 28.419 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.405     ;
; 28.420 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.403     ;
; 28.424 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.400     ;
; 28.425 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.398     ;
; 28.441 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.375     ;
; 28.446 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.370     ;
; 28.448 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.368     ;
; 28.450 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.374     ;
; 28.451 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.365     ;
; 28.453 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.363     ;
; 28.454 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.362     ;
; 28.464 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.352     ;
; 28.464 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.198     ; 21.357     ;
; 28.465 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.357     ;
; 28.466 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.356     ;
; 28.466 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.198     ; 21.355     ;
; 28.466 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.198     ; 21.355     ;
; 28.469 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.198     ; 21.352     ;
; 28.476 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.346     ;
; 28.477 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.345     ;
; 28.478 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.344     ;
; 28.479 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.197     ; 21.343     ;
; 28.481 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.205     ; 21.333     ;
; 28.495 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.205     ; 21.319     ;
; 28.496 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.327     ;
; 28.497 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.326     ;
; 28.498 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.318     ;
; 28.499 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.324     ;
; 28.499 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.325     ;
; 28.500 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.196     ; 21.323     ;
; 28.503 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.203     ; 21.313     ;
; 28.503 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.321     ;
; 28.504 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.320     ;
; 28.505 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.319     ;
; 28.506 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.318     ;
; 28.510 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.314     ;
; 28.512 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.312     ;
; 28.515 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.309     ;
; 28.515 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.315     ;
; 28.516 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.195     ; 21.308     ;
; 28.519 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.190     ; 21.310     ;
; 28.521 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.309     ;
; 28.525 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.305     ;
; 28.544 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.205     ; 21.270     ;
; 28.546 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.190     ; 21.283     ;
; 28.555 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.205     ; 21.259     ;
; 28.557 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.205     ; 21.257     ;
; 28.558 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.272     ;
; 28.559 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.189     ; 21.271     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|div:div0|dividend[0]                        ; openriscv:openriscv0|div:div0|dividend[0]                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|div:div0|dividend[32]                       ; openriscv:openriscv0|div:div0|dividend[32]                       ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|div:div0|ready_o                            ; openriscv:openriscv0|div:div0|ready_o                            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; openriscv:openriscv0|div:div0|state.00                           ; openriscv:openriscv0|div:div0|state.00                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; openriscv:openriscv0|div:div0|opdata1[11]                        ; openriscv:openriscv0|div:div0|rem_o[11]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; openriscv:openriscv0|div:div0|opdata1[20]                        ; openriscv:openriscv0|div:div0|rem_o[20]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; openriscv:openriscv0|div:div0|opdata1[1]                         ; openriscv:openriscv0|div:div0|rem_o[1]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; openriscv:openriscv0|div:div0|opdata1[23]                        ; openriscv:openriscv0|div:div0|rem_o[23]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; openriscv:openriscv0|div:div0|opdata1[21]                        ; openriscv:openriscv0|div:div0|rem_o[21]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.507 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[2]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.799      ;
; 0.508 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[8]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[11]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[1]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[26]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[23]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[20]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[21]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[16]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[22]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.803      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|req_st.00                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|req_st.00                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[3]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[3]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|grey_wr_ptr[2]                                ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|grey_wr_ptr[2]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|full_q                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|full_q                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[2]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[2]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|full_q                                        ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|full_q                                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|cntr1[1]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|cntr1[1]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[1]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[1]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[1]                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[1]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 94.914 ns




+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+-----------+-----------------+-----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                          ; Note ;
+-----------+-----------------+-----------------------------------------------------+------+
; 26.11 MHz ; 26.11 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 69.63 MHz ; 69.63 MHz       ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 21.066 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 29.277 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 24.655 ; 0.000         ;
; clk                                                 ; 41.600 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.494 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 21.066 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.174     ; 28.780     ;
; 21.297 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.157     ; 28.566     ;
; 21.348 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.168     ; 28.504     ;
; 21.427 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.174     ; 28.419     ;
; 21.476 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.366     ;
; 21.476 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.366     ;
; 21.476 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.366     ;
; 21.476 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.366     ;
; 21.476 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.366     ;
; 21.476 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.366     ;
; 21.497 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.175     ; 28.348     ;
; 21.523 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.174     ; 28.323     ;
; 21.579 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.151     ; 28.290     ;
; 21.619 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[3]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.175     ; 28.226     ;
; 21.658 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.157     ; 28.205     ;
; 21.680 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 28.164     ;
; 21.680 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 28.164     ;
; 21.680 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 28.164     ;
; 21.688 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[13]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.168     ; 28.164     ;
; 21.707 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 28.152     ;
; 21.707 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 28.152     ;
; 21.707 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 28.152     ;
; 21.707 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 28.152     ;
; 21.707 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 28.152     ;
; 21.707 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 28.152     ;
; 21.728 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.158     ; 28.134     ;
; 21.754 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.157     ; 28.109     ;
; 21.758 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.174     ; 28.088     ;
; 21.763 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.079     ;
; 21.763 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 28.079     ;
; 21.780 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_valid ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 28.064     ;
; 21.780 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_id    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 28.064     ;
; 21.828 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.177     ; 28.015     ;
; 21.850 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[3]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.158     ; 28.012     ;
; 21.889 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.175     ; 27.956     ;
; 21.911 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.159     ; 27.950     ;
; 21.911 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.159     ; 27.950     ;
; 21.911 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.159     ; 27.950     ;
; 21.919 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[13]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.151     ; 27.950     ;
; 21.925 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[6]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.168     ; 27.927     ;
; 21.950 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.892     ;
; 21.965 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[23]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.182     ; 27.873     ;
; 21.965 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[21]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.182     ; 27.873     ;
; 21.965 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[22]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.182     ; 27.873     ;
; 21.994 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 27.865     ;
; 21.994 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.161     ; 27.865     ;
; 22.002 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.183     ; 27.835     ;
; 22.002 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.183     ; 27.835     ;
; 22.002 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.183     ; 27.835     ;
; 22.006 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[0]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.172     ; 27.842     ;
; 22.011 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_id    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.159     ; 27.850     ;
; 22.011 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_valid ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.159     ; 27.850     ;
; 22.040 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.168     ; 27.812     ;
; 22.063 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 27.781     ;
; 22.063 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 27.781     ;
; 22.110 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.171     ; 27.739     ;
; 22.119 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.174     ; 27.727     ;
; 22.120 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.158     ; 27.742     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[25]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[23]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[26]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[21]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.149 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[31]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.693     ;
; 22.156 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[6]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.151     ; 27.713     ;
; 22.168 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.674     ;
; 22.168 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.674     ;
; 22.168 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.674     ;
; 22.168 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.674     ;
; 22.168 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.674     ;
; 22.168 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.674     ;
; 22.189 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.175     ; 27.656     ;
; 22.189 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.177     ; 27.654     ;
; 22.196 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; config_string_and_timer:config_string_and_timer0|mtimecmp[22]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.165     ; 27.659     ;
; 22.196 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; config_string_and_timer:config_string_and_timer0|mtimecmp[23]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.165     ; 27.659     ;
; 22.196 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; config_string_and_timer:config_string_and_timer0|mtimecmp[21]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.165     ; 27.659     ;
; 22.215 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.174     ; 27.631     ;
; 22.232 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.172     ; 27.616     ;
; 22.233 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.166     ; 27.621     ;
; 22.233 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.166     ; 27.621     ;
; 22.233 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.166     ; 27.621     ;
; 22.237 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[0]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.155     ; 27.628     ;
; 22.238 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.181     ; 27.601     ;
; 22.238 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.181     ; 27.601     ;
; 22.238 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.181     ; 27.601     ;
; 22.238 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.181     ; 27.601     ;
; 22.238 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.181     ; 27.601     ;
; 22.238 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.181     ; 27.601     ;
; 22.252 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.168     ; 27.600     ;
; 22.259 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.583     ;
; 22.282 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[9]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.175     ; 27.563     ;
; 22.285 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.177     ; 27.558     ;
; 22.294 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.159     ; 27.567     ;
; 22.294 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.159     ; 27.567     ;
; 22.311 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.178     ; 27.531     ;
; 22.311 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[3]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.175     ; 27.534     ;
; 22.328 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtime[59]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.176     ; 27.516     ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 29.277 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.164     ; 20.579     ;
; 29.466 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.164     ; 20.390     ;
; 29.513 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.165     ; 20.342     ;
; 29.543 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.302     ;
; 29.548 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.169     ; 20.303     ;
; 29.550 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.295     ;
; 29.554 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.291     ;
; 29.554 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.291     ;
; 29.556 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.289     ;
; 29.557 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.288     ;
; 29.561 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.284     ;
; 29.563 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.281     ;
; 29.573 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.271     ;
; 29.598 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.247     ;
; 29.604 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.241     ;
; 29.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.224     ;
; 29.627 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.217     ;
; 29.630 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.214     ;
; 29.664 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.181     ;
; 29.667 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.178     ;
; 29.679 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.174     ; 20.167     ;
; 29.717 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 20.135     ;
; 29.732 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.113     ;
; 29.739 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.106     ;
; 29.743 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.102     ;
; 29.743 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.102     ;
; 29.745 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.100     ;
; 29.746 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.099     ;
; 29.750 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.095     ;
; 29.752 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.092     ;
; 29.753 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 20.099     ;
; 29.753 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 20.099     ;
; 29.761 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 20.091     ;
; 29.762 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.082     ;
; 29.771 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 20.081     ;
; 29.779 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.065     ;
; 29.781 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.063     ;
; 29.786 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.058     ;
; 29.787 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.058     ;
; 29.790 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.054     ;
; 29.790 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.054     ;
; 29.792 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.052     ;
; 29.793 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.051     ;
; 29.793 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.052     ;
; 29.793 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.164     ; 20.063     ;
; 29.797 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.047     ;
; 29.799 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 20.044     ;
; 29.799 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.046     ;
; 29.801 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 20.051     ;
; 29.802 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.043     ;
; 29.805 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.040     ;
; 29.809 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 20.034     ;
; 29.809 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.035     ;
; 29.811 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 20.034     ;
; 29.814 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 20.026     ;
; 29.816 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.028     ;
; 29.819 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.025     ;
; 29.821 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 20.019     ;
; 29.825 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 20.015     ;
; 29.825 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 20.015     ;
; 29.827 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 20.013     ;
; 29.828 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 20.012     ;
; 29.832 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 20.008     ;
; 29.834 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.181     ; 20.005     ;
; 29.834 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.010     ;
; 29.835 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.174     ; 20.011     ;
; 29.840 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 20.004     ;
; 29.844 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.181     ; 19.995     ;
; 29.847 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 19.996     ;
; 29.848 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 19.995     ;
; 29.849 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 19.994     ;
; 29.852 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 19.991     ;
; 29.853 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.992     ;
; 29.856 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 19.987     ;
; 29.856 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.989     ;
; 29.863 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 19.980     ;
; 29.866 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.177     ; 19.977     ;
; 29.868 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.174     ; 19.978     ;
; 29.869 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 19.971     ;
; 29.875 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 19.965     ;
; 29.879 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.966     ;
; 29.883 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.962     ;
; 29.884 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.961     ;
; 29.885 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.960     ;
; 29.887 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.958     ;
; 29.891 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.181     ; 19.948     ;
; 29.892 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.953     ;
; 29.893 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 19.959     ;
; 29.894 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.951     ;
; 29.898 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.181     ; 19.941     ;
; 29.899 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 19.953     ;
; 29.900 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 19.944     ;
; 29.901 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.181     ; 19.938     ;
; 29.903 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.176     ; 19.941     ;
; 29.903 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 19.949     ;
; 29.904 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 19.948     ;
; 29.906 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.168     ; 19.946     ;
; 29.915 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.175     ; 19.930     ;
; 29.935 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 19.905     ;
; 29.938 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.180     ; 19.902     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|req_st.00                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|req_st.00                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[1]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[1]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[2]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[2]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|full_q                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|full_q                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[3]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[3]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|cntr1[1]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|cntr1[1]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|pending_read                                                       ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|pending_read                                                       ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|wr_ptr[1]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[3]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[3]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|rd_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|div:div0|ready_o                            ; openriscv:openriscv0|div:div0|ready_o                            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|div:div0|dividend[0]                        ; openriscv:openriscv0|div:div0|dividend[0]                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|div:div0|dividend[32]                       ; openriscv:openriscv0|div:div0|dividend[32]                       ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; openriscv:openriscv0|div:div0|state.00                           ; openriscv:openriscv0|div:div0|state.00                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; openriscv:openriscv0|div:div0|opdata1[11]                        ; openriscv:openriscv0|div:div0|rem_o[11]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; openriscv:openriscv0|div:div0|opdata1[1]                         ; openriscv:openriscv0|div:div0|rem_o[1]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; openriscv:openriscv0|div:div0|opdata1[20]                        ; openriscv:openriscv0|div:div0|rem_o[20]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; openriscv:openriscv0|div:div0|opdata1[23]                        ; openriscv:openriscv0|div:div0|rem_o[23]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.738      ;
; 0.474 ; openriscv:openriscv0|div:div0|opdata1[21]                        ; openriscv:openriscv0|div:div0|rem_o[21]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.739      ;
; 0.477 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[11]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.743      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[8]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[2]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[20]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[26]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[21]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[1]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[16]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[18]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[22]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.747      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 95.215 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 36.683 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 40.158 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 24.717 ; 0.000         ;
; clk                                                 ; 41.251 ; 0.000         ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.755 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 36.683 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 13.224     ;
; 36.805 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 13.112     ;
; 36.805 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.092     ; 13.108     ;
; 36.821 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 13.086     ;
; 36.827 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 13.080     ;
; 36.835 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 13.069     ;
; 36.835 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 13.069     ;
; 36.835 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 13.069     ;
; 36.835 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 13.069     ;
; 36.835 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 13.069     ;
; 36.835 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 13.069     ;
; 36.846 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 13.061     ;
; 36.927 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.082     ; 12.996     ;
; 36.943 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 12.974     ;
; 36.949 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 12.968     ;
; 36.954 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[13]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.092     ; 12.959     ;
; 36.957 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.091     ; 12.957     ;
; 36.957 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.091     ; 12.957     ;
; 36.957 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.091     ; 12.957     ;
; 36.957 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.091     ; 12.957     ;
; 36.957 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.091     ; 12.957     ;
; 36.957 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.091     ; 12.957     ;
; 36.959 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.097     ; 12.949     ;
; 36.959 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.097     ; 12.949     ;
; 36.959 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.097     ; 12.949     ;
; 36.968 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 12.949     ;
; 36.977 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.930     ;
; 36.994 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.913     ;
; 36.994 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.913     ;
; 37.002 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[3]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.905     ;
; 37.020 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[0]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.096     ; 12.889     ;
; 37.025 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.879     ;
; 37.025 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[6]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.092     ; 12.888     ;
; 37.029 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_valid ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.096     ; 12.880     ;
; 37.029 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_id    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.096     ; 12.880     ;
; 37.061 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.846     ;
; 37.070 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[21]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.103     ; 12.832     ;
; 37.076 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[13]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.082     ; 12.847     ;
; 37.081 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.087     ; 12.837     ;
; 37.081 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.087     ; 12.837     ;
; 37.081 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.087     ; 12.837     ;
; 37.083 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.103     ; 12.819     ;
; 37.083 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.103     ; 12.819     ;
; 37.083 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.103     ; 12.819     ;
; 37.099 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.092     ; 12.814     ;
; 37.099 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[2]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.100     ; 12.806     ;
; 37.115 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.792     ;
; 37.116 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 12.801     ;
; 37.116 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 12.801     ;
; 37.118 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.097     ; 12.790     ;
; 37.118 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.097     ; 12.790     ;
; 37.121 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.786     ;
; 37.124 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[3]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 12.793     ;
; 37.129 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.775     ;
; 37.129 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.775     ;
; 37.129 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.775     ;
; 37.129 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.775     ;
; 37.129 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.775     ;
; 37.129 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.775     ;
; 37.135 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[23]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.102     ; 12.768     ;
; 37.135 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[21]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.102     ; 12.768     ;
; 37.135 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|mtimecmp[22]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.102     ; 12.768     ;
; 37.140 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[3] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.767     ;
; 37.142 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[0]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.086     ; 12.777     ;
; 37.147 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[6]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.082     ; 12.776     ;
; 37.147 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.095     ; 12.763     ;
; 37.151 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_id    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.086     ; 12.768     ;
; 37.151 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|wishbone_ack_valid ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.086     ; 12.768     ;
; 37.159 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[8]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.096     ; 12.750     ;
; 37.163 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.741     ;
; 37.169 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.735     ;
; 37.170 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[15]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.092     ; 12.743     ;
; 37.177 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.104     ; 12.724     ;
; 37.177 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.104     ; 12.724     ;
; 37.177 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.104     ; 12.724     ;
; 37.177 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.104     ; 12.724     ;
; 37.177 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.104     ; 12.724     ;
; 37.177 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.104     ; 12.724     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[23]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[26]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[21]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[17]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[25]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.182 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[31]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.098     ; 12.725     ;
; 37.183 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.088     ; 12.734     ;
; 37.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[7] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[4]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.101     ; 12.716     ;
; 37.192 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[21]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.093     ; 12.720     ;
; 37.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]      ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.093     ; 12.707     ;
; 37.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[15]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.093     ; 12.707     ;
; 37.205 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.093     ; 12.707     ;
; 37.221 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[9]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.094     ; 12.690     ;
; 37.228 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; config_string_and_timer:config_string_and_timer0|wishbone_data_o[19]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.103     ; 12.674     ;
; 37.235 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[4] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|conf7[8]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.100     ; 12.670     ;
; 37.237 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[11]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.100     ; 12.668     ;
; 37.240 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.087     ; 12.678     ;
; 37.240 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[11]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.087     ; 12.678     ;
; 37.243 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_aluop[5] ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_dout[12]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.998       ; -0.100     ; 12.662     ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 40.158 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.084     ; 9.763      ;
; 40.197 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.714      ;
; 40.197 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.714      ;
; 40.201 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.710      ;
; 40.204 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.707      ;
; 40.205 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.706      ;
; 40.208 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.703      ;
; 40.210 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.701      ;
; 40.212 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.699      ;
; 40.214 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.697      ;
; 40.246 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.664      ;
; 40.248 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.662      ;
; 40.252 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.658      ;
; 40.255 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.656      ;
; 40.255 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.655      ;
; 40.258 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.653      ;
; 40.260 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.650      ;
; 40.274 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.085     ; 9.646      ;
; 40.300 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.611      ;
; 40.311 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.606      ;
; 40.313 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.597      ;
; 40.313 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.597      ;
; 40.317 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.593      ;
; 40.318 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.599      ;
; 40.319 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.598      ;
; 40.320 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.590      ;
; 40.321 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.589      ;
; 40.324 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.586      ;
; 40.326 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.584      ;
; 40.327 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.590      ;
; 40.328 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.582      ;
; 40.330 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.580      ;
; 40.339 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.572      ;
; 40.341 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.569      ;
; 40.343 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.568      ;
; 40.345 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.572      ;
; 40.346 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.565      ;
; 40.348 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.563      ;
; 40.356 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.555      ;
; 40.359 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.097     ; 9.549      ;
; 40.361 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.550      ;
; 40.361 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.097     ; 9.547      ;
; 40.362 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.096     ; 9.547      ;
; 40.362 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.549      ;
; 40.362 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.097     ; 9.546      ;
; 40.363 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.097     ; 9.545      ;
; 40.363 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.548      ;
; 40.364 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.096     ; 9.545      ;
; 40.365 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.546      ;
; 40.368 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.096     ; 9.541      ;
; 40.368 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.084     ; 9.553      ;
; 40.368 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.543      ;
; 40.370 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.541      ;
; 40.371 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.539      ;
; 40.371 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.096     ; 9.538      ;
; 40.372 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.539      ;
; 40.374 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.536      ;
; 40.374 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.084     ; 9.547      ;
; 40.376 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.096     ; 9.533      ;
; 40.400 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.517      ;
; 40.406 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.511      ;
; 40.407 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.504      ;
; 40.407 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.504      ;
; 40.407 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.510      ;
; 40.411 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.500      ;
; 40.412 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.090     ; 9.503      ;
; 40.412 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.505      ;
; 40.413 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.504      ;
; 40.414 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.497      ;
; 40.414 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.503      ;
; 40.414 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.091     ; 9.500      ;
; 40.415 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.496      ;
; 40.416 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.494      ;
; 40.418 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.493      ;
; 40.420 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.491      ;
; 40.422 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.489      ;
; 40.424 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.094     ; 9.487      ;
; 40.427 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.089     ; 9.489      ;
; 40.432 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.091     ; 9.482      ;
; 40.433 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.484      ;
; 40.433 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.088     ; 9.484      ;
; 40.434 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.089     ; 9.482      ;
; 40.434 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.091     ; 9.480      ;
; 40.435 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.089     ; 9.481      ;
; 40.437 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.091     ; 9.477      ;
; 40.439 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.091     ; 9.475      ;
; 40.443 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.089     ; 9.473      ;
; 40.451 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.100     ; 9.454      ;
; 40.451 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.100     ; 9.454      ;
; 40.455 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.100     ; 9.450      ;
; 40.455 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.455      ;
; 40.456 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.454      ;
; 40.457 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.096     ; 9.452      ;
; 40.458 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.100     ; 9.447      ;
; 40.458 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.452      ;
; 40.459 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.100     ; 9.446      ;
; 40.459 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.451      ;
; 40.461 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.089     ; 9.455      ;
; 40.462 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.100     ; 9.443      ;
; 40.462 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.998       ; -0.095     ; 9.448      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|req_st.00                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|req_st.00                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.101                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|sdr_init_done                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[2]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|rank_cnt[2]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.010                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.111                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen|r2b_start                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[3]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[3]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|full_q                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|full_q                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[2]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.110                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[2]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[2]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo|wr_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|tras_cntr[2]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|xfr_st.10                               ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[1]  ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|tras_cntr[1]  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.001                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.011                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|mgmt_st.100                             ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|cntr1[1]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|cntr1[1]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank3_fsm|timer0[3]     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank2_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|rfsh_row_cnt[1]                         ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_valid    ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|wr_ptr[1]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo|rd_ptr[0]                                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.011   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|l_len[0]                                ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.010   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl|tmr0[1]                                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank1_fsm|bank_st.001   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[1]                                     ; sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo|rd_ptr[1]                                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert|rd_xfr_count[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|div:div0|dividend[0]                        ; openriscv:openriscv0|div:div0|dividend[0]                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|div:div0|dividend[32]                       ; openriscv:openriscv0|div:div0|dividend[32]                       ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; openriscv:openriscv0|mem_wb:mem_wb0|mem_cnt_o[0]                 ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|div:div0|ready_o                            ; openriscv:openriscv0|div:div0|ready_o                            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|div:div0|opdata1[1]                         ; openriscv:openriscv0|div:div0|rem_o[1]                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|div:div0|opdata1[23]                        ; openriscv:openriscv0|div:div0|rem_o[23]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|div:div0|state.00                           ; openriscv:openriscv0|div:div0|state.00                           ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|div:div0|opdata1[11]                        ; openriscv:openriscv0|div:div0|rem_o[11]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|div:div0|opdata1[20]                        ; openriscv:openriscv0|div:div0|rem_o[20]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|div:div0|opdata1[21]                        ; openriscv:openriscv0|div:div0|rem_o[21]                          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[20]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[2]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[26]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[21]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[21]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[8]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[1]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[11]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[23]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[16]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[19]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[7]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[18]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.320      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 97.804 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 19.597 ; 0.187 ; N/A      ; N/A     ; 24.648              ;
;  clk                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 41.251              ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.597 ; 0.187 ; N/A      ; N/A     ; 24.648              ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 27.841 ; 0.187 ; N/A      ; N/A     ; 49.472              ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdr_clk_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cs_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cke_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ras_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cas_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_we_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rxd_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 259705     ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 505466596  ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 204289     ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1660999925 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 259705     ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; 505466596  ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 204289     ; 0        ; 0        ; 0        ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1660999925 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 5795  ; 5795 ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; clk                                                 ; clk                                                 ; Base      ; Constrained ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cke_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cke_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 15 22:55:01 2020
Info: Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 1
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ip_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 5 -duty_cycle 50.00 -name {ip_pll0|altpll_component|auto_generated|pll1|clk[0]} {ip_pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ip_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name {ip_pll0|altpll_component|auto_generated|pll1|clk[1]} {ip_pll0|altpll_component|auto_generated|pll1|clk[1]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 83.333
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 83.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 19.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.597               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    27.841               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.648               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.588               0.000 clk 
    Info (332119):    49.472               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 94.914 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 83.333
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 83.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 21.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.066               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    29.277               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.655               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.600               0.000 clk 
    Info (332119):    49.494               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 95.215 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 83.333
    Warning (332056): Clock: ip_pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 83.330 found on PLL node: ip_pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 83.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to ip_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 36.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.683               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.158               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.717               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.251               0.000 clk 
    Info (332119):    49.755               0.000 ip_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 97.804 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Mon Jun 15 22:55:15 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:16


