{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "burst_ibuf",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "hresp_w",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "hw_reg_out",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prot_ibuf",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ram_data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ready_o",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ready_w",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "size_ibuf",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trans_ibuf",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 1,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "ibuf_inst1",
                   "line": 50,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst10",
                   "line": 59,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst11",
                   "line": 60,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst12",
                   "line": 61,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst13",
                   "line": 62,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst2",
                   "line": 51,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst3",
                   "line": 52,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst4",
                   "line": 53,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst5",
                   "line": 54,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst6",
                   "line": 55,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst7",
                   "line": 56,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst8",
                   "line": 57,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ibuf_inst9",
                   "line": 58,
                   "module":  "I_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst",
                   "line": 31,
                   "module":  "SOC_FPGA_INTF_AHB_M",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "o_buf_inst1",
                   "line": 67,
                   "module":  "O_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "o_buf_inst2",
                   "line": 68,
                   "module":  "O_BUF",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "register_inst1",
                   "line": 48,
                   "module":  "$paramod\\register\\WIDTH=s32'00000000000000000000000000000001",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "register_inst2",
                   "line": 64,
                   "module":  "$paramod\\register\\WIDTH=s32'00000000000000000000000000000001",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "register_inst3",
                   "line": 65,
                   "module":  "$paramod\\register\\WIDTH=s32'00000000000000000000000000000001",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "DEPTH",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "haddr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "burst",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "prot",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "size",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "trans",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "read_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clear",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "hresp",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "hw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf2_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf3_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf4_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf5_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf6_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf7_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf8_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf9_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf10_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf11_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf12_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf13_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ibuf14_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "primitive_example_design_7"
      }
  ],
  "modules": {
      "$paramod\\register\\WIDTH=s32'00000000000000000000000000000001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\register\\WIDTH=s32'00000000000000000000000000000001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "I_BUF": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 300,
          "module": "I_BUF",
          "parameters": [
              {
                  "name": "IOSTANDARD",
                  "value": 0 
              },
              {
                  "name": "WEAK_KEEPER",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "I",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "EN",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "O",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "O_BUF": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 730,
          "module": "O_BUF",
          "parameters": [
              {
                  "name": "DRIVE_STRENGTH",
                  "value": 0 
              },
              {
                  "name": "IOSTANDARD",
                  "value": 0 
              },
              {
                  "name": "SLEW_RATE",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "I",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "O",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "SOC_FPGA_INTF_AHB_M": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 879,
          "module": "SOC_FPGA_INTF_AHB_M",
          "ports": [
              {
                  "direction": "Input",
                  "name": "HRESETN_I",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HADDR",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HBURST",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HPROT",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HSIZE",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HTRANS",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HWDATA",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HWWRITE",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "HRDATA",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "HREADY",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "HRESP",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "HCLK",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
