<!--
::METADATA::
type: reference
topic_id: vhdl-01-introduccion
file_id: resumen-formulas-intro-vhdl
status: draft
audience: student
last_updated: 2026-01-02
difficulty: 1
tags: [cheatsheet, VHDL, referencia, sintaxis]
search_keywords: "resumen, f√≥rmulas, VHDL, cheatsheet, referencia r√°pida"
-->

> üè† **Navegaci√≥n:** [‚Üê Volver al √çndice](./02-01-Intro.md)

---

# üìã Cheatsheet: Introducci√≥n a VHDL

## Estructura B√°sica

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity nombre is
    port (
        entrada : in  std_logic;
        salida  : out std_logic
    );
end entity;

architecture behavioral of nombre is
begin
    -- implementaci√≥n
end architecture;
```

---

## Bibliotecas Esenciales

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;  -- std_logic
use IEEE.NUMERIC_STD.ALL;      -- unsigned, signed
```

‚ö†Ô∏è **NO usar:** `STD_LOGIC_ARITH`, `STD_LOGIC_UNSIGNED`

---

## Tipos de Datos Comunes

| Tipo | Uso |
|------|-----|
| `std_logic` | 1 bit |
| `std_logic_vector(n downto 0)` | n+1 bits |
| `unsigned(n downto 0)` | Aritm√©tica sin signo |
| `signed(n downto 0)` | Aritm√©tica con signo |
| `integer` | N√∫meros enteros |
| `boolean` | true/false |

---

## Valores de std_logic

| Valor | Significado |
|-------|-------------|
| '0' | Cero fuerte |
| '1' | Uno fuerte |
| 'Z' | Alta impedancia |
| '-' | Don't care |
| 'U' | No inicializado |
| 'X' | Desconocido |

---

## Modos de Puerto

| Modo | Descripci√≥n |
|------|-------------|
| `in` | Entrada (solo lectura) |
| `out` | Salida (solo escritura) |
| `inout` | Bidireccional |
| `buffer` | Salida legible (evitar) |

---

## Operadores

### L√≥gicos
```vhdl
and, or, nand, nor, xor, xnor, not
```

### Relacionales
```vhdl
=  /=  <  <=  >  >=
```

### Aritm√©ticos
```vhdl
+  -  *  /  mod  rem  **  abs
```

### Concatenaci√≥n
```vhdl
&    -- "01" & "10" = "0110"
```

---

## Asignaci√≥n de Se√±ales

### Concurrente
```vhdl
Y <= A and B;
```

### Condicional (when-else)
```vhdl
Y <= A when sel = '1' else B;
```

### Selectiva (with-select)
```vhdl
with sel select
    Y <= A when "00",
         B when "01",
         C when others;
```

---

## Declaraciones

### Se√±ales
```vhdl
signal nombre : tipo := valor_inicial;
```

### Constantes
```vhdl
constant NOMBRE : tipo := valor;
```

### Variables (solo en process)
```vhdl
variable nombre : tipo := valor_inicial;
```

---

## Literales

```vhdl
'1'           -- std_logic
"1010"        -- std_logic_vector
x"A5"         -- hexadecimal
b"1010_0101"  -- binario con separador
o"127"        -- octal
```

---

## Conversiones

```vhdl
-- std_logic_vector ‚Üî unsigned
unsigned(slv)
std_logic_vector(uns)

-- unsigned/signed ‚Üî integer
to_integer(uns)
to_unsigned(int, width)
to_signed(int, width)
```

---

## Plantilla Testbench

```vhdl
entity tb_nombre is
end entity;

architecture sim of tb_nombre is
    signal clk : std_logic := '0';
    constant PERIOD : time := 10 ns;
begin
    DUT: entity work.nombre
        port map (...);
    
    clk <= not clk after PERIOD/2;
    
    process
    begin
        -- est√≠mulos
        wait;
    end process;
end architecture;
```

---

## Reglas de Nombres

‚úì Comenzar con letra
‚úì Letras, n√∫meros, gui√≥n bajo
‚úó No terminar en `_`
‚úó No doble `__`
‚úó No gui√≥n medio `-`

---

## Comentarios

```vhdl
-- Comentario de l√≠nea

/* Comentario
   multil√≠nea (VHDL-2008) */
```

---

## Errores Comunes

| Error | Correcci√≥n |
|-------|------------|
| `=` para asignar | Usar `<=` |
| Olvidar `;` | Agregar al final |
| Olvidar `is` | `entity nombre is` |
| Tipos incompatibles | Convertir expl√≠citamente |

---

<!-- IA_CONTEXT
TIPO: Cheatsheet/Referencia r√°pida
USO: Consulta durante desarrollo VHDL
-->
