
*** Running vivado
    with args -log calc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calc.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source calc.tcl -notrace
Command: synth_design -top calc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10404 
Terminated helper unrecognised option '-nojournal'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1279.426 ; gain = 86.766 ; free physical = 723 ; free virtual = 11280
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calc' [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:43]
INFO: [Synth 8-3491] module 'add4' declared at '/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/imports/new/add4.vhd:35' bound to instance 'cmp_add' of component 'add4' [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:62]
INFO: [Synth 8-638] synthesizing module 'add4' [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/imports/new/add4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'add4' (1#1) [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/imports/new/add4.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:69]
INFO: [Synth 8-3491] module 'x7seg' declared at '/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/x7seg.vhd:34' bound to instance 'cmp_x7seg' of component 'x7seg' [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:75]
INFO: [Synth 8-638] synthesizing module 'x7seg' [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/x7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'x7seg' (2#1) [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/x7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'calc' (3#1) [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:43]
WARNING: [Synth 8-3917] design calc has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design calc has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design calc has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design calc has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design calc has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design calc has unconnected port sw[11]
WARNING: [Synth 8-3331] design calc has unconnected port sw[10]
WARNING: [Synth 8-3331] design calc has unconnected port sw[9]
WARNING: [Synth 8-3331] design calc has unconnected port sw[8]
WARNING: [Synth 8-3331] design calc has unconnected port sw[7]
WARNING: [Synth 8-3331] design calc has unconnected port sw[6]
WARNING: [Synth 8-3331] design calc has unconnected port sw[5]
WARNING: [Synth 8-3331] design calc has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.051 ; gain = 131.391 ; free physical = 757 ; free virtual = 11292
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.051 ; gain = 131.391 ; free physical = 774 ; free virtual = 11291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.051 ; gain = 131.391 ; free physical = 774 ; free virtual = 11291
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
Finished Parsing XDC File [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1586.387 ; gain = 0.000 ; free physical = 545 ; free virtual = 11047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.387 ; gain = 393.727 ; free physical = 617 ; free virtual = 11114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.387 ; gain = 393.727 ; free physical = 617 ; free virtual = 11114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.387 ; gain = 393.727 ; free physical = 619 ; free virtual = 11116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.387 ; gain = 393.727 ; free physical = 609 ; free virtual = 11107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module add4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design calc has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design calc has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design calc has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design calc has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design calc has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design calc has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design calc has unconnected port sw[11]
WARNING: [Synth 8-3331] design calc has unconnected port sw[10]
WARNING: [Synth 8-3331] design calc has unconnected port sw[9]
WARNING: [Synth 8-3331] design calc has unconnected port sw[8]
WARNING: [Synth 8-3331] design calc has unconnected port sw[7]
WARNING: [Synth 8-3331] design calc has unconnected port sw[6]
WARNING: [Synth 8-3331] design calc has unconnected port sw[5]
WARNING: [Synth 8-3331] design calc has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1586.387 ; gain = 393.727 ; free physical = 593 ; free virtual = 11097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1616.387 ; gain = 423.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1616.387 ; gain = 423.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     9|
|2     |LUT5 |     3|
|3     |LUT6 |     2|
|4     |IBUF |    10|
|5     |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    51|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 468 ; free virtual = 10972
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1617.387 ; gain = 162.391 ; free physical = 522 ; free virtual = 11026
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.387 ; gain = 424.727 ; free physical = 522 ; free virtual = 11026
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1633.387 ; gain = 446.688 ; free physical = 508 ; free virtual = 11012
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/m1/texierl/Documents/AEO/TP2/TP2.runs/synth_1/calc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calc_utilization_synth.rpt -pb calc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1657.398 ; gain = 0.000 ; free physical = 507 ; free virtual = 11011
INFO: [Common 17-206] Exiting Vivado at Wed Sep 26 11:46:38 2018...
