Analysis & Synthesis report for CPU
Thu Mar 16 23:04:43 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: alu:alu_dp
 10. Port Connectivity Checks: "MDR_unit:mymdr|MDMux:MDMux_inst"
 11. Port Connectivity Checks: "register:ir"
 12. Port Connectivity Checks: "alu:alu_dp|not_new:not_component"
 13. Port Connectivity Checks: "alu:alu_dp|or_new:or_component"
 14. Port Connectivity Checks: "alu:alu_dp|and_new:and_component"
 15. Port Connectivity Checks: "alu:alu_dp|shift_right_arithmetic:shra_component"
 16. Port Connectivity Checks: "alu:alu_dp|sub_new:sub_component|add_new:subtract"
 17. Port Connectivity Checks: "alu:alu_dp|sub_new:sub_component|neg_new:neg_y|add_new:add1"
 18. Port Connectivity Checks: "alu:alu_dp|add_new:add_component|fulladder_new:ripple_carry[0].inst"
 19. Port Connectivity Checks: "alu:alu_dp|add_new:add_component"
 20. Port Connectivity Checks: "alu:alu_dp"
 21. Port Connectivity Checks: "bus:mybus|busMux:bus_Mux"
 22. Port Connectivity Checks: "bus:mybus"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 16 23:04:43 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPU                                              ;
; Top-level Entity Name              ; datapath_new                                     ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 0                                                ;
;     Total combinational functions  ; 0                                                ;
;     Dedicated logic registers      ; 0                                                ;
; Total registers                    ; 0                                                ;
; Total pins                         ; 90                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; datapath_new       ; CPU                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; register.v                       ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/register.v               ;         ;
; bus.v                            ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/bus.v                    ;         ;
; encoder.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/encoder.v                ;         ;
; busMux.v                         ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/busMux.v                 ;         ;
; MDR_unit.v                       ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/MDR_unit.v               ;         ;
; MDR.v                            ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/MDR.v                    ;         ;
; MDMux.v                          ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/MDMux.v                  ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/alu.v                    ;         ;
; and_new.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/and_new.v                ;         ;
; or_new.v                         ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/or_new.v                 ;         ;
; not_new.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/not_new.v                ;         ;
; fulladder_new.v                  ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/fulladder_new.v          ;         ;
; add_new.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/add_new.v                ;         ;
; sub_new.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/sub_new.v                ;         ;
; neg_new.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/neg_new.v                ;         ;
; mul_new.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/mul_new.v                ;         ;
; div_new.v                        ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/div_new.v                ;         ;
; binary_shift_left.v              ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/binary_shift_left.v      ;         ;
; binary_shift_right.v             ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/binary_shift_right.v     ;         ;
; rotate_left.v                    ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/rotate_left.v            ;         ;
; rotate_right.v                   ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/rotate_right.v           ;         ;
; datapath_new.v                   ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/datapath_new.v           ;         ;
; shift_right_arithmetic.v         ; yes             ; User Verilog HDL File  ; C:/Users/19aoc2/Downloads/ELEC374_Lab/shift_right_arithmetic.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 90    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; r0in  ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 90    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |datapath_new              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 90   ; 0            ; |datapath_new       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_dp ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ADD            ; 0000  ; Unsigned Binary                ;
; SUB            ; 0001  ; Unsigned Binary                ;
; MUL            ; 0010  ; Unsigned Binary                ;
; DIV            ; 0011  ; Unsigned Binary                ;
; SHR            ; 0100  ; Unsigned Binary                ;
; SHRA           ; 0101  ; Unsigned Binary                ;
; SHL            ; 0110  ; Unsigned Binary                ;
; ROR            ; 0111  ; Unsigned Binary                ;
; ROL            ; 1000  ; Unsigned Binary                ;
; AND            ; 1001  ; Unsigned Binary                ;
; OR             ; 1010  ; Unsigned Binary                ;
; NEG            ; 1011  ; Unsigned Binary                ;
; NOT            ; 1100  ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDR_unit:mymdr|MDMux:MDMux_inst"                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; MDatain ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "MDatain[31..1]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:ir"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; BusMuxIn_R ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|not_new:not_component"                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|or_new:or_component"                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|and_new:and_component"                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|shift_right_arithmetic:shra_component"                                                                             ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "result[31..1]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|sub_new:sub_component|add_new:subtract"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|sub_new:sub_component|neg_new:neg_y|add_new:add1"                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|add_new:add_component|fulladder_new:ripple_carry[0].inst" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp|add_new:add_component"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_dp"                                                                                                                                                                            ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALU_control ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:mybus|busMux:bus_Mux"                                                                                                                                     ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxIn_R14 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R14[31..1]" will be connected to GND. ;
; BusMuxIn_Y   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.           ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:mybus"                                                                                                                                              ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busMuxIn_In_Port ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; c_sign_extended  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 16 23:04:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c CPU
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus
Info (12021): Found 1 design units, including 1 entities, in source file encoder.v
    Info (12023): Found entity 1: encoder
Warning (12090): Entity "busMux" obtained from "busMux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file busmux.v
    Info (12023): Found entity 1: busMux
Info (12021): Found 1 design units, including 1 entities, in source file mdr_unit.v
    Info (12023): Found entity 1: MDR_unit
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR
Info (12021): Found 1 design units, including 1 entities, in source file mdmux.v
    Info (12023): Found entity 1: MDMux
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file and_new.v
    Info (12023): Found entity 1: and_new
Info (12021): Found 1 design units, including 1 entities, in source file or_new.v
    Info (12023): Found entity 1: or_new
Info (12021): Found 1 design units, including 1 entities, in source file not_new.v
    Info (12023): Found entity 1: not_new
Info (12021): Found 1 design units, including 1 entities, in source file fulladder_new.v
    Info (12023): Found entity 1: fulladder_new
Info (12021): Found 1 design units, including 1 entities, in source file add_new.v
    Info (12023): Found entity 1: add_new
Info (12021): Found 1 design units, including 1 entities, in source file sub_new.v
    Info (12023): Found entity 1: sub_new
Info (12021): Found 1 design units, including 1 entities, in source file neg_new.v
    Info (12023): Found entity 1: neg_new
Info (12021): Found 1 design units, including 1 entities, in source file mul_new.v
    Info (12023): Found entity 1: mul_new
Info (12021): Found 1 design units, including 1 entities, in source file div_new.v
    Info (12023): Found entity 1: div_new
Info (12021): Found 1 design units, including 1 entities, in source file binary_shift_left.v
    Info (12023): Found entity 1: binary_shift_left
Info (12021): Found 1 design units, including 1 entities, in source file binary_shift_right.v
    Info (12023): Found entity 1: binary_shift_right
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left.v
    Info (12023): Found entity 1: rotate_left
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right.v
    Info (12023): Found entity 1: rotate_right
Info (12021): Found 1 design units, including 1 entities, in source file and_new_tb.v
    Info (12023): Found entity 1: and_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file or_new_tb.v
    Info (12023): Found entity 1: or_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_new_tb.v
    Info (12023): Found entity 1: not_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file fulladder_new_tb.v
    Info (12023): Found entity 1: fulladder_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_new_tb.v
    Info (12023): Found entity 1: div_tb
Info (12021): Found 1 design units, including 1 entities, in source file add_new_tb.v
    Info (12023): Found entity 1: add_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_new_tb.v
    Info (12023): Found entity 1: sub_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file neg_new_tb.v
    Info (12023): Found entity 1: neg_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_new_tb.v
    Info (12023): Found entity 1: mul_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file register_tb.v
    Info (12023): Found entity 1: register_tb
Info (12021): Found 1 design units, including 1 entities, in source file register_64_bits.v
    Info (12023): Found entity 1: register_64_bits
Info (12021): Found 1 design units, including 1 entities, in source file bidirectionalbus.v
    Info (12023): Found entity 1: bidirectionalBus
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.v
    Info (12023): Found entity 1: PC_reg
Info (12021): Found 1 design units, including 1 entities, in source file datapath_new.v
    Info (12023): Found entity 1: datapath_new
Info (12021): Found 1 design units, including 1 entities, in source file datapath_new_tb.v
    Info (12023): Found entity 1: datapath_new_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: alu_tb
Info (12021): Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v
    Info (12023): Found entity 1: shift_right_arithmetic
Info (12021): Found 1 design units, including 1 entities, in source file shift_right_arithmetic_tb.v
    Info (12023): Found entity 1: shift_right_arithmetic_tb
Warning (10236): Verilog HDL Implicit Net warning at bus.v(12): created implicit net for "busMuxIn_R"
Warning (10236): Verilog HDL Implicit Net warning at MDR_unit.v(5): created implicit net for "MDatain"
Warning (10236): Verilog HDL Implicit Net warning at datapath_new_tb.v(23): created implicit net for "r3out"
Info (12127): Elaborating entity "datapath_new" for the top level hierarchy
Info (12128): Elaborating entity "bus" for hierarchy "bus:mybus"
Info (12128): Elaborating entity "encoder" for hierarchy "bus:mybus|encoder:bus_Encoder"
Warning (10240): Verilog HDL Always Construct warning at encoder.v(8): inferring latch(es) for variable "S", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "S[0]" at encoder.v(10)
Info (10041): Inferred latch for "S[1]" at encoder.v(10)
Info (10041): Inferred latch for "S[2]" at encoder.v(10)
Info (10041): Inferred latch for "S[3]" at encoder.v(10)
Info (10041): Inferred latch for "S[4]" at encoder.v(10)
Info (12128): Elaborating entity "busMux" for hierarchy "bus:mybus|busMux:bus_Mux"
Warning (10240): Verilog HDL Always Construct warning at busMux.v(14): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "temp[0]" at busMux.v(16)
Info (10041): Inferred latch for "temp[1]" at busMux.v(16)
Info (10041): Inferred latch for "temp[2]" at busMux.v(16)
Info (10041): Inferred latch for "temp[3]" at busMux.v(16)
Info (10041): Inferred latch for "temp[4]" at busMux.v(16)
Info (10041): Inferred latch for "temp[5]" at busMux.v(16)
Info (10041): Inferred latch for "temp[6]" at busMux.v(16)
Info (10041): Inferred latch for "temp[7]" at busMux.v(16)
Info (10041): Inferred latch for "temp[8]" at busMux.v(16)
Info (10041): Inferred latch for "temp[9]" at busMux.v(16)
Info (10041): Inferred latch for "temp[10]" at busMux.v(16)
Info (10041): Inferred latch for "temp[11]" at busMux.v(16)
Info (10041): Inferred latch for "temp[12]" at busMux.v(16)
Info (10041): Inferred latch for "temp[13]" at busMux.v(16)
Info (10041): Inferred latch for "temp[14]" at busMux.v(16)
Info (10041): Inferred latch for "temp[15]" at busMux.v(16)
Info (10041): Inferred latch for "temp[16]" at busMux.v(16)
Info (10041): Inferred latch for "temp[17]" at busMux.v(16)
Info (10041): Inferred latch for "temp[18]" at busMux.v(16)
Info (10041): Inferred latch for "temp[19]" at busMux.v(16)
Info (10041): Inferred latch for "temp[20]" at busMux.v(16)
Info (10041): Inferred latch for "temp[21]" at busMux.v(16)
Info (10041): Inferred latch for "temp[22]" at busMux.v(16)
Info (10041): Inferred latch for "temp[23]" at busMux.v(16)
Info (10041): Inferred latch for "temp[24]" at busMux.v(16)
Info (10041): Inferred latch for "temp[25]" at busMux.v(16)
Info (10041): Inferred latch for "temp[26]" at busMux.v(16)
Info (10041): Inferred latch for "temp[27]" at busMux.v(16)
Info (10041): Inferred latch for "temp[28]" at busMux.v(16)
Info (10041): Inferred latch for "temp[29]" at busMux.v(16)
Info (10041): Inferred latch for "temp[30]" at busMux.v(16)
Info (10041): Inferred latch for "temp[31]" at busMux.v(16)
Info (12128): Elaborating entity "register" for hierarchy "register:r0"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_dp"
Warning (10235): Verilog HDL Always Construct warning at alu.v(83): variable "y_out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(84): variable "bus_mux_out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(88): variable "add_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(90): variable "sub_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(92): variable "mul_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(94): variable "div_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(96): variable "shr_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(98): variable "shra_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(100): variable "shl_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(102): variable "ror_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(104): variable "rol_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(106): variable "and_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(108): variable "or_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(110): variable "neg_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(112): variable "not_temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "add_new" for hierarchy "alu:alu_dp|add_new:add_component"
Info (12128): Elaborating entity "fulladder_new" for hierarchy "alu:alu_dp|add_new:add_component|fulladder_new:ripple_carry[0].inst"
Info (12128): Elaborating entity "and_new" for hierarchy "alu:alu_dp|add_new:add_component|fulladder_new:ripple_carry[0].inst|and_new:a1"
Info (12128): Elaborating entity "or_new" for hierarchy "alu:alu_dp|add_new:add_component|fulladder_new:ripple_carry[0].inst|or_new:o1"
Info (12128): Elaborating entity "not_new" for hierarchy "alu:alu_dp|add_new:add_component|fulladder_new:ripple_carry[0].inst|not_new:n1"
Info (12128): Elaborating entity "sub_new" for hierarchy "alu:alu_dp|sub_new:sub_component"
Info (12128): Elaborating entity "neg_new" for hierarchy "alu:alu_dp|sub_new:sub_component|neg_new:neg_y"
Info (12128): Elaborating entity "mul_new" for hierarchy "alu:alu_dp|mul_new:mul_component"
Warning (10199): Verilog HDL Case Statement warning at mul_new.v(26): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mul_new.v(30): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mul_new.v(34): case item expression never matches the case expression
Warning (10270): Verilog HDL Case Statement warning at mul_new.v(25): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mul_new.v(13): inferring latch(es) for variable "partial_prod", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "partial_prod[0]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[1]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[2]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[3]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[4]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[5]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[6]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[7]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[8]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[9]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[10]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[11]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[12]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[13]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[14]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[15]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[16]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[17]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[18]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[19]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[20]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[21]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[22]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[23]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[24]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[25]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[26]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[27]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[28]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[29]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[30]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[31]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[32]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[33]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[34]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[35]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[36]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[37]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[38]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[39]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[40]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[41]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[42]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[43]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[44]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[45]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[46]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[47]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[48]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[49]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[50]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[51]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[52]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[53]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[54]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[55]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[56]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[57]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[58]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[59]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[60]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[61]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[62]" at mul_new.v(13)
Info (10041): Inferred latch for "partial_prod[63]" at mul_new.v(13)
Info (12128): Elaborating entity "div_new" for hierarchy "alu:alu_dp|div_new:div_component"
Info (12128): Elaborating entity "binary_shift_right" for hierarchy "alu:alu_dp|binary_shift_right:shr_component"
Info (12128): Elaborating entity "shift_right_arithmetic" for hierarchy "alu:alu_dp|shift_right_arithmetic:shra_component"
Info (12128): Elaborating entity "binary_shift_left" for hierarchy "alu:alu_dp|binary_shift_left:shl_component"
Info (12128): Elaborating entity "rotate_right" for hierarchy "alu:alu_dp|rotate_right:ror_component"
Info (12128): Elaborating entity "rotate_left" for hierarchy "alu:alu_dp|rotate_left:rol_component"
Info (12128): Elaborating entity "MDR_unit" for hierarchy "MDR_unit:mymdr"
Info (12128): Elaborating entity "MDMux" for hierarchy "MDR_unit:mymdr|MDMux:MDMux_inst"
Warning (10235): Verilog HDL Always Construct warning at MDMux.v(11): variable "BusMuxOut" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MDMux.v(13): variable "MDatain" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "MDR" for hierarchy "MDR_unit:mymdr|MDR:MDR_inst"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/19aoc2/Downloads/ELEC374_Lab/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 90 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "r0in"
    Warning (15610): No output dependent on input pin "r1in"
    Warning (15610): No output dependent on input pin "r2in"
    Warning (15610): No output dependent on input pin "r3in"
    Warning (15610): No output dependent on input pin "r4in"
    Warning (15610): No output dependent on input pin "r5in"
    Warning (15610): No output dependent on input pin "r6in"
    Warning (15610): No output dependent on input pin "r7in"
    Warning (15610): No output dependent on input pin "r8in"
    Warning (15610): No output dependent on input pin "r9in"
    Warning (15610): No output dependent on input pin "r10in"
    Warning (15610): No output dependent on input pin "r11in"
    Warning (15610): No output dependent on input pin "r12in"
    Warning (15610): No output dependent on input pin "r13in"
    Warning (15610): No output dependent on input pin "r14in"
    Warning (15610): No output dependent on input pin "r15in"
    Warning (15610): No output dependent on input pin "y_in"
    Warning (15610): No output dependent on input pin "zhi_in"
    Warning (15610): No output dependent on input pin "zlo_in"
    Warning (15610): No output dependent on input pin "ir_in"
    Warning (15610): No output dependent on input pin "pc_in"
    Warning (15610): No output dependent on input pin "MDRin"
    Warning (15610): No output dependent on input pin "Cin"
    Warning (15610): No output dependent on input pin "hi_in"
    Warning (15610): No output dependent on input pin "lo_in"
    Warning (15610): No output dependent on input pin "r0out"
    Warning (15610): No output dependent on input pin "r1out"
    Warning (15610): No output dependent on input pin "r2out"
    Warning (15610): No output dependent on input pin "r3out"
    Warning (15610): No output dependent on input pin "r4out"
    Warning (15610): No output dependent on input pin "r5out"
    Warning (15610): No output dependent on input pin "r6out"
    Warning (15610): No output dependent on input pin "r7out"
    Warning (15610): No output dependent on input pin "r8out"
    Warning (15610): No output dependent on input pin "r9out"
    Warning (15610): No output dependent on input pin "r10out"
    Warning (15610): No output dependent on input pin "r11out"
    Warning (15610): No output dependent on input pin "r12out"
    Warning (15610): No output dependent on input pin "r13out"
    Warning (15610): No output dependent on input pin "r14out"
    Warning (15610): No output dependent on input pin "r15out"
    Warning (15610): No output dependent on input pin "hiout"
    Warning (15610): No output dependent on input pin "loout"
    Warning (15610): No output dependent on input pin "zhighout"
    Warning (15610): No output dependent on input pin "zlowout"
    Warning (15610): No output dependent on input pin "pcout"
    Warning (15610): No output dependent on input pin "mdrout"
    Warning (15610): No output dependent on input pin "in_portout"
    Warning (15610): No output dependent on input pin "cout"
    Warning (15610): No output dependent on input pin "Read"
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "clr"
    Warning (15610): No output dependent on input pin "busEnable"
    Warning (15610): No output dependent on input pin "opcode[0]"
    Warning (15610): No output dependent on input pin "opcode[1]"
    Warning (15610): No output dependent on input pin "opcode[2]"
    Warning (15610): No output dependent on input pin "opcode[3]"
    Warning (15610): No output dependent on input pin "opcode[4]"
    Warning (15610): No output dependent on input pin "Mdatain[0]"
    Warning (15610): No output dependent on input pin "Mdatain[1]"
    Warning (15610): No output dependent on input pin "Mdatain[2]"
    Warning (15610): No output dependent on input pin "Mdatain[3]"
    Warning (15610): No output dependent on input pin "Mdatain[4]"
    Warning (15610): No output dependent on input pin "Mdatain[5]"
    Warning (15610): No output dependent on input pin "Mdatain[6]"
    Warning (15610): No output dependent on input pin "Mdatain[7]"
    Warning (15610): No output dependent on input pin "Mdatain[8]"
    Warning (15610): No output dependent on input pin "Mdatain[9]"
    Warning (15610): No output dependent on input pin "Mdatain[10]"
    Warning (15610): No output dependent on input pin "Mdatain[11]"
    Warning (15610): No output dependent on input pin "Mdatain[12]"
    Warning (15610): No output dependent on input pin "Mdatain[13]"
    Warning (15610): No output dependent on input pin "Mdatain[14]"
    Warning (15610): No output dependent on input pin "Mdatain[15]"
    Warning (15610): No output dependent on input pin "Mdatain[16]"
    Warning (15610): No output dependent on input pin "Mdatain[17]"
    Warning (15610): No output dependent on input pin "Mdatain[18]"
    Warning (15610): No output dependent on input pin "Mdatain[19]"
    Warning (15610): No output dependent on input pin "Mdatain[20]"
    Warning (15610): No output dependent on input pin "Mdatain[21]"
    Warning (15610): No output dependent on input pin "Mdatain[22]"
    Warning (15610): No output dependent on input pin "Mdatain[23]"
    Warning (15610): No output dependent on input pin "Mdatain[24]"
    Warning (15610): No output dependent on input pin "Mdatain[25]"
    Warning (15610): No output dependent on input pin "Mdatain[26]"
    Warning (15610): No output dependent on input pin "Mdatain[27]"
    Warning (15610): No output dependent on input pin "Mdatain[28]"
    Warning (15610): No output dependent on input pin "Mdatain[29]"
    Warning (15610): No output dependent on input pin "Mdatain[30]"
    Warning (15610): No output dependent on input pin "Mdatain[31]"
Info (21057): Implemented 90 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 90 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 4623 megabytes
    Info: Processing ended: Thu Mar 16 23:04:43 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/19aoc2/Downloads/ELEC374_Lab/output_files/CPU.map.smsg.


