<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../src/word_width.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../src/word_width_manual.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.164 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_range_ref&lt;8, true&gt;::ap_range_ref(ap_int_base&lt;8, true&gt;*, int, int)&apos; into &apos;ap_int_base&lt;8, true&gt;::range(int, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, true&gt;::range(int, int)&apos; into &apos;ap_int_base&lt;8, true&gt;::operator()(int, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;34, true&gt;::ap_int_base&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;2, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;2, false, 32, true&gt;(ap_int_base&lt;2, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;34, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;2, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;2, false, 32, true&gt;(ap_int_base&lt;2, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;2, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:483)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;2, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;2, false, 32, true&gt;(ap_int_base&lt;2, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;2, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:481)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;35, true&gt;::ap_int_base&lt;34, true&gt;(ap_int_base&lt;34, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;34, true&gt;::RType&lt;32, true&gt;::plus operator+&lt;34, true, 32, true&gt;(ap_int_base&lt;34, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;35, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;34, true&gt;::RType&lt;32, true&gt;::plus operator+&lt;34, true, 32, true&gt;(ap_int_base&lt;34, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;34, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;34, true&gt;(ap_int_base&lt;34, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;34, true&gt;::RType&lt;32, true&gt;::plus operator+&lt;34, true, 32, true&gt;(ap_int_base&lt;34, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;34, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;34, true&gt;(ap_int_base&lt;34, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;36, true&gt;::ap_int_base&lt;35, true&gt;(ap_int_base&lt;35, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;35, true&gt;::RType&lt;32, true&gt;::minus operator-&lt;35, true, 32, true&gt;(ap_int_base&lt;35, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;36, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;35, true&gt;::RType&lt;32, true&gt;::minus operator-&lt;35, true, 32, true&gt;(ap_int_base&lt;35, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;35, true&gt;::RType&lt;($_0)32, true&gt;::minus operator-&lt;35, true&gt;(ap_int_base&lt;35, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;35, true&gt;::RType&lt;32, true&gt;::minus operator-&lt;35, true, 32, true&gt;(ap_int_base&lt;35, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;35, true&gt;::RType&lt;($_0)32, true&gt;::minus operator-&lt;35, true&gt;(ap_int_base&lt;35, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_range_ref&lt;24, false&gt;::ap_range_ref(ap_int_base&lt;24, false&gt;*, int, int)&apos; into &apos;ap_int_base&lt;24, false&gt;::range(int, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;36, true&gt;::to_int() const&apos; into &apos;ap_range_ref&lt;24, false&gt; ap_int_base&lt;24, false&gt;::operator()&lt;36, true, 34, true&gt;(ap_int_base&lt;36, true&gt; const&amp;, ap_int_base&lt;34, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1141:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;24, false&gt;::range(int, int)&apos; into &apos;ap_range_ref&lt;24, false&gt; ap_int_base&lt;24, false&gt;::operator()&lt;36, true, 34, true&gt;(ap_int_base&lt;36, true&gt; const&amp;, ap_int_base&lt;34, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1143:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;34, true&gt;::to_int() const&apos; into &apos;ap_range_ref&lt;24, false&gt; ap_int_base&lt;24, false&gt;::operator()&lt;36, true, 34, true&gt;(ap_int_base&lt;36, true&gt; const&amp;, ap_int_base&lt;34, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1142:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_range_ref&lt;8, true&gt;::get() const&apos; into &apos;ap_int_base&lt;8, false&gt;::ap_int_base&lt;8, true&gt;(ap_range_ref&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;24, false&gt;::ap_int_base&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;)&apos; into &apos;ap_range_ref&lt;24, false&gt;&amp; ap_range_ref&lt;24, false&gt;::operator=&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, false&gt;::ap_int_base&lt;8, true&gt;(ap_range_ref&lt;8, true&gt; const&amp;)&apos; into &apos;ap_range_ref&lt;24, false&gt;&amp; ap_range_ref&lt;24, false&gt;::operator=&lt;8, true&gt;(ap_range_ref&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_range_ref&lt;24, false&gt;&amp; ap_range_ref&lt;24, false&gt;::operator=&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;)&apos; into &apos;ap_range_ref&lt;24, false&gt;&amp; ap_range_ref&lt;24, false&gt;::operator=&lt;8, true&gt;(ap_range_ref&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;2, false&gt;::operator++(int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;2, false&gt;&amp; ap_int_base&lt;2, false&gt;::operator+=&lt;1, false&gt;(ap_int_base&lt;1, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;2, false&gt;::operator++(int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;bool operator==&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool ap_int_base&lt;2, false&gt;::operator==&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;) const&apos; into &apos;bool operator==&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;21, false&gt;::operator++(int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;21, false&gt;&amp; ap_int_base&lt;21, false&gt;::operator+=&lt;1, false&gt;(ap_int_base&lt;1, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;21, false&gt;::operator++(int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;bool operator==&lt;21, false&gt;(ap_int_base&lt;21, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool ap_int_base&lt;21, false&gt;::operator==&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;) const&apos; into &apos;bool operator==&lt;21, false&gt;(ap_int_base&lt;21, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;21, false&gt;::operator unsigned long long() const&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator==&lt;21, false&gt;(ap_int_base&lt;21, false&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:18:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;21, false&gt;::operator unsigned long long() const&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:14:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;21, false&gt;::operator++(int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:14:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator==&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:13:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;2, false&gt;::operator++(int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:11:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_range_ref&lt;24, false&gt;&amp; ap_range_ref&lt;24, false&gt;::operator=&lt;8, true&gt;(ap_range_ref&lt;8, true&gt; const&amp;)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_range_ref&lt;24, false&gt; ap_int_base&lt;24, false&gt;::operator()&lt;36, true, 34, true&gt;(ap_int_base&lt;36, true&gt; const&amp;, ap_int_base&lt;34, true&gt; const&amp;)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;2, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;35, true&gt;::RType&lt;($_0)32, true&gt;::minus operator-&lt;35, true&gt;(ap_int_base&lt;35, true&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;34, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;34, true&gt;(ap_int_base&lt;34, true&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;2, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, true&gt;::operator()(int, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; (../src/ww_write_mem.hpp:9:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;24, false&gt;::range(int, int)&apos; into &apos;ap_int_base&lt;24, false&gt;::operator()(int, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_range_ref&lt;24, false&gt;::get() const&apos; into &apos;ap_int_base&lt;8, true&gt;::ap_int_base&lt;24, false&gt;(ap_range_ref&lt;24, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, true&gt;::ap_int_base&lt;24, false&gt;(ap_range_ref&lt;24, false&gt; const&amp;)&apos; into &apos;ap_int&lt;8&gt;::ap_int&lt;24, false&gt;(ap_range_ref&lt;24, false&gt; const&amp;)&apos; (../src/../include/ap_int.h:102:91)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;24, false&gt;::operator()(int, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; (../src/ww_read_mem.hpp:27:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;24, false&gt;::operator()(int, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; (../src/ww_read_mem.hpp:24:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;24, false&gt;::operator()(int, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; (../src/ww_read_mem.hpp:21:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator==&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; (../src/ww_read_mem.hpp:17:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;21, false&gt;::operator unsigned long long() const&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; (../src/ww_read_mem.hpp:15:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator==&lt;2, false&gt;(ap_int_base&lt;2, false&gt; const&amp;, int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; (../src/ww_read_mem.hpp:14:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;2, false&gt;::operator++(int)&apos; into &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; (../src/ww_read_mem.hpp:14:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;9, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;8, true, 8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;9, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;8, true, 8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;10, true&gt;::ap_int_base&lt;9, true&gt;(ap_int_base&lt;9, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;9, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;9, true, 8, true&gt;(ap_int_base&lt;9, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;10, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;9, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;9, true, 8, true&gt;(ap_int_base&lt;9, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;9, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;9, true, 8, true&gt;(ap_int_base&lt;9, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;word_width_manual(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/word_width_manual.cpp:27:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;8, true, 8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;word_width_manual(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/word_width_manual.cpp:27:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;word_width_mem&lt;8, 1228800&gt;::write(ap_uint&lt;21&gt;, ap_int&lt;8&gt;*)&apos; into &apos;word_width_manual(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/word_width_manual.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;word_width_mem&lt;8, 1228800&gt;::read(ap_uint&lt;21&gt;, int)&apos; into &apos;word_width_manual(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/word_width_manual.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;1&apos; with compact=bit mode in 8-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;x_in&apos; with compact=bit mode in 8-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.578 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock in function &apos;word_width_manual&apos;... converting 7 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;word_width_manual&apos; (../src/word_width_manual.cpp:13:1)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;x.x.V&apos; (../src/ww_write_mem.hpp:14:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;y&apos; (../src/word_width_manual.cpp:27:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;word_width_manual&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;word_width_manual_Pipeline_WRITE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;WRITE&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;WRITE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;word_width_manual_Pipeline_LOAD&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOAD&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;LOAD&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;word_width_manual&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;word_width_manual_Pipeline_WRITE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;word_width_manual_Pipeline_WRITE&apos; pipeline &apos;WRITE&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;word_width_manual_Pipeline_WRITE&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;word_width_manual_Pipeline_LOAD&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;word_width_manual_Pipeline_LOAD&apos; pipeline &apos;LOAD&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;word_width_manual_Pipeline_LOAD/x_in_WEN_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;word_width_manual_Pipeline_LOAD/x_in_Din_A&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;word_width_manual_Pipeline_LOAD&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;word_width_manual&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;word_width_manual/x_in&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;word_width_manual/y&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;word_width_manual/load&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;word_width_manual&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;x_sel_wr_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;x_write3_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;x_idx_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;x_sel_rd_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;x_read3_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;load&apos;, &apos;return&apos; and &apos;ap_local_deadlock&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;word_width_manual/x_in_WEN_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;word_width_manual/x_in_Din_A&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;word_width_manual&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1792" tag="" content="Implementing memory &apos;word_width_manual_x_x_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)&apos; using block RAMs with power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for word_width_manual." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for word_width_manual." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 185.15 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.594 seconds; current allocated memory: 0.000 MB." resolution=""/>
</Messages>
