# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# File: C:\Users\uema\Desktop\Armario\PinPlannerEntrada.csv
# Generated on: Thu Nov 23 01:18:49 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
cancel,Input,PIN_N23,5,B5_N1,PIN_B11,,,,
dec_display[0],Output,PIN_AF20,7,B7_N0,PIN_W4,,,,
dec_display[1],Output,PIN_AB12,8,B8_N0,PIN_D8,,,,
dec_display[2],Output,PIN_AC12,8,B8_N0,PIN_V4,,,,
dec_display[3],Output,PIN_AD11,8,B8_N0,PIN_Y1,,,,
dec_display[4],Output,PIN_AE11,8,B8_N0,PIN_U4,,,,
dec_display[5],Output,PIN_V14,8,B8_N0,PIN_T7,,,,
dec_display[6],Output,PIN_V13,8,B8_N0,PIN_T6,,,,
fechar,Input,PIN_W26,6,B6_N1,PIN_C13,,,,
in_b[1],Input,PIN_N25,5,B5_N1,PIN_V3,,,,
in_b[0],Input,PIN_N26,5,B5_N1,PIN_D13,,,,
in_sn[3],Input,PIN_P25,6,B6_N0,PIN_B16,,,,
in_sn[2],Input,PIN_AE14,7,B7_N1,PIN_W10,,,,
in_sn[1],Input,PIN_AF14,7,B7_N1,PIN_A14,,,,
in_sn[0],Input,PIN_AD13,8,B8_N0,PIN_F13,,,,
ok,Input,PIN_G26,5,B5_N0,PIN_P2,,,,
out_b[3],Output,PIN_AE22,7,B7_N0,PIN_W1,,,,
out_b[2],Output,PIN_AF22,7,B7_N0,PIN_U6,,,,
out_b[1],Output,PIN_W19,7,B7_N0,PIN_W2,,,,
out_b[0],Output,PIN_V18,7,B7_N0,PIN_U7,,,,
out_sn[3],Output,PIN_U18,7,B7_N0,PIN_G13,,,,
out_sn[2],Output,PIN_U17,7,B7_N0,PIN_W8,,,,
out_sn[1],Output,PIN_AA20,7,B7_N0,PIN_D14,,,,
out_sn[0],Output,PIN_Y18,7,B7_N0,PIN_B14,,,,
reset,Input,PIN_P23,6,B6_N0,PIN_B12,,,,
