// Seed: 1574849066
module module_0 (
    output tri0 id_0,
    input  wor  id_1
);
  wand id_3;
  assign id_3 = !id_3;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.type_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign module_0.type_0 = 0;
endmodule
module module_3;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  assign module_4.id_3 = 0;
endmodule
module module_4 (
    input supply0 id_0,
    input wire id_1,
    input logic id_2,
    input tri1 id_3
);
  logic id_5;
  always @(*) begin : LABEL_0
    id_5 = id_2;
    id_5 <= 1 ? 1 : 1 ? "" : 1;
  end
  initial begin : LABEL_0
    id_5 <= 1;
  end
  module_3 modCall_1 ();
endmodule
