// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_pp2_stage0 = 10'd128;
parameter    ap_ST_fsm_state10 = 10'd256;
parameter    ap_ST_fsm_state11 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [127:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in0_V_TREADY;
reg out_V_TVALID;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in0_V_TDATA_blk_n;
wire    ap_CS_fsm_state6;
reg    out_V_TDATA_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln173_reg_4542;
reg   [6:0] outpix_reg_2395;
wire   [6:0] add_ln146_fu_2406_p2;
wire    ap_CS_fsm_state2;
wire   [6:0] yp_1_fu_2486_p2;
reg   [6:0] yp_1_reg_3982;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln153_fu_2492_p2;
wire   [8:0] add_ln154_fu_2498_p2;
reg   [8:0] add_ln154_reg_3991;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln155_fu_2510_p2;
reg   [0:0] icmp_ln155_reg_3999;
wire   [0:0] icmp_ln154_fu_2504_p2;
wire   [0:0] and_ln154_fu_2548_p2;
reg   [0:0] and_ln154_reg_4005;
wire   [6:0] select_ln155_1_fu_2640_p3;
reg   [6:0] select_ln155_1_reg_4010;
reg   [5:0] buf_V_0_addr_2_reg_4015;
reg   [5:0] buf_V_1_addr_2_reg_4020;
reg   [5:0] buf_V_2_addr_2_reg_4025;
reg   [5:0] buf_V_3_addr_2_reg_4030;
reg   [5:0] buf_V_4_addr_2_reg_4035;
reg   [5:0] buf_V_5_addr_2_reg_4040;
reg   [5:0] buf_V_6_addr_2_reg_4045;
reg   [5:0] buf_V_7_addr_2_reg_4050;
reg   [5:0] buf_V_8_addr_2_reg_4055;
reg   [5:0] buf_V_9_addr_2_reg_4060;
reg   [5:0] buf_V_10_addr_2_reg_4065;
reg   [5:0] buf_V_11_addr_2_reg_4070;
reg   [5:0] buf_V_12_addr_2_reg_4075;
reg   [5:0] buf_V_13_addr_2_reg_4080;
reg   [5:0] buf_V_14_addr_2_reg_4085;
reg   [5:0] buf_V_15_addr_2_reg_4090;
reg   [5:0] buf_V_16_addr_2_reg_4095;
reg   [5:0] buf_V_17_addr_2_reg_4100;
reg   [5:0] buf_V_18_addr_2_reg_4105;
reg   [5:0] buf_V_19_addr_2_reg_4110;
reg   [5:0] buf_V_20_addr_2_reg_4115;
reg   [5:0] buf_V_21_addr_2_reg_4120;
reg   [5:0] buf_V_22_addr_2_reg_4125;
reg   [5:0] buf_V_23_addr_2_reg_4130;
reg   [5:0] buf_V_24_addr_2_reg_4135;
reg   [5:0] buf_V_25_addr_2_reg_4140;
reg   [5:0] buf_V_26_addr_2_reg_4145;
reg   [5:0] buf_V_27_addr_2_reg_4150;
reg   [5:0] buf_V_28_addr_2_reg_4155;
reg   [5:0] buf_V_29_addr_2_reg_4160;
reg   [5:0] buf_V_30_addr_2_reg_4165;
reg   [5:0] buf_V_31_addr_2_reg_4170;
reg   [5:0] buf_V_32_addr_2_reg_4175;
reg   [5:0] buf_V_33_addr_2_reg_4180;
reg   [5:0] buf_V_34_addr_2_reg_4185;
reg   [5:0] buf_V_35_addr_2_reg_4190;
reg   [5:0] buf_V_36_addr_2_reg_4195;
reg   [5:0] buf_V_37_addr_2_reg_4200;
reg   [5:0] buf_V_38_addr_2_reg_4205;
reg   [5:0] buf_V_39_addr_2_reg_4210;
reg   [5:0] buf_V_40_addr_2_reg_4215;
reg   [5:0] buf_V_41_addr_2_reg_4220;
reg   [5:0] buf_V_42_addr_2_reg_4225;
reg   [5:0] buf_V_43_addr_2_reg_4230;
reg   [5:0] buf_V_44_addr_2_reg_4235;
reg   [5:0] buf_V_45_addr_2_reg_4240;
reg   [5:0] buf_V_46_addr_2_reg_4245;
reg   [5:0] buf_V_47_addr_2_reg_4250;
reg   [5:0] buf_V_48_addr_2_reg_4255;
reg   [5:0] buf_V_49_addr_2_reg_4260;
reg   [5:0] buf_V_50_addr_2_reg_4265;
reg   [5:0] buf_V_51_addr_2_reg_4270;
reg   [5:0] buf_V_52_addr_2_reg_4275;
reg   [5:0] buf_V_53_addr_2_reg_4280;
reg   [5:0] buf_V_54_addr_2_reg_4285;
reg   [5:0] buf_V_55_addr_2_reg_4290;
reg   [5:0] buf_V_56_addr_2_reg_4295;
reg   [5:0] buf_V_57_addr_2_reg_4300;
reg   [5:0] buf_V_58_addr_2_reg_4305;
reg   [5:0] buf_V_59_addr_2_reg_4310;
reg   [5:0] buf_V_60_addr_2_reg_4315;
reg   [5:0] buf_V_61_addr_2_reg_4320;
reg   [5:0] buf_V_62_addr_2_reg_4325;
reg   [5:0] buf_V_63_addr_2_reg_4330;
wire   [1:0] kx_1_fu_3740_p3;
wire   [8:0] select_ln155_2_fu_3754_p3;
wire   [6:0] add_ln173_fu_3761_p2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state8_pp2_stage0_iter0;
reg    ap_block_state9_pp2_stage0_iter1;
reg    ap_block_state9_io;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln173_fu_3767_p2;
wire    ap_CS_fsm_state7;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state8;
reg   [5:0] buf_V_0_address0;
reg    buf_V_0_ce0;
reg    buf_V_0_we0;
reg   [1:0] buf_V_0_d0;
wire   [1:0] buf_V_0_q0;
reg   [5:0] buf_V_1_address0;
reg    buf_V_1_ce0;
reg    buf_V_1_we0;
reg   [1:0] buf_V_1_d0;
wire   [1:0] buf_V_1_q0;
reg   [5:0] buf_V_2_address0;
reg    buf_V_2_ce0;
reg    buf_V_2_we0;
reg   [1:0] buf_V_2_d0;
wire   [1:0] buf_V_2_q0;
reg   [5:0] buf_V_3_address0;
reg    buf_V_3_ce0;
reg    buf_V_3_we0;
reg   [1:0] buf_V_3_d0;
wire   [1:0] buf_V_3_q0;
reg   [5:0] buf_V_4_address0;
reg    buf_V_4_ce0;
reg    buf_V_4_we0;
reg   [1:0] buf_V_4_d0;
wire   [1:0] buf_V_4_q0;
reg   [5:0] buf_V_5_address0;
reg    buf_V_5_ce0;
reg    buf_V_5_we0;
reg   [1:0] buf_V_5_d0;
wire   [1:0] buf_V_5_q0;
reg   [5:0] buf_V_6_address0;
reg    buf_V_6_ce0;
reg    buf_V_6_we0;
reg   [1:0] buf_V_6_d0;
wire   [1:0] buf_V_6_q0;
reg   [5:0] buf_V_7_address0;
reg    buf_V_7_ce0;
reg    buf_V_7_we0;
reg   [1:0] buf_V_7_d0;
wire   [1:0] buf_V_7_q0;
reg   [5:0] buf_V_8_address0;
reg    buf_V_8_ce0;
reg    buf_V_8_we0;
reg   [1:0] buf_V_8_d0;
wire   [1:0] buf_V_8_q0;
reg   [5:0] buf_V_9_address0;
reg    buf_V_9_ce0;
reg    buf_V_9_we0;
reg   [1:0] buf_V_9_d0;
wire   [1:0] buf_V_9_q0;
reg   [5:0] buf_V_10_address0;
reg    buf_V_10_ce0;
reg    buf_V_10_we0;
reg   [1:0] buf_V_10_d0;
wire   [1:0] buf_V_10_q0;
reg   [5:0] buf_V_11_address0;
reg    buf_V_11_ce0;
reg    buf_V_11_we0;
reg   [1:0] buf_V_11_d0;
wire   [1:0] buf_V_11_q0;
reg   [5:0] buf_V_12_address0;
reg    buf_V_12_ce0;
reg    buf_V_12_we0;
reg   [1:0] buf_V_12_d0;
wire   [1:0] buf_V_12_q0;
reg   [5:0] buf_V_13_address0;
reg    buf_V_13_ce0;
reg    buf_V_13_we0;
reg   [1:0] buf_V_13_d0;
wire   [1:0] buf_V_13_q0;
reg   [5:0] buf_V_14_address0;
reg    buf_V_14_ce0;
reg    buf_V_14_we0;
reg   [1:0] buf_V_14_d0;
wire   [1:0] buf_V_14_q0;
reg   [5:0] buf_V_15_address0;
reg    buf_V_15_ce0;
reg    buf_V_15_we0;
reg   [1:0] buf_V_15_d0;
wire   [1:0] buf_V_15_q0;
reg   [5:0] buf_V_16_address0;
reg    buf_V_16_ce0;
reg    buf_V_16_we0;
reg   [1:0] buf_V_16_d0;
wire   [1:0] buf_V_16_q0;
reg   [5:0] buf_V_17_address0;
reg    buf_V_17_ce0;
reg    buf_V_17_we0;
reg   [1:0] buf_V_17_d0;
wire   [1:0] buf_V_17_q0;
reg   [5:0] buf_V_18_address0;
reg    buf_V_18_ce0;
reg    buf_V_18_we0;
reg   [1:0] buf_V_18_d0;
wire   [1:0] buf_V_18_q0;
reg   [5:0] buf_V_19_address0;
reg    buf_V_19_ce0;
reg    buf_V_19_we0;
reg   [1:0] buf_V_19_d0;
wire   [1:0] buf_V_19_q0;
reg   [5:0] buf_V_20_address0;
reg    buf_V_20_ce0;
reg    buf_V_20_we0;
reg   [1:0] buf_V_20_d0;
wire   [1:0] buf_V_20_q0;
reg   [5:0] buf_V_21_address0;
reg    buf_V_21_ce0;
reg    buf_V_21_we0;
reg   [1:0] buf_V_21_d0;
wire   [1:0] buf_V_21_q0;
reg   [5:0] buf_V_22_address0;
reg    buf_V_22_ce0;
reg    buf_V_22_we0;
reg   [1:0] buf_V_22_d0;
wire   [1:0] buf_V_22_q0;
reg   [5:0] buf_V_23_address0;
reg    buf_V_23_ce0;
reg    buf_V_23_we0;
reg   [1:0] buf_V_23_d0;
wire   [1:0] buf_V_23_q0;
reg   [5:0] buf_V_24_address0;
reg    buf_V_24_ce0;
reg    buf_V_24_we0;
reg   [1:0] buf_V_24_d0;
wire   [1:0] buf_V_24_q0;
reg   [5:0] buf_V_25_address0;
reg    buf_V_25_ce0;
reg    buf_V_25_we0;
reg   [1:0] buf_V_25_d0;
wire   [1:0] buf_V_25_q0;
reg   [5:0] buf_V_26_address0;
reg    buf_V_26_ce0;
reg    buf_V_26_we0;
reg   [1:0] buf_V_26_d0;
wire   [1:0] buf_V_26_q0;
reg   [5:0] buf_V_27_address0;
reg    buf_V_27_ce0;
reg    buf_V_27_we0;
reg   [1:0] buf_V_27_d0;
wire   [1:0] buf_V_27_q0;
reg   [5:0] buf_V_28_address0;
reg    buf_V_28_ce0;
reg    buf_V_28_we0;
reg   [1:0] buf_V_28_d0;
wire   [1:0] buf_V_28_q0;
reg   [5:0] buf_V_29_address0;
reg    buf_V_29_ce0;
reg    buf_V_29_we0;
reg   [1:0] buf_V_29_d0;
wire   [1:0] buf_V_29_q0;
reg   [5:0] buf_V_30_address0;
reg    buf_V_30_ce0;
reg    buf_V_30_we0;
reg   [1:0] buf_V_30_d0;
wire   [1:0] buf_V_30_q0;
reg   [5:0] buf_V_31_address0;
reg    buf_V_31_ce0;
reg    buf_V_31_we0;
reg   [1:0] buf_V_31_d0;
wire   [1:0] buf_V_31_q0;
reg   [5:0] buf_V_32_address0;
reg    buf_V_32_ce0;
reg    buf_V_32_we0;
reg   [1:0] buf_V_32_d0;
wire   [1:0] buf_V_32_q0;
reg   [5:0] buf_V_33_address0;
reg    buf_V_33_ce0;
reg    buf_V_33_we0;
reg   [1:0] buf_V_33_d0;
wire   [1:0] buf_V_33_q0;
reg   [5:0] buf_V_34_address0;
reg    buf_V_34_ce0;
reg    buf_V_34_we0;
reg   [1:0] buf_V_34_d0;
wire   [1:0] buf_V_34_q0;
reg   [5:0] buf_V_35_address0;
reg    buf_V_35_ce0;
reg    buf_V_35_we0;
reg   [1:0] buf_V_35_d0;
wire   [1:0] buf_V_35_q0;
reg   [5:0] buf_V_36_address0;
reg    buf_V_36_ce0;
reg    buf_V_36_we0;
reg   [1:0] buf_V_36_d0;
wire   [1:0] buf_V_36_q0;
reg   [5:0] buf_V_37_address0;
reg    buf_V_37_ce0;
reg    buf_V_37_we0;
reg   [1:0] buf_V_37_d0;
wire   [1:0] buf_V_37_q0;
reg   [5:0] buf_V_38_address0;
reg    buf_V_38_ce0;
reg    buf_V_38_we0;
reg   [1:0] buf_V_38_d0;
wire   [1:0] buf_V_38_q0;
reg   [5:0] buf_V_39_address0;
reg    buf_V_39_ce0;
reg    buf_V_39_we0;
reg   [1:0] buf_V_39_d0;
wire   [1:0] buf_V_39_q0;
reg   [5:0] buf_V_40_address0;
reg    buf_V_40_ce0;
reg    buf_V_40_we0;
reg   [1:0] buf_V_40_d0;
wire   [1:0] buf_V_40_q0;
reg   [5:0] buf_V_41_address0;
reg    buf_V_41_ce0;
reg    buf_V_41_we0;
reg   [1:0] buf_V_41_d0;
wire   [1:0] buf_V_41_q0;
reg   [5:0] buf_V_42_address0;
reg    buf_V_42_ce0;
reg    buf_V_42_we0;
reg   [1:0] buf_V_42_d0;
wire   [1:0] buf_V_42_q0;
reg   [5:0] buf_V_43_address0;
reg    buf_V_43_ce0;
reg    buf_V_43_we0;
reg   [1:0] buf_V_43_d0;
wire   [1:0] buf_V_43_q0;
reg   [5:0] buf_V_44_address0;
reg    buf_V_44_ce0;
reg    buf_V_44_we0;
reg   [1:0] buf_V_44_d0;
wire   [1:0] buf_V_44_q0;
reg   [5:0] buf_V_45_address0;
reg    buf_V_45_ce0;
reg    buf_V_45_we0;
reg   [1:0] buf_V_45_d0;
wire   [1:0] buf_V_45_q0;
reg   [5:0] buf_V_46_address0;
reg    buf_V_46_ce0;
reg    buf_V_46_we0;
reg   [1:0] buf_V_46_d0;
wire   [1:0] buf_V_46_q0;
reg   [5:0] buf_V_47_address0;
reg    buf_V_47_ce0;
reg    buf_V_47_we0;
reg   [1:0] buf_V_47_d0;
wire   [1:0] buf_V_47_q0;
reg   [5:0] buf_V_48_address0;
reg    buf_V_48_ce0;
reg    buf_V_48_we0;
reg   [1:0] buf_V_48_d0;
wire   [1:0] buf_V_48_q0;
reg   [5:0] buf_V_49_address0;
reg    buf_V_49_ce0;
reg    buf_V_49_we0;
reg   [1:0] buf_V_49_d0;
wire   [1:0] buf_V_49_q0;
reg   [5:0] buf_V_50_address0;
reg    buf_V_50_ce0;
reg    buf_V_50_we0;
reg   [1:0] buf_V_50_d0;
wire   [1:0] buf_V_50_q0;
reg   [5:0] buf_V_51_address0;
reg    buf_V_51_ce0;
reg    buf_V_51_we0;
reg   [1:0] buf_V_51_d0;
wire   [1:0] buf_V_51_q0;
reg   [5:0] buf_V_52_address0;
reg    buf_V_52_ce0;
reg    buf_V_52_we0;
reg   [1:0] buf_V_52_d0;
wire   [1:0] buf_V_52_q0;
reg   [5:0] buf_V_53_address0;
reg    buf_V_53_ce0;
reg    buf_V_53_we0;
reg   [1:0] buf_V_53_d0;
wire   [1:0] buf_V_53_q0;
reg   [5:0] buf_V_54_address0;
reg    buf_V_54_ce0;
reg    buf_V_54_we0;
reg   [1:0] buf_V_54_d0;
wire   [1:0] buf_V_54_q0;
reg   [5:0] buf_V_55_address0;
reg    buf_V_55_ce0;
reg    buf_V_55_we0;
reg   [1:0] buf_V_55_d0;
wire   [1:0] buf_V_55_q0;
reg   [5:0] buf_V_56_address0;
reg    buf_V_56_ce0;
reg    buf_V_56_we0;
reg   [1:0] buf_V_56_d0;
wire   [1:0] buf_V_56_q0;
reg   [5:0] buf_V_57_address0;
reg    buf_V_57_ce0;
reg    buf_V_57_we0;
reg   [1:0] buf_V_57_d0;
wire   [1:0] buf_V_57_q0;
reg   [5:0] buf_V_58_address0;
reg    buf_V_58_ce0;
reg    buf_V_58_we0;
reg   [1:0] buf_V_58_d0;
wire   [1:0] buf_V_58_q0;
reg   [5:0] buf_V_59_address0;
reg    buf_V_59_ce0;
reg    buf_V_59_we0;
reg   [1:0] buf_V_59_d0;
wire   [1:0] buf_V_59_q0;
reg   [5:0] buf_V_60_address0;
reg    buf_V_60_ce0;
reg    buf_V_60_we0;
reg   [1:0] buf_V_60_d0;
wire   [1:0] buf_V_60_q0;
reg   [5:0] buf_V_61_address0;
reg    buf_V_61_ce0;
reg    buf_V_61_we0;
reg   [1:0] buf_V_61_d0;
wire   [1:0] buf_V_61_q0;
reg   [5:0] buf_V_62_address0;
reg    buf_V_62_ce0;
reg    buf_V_62_we0;
reg   [1:0] buf_V_62_d0;
wire   [1:0] buf_V_62_q0;
reg   [5:0] buf_V_63_address0;
reg    buf_V_63_ce0;
reg    buf_V_63_we0;
reg   [1:0] buf_V_63_d0;
wire   [1:0] buf_V_63_q0;
reg   [6:0] i_reg_2327;
wire   [0:0] icmp_ln146_fu_2412_p2;
reg   [6:0] yp_reg_2338;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state3;
reg   [8:0] indvar_flatten141_reg_2349;
reg   [8:0] indvar_flatten_reg_2360;
reg   [6:0] xp_reg_2372;
reg   [1:0] kx_reg_2383;
wire   [63:0] i_cast_fu_2418_p1;
wire   [63:0] zext_ln155_fu_2572_p1;
wire   [63:0] outpix_cast_fu_3773_p1;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] icmp_ln886_fu_2653_p2;
wire   [1:0] channeldata_V_fu_2648_p1;
wire   [0:0] icmp_ln886_1_fu_2670_p2;
wire   [1:0] channeldata_V_1_fu_2659_p4;
wire   [0:0] icmp_ln886_2_fu_2687_p2;
wire   [1:0] channeldata_V_2_fu_2676_p4;
wire   [0:0] icmp_ln886_3_fu_2704_p2;
wire   [1:0] channeldata_V_3_fu_2693_p4;
wire   [0:0] icmp_ln886_4_fu_2721_p2;
wire   [1:0] channeldata_V_4_fu_2710_p4;
wire   [0:0] icmp_ln886_5_fu_2738_p2;
wire   [1:0] channeldata_V_5_fu_2727_p4;
wire   [0:0] icmp_ln886_6_fu_2755_p2;
wire   [1:0] channeldata_V_6_fu_2744_p4;
wire   [0:0] icmp_ln886_7_fu_2772_p2;
wire   [1:0] channeldata_V_7_fu_2761_p4;
wire   [0:0] icmp_ln886_8_fu_2789_p2;
wire   [1:0] channeldata_V_8_fu_2778_p4;
wire   [0:0] icmp_ln886_9_fu_2806_p2;
wire   [1:0] channeldata_V_9_fu_2795_p4;
wire   [0:0] icmp_ln886_10_fu_2823_p2;
wire   [1:0] channeldata_V_10_fu_2812_p4;
wire   [0:0] icmp_ln886_11_fu_2840_p2;
wire   [1:0] channeldata_V_11_fu_2829_p4;
wire   [0:0] icmp_ln886_12_fu_2857_p2;
wire   [1:0] channeldata_V_12_fu_2846_p4;
wire   [0:0] icmp_ln886_13_fu_2874_p2;
wire   [1:0] channeldata_V_13_fu_2863_p4;
wire   [0:0] icmp_ln886_14_fu_2891_p2;
wire   [1:0] channeldata_V_14_fu_2880_p4;
wire   [0:0] icmp_ln886_15_fu_2908_p2;
wire   [1:0] channeldata_V_15_fu_2897_p4;
wire   [0:0] icmp_ln886_16_fu_2925_p2;
wire   [1:0] channeldata_V_16_fu_2914_p4;
wire   [0:0] icmp_ln886_17_fu_2942_p2;
wire   [1:0] channeldata_V_17_fu_2931_p4;
wire   [0:0] icmp_ln886_18_fu_2959_p2;
wire   [1:0] channeldata_V_18_fu_2948_p4;
wire   [0:0] icmp_ln886_19_fu_2976_p2;
wire   [1:0] channeldata_V_19_fu_2965_p4;
wire   [0:0] icmp_ln886_20_fu_2993_p2;
wire   [1:0] channeldata_V_20_fu_2982_p4;
wire   [0:0] icmp_ln886_21_fu_3010_p2;
wire   [1:0] channeldata_V_21_fu_2999_p4;
wire   [0:0] icmp_ln886_22_fu_3027_p2;
wire   [1:0] channeldata_V_22_fu_3016_p4;
wire   [0:0] icmp_ln886_23_fu_3044_p2;
wire   [1:0] channeldata_V_23_fu_3033_p4;
wire   [0:0] icmp_ln886_24_fu_3061_p2;
wire   [1:0] channeldata_V_24_fu_3050_p4;
wire   [0:0] icmp_ln886_25_fu_3078_p2;
wire   [1:0] channeldata_V_25_fu_3067_p4;
wire   [0:0] icmp_ln886_26_fu_3095_p2;
wire   [1:0] channeldata_V_26_fu_3084_p4;
wire   [0:0] icmp_ln886_27_fu_3112_p2;
wire   [1:0] channeldata_V_27_fu_3101_p4;
wire   [0:0] icmp_ln886_28_fu_3129_p2;
wire   [1:0] channeldata_V_28_fu_3118_p4;
wire   [0:0] icmp_ln886_29_fu_3146_p2;
wire   [1:0] channeldata_V_29_fu_3135_p4;
wire   [0:0] icmp_ln886_30_fu_3163_p2;
wire   [1:0] channeldata_V_30_fu_3152_p4;
wire   [0:0] icmp_ln886_31_fu_3180_p2;
wire   [1:0] channeldata_V_31_fu_3169_p4;
wire   [0:0] icmp_ln886_32_fu_3197_p2;
wire   [1:0] channeldata_V_32_fu_3186_p4;
wire   [0:0] icmp_ln886_33_fu_3214_p2;
wire   [1:0] channeldata_V_33_fu_3203_p4;
wire   [0:0] icmp_ln886_34_fu_3231_p2;
wire   [1:0] channeldata_V_34_fu_3220_p4;
wire   [0:0] icmp_ln886_35_fu_3248_p2;
wire   [1:0] channeldata_V_35_fu_3237_p4;
wire   [0:0] icmp_ln886_36_fu_3265_p2;
wire   [1:0] channeldata_V_36_fu_3254_p4;
wire   [0:0] icmp_ln886_37_fu_3282_p2;
wire   [1:0] channeldata_V_37_fu_3271_p4;
wire   [0:0] icmp_ln886_38_fu_3299_p2;
wire   [1:0] channeldata_V_38_fu_3288_p4;
wire   [0:0] icmp_ln886_39_fu_3316_p2;
wire   [1:0] channeldata_V_39_fu_3305_p4;
wire   [0:0] icmp_ln886_40_fu_3333_p2;
wire   [1:0] channeldata_V_40_fu_3322_p4;
wire   [0:0] icmp_ln886_41_fu_3350_p2;
wire   [1:0] channeldata_V_41_fu_3339_p4;
wire   [0:0] icmp_ln886_42_fu_3367_p2;
wire   [1:0] channeldata_V_42_fu_3356_p4;
wire   [0:0] icmp_ln886_43_fu_3384_p2;
wire   [1:0] channeldata_V_43_fu_3373_p4;
wire   [0:0] icmp_ln886_44_fu_3401_p2;
wire   [1:0] channeldata_V_44_fu_3390_p4;
wire   [0:0] icmp_ln886_45_fu_3418_p2;
wire   [1:0] channeldata_V_45_fu_3407_p4;
wire   [0:0] icmp_ln886_46_fu_3435_p2;
wire   [1:0] channeldata_V_46_fu_3424_p4;
wire   [0:0] icmp_ln886_47_fu_3452_p2;
wire   [1:0] channeldata_V_47_fu_3441_p4;
wire   [0:0] icmp_ln886_48_fu_3469_p2;
wire   [1:0] channeldata_V_48_fu_3458_p4;
wire   [0:0] icmp_ln886_49_fu_3486_p2;
wire   [1:0] channeldata_V_49_fu_3475_p4;
wire   [0:0] icmp_ln886_50_fu_3503_p2;
wire   [1:0] channeldata_V_50_fu_3492_p4;
wire   [0:0] icmp_ln886_51_fu_3520_p2;
wire   [1:0] channeldata_V_51_fu_3509_p4;
wire   [0:0] icmp_ln886_52_fu_3537_p2;
wire   [1:0] channeldata_V_52_fu_3526_p4;
wire   [0:0] icmp_ln886_53_fu_3554_p2;
wire   [1:0] channeldata_V_53_fu_3543_p4;
wire   [0:0] icmp_ln886_54_fu_3571_p2;
wire   [1:0] channeldata_V_54_fu_3560_p4;
wire   [0:0] icmp_ln886_55_fu_3588_p2;
wire   [1:0] channeldata_V_55_fu_3577_p4;
wire   [0:0] icmp_ln886_56_fu_3605_p2;
wire   [1:0] channeldata_V_56_fu_3594_p4;
wire   [0:0] icmp_ln886_57_fu_3622_p2;
wire   [1:0] channeldata_V_57_fu_3611_p4;
wire   [0:0] icmp_ln886_58_fu_3639_p2;
wire   [1:0] channeldata_V_58_fu_3628_p4;
wire   [0:0] icmp_ln886_59_fu_3656_p2;
wire   [1:0] channeldata_V_59_fu_3645_p4;
wire   [0:0] icmp_ln886_60_fu_3673_p2;
wire   [1:0] channeldata_V_60_fu_3662_p4;
wire   [0:0] icmp_ln886_61_fu_3690_p2;
wire   [1:0] channeldata_V_61_fu_3679_p4;
wire   [0:0] icmp_ln886_62_fu_3707_p2;
wire   [1:0] channeldata_V_62_fu_3696_p4;
wire   [0:0] icmp_ln886_63_fu_3724_p2;
wire   [1:0] channeldata_V_63_fu_3713_p4;
wire   [5:0] trunc_ln154_fu_2524_p1;
wire   [0:0] icmp_ln157_fu_2542_p2;
wire   [0:0] xor_ln154_fu_2536_p2;
wire   [6:0] select_ln154_fu_2516_p3;
wire   [6:0] add_ln155_fu_2554_p2;
wire   [5:0] trunc_ln155_fu_2560_p1;
wire   [5:0] select_ln154_1_fu_2528_p3;
wire   [5:0] select_ln155_fu_2564_p3;
wire   [0:0] or_ln157_fu_3736_p2;
wire   [1:0] add_ln157_fu_3730_p2;
wire   [8:0] add_ln155_1_fu_3748_p2;
wire    ap_CS_fsm_state11;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
end

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_0_address0),
    .ce0(buf_V_0_ce0),
    .we0(buf_V_0_we0),
    .d0(buf_V_0_d0),
    .q0(buf_V_0_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .we0(buf_V_1_we0),
    .d0(buf_V_1_d0),
    .q0(buf_V_1_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_2_address0),
    .ce0(buf_V_2_ce0),
    .we0(buf_V_2_we0),
    .d0(buf_V_2_d0),
    .q0(buf_V_2_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_3_address0),
    .ce0(buf_V_3_ce0),
    .we0(buf_V_3_we0),
    .d0(buf_V_3_d0),
    .q0(buf_V_3_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_4_address0),
    .ce0(buf_V_4_ce0),
    .we0(buf_V_4_we0),
    .d0(buf_V_4_d0),
    .q0(buf_V_4_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_5_address0),
    .ce0(buf_V_5_ce0),
    .we0(buf_V_5_we0),
    .d0(buf_V_5_d0),
    .q0(buf_V_5_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_6_address0),
    .ce0(buf_V_6_ce0),
    .we0(buf_V_6_we0),
    .d0(buf_V_6_d0),
    .q0(buf_V_6_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_7_address0),
    .ce0(buf_V_7_ce0),
    .we0(buf_V_7_we0),
    .d0(buf_V_7_d0),
    .q0(buf_V_7_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_8_address0),
    .ce0(buf_V_8_ce0),
    .we0(buf_V_8_we0),
    .d0(buf_V_8_d0),
    .q0(buf_V_8_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_9_address0),
    .ce0(buf_V_9_ce0),
    .we0(buf_V_9_we0),
    .d0(buf_V_9_d0),
    .q0(buf_V_9_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_10_address0),
    .ce0(buf_V_10_ce0),
    .we0(buf_V_10_we0),
    .d0(buf_V_10_d0),
    .q0(buf_V_10_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_11_address0),
    .ce0(buf_V_11_ce0),
    .we0(buf_V_11_we0),
    .d0(buf_V_11_d0),
    .q0(buf_V_11_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_12_address0),
    .ce0(buf_V_12_ce0),
    .we0(buf_V_12_we0),
    .d0(buf_V_12_d0),
    .q0(buf_V_12_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_13_address0),
    .ce0(buf_V_13_ce0),
    .we0(buf_V_13_we0),
    .d0(buf_V_13_d0),
    .q0(buf_V_13_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_14_address0),
    .ce0(buf_V_14_ce0),
    .we0(buf_V_14_we0),
    .d0(buf_V_14_d0),
    .q0(buf_V_14_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_15_address0),
    .ce0(buf_V_15_ce0),
    .we0(buf_V_15_we0),
    .d0(buf_V_15_d0),
    .q0(buf_V_15_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_16_address0),
    .ce0(buf_V_16_ce0),
    .we0(buf_V_16_we0),
    .d0(buf_V_16_d0),
    .q0(buf_V_16_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_17_address0),
    .ce0(buf_V_17_ce0),
    .we0(buf_V_17_we0),
    .d0(buf_V_17_d0),
    .q0(buf_V_17_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_18_address0),
    .ce0(buf_V_18_ce0),
    .we0(buf_V_18_we0),
    .d0(buf_V_18_d0),
    .q0(buf_V_18_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_19_address0),
    .ce0(buf_V_19_ce0),
    .we0(buf_V_19_we0),
    .d0(buf_V_19_d0),
    .q0(buf_V_19_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_20_address0),
    .ce0(buf_V_20_ce0),
    .we0(buf_V_20_we0),
    .d0(buf_V_20_d0),
    .q0(buf_V_20_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_21_address0),
    .ce0(buf_V_21_ce0),
    .we0(buf_V_21_we0),
    .d0(buf_V_21_d0),
    .q0(buf_V_21_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_22_address0),
    .ce0(buf_V_22_ce0),
    .we0(buf_V_22_we0),
    .d0(buf_V_22_d0),
    .q0(buf_V_22_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_23_address0),
    .ce0(buf_V_23_ce0),
    .we0(buf_V_23_we0),
    .d0(buf_V_23_d0),
    .q0(buf_V_23_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_24_address0),
    .ce0(buf_V_24_ce0),
    .we0(buf_V_24_we0),
    .d0(buf_V_24_d0),
    .q0(buf_V_24_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_25_address0),
    .ce0(buf_V_25_ce0),
    .we0(buf_V_25_we0),
    .d0(buf_V_25_d0),
    .q0(buf_V_25_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_26_address0),
    .ce0(buf_V_26_ce0),
    .we0(buf_V_26_we0),
    .d0(buf_V_26_d0),
    .q0(buf_V_26_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_27_address0),
    .ce0(buf_V_27_ce0),
    .we0(buf_V_27_we0),
    .d0(buf_V_27_d0),
    .q0(buf_V_27_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_28_address0),
    .ce0(buf_V_28_ce0),
    .we0(buf_V_28_we0),
    .d0(buf_V_28_d0),
    .q0(buf_V_28_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_29_address0),
    .ce0(buf_V_29_ce0),
    .we0(buf_V_29_we0),
    .d0(buf_V_29_d0),
    .q0(buf_V_29_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_30_address0),
    .ce0(buf_V_30_ce0),
    .we0(buf_V_30_we0),
    .d0(buf_V_30_d0),
    .q0(buf_V_30_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_31_address0),
    .ce0(buf_V_31_ce0),
    .we0(buf_V_31_we0),
    .d0(buf_V_31_d0),
    .q0(buf_V_31_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_32_address0),
    .ce0(buf_V_32_ce0),
    .we0(buf_V_32_we0),
    .d0(buf_V_32_d0),
    .q0(buf_V_32_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_33_address0),
    .ce0(buf_V_33_ce0),
    .we0(buf_V_33_we0),
    .d0(buf_V_33_d0),
    .q0(buf_V_33_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_34_address0),
    .ce0(buf_V_34_ce0),
    .we0(buf_V_34_we0),
    .d0(buf_V_34_d0),
    .q0(buf_V_34_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_35_address0),
    .ce0(buf_V_35_ce0),
    .we0(buf_V_35_we0),
    .d0(buf_V_35_d0),
    .q0(buf_V_35_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_36_address0),
    .ce0(buf_V_36_ce0),
    .we0(buf_V_36_we0),
    .d0(buf_V_36_d0),
    .q0(buf_V_36_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_37_address0),
    .ce0(buf_V_37_ce0),
    .we0(buf_V_37_we0),
    .d0(buf_V_37_d0),
    .q0(buf_V_37_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_38_address0),
    .ce0(buf_V_38_ce0),
    .we0(buf_V_38_we0),
    .d0(buf_V_38_d0),
    .q0(buf_V_38_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_39_address0),
    .ce0(buf_V_39_ce0),
    .we0(buf_V_39_we0),
    .d0(buf_V_39_d0),
    .q0(buf_V_39_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_40_address0),
    .ce0(buf_V_40_ce0),
    .we0(buf_V_40_we0),
    .d0(buf_V_40_d0),
    .q0(buf_V_40_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_41_address0),
    .ce0(buf_V_41_ce0),
    .we0(buf_V_41_we0),
    .d0(buf_V_41_d0),
    .q0(buf_V_41_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_42_address0),
    .ce0(buf_V_42_ce0),
    .we0(buf_V_42_we0),
    .d0(buf_V_42_d0),
    .q0(buf_V_42_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_43_address0),
    .ce0(buf_V_43_ce0),
    .we0(buf_V_43_we0),
    .d0(buf_V_43_d0),
    .q0(buf_V_43_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_44_address0),
    .ce0(buf_V_44_ce0),
    .we0(buf_V_44_we0),
    .d0(buf_V_44_d0),
    .q0(buf_V_44_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_45_address0),
    .ce0(buf_V_45_ce0),
    .we0(buf_V_45_we0),
    .d0(buf_V_45_d0),
    .q0(buf_V_45_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_46_address0),
    .ce0(buf_V_46_ce0),
    .we0(buf_V_46_we0),
    .d0(buf_V_46_d0),
    .q0(buf_V_46_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_47_address0),
    .ce0(buf_V_47_ce0),
    .we0(buf_V_47_we0),
    .d0(buf_V_47_d0),
    .q0(buf_V_47_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_48_address0),
    .ce0(buf_V_48_ce0),
    .we0(buf_V_48_we0),
    .d0(buf_V_48_d0),
    .q0(buf_V_48_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_49_address0),
    .ce0(buf_V_49_ce0),
    .we0(buf_V_49_we0),
    .d0(buf_V_49_d0),
    .q0(buf_V_49_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_50_address0),
    .ce0(buf_V_50_ce0),
    .we0(buf_V_50_we0),
    .d0(buf_V_50_d0),
    .q0(buf_V_50_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_51_address0),
    .ce0(buf_V_51_ce0),
    .we0(buf_V_51_we0),
    .d0(buf_V_51_d0),
    .q0(buf_V_51_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_52_address0),
    .ce0(buf_V_52_ce0),
    .we0(buf_V_52_we0),
    .d0(buf_V_52_d0),
    .q0(buf_V_52_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_53_address0),
    .ce0(buf_V_53_ce0),
    .we0(buf_V_53_we0),
    .d0(buf_V_53_d0),
    .q0(buf_V_53_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_54_address0),
    .ce0(buf_V_54_ce0),
    .we0(buf_V_54_we0),
    .d0(buf_V_54_d0),
    .q0(buf_V_54_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_55_address0),
    .ce0(buf_V_55_ce0),
    .we0(buf_V_55_we0),
    .d0(buf_V_55_d0),
    .q0(buf_V_55_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_56_address0),
    .ce0(buf_V_56_ce0),
    .we0(buf_V_56_we0),
    .d0(buf_V_56_d0),
    .q0(buf_V_56_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_57_address0),
    .ce0(buf_V_57_ce0),
    .we0(buf_V_57_we0),
    .d0(buf_V_57_d0),
    .q0(buf_V_57_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_58_address0),
    .ce0(buf_V_58_ce0),
    .we0(buf_V_58_we0),
    .d0(buf_V_58_d0),
    .q0(buf_V_58_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_59_address0),
    .ce0(buf_V_59_ce0),
    .we0(buf_V_59_we0),
    .d0(buf_V_59_d0),
    .q0(buf_V_59_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_60_address0),
    .ce0(buf_V_60_ce0),
    .we0(buf_V_60_we0),
    .d0(buf_V_60_d0),
    .q0(buf_V_60_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_61_address0),
    .ce0(buf_V_61_ce0),
    .we0(buf_V_61_we0),
    .d0(buf_V_61_d0),
    .q0(buf_V_61_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_62_address0),
    .ce0(buf_V_62_ce0),
    .we0(buf_V_62_we0),
    .d0(buf_V_62_d0),
    .q0(buf_V_62_q0)
);

StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s_buf_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_V_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_63_address0),
    .ce0(buf_V_63_ce0),
    .we0(buf_V_63_we0),
    .d0(buf_V_63_d0),
    .q0(buf_V_63_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state8))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state8))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_2327 <= add_ln146_fu_2406_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_2327 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten141_reg_2349 <= add_ln154_reg_3991;
    end else if (((icmp_ln153_fu_2492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten141_reg_2349 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_2360 <= select_ln155_2_fu_3754_p3;
    end else if (((icmp_ln153_fu_2492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten_reg_2360 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        kx_reg_2383 <= kx_1_fu_3740_p3;
    end else if (((icmp_ln153_fu_2492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        kx_reg_2383 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outpix_reg_2395 <= 7'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        outpix_reg_2395 <= add_ln173_fu_3761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        xp_reg_2372 <= select_ln155_1_reg_4010;
    end else if (((icmp_ln153_fu_2492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        xp_reg_2372 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        yp_reg_2338 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        yp_reg_2338 <= yp_1_reg_3982;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln154_reg_3991 <= add_ln154_fu_2498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln154_fu_2504_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        and_ln154_reg_4005 <= and_ln154_fu_2548_p2;
        buf_V_0_addr_2_reg_4015 <= zext_ln155_fu_2572_p1;
        buf_V_10_addr_2_reg_4065 <= zext_ln155_fu_2572_p1;
        buf_V_11_addr_2_reg_4070 <= zext_ln155_fu_2572_p1;
        buf_V_12_addr_2_reg_4075 <= zext_ln155_fu_2572_p1;
        buf_V_13_addr_2_reg_4080 <= zext_ln155_fu_2572_p1;
        buf_V_14_addr_2_reg_4085 <= zext_ln155_fu_2572_p1;
        buf_V_15_addr_2_reg_4090 <= zext_ln155_fu_2572_p1;
        buf_V_16_addr_2_reg_4095 <= zext_ln155_fu_2572_p1;
        buf_V_17_addr_2_reg_4100 <= zext_ln155_fu_2572_p1;
        buf_V_18_addr_2_reg_4105 <= zext_ln155_fu_2572_p1;
        buf_V_19_addr_2_reg_4110 <= zext_ln155_fu_2572_p1;
        buf_V_1_addr_2_reg_4020 <= zext_ln155_fu_2572_p1;
        buf_V_20_addr_2_reg_4115 <= zext_ln155_fu_2572_p1;
        buf_V_21_addr_2_reg_4120 <= zext_ln155_fu_2572_p1;
        buf_V_22_addr_2_reg_4125 <= zext_ln155_fu_2572_p1;
        buf_V_23_addr_2_reg_4130 <= zext_ln155_fu_2572_p1;
        buf_V_24_addr_2_reg_4135 <= zext_ln155_fu_2572_p1;
        buf_V_25_addr_2_reg_4140 <= zext_ln155_fu_2572_p1;
        buf_V_26_addr_2_reg_4145 <= zext_ln155_fu_2572_p1;
        buf_V_27_addr_2_reg_4150 <= zext_ln155_fu_2572_p1;
        buf_V_28_addr_2_reg_4155 <= zext_ln155_fu_2572_p1;
        buf_V_29_addr_2_reg_4160 <= zext_ln155_fu_2572_p1;
        buf_V_2_addr_2_reg_4025 <= zext_ln155_fu_2572_p1;
        buf_V_30_addr_2_reg_4165 <= zext_ln155_fu_2572_p1;
        buf_V_31_addr_2_reg_4170 <= zext_ln155_fu_2572_p1;
        buf_V_32_addr_2_reg_4175 <= zext_ln155_fu_2572_p1;
        buf_V_33_addr_2_reg_4180 <= zext_ln155_fu_2572_p1;
        buf_V_34_addr_2_reg_4185 <= zext_ln155_fu_2572_p1;
        buf_V_35_addr_2_reg_4190 <= zext_ln155_fu_2572_p1;
        buf_V_36_addr_2_reg_4195 <= zext_ln155_fu_2572_p1;
        buf_V_37_addr_2_reg_4200 <= zext_ln155_fu_2572_p1;
        buf_V_38_addr_2_reg_4205 <= zext_ln155_fu_2572_p1;
        buf_V_39_addr_2_reg_4210 <= zext_ln155_fu_2572_p1;
        buf_V_3_addr_2_reg_4030 <= zext_ln155_fu_2572_p1;
        buf_V_40_addr_2_reg_4215 <= zext_ln155_fu_2572_p1;
        buf_V_41_addr_2_reg_4220 <= zext_ln155_fu_2572_p1;
        buf_V_42_addr_2_reg_4225 <= zext_ln155_fu_2572_p1;
        buf_V_43_addr_2_reg_4230 <= zext_ln155_fu_2572_p1;
        buf_V_44_addr_2_reg_4235 <= zext_ln155_fu_2572_p1;
        buf_V_45_addr_2_reg_4240 <= zext_ln155_fu_2572_p1;
        buf_V_46_addr_2_reg_4245 <= zext_ln155_fu_2572_p1;
        buf_V_47_addr_2_reg_4250 <= zext_ln155_fu_2572_p1;
        buf_V_48_addr_2_reg_4255 <= zext_ln155_fu_2572_p1;
        buf_V_49_addr_2_reg_4260 <= zext_ln155_fu_2572_p1;
        buf_V_4_addr_2_reg_4035 <= zext_ln155_fu_2572_p1;
        buf_V_50_addr_2_reg_4265 <= zext_ln155_fu_2572_p1;
        buf_V_51_addr_2_reg_4270 <= zext_ln155_fu_2572_p1;
        buf_V_52_addr_2_reg_4275 <= zext_ln155_fu_2572_p1;
        buf_V_53_addr_2_reg_4280 <= zext_ln155_fu_2572_p1;
        buf_V_54_addr_2_reg_4285 <= zext_ln155_fu_2572_p1;
        buf_V_55_addr_2_reg_4290 <= zext_ln155_fu_2572_p1;
        buf_V_56_addr_2_reg_4295 <= zext_ln155_fu_2572_p1;
        buf_V_57_addr_2_reg_4300 <= zext_ln155_fu_2572_p1;
        buf_V_58_addr_2_reg_4305 <= zext_ln155_fu_2572_p1;
        buf_V_59_addr_2_reg_4310 <= zext_ln155_fu_2572_p1;
        buf_V_5_addr_2_reg_4040 <= zext_ln155_fu_2572_p1;
        buf_V_60_addr_2_reg_4315 <= zext_ln155_fu_2572_p1;
        buf_V_61_addr_2_reg_4320 <= zext_ln155_fu_2572_p1;
        buf_V_62_addr_2_reg_4325 <= zext_ln155_fu_2572_p1;
        buf_V_63_addr_2_reg_4330 <= zext_ln155_fu_2572_p1;
        buf_V_6_addr_2_reg_4045 <= zext_ln155_fu_2572_p1;
        buf_V_7_addr_2_reg_4050 <= zext_ln155_fu_2572_p1;
        buf_V_8_addr_2_reg_4055 <= zext_ln155_fu_2572_p1;
        buf_V_9_addr_2_reg_4060 <= zext_ln155_fu_2572_p1;
        icmp_ln155_reg_3999 <= icmp_ln155_fu_2510_p2;
        select_ln155_1_reg_4010 <= select_ln155_1_fu_2640_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln173_reg_4542 <= icmp_ln173_fu_3767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        yp_1_reg_3982 <= yp_1_fu_2486_p2;
    end
end

always @ (*) begin
    if ((icmp_ln173_fu_3767_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_0_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_0_address0 = buf_V_0_addr_2_reg_4015;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_0_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_0_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_0_ce0 = 1'b1;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_0_d0 = channeldata_V_fu_2648_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_0_d0 = 2'd2;
    end else begin
        buf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_fu_2653_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_0_we0 = 1'b1;
    end else begin
        buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_10_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_10_address0 = buf_V_10_addr_2_reg_4065;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_10_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_10_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_10_ce0 = 1'b1;
    end else begin
        buf_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_10_d0 = {{in0_V_TDATA[21:20]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_10_d0 = 2'd2;
    end else begin
        buf_V_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_10_fu_2823_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_10_we0 = 1'b1;
    end else begin
        buf_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_11_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_11_address0 = buf_V_11_addr_2_reg_4070;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_11_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_11_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_11_ce0 = 1'b1;
    end else begin
        buf_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_11_d0 = {{in0_V_TDATA[23:22]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_11_d0 = 2'd2;
    end else begin
        buf_V_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_11_fu_2840_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_11_we0 = 1'b1;
    end else begin
        buf_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_12_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_12_address0 = buf_V_12_addr_2_reg_4075;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_12_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_12_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_12_ce0 = 1'b1;
    end else begin
        buf_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_12_d0 = {{in0_V_TDATA[25:24]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_12_d0 = 2'd2;
    end else begin
        buf_V_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_12_fu_2857_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_12_we0 = 1'b1;
    end else begin
        buf_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_13_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_13_address0 = buf_V_13_addr_2_reg_4080;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_13_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_13_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_13_ce0 = 1'b1;
    end else begin
        buf_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_13_d0 = {{in0_V_TDATA[27:26]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_13_d0 = 2'd2;
    end else begin
        buf_V_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_13_fu_2874_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_13_we0 = 1'b1;
    end else begin
        buf_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_14_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_14_address0 = buf_V_14_addr_2_reg_4085;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_14_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_14_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_14_ce0 = 1'b1;
    end else begin
        buf_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_14_d0 = {{in0_V_TDATA[29:28]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_14_d0 = 2'd2;
    end else begin
        buf_V_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_14_fu_2891_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_14_we0 = 1'b1;
    end else begin
        buf_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_15_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_15_address0 = buf_V_15_addr_2_reg_4090;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_15_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_15_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_15_ce0 = 1'b1;
    end else begin
        buf_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_15_d0 = {{in0_V_TDATA[31:30]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_15_d0 = 2'd2;
    end else begin
        buf_V_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_15_fu_2908_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_15_we0 = 1'b1;
    end else begin
        buf_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_16_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_16_address0 = buf_V_16_addr_2_reg_4095;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_16_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_16_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_16_ce0 = 1'b1;
    end else begin
        buf_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_16_d0 = {{in0_V_TDATA[33:32]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_16_d0 = 2'd2;
    end else begin
        buf_V_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_16_fu_2925_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_16_we0 = 1'b1;
    end else begin
        buf_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_17_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_17_address0 = buf_V_17_addr_2_reg_4100;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_17_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_17_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_17_ce0 = 1'b1;
    end else begin
        buf_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_17_d0 = {{in0_V_TDATA[35:34]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_17_d0 = 2'd2;
    end else begin
        buf_V_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_17_fu_2942_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_17_we0 = 1'b1;
    end else begin
        buf_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_18_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_18_address0 = buf_V_18_addr_2_reg_4105;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_18_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_18_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_18_ce0 = 1'b1;
    end else begin
        buf_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_18_d0 = {{in0_V_TDATA[37:36]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_18_d0 = 2'd2;
    end else begin
        buf_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_18_fu_2959_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_18_we0 = 1'b1;
    end else begin
        buf_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_19_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_19_address0 = buf_V_19_addr_2_reg_4110;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_19_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_19_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_19_ce0 = 1'b1;
    end else begin
        buf_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_19_d0 = {{in0_V_TDATA[39:38]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_19_d0 = 2'd2;
    end else begin
        buf_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_19_fu_2976_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_19_we0 = 1'b1;
    end else begin
        buf_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_1_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_address0 = buf_V_1_addr_2_reg_4020;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_1_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_1_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_d0 = {{in0_V_TDATA[3:2]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_1_d0 = 2'd2;
    end else begin
        buf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_1_fu_2670_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_1_we0 = 1'b1;
    end else begin
        buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_20_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_20_address0 = buf_V_20_addr_2_reg_4115;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_20_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_20_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_20_ce0 = 1'b1;
    end else begin
        buf_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_20_d0 = {{in0_V_TDATA[41:40]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_20_d0 = 2'd2;
    end else begin
        buf_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_20_fu_2993_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_20_we0 = 1'b1;
    end else begin
        buf_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_21_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_21_address0 = buf_V_21_addr_2_reg_4120;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_21_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_21_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_21_ce0 = 1'b1;
    end else begin
        buf_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_21_d0 = {{in0_V_TDATA[43:42]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_21_d0 = 2'd2;
    end else begin
        buf_V_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_21_fu_3010_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_21_we0 = 1'b1;
    end else begin
        buf_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_22_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_22_address0 = buf_V_22_addr_2_reg_4125;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_22_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_22_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_22_ce0 = 1'b1;
    end else begin
        buf_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_22_d0 = {{in0_V_TDATA[45:44]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_22_d0 = 2'd2;
    end else begin
        buf_V_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_22_fu_3027_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_22_we0 = 1'b1;
    end else begin
        buf_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_23_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_23_address0 = buf_V_23_addr_2_reg_4130;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_23_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_23_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_23_ce0 = 1'b1;
    end else begin
        buf_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_23_d0 = {{in0_V_TDATA[47:46]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_23_d0 = 2'd2;
    end else begin
        buf_V_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_23_fu_3044_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_23_we0 = 1'b1;
    end else begin
        buf_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_24_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_24_address0 = buf_V_24_addr_2_reg_4135;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_24_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_24_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_24_ce0 = 1'b1;
    end else begin
        buf_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_24_d0 = {{in0_V_TDATA[49:48]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_24_d0 = 2'd2;
    end else begin
        buf_V_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_24_fu_3061_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_24_we0 = 1'b1;
    end else begin
        buf_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_25_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_25_address0 = buf_V_25_addr_2_reg_4140;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_25_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_25_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_25_ce0 = 1'b1;
    end else begin
        buf_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_25_d0 = {{in0_V_TDATA[51:50]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_25_d0 = 2'd2;
    end else begin
        buf_V_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_25_fu_3078_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_25_we0 = 1'b1;
    end else begin
        buf_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_26_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_26_address0 = buf_V_26_addr_2_reg_4145;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_26_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_26_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_26_ce0 = 1'b1;
    end else begin
        buf_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_26_d0 = {{in0_V_TDATA[53:52]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_26_d0 = 2'd2;
    end else begin
        buf_V_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_26_fu_3095_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_26_we0 = 1'b1;
    end else begin
        buf_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_27_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_27_address0 = buf_V_27_addr_2_reg_4150;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_27_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_27_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_27_ce0 = 1'b1;
    end else begin
        buf_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_27_d0 = {{in0_V_TDATA[55:54]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_27_d0 = 2'd2;
    end else begin
        buf_V_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_27_fu_3112_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_27_we0 = 1'b1;
    end else begin
        buf_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_28_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_28_address0 = buf_V_28_addr_2_reg_4155;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_28_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_28_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_28_ce0 = 1'b1;
    end else begin
        buf_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_28_d0 = {{in0_V_TDATA[57:56]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_28_d0 = 2'd2;
    end else begin
        buf_V_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_28_fu_3129_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_28_we0 = 1'b1;
    end else begin
        buf_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_29_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_29_address0 = buf_V_29_addr_2_reg_4160;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_29_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_29_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_29_ce0 = 1'b1;
    end else begin
        buf_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_29_d0 = {{in0_V_TDATA[59:58]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_29_d0 = 2'd2;
    end else begin
        buf_V_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_29_fu_3146_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_29_we0 = 1'b1;
    end else begin
        buf_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_2_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_address0 = buf_V_2_addr_2_reg_4025;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_2_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_2_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_d0 = {{in0_V_TDATA[5:4]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_2_d0 = 2'd2;
    end else begin
        buf_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_2_fu_2687_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_2_we0 = 1'b1;
    end else begin
        buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_30_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_30_address0 = buf_V_30_addr_2_reg_4165;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_30_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_30_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_30_ce0 = 1'b1;
    end else begin
        buf_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_30_d0 = {{in0_V_TDATA[61:60]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_30_d0 = 2'd2;
    end else begin
        buf_V_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_30_fu_3163_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_30_we0 = 1'b1;
    end else begin
        buf_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_31_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_31_address0 = buf_V_31_addr_2_reg_4170;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_31_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_31_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_31_ce0 = 1'b1;
    end else begin
        buf_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_31_d0 = {{in0_V_TDATA[63:62]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_31_d0 = 2'd2;
    end else begin
        buf_V_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_31_fu_3180_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_31_we0 = 1'b1;
    end else begin
        buf_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_32_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_32_address0 = buf_V_32_addr_2_reg_4175;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_32_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_32_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_32_ce0 = 1'b1;
    end else begin
        buf_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_32_d0 = {{in0_V_TDATA[65:64]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_32_d0 = 2'd2;
    end else begin
        buf_V_32_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_32_fu_3197_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_32_we0 = 1'b1;
    end else begin
        buf_V_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_33_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_33_address0 = buf_V_33_addr_2_reg_4180;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_33_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_33_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_33_ce0 = 1'b1;
    end else begin
        buf_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_33_d0 = {{in0_V_TDATA[67:66]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_33_d0 = 2'd2;
    end else begin
        buf_V_33_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_33_fu_3214_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_33_we0 = 1'b1;
    end else begin
        buf_V_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_34_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_34_address0 = buf_V_34_addr_2_reg_4185;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_34_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_34_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_34_ce0 = 1'b1;
    end else begin
        buf_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_34_d0 = {{in0_V_TDATA[69:68]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_34_d0 = 2'd2;
    end else begin
        buf_V_34_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_34_fu_3231_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_34_we0 = 1'b1;
    end else begin
        buf_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_35_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_35_address0 = buf_V_35_addr_2_reg_4190;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_35_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_35_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_35_ce0 = 1'b1;
    end else begin
        buf_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_35_d0 = {{in0_V_TDATA[71:70]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_35_d0 = 2'd2;
    end else begin
        buf_V_35_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_35_fu_3248_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_35_we0 = 1'b1;
    end else begin
        buf_V_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_36_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_36_address0 = buf_V_36_addr_2_reg_4195;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_36_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_36_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_36_ce0 = 1'b1;
    end else begin
        buf_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_36_d0 = {{in0_V_TDATA[73:72]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_36_d0 = 2'd2;
    end else begin
        buf_V_36_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_36_fu_3265_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_36_we0 = 1'b1;
    end else begin
        buf_V_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_37_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_37_address0 = buf_V_37_addr_2_reg_4200;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_37_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_37_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_37_ce0 = 1'b1;
    end else begin
        buf_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_37_d0 = {{in0_V_TDATA[75:74]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_37_d0 = 2'd2;
    end else begin
        buf_V_37_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_37_fu_3282_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_37_we0 = 1'b1;
    end else begin
        buf_V_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_38_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_38_address0 = buf_V_38_addr_2_reg_4205;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_38_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_38_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_38_ce0 = 1'b1;
    end else begin
        buf_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_38_d0 = {{in0_V_TDATA[77:76]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_38_d0 = 2'd2;
    end else begin
        buf_V_38_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_38_fu_3299_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_38_we0 = 1'b1;
    end else begin
        buf_V_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_39_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_39_address0 = buf_V_39_addr_2_reg_4210;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_39_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_39_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_39_ce0 = 1'b1;
    end else begin
        buf_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_39_d0 = {{in0_V_TDATA[79:78]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_39_d0 = 2'd2;
    end else begin
        buf_V_39_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_39_fu_3316_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_39_we0 = 1'b1;
    end else begin
        buf_V_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_3_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_address0 = buf_V_3_addr_2_reg_4030;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_3_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_d0 = {{in0_V_TDATA[7:6]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_3_d0 = 2'd2;
    end else begin
        buf_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_3_fu_2704_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_3_we0 = 1'b1;
    end else begin
        buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_40_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_40_address0 = buf_V_40_addr_2_reg_4215;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_40_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_40_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_40_ce0 = 1'b1;
    end else begin
        buf_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_40_d0 = {{in0_V_TDATA[81:80]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_40_d0 = 2'd2;
    end else begin
        buf_V_40_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_40_fu_3333_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_40_we0 = 1'b1;
    end else begin
        buf_V_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_41_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_41_address0 = buf_V_41_addr_2_reg_4220;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_41_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_41_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_41_ce0 = 1'b1;
    end else begin
        buf_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_41_d0 = {{in0_V_TDATA[83:82]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_41_d0 = 2'd2;
    end else begin
        buf_V_41_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_41_fu_3350_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_41_we0 = 1'b1;
    end else begin
        buf_V_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_42_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_42_address0 = buf_V_42_addr_2_reg_4225;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_42_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_42_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_42_ce0 = 1'b1;
    end else begin
        buf_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_42_d0 = {{in0_V_TDATA[85:84]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_42_d0 = 2'd2;
    end else begin
        buf_V_42_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_42_fu_3367_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_42_we0 = 1'b1;
    end else begin
        buf_V_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_43_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_43_address0 = buf_V_43_addr_2_reg_4230;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_43_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_43_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_43_ce0 = 1'b1;
    end else begin
        buf_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_43_d0 = {{in0_V_TDATA[87:86]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_43_d0 = 2'd2;
    end else begin
        buf_V_43_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_43_fu_3384_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_43_we0 = 1'b1;
    end else begin
        buf_V_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_44_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_44_address0 = buf_V_44_addr_2_reg_4235;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_44_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_44_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_44_ce0 = 1'b1;
    end else begin
        buf_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_44_d0 = {{in0_V_TDATA[89:88]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_44_d0 = 2'd2;
    end else begin
        buf_V_44_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_44_fu_3401_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_44_we0 = 1'b1;
    end else begin
        buf_V_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_45_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_45_address0 = buf_V_45_addr_2_reg_4240;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_45_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_45_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_45_ce0 = 1'b1;
    end else begin
        buf_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_45_d0 = {{in0_V_TDATA[91:90]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_45_d0 = 2'd2;
    end else begin
        buf_V_45_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_45_fu_3418_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_45_we0 = 1'b1;
    end else begin
        buf_V_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_46_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_46_address0 = buf_V_46_addr_2_reg_4245;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_46_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_46_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_46_ce0 = 1'b1;
    end else begin
        buf_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_46_d0 = {{in0_V_TDATA[93:92]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_46_d0 = 2'd2;
    end else begin
        buf_V_46_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_46_fu_3435_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_46_we0 = 1'b1;
    end else begin
        buf_V_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_47_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_47_address0 = buf_V_47_addr_2_reg_4250;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_47_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_47_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_47_ce0 = 1'b1;
    end else begin
        buf_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_47_d0 = {{in0_V_TDATA[95:94]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_47_d0 = 2'd2;
    end else begin
        buf_V_47_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_47_fu_3452_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_47_we0 = 1'b1;
    end else begin
        buf_V_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_48_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_48_address0 = buf_V_48_addr_2_reg_4255;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_48_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_48_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_48_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_48_ce0 = 1'b1;
    end else begin
        buf_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_48_d0 = {{in0_V_TDATA[97:96]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_48_d0 = 2'd2;
    end else begin
        buf_V_48_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_48_fu_3469_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_48_we0 = 1'b1;
    end else begin
        buf_V_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_49_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_49_address0 = buf_V_49_addr_2_reg_4260;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_49_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_49_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_49_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_49_ce0 = 1'b1;
    end else begin
        buf_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_49_d0 = {{in0_V_TDATA[99:98]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_49_d0 = 2'd2;
    end else begin
        buf_V_49_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_49_fu_3486_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_49_we0 = 1'b1;
    end else begin
        buf_V_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_4_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_address0 = buf_V_4_addr_2_reg_4035;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_4_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_d0 = {{in0_V_TDATA[9:8]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_4_d0 = 2'd2;
    end else begin
        buf_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_4_fu_2721_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_4_we0 = 1'b1;
    end else begin
        buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_50_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_50_address0 = buf_V_50_addr_2_reg_4265;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_50_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_50_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_50_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_50_ce0 = 1'b1;
    end else begin
        buf_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_50_d0 = {{in0_V_TDATA[101:100]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_50_d0 = 2'd2;
    end else begin
        buf_V_50_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_50_fu_3503_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_50_we0 = 1'b1;
    end else begin
        buf_V_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_51_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_51_address0 = buf_V_51_addr_2_reg_4270;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_51_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_51_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_51_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_51_ce0 = 1'b1;
    end else begin
        buf_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_51_d0 = {{in0_V_TDATA[103:102]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_51_d0 = 2'd2;
    end else begin
        buf_V_51_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_51_fu_3520_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_51_we0 = 1'b1;
    end else begin
        buf_V_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_52_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_52_address0 = buf_V_52_addr_2_reg_4275;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_52_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_52_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_52_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_52_ce0 = 1'b1;
    end else begin
        buf_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_52_d0 = {{in0_V_TDATA[105:104]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_52_d0 = 2'd2;
    end else begin
        buf_V_52_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_52_fu_3537_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_52_we0 = 1'b1;
    end else begin
        buf_V_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_53_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_53_address0 = buf_V_53_addr_2_reg_4280;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_53_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_53_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_53_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_53_ce0 = 1'b1;
    end else begin
        buf_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_53_d0 = {{in0_V_TDATA[107:106]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_53_d0 = 2'd2;
    end else begin
        buf_V_53_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_53_fu_3554_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_53_we0 = 1'b1;
    end else begin
        buf_V_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_54_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_54_address0 = buf_V_54_addr_2_reg_4285;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_54_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_54_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_54_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_54_ce0 = 1'b1;
    end else begin
        buf_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_54_d0 = {{in0_V_TDATA[109:108]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_54_d0 = 2'd2;
    end else begin
        buf_V_54_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_54_fu_3571_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_54_we0 = 1'b1;
    end else begin
        buf_V_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_55_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_55_address0 = buf_V_55_addr_2_reg_4290;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_55_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_55_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_55_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_55_ce0 = 1'b1;
    end else begin
        buf_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_55_d0 = {{in0_V_TDATA[111:110]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_55_d0 = 2'd2;
    end else begin
        buf_V_55_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_55_fu_3588_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_55_we0 = 1'b1;
    end else begin
        buf_V_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_56_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_56_address0 = buf_V_56_addr_2_reg_4295;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_56_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_56_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_56_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_56_ce0 = 1'b1;
    end else begin
        buf_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_56_d0 = {{in0_V_TDATA[113:112]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_56_d0 = 2'd2;
    end else begin
        buf_V_56_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_56_fu_3605_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_56_we0 = 1'b1;
    end else begin
        buf_V_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_57_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_57_address0 = buf_V_57_addr_2_reg_4300;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_57_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_57_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_57_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_57_ce0 = 1'b1;
    end else begin
        buf_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_57_d0 = {{in0_V_TDATA[115:114]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_57_d0 = 2'd2;
    end else begin
        buf_V_57_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_57_fu_3622_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_57_we0 = 1'b1;
    end else begin
        buf_V_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_58_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_58_address0 = buf_V_58_addr_2_reg_4305;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_58_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_58_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_58_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_58_ce0 = 1'b1;
    end else begin
        buf_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_58_d0 = {{in0_V_TDATA[117:116]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_58_d0 = 2'd2;
    end else begin
        buf_V_58_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_58_fu_3639_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_58_we0 = 1'b1;
    end else begin
        buf_V_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_59_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_59_address0 = buf_V_59_addr_2_reg_4310;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_59_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_59_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_59_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_59_ce0 = 1'b1;
    end else begin
        buf_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_59_d0 = {{in0_V_TDATA[119:118]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_59_d0 = 2'd2;
    end else begin
        buf_V_59_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_59_fu_3656_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_59_we0 = 1'b1;
    end else begin
        buf_V_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_5_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_5_address0 = buf_V_5_addr_2_reg_4040;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_5_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_5_ce0 = 1'b1;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_5_d0 = {{in0_V_TDATA[11:10]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_5_d0 = 2'd2;
    end else begin
        buf_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_5_fu_2738_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_5_we0 = 1'b1;
    end else begin
        buf_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_60_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_60_address0 = buf_V_60_addr_2_reg_4315;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_60_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_60_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_60_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_60_ce0 = 1'b1;
    end else begin
        buf_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_60_d0 = {{in0_V_TDATA[121:120]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_60_d0 = 2'd2;
    end else begin
        buf_V_60_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_60_fu_3673_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_60_we0 = 1'b1;
    end else begin
        buf_V_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_61_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_61_address0 = buf_V_61_addr_2_reg_4320;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_61_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_61_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_61_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_61_ce0 = 1'b1;
    end else begin
        buf_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_61_d0 = {{in0_V_TDATA[123:122]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_61_d0 = 2'd2;
    end else begin
        buf_V_61_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_61_fu_3690_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_61_we0 = 1'b1;
    end else begin
        buf_V_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_62_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_62_address0 = buf_V_62_addr_2_reg_4325;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_62_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_62_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_62_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_62_ce0 = 1'b1;
    end else begin
        buf_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_62_d0 = {{in0_V_TDATA[125:124]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_62_d0 = 2'd2;
    end else begin
        buf_V_62_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_62_fu_3707_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_62_we0 = 1'b1;
    end else begin
        buf_V_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_63_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_63_address0 = buf_V_63_addr_2_reg_4330;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_63_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_63_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_63_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_63_ce0 = 1'b1;
    end else begin
        buf_V_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_63_d0 = {{in0_V_TDATA[127:126]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_63_d0 = 2'd2;
    end else begin
        buf_V_63_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_63_fu_3724_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_63_we0 = 1'b1;
    end else begin
        buf_V_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_6_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_6_address0 = buf_V_6_addr_2_reg_4045;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_6_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_6_ce0 = 1'b1;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_6_d0 = {{in0_V_TDATA[13:12]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_6_d0 = 2'd2;
    end else begin
        buf_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_6_fu_2755_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_6_we0 = 1'b1;
    end else begin
        buf_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_7_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_7_address0 = buf_V_7_addr_2_reg_4050;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_7_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_7_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_7_ce0 = 1'b1;
    end else begin
        buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_7_d0 = {{in0_V_TDATA[15:14]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_7_d0 = 2'd2;
    end else begin
        buf_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_7_fu_2772_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_7_we0 = 1'b1;
    end else begin
        buf_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_8_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_8_address0 = buf_V_8_addr_2_reg_4055;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_8_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_8_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_8_ce0 = 1'b1;
    end else begin
        buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_8_d0 = {{in0_V_TDATA[17:16]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_8_d0 = 2'd2;
    end else begin
        buf_V_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_8_fu_2789_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_8_we0 = 1'b1;
    end else begin
        buf_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        buf_V_9_address0 = outpix_cast_fu_3773_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_9_address0 = buf_V_9_addr_2_reg_4060;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_9_address0 = zext_ln155_fu_2572_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_V_9_address0 = i_cast_fu_2418_p1;
    end else begin
        buf_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_9_ce0 = 1'b1;
    end else begin
        buf_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_9_d0 = {{in0_V_TDATA[19:18]}};
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage0) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_9_d0 = 2'd2;
    end else begin
        buf_V_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln886_9_fu_2806_p2 == 1'd1)) | ((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln173_fu_3767_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        buf_V_9_we0 = 1'b1;
    end else begin
        buf_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln173_reg_4542 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln173_reg_4542 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln146_fu_2412_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln153_fu_2492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln154_fu_2504_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((in0_V_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln173_fu_3767_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln173_fu_3767_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln146_fu_2406_p2 = (i_reg_2327 + 7'd1);

assign add_ln154_fu_2498_p2 = (indvar_flatten141_reg_2349 + 9'd1);

assign add_ln155_1_fu_3748_p2 = (indvar_flatten_reg_2360 + 9'd1);

assign add_ln155_fu_2554_p2 = (select_ln154_fu_2516_p3 + 7'd1);

assign add_ln157_fu_3730_p2 = (kx_reg_2383 + 2'd1);

assign add_ln173_fu_3761_p2 = (outpix_reg_2395 + 7'd1);

assign and_ln154_fu_2548_p2 = (xor_ln154_fu_2536_p2 & icmp_ln157_fu_2542_p2);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((icmp_ln173_reg_4542 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((icmp_ln173_reg_4542 == 1'd0) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_enable_reg_pp2_iter1 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((icmp_ln173_reg_4542 == 1'd0) & (out_V_TREADY == 1'b0))));
end

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((icmp_ln173_reg_4542 == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp2_stage0_iter1 = ((icmp_ln173_reg_4542 == 1'd0) & (out_V_TREADY == 1'b0));
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign channeldata_V_10_fu_2812_p4 = {{in0_V_TDATA[21:20]}};

assign channeldata_V_11_fu_2829_p4 = {{in0_V_TDATA[23:22]}};

assign channeldata_V_12_fu_2846_p4 = {{in0_V_TDATA[25:24]}};

assign channeldata_V_13_fu_2863_p4 = {{in0_V_TDATA[27:26]}};

assign channeldata_V_14_fu_2880_p4 = {{in0_V_TDATA[29:28]}};

assign channeldata_V_15_fu_2897_p4 = {{in0_V_TDATA[31:30]}};

assign channeldata_V_16_fu_2914_p4 = {{in0_V_TDATA[33:32]}};

assign channeldata_V_17_fu_2931_p4 = {{in0_V_TDATA[35:34]}};

assign channeldata_V_18_fu_2948_p4 = {{in0_V_TDATA[37:36]}};

assign channeldata_V_19_fu_2965_p4 = {{in0_V_TDATA[39:38]}};

assign channeldata_V_1_fu_2659_p4 = {{in0_V_TDATA[3:2]}};

assign channeldata_V_20_fu_2982_p4 = {{in0_V_TDATA[41:40]}};

assign channeldata_V_21_fu_2999_p4 = {{in0_V_TDATA[43:42]}};

assign channeldata_V_22_fu_3016_p4 = {{in0_V_TDATA[45:44]}};

assign channeldata_V_23_fu_3033_p4 = {{in0_V_TDATA[47:46]}};

assign channeldata_V_24_fu_3050_p4 = {{in0_V_TDATA[49:48]}};

assign channeldata_V_25_fu_3067_p4 = {{in0_V_TDATA[51:50]}};

assign channeldata_V_26_fu_3084_p4 = {{in0_V_TDATA[53:52]}};

assign channeldata_V_27_fu_3101_p4 = {{in0_V_TDATA[55:54]}};

assign channeldata_V_28_fu_3118_p4 = {{in0_V_TDATA[57:56]}};

assign channeldata_V_29_fu_3135_p4 = {{in0_V_TDATA[59:58]}};

assign channeldata_V_2_fu_2676_p4 = {{in0_V_TDATA[5:4]}};

assign channeldata_V_30_fu_3152_p4 = {{in0_V_TDATA[61:60]}};

assign channeldata_V_31_fu_3169_p4 = {{in0_V_TDATA[63:62]}};

assign channeldata_V_32_fu_3186_p4 = {{in0_V_TDATA[65:64]}};

assign channeldata_V_33_fu_3203_p4 = {{in0_V_TDATA[67:66]}};

assign channeldata_V_34_fu_3220_p4 = {{in0_V_TDATA[69:68]}};

assign channeldata_V_35_fu_3237_p4 = {{in0_V_TDATA[71:70]}};

assign channeldata_V_36_fu_3254_p4 = {{in0_V_TDATA[73:72]}};

assign channeldata_V_37_fu_3271_p4 = {{in0_V_TDATA[75:74]}};

assign channeldata_V_38_fu_3288_p4 = {{in0_V_TDATA[77:76]}};

assign channeldata_V_39_fu_3305_p4 = {{in0_V_TDATA[79:78]}};

assign channeldata_V_3_fu_2693_p4 = {{in0_V_TDATA[7:6]}};

assign channeldata_V_40_fu_3322_p4 = {{in0_V_TDATA[81:80]}};

assign channeldata_V_41_fu_3339_p4 = {{in0_V_TDATA[83:82]}};

assign channeldata_V_42_fu_3356_p4 = {{in0_V_TDATA[85:84]}};

assign channeldata_V_43_fu_3373_p4 = {{in0_V_TDATA[87:86]}};

assign channeldata_V_44_fu_3390_p4 = {{in0_V_TDATA[89:88]}};

assign channeldata_V_45_fu_3407_p4 = {{in0_V_TDATA[91:90]}};

assign channeldata_V_46_fu_3424_p4 = {{in0_V_TDATA[93:92]}};

assign channeldata_V_47_fu_3441_p4 = {{in0_V_TDATA[95:94]}};

assign channeldata_V_48_fu_3458_p4 = {{in0_V_TDATA[97:96]}};

assign channeldata_V_49_fu_3475_p4 = {{in0_V_TDATA[99:98]}};

assign channeldata_V_4_fu_2710_p4 = {{in0_V_TDATA[9:8]}};

assign channeldata_V_50_fu_3492_p4 = {{in0_V_TDATA[101:100]}};

assign channeldata_V_51_fu_3509_p4 = {{in0_V_TDATA[103:102]}};

assign channeldata_V_52_fu_3526_p4 = {{in0_V_TDATA[105:104]}};

assign channeldata_V_53_fu_3543_p4 = {{in0_V_TDATA[107:106]}};

assign channeldata_V_54_fu_3560_p4 = {{in0_V_TDATA[109:108]}};

assign channeldata_V_55_fu_3577_p4 = {{in0_V_TDATA[111:110]}};

assign channeldata_V_56_fu_3594_p4 = {{in0_V_TDATA[113:112]}};

assign channeldata_V_57_fu_3611_p4 = {{in0_V_TDATA[115:114]}};

assign channeldata_V_58_fu_3628_p4 = {{in0_V_TDATA[117:116]}};

assign channeldata_V_59_fu_3645_p4 = {{in0_V_TDATA[119:118]}};

assign channeldata_V_5_fu_2727_p4 = {{in0_V_TDATA[11:10]}};

assign channeldata_V_60_fu_3662_p4 = {{in0_V_TDATA[121:120]}};

assign channeldata_V_61_fu_3679_p4 = {{in0_V_TDATA[123:122]}};

assign channeldata_V_62_fu_3696_p4 = {{in0_V_TDATA[125:124]}};

assign channeldata_V_63_fu_3713_p4 = {{in0_V_TDATA[127:126]}};

assign channeldata_V_6_fu_2744_p4 = {{in0_V_TDATA[13:12]}};

assign channeldata_V_7_fu_2761_p4 = {{in0_V_TDATA[15:14]}};

assign channeldata_V_8_fu_2778_p4 = {{in0_V_TDATA[17:16]}};

assign channeldata_V_9_fu_2795_p4 = {{in0_V_TDATA[19:18]}};

assign channeldata_V_fu_2648_p1 = in0_V_TDATA[1:0];

assign i_cast_fu_2418_p1 = i_reg_2327;

assign icmp_ln146_fu_2412_p2 = ((i_reg_2327 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_2492_p2 = ((yp_reg_2338 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_2504_p2 = ((indvar_flatten141_reg_2349 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_2510_p2 = ((indvar_flatten_reg_2360 == 9'd128) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_2542_p2 = ((kx_reg_2383 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_3767_p2 = ((outpix_reg_2395 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln886_10_fu_2823_p2 = (($signed(channeldata_V_10_fu_2812_p4) > $signed(buf_V_10_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_11_fu_2840_p2 = (($signed(channeldata_V_11_fu_2829_p4) > $signed(buf_V_11_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_12_fu_2857_p2 = (($signed(channeldata_V_12_fu_2846_p4) > $signed(buf_V_12_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_13_fu_2874_p2 = (($signed(channeldata_V_13_fu_2863_p4) > $signed(buf_V_13_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_14_fu_2891_p2 = (($signed(channeldata_V_14_fu_2880_p4) > $signed(buf_V_14_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_15_fu_2908_p2 = (($signed(channeldata_V_15_fu_2897_p4) > $signed(buf_V_15_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_16_fu_2925_p2 = (($signed(channeldata_V_16_fu_2914_p4) > $signed(buf_V_16_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_17_fu_2942_p2 = (($signed(channeldata_V_17_fu_2931_p4) > $signed(buf_V_17_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_18_fu_2959_p2 = (($signed(channeldata_V_18_fu_2948_p4) > $signed(buf_V_18_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_19_fu_2976_p2 = (($signed(channeldata_V_19_fu_2965_p4) > $signed(buf_V_19_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_1_fu_2670_p2 = (($signed(channeldata_V_1_fu_2659_p4) > $signed(buf_V_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_20_fu_2993_p2 = (($signed(channeldata_V_20_fu_2982_p4) > $signed(buf_V_20_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_21_fu_3010_p2 = (($signed(channeldata_V_21_fu_2999_p4) > $signed(buf_V_21_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_22_fu_3027_p2 = (($signed(channeldata_V_22_fu_3016_p4) > $signed(buf_V_22_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_23_fu_3044_p2 = (($signed(channeldata_V_23_fu_3033_p4) > $signed(buf_V_23_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_24_fu_3061_p2 = (($signed(channeldata_V_24_fu_3050_p4) > $signed(buf_V_24_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_25_fu_3078_p2 = (($signed(channeldata_V_25_fu_3067_p4) > $signed(buf_V_25_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_26_fu_3095_p2 = (($signed(channeldata_V_26_fu_3084_p4) > $signed(buf_V_26_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_27_fu_3112_p2 = (($signed(channeldata_V_27_fu_3101_p4) > $signed(buf_V_27_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_28_fu_3129_p2 = (($signed(channeldata_V_28_fu_3118_p4) > $signed(buf_V_28_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_29_fu_3146_p2 = (($signed(channeldata_V_29_fu_3135_p4) > $signed(buf_V_29_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_2_fu_2687_p2 = (($signed(channeldata_V_2_fu_2676_p4) > $signed(buf_V_2_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_30_fu_3163_p2 = (($signed(channeldata_V_30_fu_3152_p4) > $signed(buf_V_30_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_31_fu_3180_p2 = (($signed(channeldata_V_31_fu_3169_p4) > $signed(buf_V_31_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_32_fu_3197_p2 = (($signed(channeldata_V_32_fu_3186_p4) > $signed(buf_V_32_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_33_fu_3214_p2 = (($signed(channeldata_V_33_fu_3203_p4) > $signed(buf_V_33_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_34_fu_3231_p2 = (($signed(channeldata_V_34_fu_3220_p4) > $signed(buf_V_34_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_35_fu_3248_p2 = (($signed(channeldata_V_35_fu_3237_p4) > $signed(buf_V_35_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_36_fu_3265_p2 = (($signed(channeldata_V_36_fu_3254_p4) > $signed(buf_V_36_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_37_fu_3282_p2 = (($signed(channeldata_V_37_fu_3271_p4) > $signed(buf_V_37_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_38_fu_3299_p2 = (($signed(channeldata_V_38_fu_3288_p4) > $signed(buf_V_38_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_39_fu_3316_p2 = (($signed(channeldata_V_39_fu_3305_p4) > $signed(buf_V_39_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_3_fu_2704_p2 = (($signed(channeldata_V_3_fu_2693_p4) > $signed(buf_V_3_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_40_fu_3333_p2 = (($signed(channeldata_V_40_fu_3322_p4) > $signed(buf_V_40_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_41_fu_3350_p2 = (($signed(channeldata_V_41_fu_3339_p4) > $signed(buf_V_41_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_42_fu_3367_p2 = (($signed(channeldata_V_42_fu_3356_p4) > $signed(buf_V_42_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_43_fu_3384_p2 = (($signed(channeldata_V_43_fu_3373_p4) > $signed(buf_V_43_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_44_fu_3401_p2 = (($signed(channeldata_V_44_fu_3390_p4) > $signed(buf_V_44_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_45_fu_3418_p2 = (($signed(channeldata_V_45_fu_3407_p4) > $signed(buf_V_45_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_46_fu_3435_p2 = (($signed(channeldata_V_46_fu_3424_p4) > $signed(buf_V_46_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_47_fu_3452_p2 = (($signed(channeldata_V_47_fu_3441_p4) > $signed(buf_V_47_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_48_fu_3469_p2 = (($signed(channeldata_V_48_fu_3458_p4) > $signed(buf_V_48_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_49_fu_3486_p2 = (($signed(channeldata_V_49_fu_3475_p4) > $signed(buf_V_49_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_4_fu_2721_p2 = (($signed(channeldata_V_4_fu_2710_p4) > $signed(buf_V_4_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_50_fu_3503_p2 = (($signed(channeldata_V_50_fu_3492_p4) > $signed(buf_V_50_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_51_fu_3520_p2 = (($signed(channeldata_V_51_fu_3509_p4) > $signed(buf_V_51_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_52_fu_3537_p2 = (($signed(channeldata_V_52_fu_3526_p4) > $signed(buf_V_52_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_53_fu_3554_p2 = (($signed(channeldata_V_53_fu_3543_p4) > $signed(buf_V_53_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_54_fu_3571_p2 = (($signed(channeldata_V_54_fu_3560_p4) > $signed(buf_V_54_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_55_fu_3588_p2 = (($signed(channeldata_V_55_fu_3577_p4) > $signed(buf_V_55_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_56_fu_3605_p2 = (($signed(channeldata_V_56_fu_3594_p4) > $signed(buf_V_56_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_57_fu_3622_p2 = (($signed(channeldata_V_57_fu_3611_p4) > $signed(buf_V_57_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_58_fu_3639_p2 = (($signed(channeldata_V_58_fu_3628_p4) > $signed(buf_V_58_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_59_fu_3656_p2 = (($signed(channeldata_V_59_fu_3645_p4) > $signed(buf_V_59_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_5_fu_2738_p2 = (($signed(channeldata_V_5_fu_2727_p4) > $signed(buf_V_5_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_60_fu_3673_p2 = (($signed(channeldata_V_60_fu_3662_p4) > $signed(buf_V_60_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_61_fu_3690_p2 = (($signed(channeldata_V_61_fu_3679_p4) > $signed(buf_V_61_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_62_fu_3707_p2 = (($signed(channeldata_V_62_fu_3696_p4) > $signed(buf_V_62_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_63_fu_3724_p2 = (($signed(channeldata_V_63_fu_3713_p4) > $signed(buf_V_63_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_6_fu_2755_p2 = (($signed(channeldata_V_6_fu_2744_p4) > $signed(buf_V_6_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_2772_p2 = (($signed(channeldata_V_7_fu_2761_p4) > $signed(buf_V_7_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_8_fu_2789_p2 = (($signed(channeldata_V_8_fu_2778_p4) > $signed(buf_V_8_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_9_fu_2806_p2 = (($signed(channeldata_V_9_fu_2795_p4) > $signed(buf_V_9_q0)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_2653_p2 = (($signed(channeldata_V_fu_2648_p1) > $signed(buf_V_0_q0)) ? 1'b1 : 1'b0);

assign kx_1_fu_3740_p3 = ((or_ln157_fu_3736_p2[0:0] == 1'b1) ? 2'd1 : add_ln157_fu_3730_p2);

assign or_ln157_fu_3736_p2 = (icmp_ln155_reg_3999 | and_ln154_reg_4005);

assign out_V_TDATA = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{buf_V_63_q0}, {buf_V_62_q0}}, {buf_V_61_q0}}, {buf_V_60_q0}}, {buf_V_59_q0}}, {buf_V_58_q0}}, {buf_V_57_q0}}, {buf_V_56_q0}}, {buf_V_55_q0}}, {buf_V_54_q0}}, {buf_V_53_q0}}, {buf_V_52_q0}}, {buf_V_51_q0}}, {buf_V_50_q0}}, {buf_V_49_q0}}, {buf_V_48_q0}}, {buf_V_47_q0}}, {buf_V_46_q0}}, {buf_V_45_q0}}, {buf_V_44_q0}}, {buf_V_43_q0}}, {buf_V_42_q0}}, {buf_V_41_q0}}, {buf_V_40_q0}}, {buf_V_39_q0}}, {buf_V_38_q0}}, {buf_V_37_q0}}, {buf_V_36_q0}}, {buf_V_35_q0}}, {buf_V_34_q0}}, {buf_V_33_q0}}, {buf_V_32_q0}}, {buf_V_31_q0}}, {buf_V_30_q0}}, {buf_V_29_q0}}, {buf_V_28_q0}}, {buf_V_27_q0}}, {buf_V_26_q0}}, {buf_V_25_q0}}, {buf_V_24_q0}}, {buf_V_23_q0}}, {buf_V_22_q0}}, {buf_V_21_q0}}, {buf_V_20_q0}}, {buf_V_19_q0}}, {buf_V_18_q0}}, {buf_V_17_q0}}, {buf_V_16_q0}}, {buf_V_15_q0}}, {buf_V_14_q0}}, {buf_V_13_q0}}, {buf_V_12_q0}}, {buf_V_11_q0}}, {buf_V_10_q0}}, {buf_V_9_q0}}, {buf_V_8_q0}}, {buf_V_7_q0}}, {buf_V_6_q0}}, {buf_V_5_q0}}, {buf_V_4_q0}}, {buf_V_3_q0}}, {buf_V_2_q0}}, {buf_V_1_q0}}, {buf_V_0_q0}};

assign outpix_cast_fu_3773_p1 = outpix_reg_2395;

assign select_ln154_1_fu_2528_p3 = ((icmp_ln155_fu_2510_p2[0:0] == 1'b1) ? 6'd0 : trunc_ln154_fu_2524_p1);

assign select_ln154_fu_2516_p3 = ((icmp_ln155_fu_2510_p2[0:0] == 1'b1) ? 7'd0 : xp_reg_2372);

assign select_ln155_1_fu_2640_p3 = ((and_ln154_fu_2548_p2[0:0] == 1'b1) ? add_ln155_fu_2554_p2 : select_ln154_fu_2516_p3);

assign select_ln155_2_fu_3754_p3 = ((icmp_ln155_reg_3999[0:0] == 1'b1) ? 9'd1 : add_ln155_1_fu_3748_p2);

assign select_ln155_fu_2564_p3 = ((and_ln154_fu_2548_p2[0:0] == 1'b1) ? trunc_ln155_fu_2560_p1 : select_ln154_1_fu_2528_p3);

assign trunc_ln154_fu_2524_p1 = xp_reg_2372[5:0];

assign trunc_ln155_fu_2560_p1 = add_ln155_fu_2554_p2[5:0];

assign xor_ln154_fu_2536_p2 = (icmp_ln155_fu_2510_p2 ^ 1'd1);

assign yp_1_fu_2486_p2 = (yp_reg_2338 + 7'd1);

assign zext_ln155_fu_2572_p1 = select_ln155_fu_2564_p3;

endmodule //StreamingMaxPool_Batch_1_StreamingMaxPool_Precision_128u_2u_64u_ap_int_2_2_128_s
