// Seed: 1988907914
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output tri id_2,
    output supply0 id_3,
    input tri1 id_4
    , id_7,
    input wand id_5
);
  wire id_8[1 'b0 : 1];
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input uwire id_4,
    output logic id_5
);
  always @(posedge -1) begin : LABEL_0
    id_5 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
