{"vcs1":{"timestamp_begin":1681614287.550672679, "rt":0.69, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681614288.275855877, "rt":0.83, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681614289.131931384, "rt":0.74, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681614287.255277881}
{"VCS_COMP_START_TIME": 1681614287.255277881}
{"VCS_COMP_END_TIME": 1681614290.566155121}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
