WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2501708 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2501709 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2501709 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 15856598 heartbeat IPC: 0.7488 cumulative IPC: 0.7488 (Simulation time: 00 hr 03 min 03 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 13354890 cumulative IPC: 0.7488 (Simulation time: 00 hr 03 min 03 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 13354890 cumulative IPC: 0.7488 (Simulation time: 00 hr 03 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_259B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7488 instructions: 10000003 cycles: 13354890
CPU 0 Branch Prediction Accuracy: 29.65% MPKI: 89.16 Average ROB Occupancy at Mispredict: 99.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0024
BRANCH_INDIRECT: 0.0023
BRANCH_CONDITIONAL: 89.2
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0006

LLC TOTAL        ACCESS:     166818 HIT:     109942 MISS:      56876
LLC LOAD         ACCESS:     104178 HIT:      54777 MISS:      49401
LLC RFO          ACCESS:       7453 HIT:          4 MISS:       7449
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      55155 HIT:      55153 MISS:          2
LLC TRANSLATION  ACCESS:         32 HIT:          8 MISS:         24
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 333.7 cycles
cpu0_DTLB TOTAL        ACCESS:    3508016 HIT:    3463079 MISS:      44937
cpu0_DTLB LOAD         ACCESS:    3508016 HIT:    3463079 MISS:      44937
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.812 cycles
cpu0_ITLB TOTAL        ACCESS:         73 HIT:         69 MISS:          4
cpu0_ITLB LOAD         ACCESS:         73 HIT:         69 MISS:          4
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 226.8 cycles
cpu0_L1D TOTAL        ACCESS:    3570931 HIT:    2768538 MISS:     802393
cpu0_L1D LOAD         ACCESS:    1967874 HIT:    1252608 MISS:     715266
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1602593 HIT:    1515527 MISS:      87066
cpu0_L1D TRANSLATION  ACCESS:        464 HIT:        403 MISS:         61
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.73 cycles
cpu0_L1I TOTAL        ACCESS:         88 HIT:         41 MISS:         47
cpu0_L1I LOAD         ACCESS:         88 HIT:         41 MISS:         47
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 318.1 cycles
cpu0_L2C TOTAL        ACCESS:     183650 HIT:      71971 MISS:     111679
cpu0_L2C LOAD         ACCESS:     120778 HIT:      16600 MISS:     104178
cpu0_L2C RFO          ACCESS:       8701 HIT:       1248 MISS:       7453
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      54111 HIT:      54095 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:         60 HIT:         28 MISS:         32
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 190.5 cycles
cpu0_STLB TOTAL        ACCESS:      39235 HIT:      38774 MISS:        461
cpu0_STLB LOAD         ACCESS:      39235 HIT:      38774 MISS:        461
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 227.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      17244
  ROW_BUFFER_MISS:      39623
 AVG DBUS CONGESTED CYCLE: 3.919
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       6686
  FULL:      30791
