#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5628db8e7bb0 .scope module, "tb_MIPS_core" "tb_MIPS_core" 2 3;
 .timescale 0 0;
v0x5628db9301c0_0 .var "clk", 0 0;
S_0x5628db8e7d30 .scope module, "test" "MIPS_core" 2 8, 3 12 0, S_0x5628db8e7bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
RS_0x7ff8957af048 .resolv tri, v0x5628db906330_0, v0x5628db92e210_0;
v0x5628db92eb90_0 .net8 "ALUSrc", 0 0, RS_0x7ff8957af048;  2 drivers
v0x5628db92ec50_0 .net "MemRead", 0 0, v0x5628db92e2d0_0;  1 drivers
v0x5628db92ed60_0 .net "MemToReg", 0 0, v0x5628db92e590_0;  1 drivers
v0x5628db92ee50_0 .net "MemWrite", 0 0, v0x5628db92e4a0_0;  1 drivers
v0x5628db92ef40_0 .var "PC", 31 0;
v0x5628db92f080_0 .net "PCSrc", 0 0, v0x5628db92e130_0;  1 drivers
v0x5628db92f120_0 .net "RegDst", 0 0, v0x5628db92e660_0;  1 drivers
v0x5628db92f210_0 .net "RegRead", 0 0, v0x5628db92e730_0;  1 drivers
v0x5628db92f300_0 .net "RegWrite", 0 0, v0x5628db92e800_0;  1 drivers
v0x5628db92f430_0 .net "address", 25 0, v0x5628db92d450_0;  1 drivers
RS_0x7ff8957af228 .resolv tri, v0x5628db92ab90_0, v0x5628db92e3d0_0;
v0x5628db92f4d0_0 .net8 "branch_signal", 0 0, RS_0x7ff8957af228;  2 drivers
v0x5628db92f5c0_0 .net "clock", 0 0, v0x5628db9301c0_0;  1 drivers
v0x5628db92f660_0 .net "funct", 5 0, v0x5628db92d550_0;  1 drivers
v0x5628db92f700_0 .net "immediate", 15 0, v0x5628db92d610_0;  1 drivers
v0x5628db92f7f0_0 .net "instruction", 31 0, v0x5628db92cdf0_0;  1 drivers
v0x5628db92f8e0_0 .net "memory_read_data", 31 0, v0x5628db92c800_0;  1 drivers
v0x5628db92f9a0_0 .net "opcode", 5 0, L_0x5628db9302b0;  1 drivers
v0x5628db92fb50_0 .net "rd", 4 0, v0x5628db92d8e0_0;  1 drivers
v0x5628db92fc60_0 .net "rs", 4 0, v0x5628db92d9b0_0;  1 drivers
v0x5628db92fd20_0 .net "rs_content", 31 0, v0x5628db92b9d0_0;  1 drivers
v0x5628db92fe30_0 .net "rt", 4 0, v0x5628db92daa0_0;  1 drivers
v0x5628db92fef0_0 .net "rt_content", 31 0, v0x5628db92ba90_0;  1 drivers
v0x5628db92ffb0_0 .net "shamt", 4 0, v0x5628db92dbf0_0;  1 drivers
v0x5628db9300c0_0 .net "write_data", 31 0, v0x5628db905e80_0;  1 drivers
E_0x5628db8c3b20 .event posedge, v0x5628db92b740_0;
S_0x5628db90b940 .scope module, "alu_process" "ALU32bit" 3 45, 4 5 0, S_0x5628db8e7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "sig_branch"
    .port_info 2 /OUTPUT 1 "AluSrc"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 5 "rs"
    .port_info 5 /INPUT 5 "rt"
    .port_info 6 /INPUT 32 "rs_content"
    .port_info 7 /INPUT 32 "rt_content"
    .port_info 8 /INPUT 5 "shamt"
    .port_info 9 /INPUT 6 "funct"
    .port_info 10 /INPUT 16 "immediate"
v0x5628db905e80_0 .var "ALU_result", 31 0;
v0x5628db906330_0 .var "AluSrc", 0 0;
v0x5628db92a380_0 .net "funct", 5 0, v0x5628db92d550_0;  alias, 1 drivers
v0x5628db92a440_0 .var/i "i", 31 0;
v0x5628db92a520_0 .net "immediate", 15 0, v0x5628db92d610_0;  alias, 1 drivers
v0x5628db92a650_0 .net "opcode", 5 0, L_0x5628db9302b0;  alias, 1 drivers
v0x5628db92a730_0 .net "rs", 4 0, v0x5628db92d9b0_0;  alias, 1 drivers
v0x5628db92a810_0 .net "rs_content", 31 0, v0x5628db92b9d0_0;  alias, 1 drivers
v0x5628db92a8f0_0 .net "rt", 4 0, v0x5628db92daa0_0;  alias, 1 drivers
v0x5628db92a9d0_0 .net "rt_content", 31 0, v0x5628db92ba90_0;  alias, 1 drivers
v0x5628db92aab0_0 .net "shamt", 4 0, v0x5628db92dbf0_0;  alias, 1 drivers
v0x5628db92ab90_0 .var "sig_branch", 0 0;
v0x5628db92ac50_0 .var "signExtend", 31 0;
v0x5628db92ad30_0 .var/s "signed_rs", 31 0;
v0x5628db92ae10_0 .var/s "signed_rt", 31 0;
v0x5628db92aef0_0 .var/s "temp", 31 0;
v0x5628db92afd0_0 .var "zeroExtend", 31 0;
E_0x5628db8c3c50/0 .event edge, v0x5628db92a520_0, v0x5628db92aab0_0, v0x5628db92a8f0_0, v0x5628db92a730_0;
E_0x5628db8c3c50/1 .event edge, v0x5628db92a380_0;
E_0x5628db8c3c50 .event/or E_0x5628db8c3c50/0, E_0x5628db8c3c50/1;
E_0x5628db8c39d0/0 .event edge, v0x5628db92a520_0, v0x5628db92aab0_0, v0x5628db92a9d0_0, v0x5628db92a810_0;
E_0x5628db8c39d0/1 .event edge, v0x5628db92a380_0;
E_0x5628db8c39d0 .event/or E_0x5628db8c39d0/0, E_0x5628db8c39d0/1;
S_0x5628db92b210 .scope module, "contents" "read_registers" 3 49, 5 4 0, S_0x5628db8e7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data_1"
    .port_info 1 /OUTPUT 32 "read_data_2"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 1 "clk"
v0x5628db92b500_0 .net "RegDst", 0 0, v0x5628db92e660_0;  alias, 1 drivers
v0x5628db92b5e0_0 .net "RegRead", 0 0, v0x5628db92e730_0;  alias, 1 drivers
v0x5628db92b6a0_0 .net "RegWrite", 0 0, v0x5628db92e800_0;  alias, 1 drivers
v0x5628db92b740_0 .net "clk", 0 0, v0x5628db9301c0_0;  alias, 1 drivers
v0x5628db92b800_0 .net "opcode", 5 0, L_0x5628db9302b0;  alias, 1 drivers
v0x5628db92b910_0 .net "rd", 4 0, v0x5628db92d8e0_0;  alias, 1 drivers
v0x5628db92b9d0_0 .var "read_data_1", 31 0;
v0x5628db92ba90_0 .var "read_data_2", 31 0;
v0x5628db92bb30 .array "registers", 0 31, 31 0;
v0x5628db92bbd0_0 .net "rs", 4 0, v0x5628db92d9b0_0;  alias, 1 drivers
v0x5628db92bcc0_0 .net "rt", 4 0, v0x5628db92daa0_0;  alias, 1 drivers
v0x5628db92bd90_0 .net "write_data", 31 0, v0x5628db905e80_0;  alias, 1 drivers
E_0x5628db8c4090 .event edge, v0x5628db92a8f0_0, v0x5628db92a730_0;
E_0x5628db90a920 .event edge, v0x5628db905e80_0, v0x5628db92b910_0;
S_0x5628db92bfa0 .scope module, "dataMemory" "read_data_memory" 3 47, 6 4 0, S_0x5628db8e7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
    .port_info 6 /INPUT 1 "MemToReg"
v0x5628db92c260_0 .net "MemRead", 0 0, v0x5628db92e2d0_0;  alias, 1 drivers
v0x5628db92c340_0 .net "MemToReg", 0 0, v0x5628db92e590_0;  alias, 1 drivers
v0x5628db92c400_0 .net "MemWrite", 0 0, v0x5628db92e4a0_0;  alias, 1 drivers
v0x5628db92c4d0_0 .net "address", 31 0, v0x5628db905e80_0;  alias, 1 drivers
v0x5628db92c5e0 .array "data_mem", 0 255, 31 0;
v0x5628db92c6f0_0 .net "opcode", 5 0, L_0x5628db9302b0;  alias, 1 drivers
v0x5628db92c800_0 .var "read_data", 31 0;
v0x5628db92c8e0 .array "reg_mem", 0 31, 31 0;
v0x5628db92c9a0_0 .net "write_data", 31 0, v0x5628db92ba90_0;  alias, 1 drivers
E_0x5628db92c200 .event edge, v0x5628db905e80_0;
S_0x5628db92cb80 .scope module, "inst_mem" "read_instructions" 3 39, 7 4 0, S_0x5628db8e7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /INPUT 32 "program_counter"
v0x5628db92cdf0_0 .var "instruction", 31 0;
v0x5628db92cef0 .array "instructions", 0 2, 31 0;
v0x5628db92cfb0_0 .net "program_counter", 31 0, v0x5628db92ef40_0;  1 drivers
E_0x5628db92cd70 .event edge, v0x5628db92cfb0_0;
S_0x5628db92d0d0 .scope module, "parse" "ins_parser" 3 41, 8 4 0, S_0x5628db8e7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
    .port_info 9 /INPUT 32 "p_count"
v0x5628db92d450_0 .var "address", 25 0;
v0x5628db92d550_0 .var "funct", 5 0;
v0x5628db92d610_0 .var "immediate", 15 0;
v0x5628db92d6b0_0 .net "instruction", 31 0, v0x5628db92cdf0_0;  alias, 1 drivers
v0x5628db92d750_0 .net "opcode", 5 0, L_0x5628db9302b0;  alias, 1 drivers
v0x5628db92d840_0 .net "p_count", 31 0, v0x5628db92ef40_0;  alias, 1 drivers
v0x5628db92d8e0_0 .var "rd", 4 0;
v0x5628db92d9b0_0 .var "rs", 4 0;
v0x5628db92daa0_0 .var "rt", 4 0;
v0x5628db92dbf0_0 .var "shamt", 4 0;
E_0x5628db92d3f0 .event edge, v0x5628db92cdf0_0;
L_0x5628db9302b0 .part v0x5628db92cdf0_0, 26, 6;
S_0x5628db92ddd0 .scope module, "signals" "control_unit" 3 43, 9 13 0, S_0x5628db8e7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegRead"
    .port_info 1 /OUTPUT 1 "RegWrite"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "ALUSrc"
    .port_info 7 /OUTPUT 1 "PCSrc"
    .port_info 8 /OUTPUT 1 "MemToReg"
    .port_info 9 /INPUT 6 "opcode"
    .port_info 10 /INPUT 6 "funct"
v0x5628db92e130_0 .var "ALUSrc", 0 0;
v0x5628db92e210_0 .var "Branch", 0 0;
v0x5628db92e2d0_0 .var "MemRead", 0 0;
v0x5628db92e3d0_0 .var "MemToReg", 0 0;
v0x5628db92e4a0_0 .var "MemWrite", 0 0;
v0x5628db92e590_0 .var "PCSrc", 0 0;
v0x5628db92e660_0 .var "RegDst", 0 0;
v0x5628db92e730_0 .var "RegRead", 0 0;
v0x5628db92e800_0 .var "RegWrite", 0 0;
v0x5628db92e960_0 .net "funct", 5 0, v0x5628db92d550_0;  alias, 1 drivers
v0x5628db92ea00_0 .net "opcode", 5 0, L_0x5628db9302b0;  alias, 1 drivers
E_0x5628db92e0b0 .event edge, v0x5628db92a380_0, v0x5628db92a650_0;
    .scope S_0x5628db92cb80;
T_0 ;
    %vpi_call 7 12 "$readmemb", "instructions.mem", v0x5628db92cef0, 32'sb00000000000000000000000000000010, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5628db92cb80;
T_1 ;
    %wait E_0x5628db92cd70;
    %ix/getv 4, v0x5628db92cfb0_0;
    %load/vec4a v0x5628db92cef0, 4;
    %store/vec4 v0x5628db92cdf0_0, 0, 32;
    %vpi_call 7 17 "$display", "Instruction : %32b , PC : %32b", v0x5628db92cdf0_0, v0x5628db92cfb0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5628db92d0d0;
T_2 ;
    %wait E_0x5628db92d3f0;
    %load/vec4 v0x5628db92d750_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5628db92dbf0_0, 0, 5;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x5628db92d8e0_0, 0, 5;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5628db92daa0_0, 0, 5;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5628db92d9b0_0, 0, 5;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5628db92d550_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5628db92d750_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5628db92d750_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x5628db92d450_0, 0, 26;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x5628db92daa0_0, 0, 5;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x5628db92d9b0_0, 0, 5;
    %load/vec4 v0x5628db92d6b0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5628db92d610_0, 0, 16;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5628db92ddd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e3d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5628db92ddd0;
T_4 ;
    %wait E_0x5628db92e0b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92e3d0_0, 0, 1;
    %load/vec4 v0x5628db92ea00_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e730_0, 0, 1;
    %load/vec4 v0x5628db92e960_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e800_0, 0, 1;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5628db92ea00_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e130_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e800_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e210_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e130_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5628db92ea00_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e800_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92e590_0, 0, 1;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5628db90b940;
T_5 ;
    %wait E_0x5628db8c39d0;
    %load/vec4 v0x5628db92a810_0;
    %store/vec4 v0x5628db92ad30_0, 0, 32;
    %load/vec4 v0x5628db92a9d0_0;
    %store/vec4 v0x5628db92ae10_0, 0, 32;
    %load/vec4 v0x5628db92a650_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5628db92a380_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.2 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ae10_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.3 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92a9d0_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.4 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ae10_0;
    %sub;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.5 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92a9d0_0;
    %sub;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92a9d0_0;
    %and;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.7 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92a9d0_0;
    %or;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92a9d0_0;
    %or;
    %inv;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.9 ;
    %load/vec4 v0x5628db92a9d0_0;
    %store/vec4 v0x5628db92aef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628db92a440_0, 0, 32;
T_5.15 ;
    %load/vec4 v0x5628db92a440_0;
    %load/vec4 v0x5628db92aab0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.16, 5;
    %load/vec4 v0x5628db92aef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5628db92aef0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5628db92aef0_0, 0, 32;
    %load/vec4 v0x5628db92a440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5628db92a440_0, 0, 32;
    %jmp T_5.15;
T_5.16 ;
    %load/vec4 v0x5628db92aef0_0;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x5628db92a9d0_0;
    %ix/getv 4, v0x5628db92aab0_0;
    %shiftr 4;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x5628db92a9d0_0;
    %ix/getv 4, v0x5628db92aab0_0;
    %shiftl 4;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92a9d0_0;
    %cmp/u;
    %jmp/0xz  T_5.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
T_5.18 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ae10_0;
    %cmp/s;
    %jmp/0xz  T_5.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
T_5.20 ;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5628db92a520_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5628db92a520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5628db92ac50_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5628db92a520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5628db92afd0_0, 0, 32;
    %load/vec4 v0x5628db92a650_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %jmp T_5.37;
T_5.21 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.22 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.23 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92afd0_0;
    %and;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.24 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ae10_0;
    %sub;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %load/vec4 v0x5628db905e80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92ab90_0, 0, 1;
    %jmp T_5.39;
T_5.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92ab90_0, 0, 1;
T_5.39 ;
    %jmp T_5.37;
T_5.25 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ae10_0;
    %sub;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %load/vec4 v0x5628db905e80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628db92ab90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db92ab90_0, 0, 1;
T_5.41 ;
    %jmp T_5.37;
T_5.26 ;
    %load/vec4 v0x5628db92a520_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.27 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92afd0_0;
    %or;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.28 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %cmp/s;
    %jmp/0xz  T_5.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.43;
T_5.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
T_5.43 ;
    %jmp T_5.37;
T_5.29 ;
    %load/vec4 v0x5628db92a810_0;
    %load/vec4 v0x5628db92ac50_0;
    %cmp/u;
    %jmp/0xz  T_5.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.45;
T_5.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628db905e80_0, 0, 32;
T_5.45 ;
    %jmp T_5.37;
T_5.30 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.31 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.32 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.33 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.34 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.35 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92afd0_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.36 ;
    %load/vec4 v0x5628db92ad30_0;
    %load/vec4 v0x5628db92ac50_0;
    %add;
    %store/vec4 v0x5628db905e80_0, 0, 32;
    %jmp T_5.37;
T_5.37 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5628db90b940;
T_6 ;
    %wait E_0x5628db8c3c50;
    %vpi_call 4 187 "$display", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x5628db92a650_0, v0x5628db92a810_0, v0x5628db92a9d0_0, v0x5628db92ac50_0, v0x5628db905e80_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5628db92bfa0;
T_7 ;
    %vpi_call 6 16 "$readmemb", "data.mem", v0x5628db92c5e0, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 6 17 "$readmemb", "registers.mem", v0x5628db92c8e0, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5628db92bfa0;
T_8 ;
    %wait E_0x5628db92c200;
    %load/vec4 v0x5628db92c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5628db92c6f0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5628db92c9a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x5628db92c4d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5628db92c5e0, 4, 5;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5628db92c6f0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x5628db92c9a0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x5628db92c4d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5628db92c5e0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5628db92c9a0_0;
    %ix/getv 4, v0x5628db92c4d0_0;
    %store/vec4a v0x5628db92c5e0, 4, 0;
T_8.5 ;
T_8.3 ;
    %vpi_call 6 32 "$writememb", "data.mem", v0x5628db92c5e0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5628db92bfa0;
T_9 ;
    %wait E_0x5628db92c200;
    %load/vec4 v0x5628db92c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x5628db92c4d0_0;
    %load/vec4a v0x5628db92c5e0, 4;
    %store/vec4 v0x5628db92c800_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5628db92bfa0;
T_10 ;
    %wait E_0x5628db92c200;
    %load/vec4 v0x5628db92c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5628db92c800_0;
    %ix/getv 4, v0x5628db92c4d0_0;
    %store/vec4a v0x5628db92c8e0, 4, 0;
    %vpi_call 6 45 "$writememb", "registers.mem", v0x5628db92c8e0 {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5628db92c9a0_0;
    %ix/getv 4, v0x5628db92c4d0_0;
    %store/vec4a v0x5628db92c8e0, 4, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5628db92b210;
T_11 ;
    %vpi_call 5 15 "$readmemb", "registers.mem", v0x5628db92bb30 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5628db92b210;
T_12 ;
    %wait E_0x5628db90a920;
    %load/vec4 v0x5628db92b6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5628db92b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5628db92b800_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x5628db92bd90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5628db92b910_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5628db92bb30, 4, 5;
T_12.4 ;
    %load/vec4 v0x5628db92b800_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x5628db92bd90_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5628db92b910_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5628db92bb30, 4, 5;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x5628db92bd90_0;
    %load/vec4 v0x5628db92b910_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5628db92bb30, 4, 0;
T_12.7 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5628db92b800_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x5628db92bd90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5628db92bcc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5628db92bb30, 4, 5;
T_12.8 ;
    %load/vec4 v0x5628db92b800_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x5628db92bd90_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5628db92bcc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5628db92bb30, 4, 5;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x5628db92bd90_0;
    %load/vec4 v0x5628db92bcc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5628db92bb30, 4, 0;
T_12.11 ;
T_12.3 ;
    %vpi_call 5 48 "$writememb", "registers.mem", v0x5628db92bb30 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5628db92b210;
T_13 ;
    %wait E_0x5628db8c4090;
    %load/vec4 v0x5628db92b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5628db92bbd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5628db92bb30, 4;
    %store/vec4 v0x5628db92b9d0_0, 0, 32;
    %load/vec4 v0x5628db92bcc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5628db92bb30, 4;
    %store/vec4 v0x5628db92ba90_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5628db8e7d30;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628db92ef40_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x5628db8e7d30;
T_15 ;
    %wait E_0x5628db8c3b20;
    %load/vec4 v0x5628db92f9a0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x5628db92f430_0;
    %pad/u 32;
    %store/vec4 v0x5628db92ef40_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5628db92f9a0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5628db92f660_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5628db92fd20_0;
    %store/vec4 v0x5628db92ef40_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5628db9300c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5628db92f4d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5628db92ef40_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5628db92f700_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5628db92ef40_0, 0, 32;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5628db92ef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5628db92ef40_0, 0, 32;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5628db8e7bb0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628db9301c0_0, 0, 1;
    %delay 600, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5628db8e7bb0;
T_17 ;
    %delay 100, 0;
    %load/vec4 v0x5628db9301c0_0;
    %inv;
    %store/vec4 v0x5628db9301c0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "MIPS_tb.v";
    "./MIPS_core.v";
    "./ALU32bit.v";
    "./Read_Registers.v";
    "./Read_mem.v";
    "./Read_ins.v";
    "./Ins_parse.v";
    "./Control_Unit.v";
