Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 25079b827c1e4f70bf60be98f075a0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compare_storage_elements_tb_behav xil_defaultlib.compare_storage_elements_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.dff_neg
Compiling module xil_defaultlib.dff_pos
Compiling module xil_defaultlib.compare_storage_elements
Compiling module xil_defaultlib.compare_storage_elements_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_storage_elements_tb_behav
