[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54061DRBR production of TEXAS INSTRUMENTS from the text:0102030405060708090100\n0.001 0.010 0.100Efficiency (%)\nLoad Current (A)V = 12 VIN\nV = 5 V, = 50 kHzOUT SWf\nV = 5 V, = 400 kHz\nV = 3.3 V, = 400 kHzOUT SW\nOUT SWf\nf\nVOUTBOOT\nENVIN VIN\nRT /CLK\nPowerPADVIN\nPH\nVSNS\nGNDVIN\nTPS54061\nCOMP\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nTPS54061 WideInput60-V,200-mA Synchronous Step-Down DC-DC\nConverter WithLowIQ\n1Features 3Description\nThe TPS54061 device isa60-V, 200-mA,\n1•Integrated High-Side andLow-Side MOSFET\nsynchronous step-down DC-DC converter with•Diode Emulation forImproved Light Loadintegrated high-side andlow-side MOSFETs. CurrentEfficiencymode control provides simple external compensation\n•Peak Current Mode Control and flexible component selection. The non-switching\nsupply current is90µA.Using the enable pin, •90-µAOperating Quiescent Current\nshutdown supply current isreduced to1.4µA.•1.4-µAShutdown Supply Current\nTo increase light load efficiency the low-side•50-kHz to1100-kHz Adjustable SwitchingMOSFET emulates adiode when theinductor currentFrequencyreaches zero.•Synchronizes toExternal Clock\nUnder voltage lockout isinternally setat4.5V,but•Internal Slow-Startcan beincreased using tworesistors ontheenable•0.8V±1%Voltage Referencepin.The output voltage startup ramp iscontrolled by\n•Stable With Ceramic Output Capacitors orLow- theinternal slow-start time.\nCost Aluminum ElectrolyticThe adjustable switching frequency range allows\n•Cycle-by-Cycle Current Limit, Thermal, OVP and efficiency and external component size tobe\nFrequency Foldback Protection optimized. Frequency foldback andthermal shutdown\nprotects thepartduring anoverload condition. •VSON-8 Package, 3mm×3mmWith Thermal\nPad The TPS54061 enables small designs byintegrating\ntheMOSFETs, boot recharge diode, and minimizing •–40°Cto150°COperating Junction Temperature\ntheICfootprint with asmall 3.00 mm x3.00 mm\nthermally enhanced VSON package 2Applications\nThe TPS54061 issupported inthe WEBENCH ™ •4to20-mA Current-Loop Powered Sensors\nDesigner atwww.ti.com .•Low Power Standby orBias Voltage Supplies\n•Industrial Process Control, Metering, andSecurity Device Information(1)\nSystemsPART NUMBER PACKAGE BODY SIZE (NOM)\n•High Efficiency Replacement forHigh VoltageTPS54061 VSON (8) 3.00 mmx3.00 mm\nLinear Regulators(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic Efficiency vsLoad Current\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\nTable ofContents\n7.3 Feature Description ................................................. 11 1Features .................................................................. 1\n7.4 Device Functional Modes ........................................ 15 2Applications ........................................................... 1\n8Application andImplementation ........................ 16 3Description ............................................................. 1\n8.1 Application Information ............................................ 164Revision History ..................................................... 2\n8.2 Typical Applications ................................................ 165PinConfiguration andFunctions ......................... 3\n9Power Supply Recommendations ...................... 306Specifications ......................................................... 4\n10Layout ................................................................... 306.1 Absolute Maximum Ratings ...................................... 4\n10.1 Layout Guidelines ................................................. 306.2 ESD Ratings .............................................................. 4\n10.2 Layout Example .................................................... 306.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 31 6.4 Thermal Information .................................................. 4\n11.1 Trademarks ........................................................... 31 6.5 Electrical Characteristics .......................................... 5\n11.2 Electrostatic Discharge Caution ............................ 31 6.6 Typical Characteristics .............................................. 7\n11.3 Glossary ................................................................ 317Detailed Description ............................................ 10\n12Mechanical, Packaging, andOrderable 7.1 Overview ................................................................. 10\nInformation ........................................................... 317.2 Functional Block Diagram ....................................... 11\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(December 2014) toRevision E Page\n•Changed PH,10ns Transient MIN value intheAbsolute Maximum Ratings From: –2VTo:–4V....................................... 4\n•Moved Storage temperature, TstgFrom: ESD Ratings To:Absolute Maximum Ratings ........................................................ 4\n•Changed Handling Ratings table To:ESD Ratings table ....................................................................................................... 4\nChanges from Revision C(September 2013) toRevision D Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\n•Changed Y-axis value µA/VtoµS.......................................................................................................................................... 8\nChanges from Revision B(January 2013) toRevision C Page\n•Changed RT/CLK falling edge toPHrising edge delay From: 130nsTo:60ns................................................................... 5\nChanges from Revision A(May 2012) toRevision B Page\n•Changed theEfficiency vsLoad Current graph ...................................................................................................................... 1\n•Changed PinConfiguration graphic forclarification ofthermal pad....................................................................................... 3\nChanges from Original (May 2012) toRevision A Page\n•Changed titlefrom "4.7V to60V Input..... "to"Wide Input.... "andremoved "Product Preview "banner ................................ 1\n2 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\n2Thermal\nPad (9)\nCOMP 3 61\n478\n5ENGNDPH\nVSENSEVINBOOT\nRT/CLKSee appended\nMechanical\nData for\nsize and shape\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n5PinConfiguration andFunctions\nVSON PACKAGE\n8PINS\nBOTTOM VIEW\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nAbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor isbelow\nBOOT 1 O theminimum required bytheoutput device, theoutput isforced toswitch offuntil thecapacitor is\nrefreshed.\nVIN 2 I Input supply voltage, 4.7Vto60V.\nEnable pinwith internal pull-up current source. Pullbelow 1.18 Vtodisable. Float toenable. Adjust\nEN 3 I theinput undervoltage lockout (UVLO) with tworesistors, seetheEnable andAdjusting\nUndervoltage Lockout section.\nResistor Timing andExternal Clock. Aninternal amplifier holds thispinatafixed voltage when\nusing anexternal resistor toground tosettheswitching frequency. Ifthepinispulled above thePLL\nupper threshold, amode change occurs andthepinbecomes asynchronization input. TheinternalRT/CLK 4 Iamplifier isdisabled andthepinisahigh impedance clock input totheinternal PLL. Ifclocking\nedges stop, theinternal amplifier isre-enabled andthemode returns toaresistor frequency\nprogramming.\nVSENSE 5 I Inverting input ofthetransconductance (gm) error amplifier.\nError amplifier output andinput totheoutput switch current comparator. Connect frequencyCOMP 6 Ocompensation components tothispin.\nGND 7 – Ground\nPH 8 O Thesource oftheinternal high-side power MOSFET anddrain oftheinternal low-side MOSFET\nThermal GND pinmust beelectrically connected totheexposed padontheprinted circuit board forproper9 –Pad operation.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS54061\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN –0.3 62 V\nEN(2)–0.3 8 V\nBOOT-PH –0.3 8 V\nVSENSE –0.3 6 V\nVoltage\nCOMP –0.3 3 V\nPH –0.6 62 V\nPH,10ns Transient –4 62 V\nRT/CLK –0.3 6 V\nVIN Internally Limited A\nCurrent BOOT 100 mA\nPH Internally Limited A\nOperating junction temperature –40 150 ºC\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) SeeEnable andAdjusting UVLO section\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-C101,±500allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nInput coltage 4.7 60 V\nOutput current 200 mA\nSwitching frequency setbyRT/CLK resistor 50 1100 kHz\nSwitching frequency synchronized toexternal clock 300 1100 kHz\n6.4 Thermal Information\nTPS54061\nTHERMAL METRIC(1)DRB UNIT\n8PINS\nRθJA Junction-to-ambient thermal resistance 42.9\nRθJC(top) Junction-to-case (top) thermal resistance 46.0\nRθJB Junction-to-board thermal resistance 18.1\n°C/W\nψJT Junction-to-top characterization parameter 0.5\nψJB Junction-to-board characterization parameter 18.3\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.0\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n6.5 Electrical Characteristics(1)\nTJ=–40°Cto150°C,VIN=4.7to60V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nOperating input voltage VIN 4.7 60 V\nShutdown supply current EN=0V 1.4 µA\nIqOperating –Non switching VSENSE =0.9V,VIN=12V 90 110 µA\nENABLE AND UVLO (ENPIN)\nRising 1.23 1.4 V\nEnable threshold\nFalling 1 1.18 V\nEnable threshold +50mV –4.7 µA\nInput current\nEnable threshold –50mV –1.2 µA\nHysteresis –3.5 µA\nEnable high tostart switching time 450 µs\nVIN\nVINstart voltage VINrising 4.5 V\nVOLTAGE REFERENCE\nTJ=25°C,VIN=12V 0.792 0.8 0.808\nVoltage reference V\n1mA <IOUT<Minimum Current Limit 0.784 0.8 0.816\nHIGH-SIDE MOSFET\nSwitch resistance BOOT-PH =5.7V 1.5 3.0 Ω\nLOW-SIDE MOSFET\nSwitch resistance VIN=12V 0.8 1.5 Ω\nERROR AMPLIFIER\nInput Current VSENSE pin 20 nA\nError amp gm –2µA<I(COMP) <2µA,V(COMP) =1V 108 µS\nEAgmduring slow start –2µA<I(COMP) <2µA,V(COMP) =1V,VSENSE =0.4V 27 µS\nError amp DCgain VSENSE =0.8V 1000 V/V\nMinunity gain bandwidth 0.5 MHz\nError amp source/sink V(COMP) =1V,100mVOverdrive ±8 µA\nStart-Switching Threshold 0.57 V\nCOMP toIswitch gm 1.0 A/V\nCURRENT LIMIT\nHigh-side sourcing current limitBOOT-PH =5.7V 250 350 500 mAthreshold\nZero cross detect current –1.1 mA\nTHERMAL SHUTDOWN\nThermal shutdown 176 C\nRT/CLK\nOperating frequency using RTmode 50 1100 kHz\nSwitching frequency R(RT/CLK) =120kΩ 425 472 520 kHz\nMinimum CLK pulsewidth 40 ns\nRT/CLK voltage R(RT/CLK) =120kΩ 0.53 V\nRT/CLK high threshold 1.8 V\nRT/CLK lowthreshold 0.5 V\nRT/CLK falling edge toPHrisingMeasure at500kHzwith RTresistor 60 nsedge delay\nPLL lock intime Measure at500kHz 100 µs\nPLL frequency range 300 1100 kHz\n(1) TheElectrical Characteristics specified inthissection willapply toallspecifications inthisdocument unless otherwise noted.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS54061\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\nElectrical Characteristics(1)(continued)\nTJ=–40°Cto150°C,VIN=4.7to60V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPH\nMinimum On-time Measured at50% to50%, IOUT=200mA 120 ns\nDead time VIN=12V,IOUT=200mA, One transition 30 ns\nBOOT\nBOOT toPHregulation voltage VIN=12V 6.0 V\nBOOT-PH UVLO 2.9 V\nINTERNAL SLOW-START TIME\nSlow-Start time fSW=472kHz, RT=120kΩ,10% to90% 2.36 ms\n6 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\n400420440460480500520540\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJV = 12 V,\nR = 120 kIN\nT/c87\nf - Oscillator Frequency - kHzsw\n010020030040050060070080090010001100\n25 100 1000 2500\nTiming Resistance (k Ω)Oscillator Frequency (kHz)VIN = 12 V\nTJ = 25°C\nG001 \n020406080100120\n% of Normal - fsw\nFalling\n0 100 200 300 400 500 600 700 800\nV - Feedback Voltage - mVSENSERisingV = 12 V,\nR = 120 k\nT = 25°CIN\nT/c87\nJ\n0.7870.7890.7910.7930.7950.7970.7990.8010.803\n–50 –25 0 25 50 75 100 125 150V – Voltage Reference – VREF\nT – Junction Temperature – DegJ\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJ00.511.522.53\nR - On Resistance -dson/c87VIN = 12 V\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJ00.20.40.60.811.21.4\nR - On Resistance -dson/c87VIN = 12 V\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n6.6 Typical Characteristics\nFigure 2.Low-Side RDS(on) vsTemperature Figure 1.High-Side RDS(on) vsTemperature\nFigure 3.VREFVoltage vsTemperature Figure 4.Frequency vsVsense Voltage\nFigure 6.Frequency vsRT/CLK Resistance Figure 5.Frequency vsTemperature\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS54061\n00.511.522.53\n0 5 10 15 20 25 30 35 40 45 50 55 60\nV Input Voltage (V)I-I Shutdown Current ( A)sd-µ\nTJ= 150°C\nTJ= −40°C\nTJ= 25°CEN = 0 V\nG002\n-1.5-1.45-1.4-1.35-1.3-1.25-1.2-1.15-1.1-1.05-1\n0 5 10 15 20 25 30 35 40 45 50 55 60Enable Current - A/c109\nV - Input Voltage - VIV = 12 V\nT =IN\nJ25°C\n-3.75-3.70-3.65-3.60-3.55-3.50-3.45-3.40-3.35\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJV = 12 VIN\nEnable Hysteresis Current - A μ\n44.054.14.154.24.254.34.354.44.454.54.554.6\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJV - Input Voltage - VIUVLO Start\nUVLO Stop\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJV = 12 VIN V RisingEN\nV FallingEN\n1.101.121.141.161.181.201.221.241.26\nVENA - Enable Voltage - V\n020406080100120140\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJTransconductance -/c109SV = 12 VIN\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nFigure 7.Error Amp Transconductance vsTemperature Figure 8.Enable PinVoltage vsTemperature\nFigure 9.Enable PinHysteresis Current Figure 10.Input Voltage (UVLO) vsTemperature\nvsTemperature\nFigure 11.Enable PinPullup Current vsInput Voltage Figure 12.Shutdown Supply Current (VIN) vsInput Voltage\n8 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\n0.20.250.30.350.40.45\nT = 25°CJT = -40°CJ\nT = 150°CJ\nCurrent Limit Threshold - A\n5 10 15 20 25 30 35 40 45 50 55 60\nV - Input Voltage - VI0\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJ2.322.342.362.382.402.422.442.462.48\nt - SS Time - msSSV = 12 V,\nf = 472 kHzIN\nsw\n0 1 2 3 4 5\nV - Input Voltage - VI020406080100120140160\nSupply Current - A/c109\nT = 25°CJT = -40°CJT = 150°CJEN = Open\n80828486889092949698\n0 5 10 15 20 25 30 35 40 45 50 55 60\nInput Voltage (V)Supply Current (µA) TJ = 150°C\nTJ = −40°C\nTJ = 25°CEN = Open\nVSENSE = 0.83 V\nG003 \n00.250.50.7511.251.51.752\n0 1 2 3 4 5\nInput Voltage (V)Supply Current (µA)TJ = 150°C\nTJ = −40°C\nTJ = 25°CEN = 0 V\nG004 \nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nTypical Characteristics (continued)\nFigure 13.Supply Current (VIN Pin) vsInput Voltage Figure 14.Supply Current (VIN Pin)\nvsInput Voltage (0VtoVSTART )EnPinLow\nFigure 15.Supply Current (VIN Pin) vs Figure 16.Slow-Start Time vsTemperature\nInput Voltage (0VtoVSTART )EnPinOpen\nFigure 17.Current Limit vsInput Voltage\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS54061\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS54061 device isa60-V, 200-mA, step-down (buck) regulator with anintegrated high-side andlow-side\nn-channel MOSFET. Toimprove performance during lineandload transients thedevice implements aconstant\nfrequency, current mode control which reduces output capacitance and simplifies external frequency\ncompensation design.\nThe switching frequency of50kHz to1100 kHz allows forefficiency and size optimization when selecting the\noutput filter components. The switching frequency isadjusted using aresistor-to-ground ontheRT/CLK pin.The\ndevice hasaninternal phase-lock loop (PLL) ontheRT/CLK pinthat isused tosynchronize thepower switch\nturnontoafalling edge ofanexternal system clock.\nThe TPS54061 hasadefault startup voltage ofapproximately 4.5V.The ENpinhasaninternal pullup current\nsource thatcanbeused toadjust theinput voltage UVLO threshold with twoexternal resistors. Inaddition, the\npullup current provides adefault condition. When theENpinisfloating thedevice willoperate. The operating\ncurrent is90µAwhen notswitching and under noload. When thedevice isdisabled, thesupply current is1.4\nµA.\nThe integrated 1.5-Ωhigh-side MOSFET and 0.8-Ωlow-side MOSFET allows forhigh-efficiency power supply\ndesigns capable ofdelivering 200milliamperes ofcontinuous current toaload.\nThe TPS54061 reduces theexternal component count byintegrating theboot recharge diode. The bias voltage\nfortheintegrated high-side MOSFET issupplied byacapacitor ontheBOOT toPHpin. The boot capacitor\nvoltage ismonitored byanUVLO circuit and willturn thehigh-side MOSFET offwhen theboot voltage falls\nbelow apreset threshold. TheTPS54061 canoperate athigh duty cycles because oftheboot UVLO. Theoutput\nvoltage canbeadjusted down toaslowasthe0.8-V reference.\nThe TPS54061 hasaninternal output OVprotection thatdisables thehigh-side MOSFET iftheoutput voltage is\n109% ofthenominal output voltage.\nThe TPS54061 reduces external component count byintegrating theslow-start time using areference DAC\nsystem.\nThe TPS54061 resets theslow-start times during overload conditions with anoverload recovery circuit. The\noverload recovery circuit willslow start theoutput from thefault voltage tothenominal regulation voltage once a\nfault condition isremoved. Afrequency foldback circuit reduces theswitching frequency during startup and\novercurrent fault conditions tohelp control theinductor current.\n10 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nERROR\nAMPLIFIERBoot\nRegulator\nBoot\nUVLOUVLO\nCurrent\nSense\nOscillator\nwith PLLFrequency\nShiftDeadtime\nControl Logic\nSlope\nCompensationPWM\nComparatorMinimum\nClamp\nMaximum\nClampSlow StartWithVSENSE\nCOMP\nTHERMAL PADPHBOOTVIN\nGNDThermal\nShutdownEN\nEnable\nComparator\nShutdown\nLogicShutdown\nEnable\nThreshold\nShutdownOV\nDRV\nREG\nZX\ndetect\nRT/CLKCharge\nReference DAC\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe TPS54061 uses adjustable fixed-frequency, peak-current mode control. The output voltage issensed\nthrough external resistors ontheVSENSE pinand compared toaninternal voltage reference byanerror\namplifier which drives theCOMP pin.Aninternal oscillator initiates theturnonofthehigh-side power switch. The\nerror amplifier output iscompared tothehigh-side power switch current. When thepower switch current reaches\nthelevel setbytheCOMP voltage, thepower switch isturned off.The COMP pinvoltage willincrease and\ndecrease astheoutput current increases anddecreases. Thedevice implements current limiting byclamping the\nCOMP pinvoltage toamaximum level.\n7.3.2 Slope Compensation Output Current\nThe TPS54061 adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS54061\nENAFALLING\nSTART STOP\nENARISING\nUVLO\nENAFALLING\nHYS\nENARISINGVV VVR 1 =\nVI1 × 1 + IV/c230 /c246/c45 /c231 /c247\n/c232 /c248\n/c230 /c246/c45/c231 /c247\n/c232 /c248\nTPS54061\niVIN\nRuvlo1\nRuvlo2EN\nOptional\nVENihys1\nV 0.8 VOUTR = RHS LS0.8 V/c45 /c230 /c246\n/c180/c231 /c247/c231 /c247/c232 /c248\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\nFeature Description (continued)\n7.3.3 Error Amplifier\nThe TPS54061 uses atransconductance amplifier fortheerror amplifier. The error amplifier compares the\nVSENSE voltage tothelower oftheinternal slow-start voltage ortheinternal 0.8-V voltage reference. The\ntransconductance (gm) oftheerror amplifier is108 µA/V during normal operation. During theslow-start\noperation, the transconductance isafraction ofthe normal operating gm. The frequency compensation\ncomponents (capacitor, series resistor andcapacitor) areadded totheCOMP pin-to-ground.\n7.3.4 Voltage Reference\nThe voltage reference system produces aprecise voltage reference over temperature byscaling theoutput ofa\ntemperature stable band-gap circuit\n7.3.5 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.TIrecommends using\n1%tolerance orbetter divider resistors. Start with a10-kΩfortheRLSresistor and use theEquation 1to\ncalculate RHS.\n(1)\n7.3.6 Enable andAdjusting UVLO\nThe TPS54061 isenabled when theVINpinvoltage rises above 4.5VandtheENpinvoltage exceeds theEN\nrising threshold of1.23 V.The ENpinhas aninternal pullup current source, I1,of1.2µAthat provides the\ndefault enabled condition when theENpinfloats.\nIfanapplication requires ahigher input UVLO threshold, usethecircuit shown inFigure 18toadjust theinput\nvoltage UVLO with twoexternal resistors. When theENpinvoltage exceeds 1.23 V,anadditional 3.5µAof\nhysteresis current, Ihys, issourced outoftheENpin.When theENpinispulled below 1.18 V,the3.5-µAIhys\ncurrent isremoved. This additional current facilitates adjustable input voltage hysteresis. Use Equation 2to\ncalculate RUVLO1 forthedesired input start andstop voltages .Use Equation 3tosimilarly calculate RUVLO2 .\nInapplications designed tostart atrelatively lowinput voltages (forexample, from 4.7Vto10V)andwithstand\nhigh input voltages (forexample, from 40Vto60V),theENpinmay experience avoltage greater than the\nabsolute maximum voltage of8Vduring thehigh input voltage condition. TIrecommends using azener diode to\nclamp thepinvoltage below theabsolute maximum rating.\nFigure 18.Adjustable Undervoltage Lock-Out\n(2)\n12 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nOUTSC LS CL DC CL\nSW\nON IN CL HS CL LSV + R × I + R I div(shift) = ×t V I R + I Rff/c230 /c246 /c230 /c246 /c180\n/c231 /c247 /c231 /c247/c45 /c180 /c180 /c232 /c248 /c232 /c248\nOUT LS O DC O\nSW\nON IN O HS O LSV + R I + R I 1(maxskip) =t V I R + I Rf/c230 /c246 /c230 /c246 /c180 /c180/c180 /c231 /c247 /c231 /c247/c45 /c180 /c180 /c232 /c248 /c232 /c248\nT\nSW1.03971657R (k ) =\n(kHz)/c87\nf\nSW1114tss(ms) =(kHz)f\n/c40 /c41UVLO ENAFALLING\nUVLO\nSTOP ENAFALLING UVLO 1 HYSR 1 VR 2 =V V + R 1 I + I/c180\n/c45 /c180\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nFeature Description (continued)\n(3)\n7.3.7 Internal Slow-Start\nTheTPS54061 hasaninternal digital slow-start thatramps thereference voltage from zero volts toitsfinal value\nin1114 switching cycles. Theinternal slow-start time iscalculated bythefollowing expression:\n(4)\nIftheENpinispulled below thestop threshold of1.18 V,switching stops andtheinternal slow-start resets. The\nslow-start also resets inthermal shutdown.\n7.3.8 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nThe switching frequency oftheTPS54061 isadjustable over awide range from 50kHz to1100 kHz byvarying\ntheresistor ontheRT/CLK pin.TheRT/CLK pinvoltage istypically 0.53 Vandmust have aresistor-to-ground to\nsettheswitching frequency. Todetermine thetiming resistance foragiven switching frequency, useEquation 5.\nToreduce thesolution size, onewould typically settheswitching frequency ashigh aspossible, buttradeoffs of\nthesupply efficiency, maximum input voltage and minimum controllable on-time should beconsidered. The\nminimum controllable on-time istypically 120nsandlimits theoperating frequency forhigh input voltages. The\nmaximum switching frequency isalso limited bythefrequency shift circuit. More discussion onthedetails ofthe\nmaximum switching frequency islocated below.\n(5)\n7.3.9 Selecting theSwitching Frequency\nThe TPS54061 implements current-mode control which uses theCOMP pinvoltage toturn offthehigh-side\nMOSFET onacycle-by-cycle basis. Each cycle theswitch current andCOMP pinvoltage arecompared, when\nthepeak switch current intersects theCOMP voltage, thehigh-side switch isturned off.During overcurrent\nconditions that pull theoutput voltage low, theerror amplifier willrespond bydriving theCOMP pinhigh,\nincreasing theswitch current. Theerror amplifier output isclamped internally, which functions asaswitch current\nlimit.\nToenable higher switching frequency athigh input voltages, theTPS54061 implements afrequency shift. The\nswitching frequency isdivided by8,4,2,and 1asthevoltage ramps from 0to0.8volts onVSENSE pin.The\ndevice implements adigital frequency shift toenable synchronizing toanexternal clock during normal startup\nandfault conditions. Because thedevice canonly divide theswitching frequency by8,there isamaximum input\nvoltage limit inwhich thedevice operates and stillhave frequency shift protection. During short-circuit events\n(particularly with high input voltage applications), thecontrol loop hasafinite minimum controllable on-time and\ntheoutput has alowvoltage. During theswitch-on time, theinductor current ramps tothepeak current limit\nbecause ofthehigh input voltage andminimum on-time. During theswitch-off time, theinductor would normally\nnothave enough off-time and output voltage fortheinductor toramp down bytheramp upamount. The\nfrequency shift effectively increases theoff-time allowing thecurrent toramp down.\n(6)\nWhere\n•IO=Output current\n•ICL=Current Limit\n•VIN=Input Voltage\n•VOUT=Output Voltage\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS54061\nRT/CLKTPS54061\nClock\nSourcePLL\nRTRT/CLKTPS54061\nHi-Z\nClock\nSourcePLL\nRT\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\nFeature Description (continued)\n•VOUTSC Output Voltage during short\n•RDC=Inductor resistance\n•RHS=High-side MOSFET resistance\n•RLS=Low-side MOSFET resistance\n•ton=Controllable on-time\n•fdiv=Frequency divide (equals 1,2,4,or8) (7)\n7.3.10 Synchronization toRT/CLK Pin\nThe RT/CLK pincan beused tosynchronize theregulator toanexternal system clock. Toimplement the\nsynchronization feature connect asquare wave totheRT/CLK pinthrough oneofthecircuit networks shown in\nFigure 19.The square-wave amplitude must extend lower than 0.5Vandhigher than 1.8VontheRT/CLK pin\nandhave high andlowstates greater than 40ns.The synchronization frequency range is300kHz to1100 kHz.\nThe rising edge ofthePHwillbesynchronized tothefalling edge ofRT/CLK pinsignal. The external\nsynchronization circuit should bedesigned insuch away that thedevice willhave thedefault frequency set\nresistor connected from theRT/CLK pin-to-ground should thesynchronization signal turn off.TIrecommends\nusing afrequency setresistor connected asshown inFigure 19through another resistor-to-ground (e.g., 50Ω)\nforclock signal that arenotHi-Z ortristate during theoffstate. The sum oftheresistance should setthe\nswitching frequency close totheexternal CLK frequency. TIrecommends toACcouple thesynchronization\nsignal through a10-pF ceramic capacitor toRT/CLK pin. The first time theCLK ispulled above theCLK\nthreshold thedevice switches from theRTresistor frequency toPLL mode. The internal 0.5Vvoltage source is\nremoved and theCLK pinbecomes high impedance asthePLL starts tolock onto theexternal signal. The\nswitching frequency can behigher orlower than thefrequency setwith theRT/CLK resistor. The device\ntransitions from theresistor mode tothePLL mode andlock onto theCLK frequency within 100microseconds.\nWhen thedevice transitions from thePLL mode totheresistor mode, theswitching frequency willreduce from\ntheexternal CLK frequency to150kHz, then reapply the0.5-V voltage source andtheresistor willthen setthe\nswitching frequency. Theswitching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts\nonVSENSE pin.The device implements adigital frequency shift toenable synchronizing toanexternal clock\nduring normal startup andfault conditions.\nFigure 19.Synchronizing toaSystem Clock\n7.3.11 Overvoltage Protection\nThe TPS54061 incorporates anoutput overvoltage transient protection (OVP) circuit tominimize voltage\novershoot when recovering from output fault conditions orstrong unload transients onpower supply designs with\nlow-value output capacitance. Forexample, when thepower supply output isoverloaded theerror amplifier\ncompares theactual output voltage totheinternal reference voltage. IftheVSENSE pinvoltage islower than the\ninternal reference voltage foraconsiderable time, theoutput oftheerror amplifier willrespond byclamping the\nerror amplifier output toahigh voltage. Thus, requesting themaximum output current. Once thecondition is\nremoved, theregulator output rises and theerror amplifier output transitions tothesteady-state duty cycle. In\nsome applications, thepower supply output voltage can respond faster than theerror amplifier output can\nrespond, thisactuality leads tothepossibility ofanoutput overshoot.\nThe OVP feature minimizes theoutput overshoot when using alow-value output capacitor bycomparing the\nVSENSE pinvoltage toOVP threshold which is109% oftheinternal voltage reference. IftheVSENSE pin\nvoltage isgreater than theOVP threshold, thehigh-side MOSFET isdisabled tominimize output overshoot.\nWhen theVSENSE voltage drops lower than theOVP threshold, thehigh-side MOSFET resumes normal\noperation.\n14 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nFeature Description (continued)\n7.3.12 Thermal Shutdown\nThe device implements aninternal thermal shutdown until thejunction temperature exceeds 176°C.The thermal\nshutdown forces thedevice tostop switching until thejunction temperature falls below thethermal tripthreshold.\nOnce thedietemperature decreases below 176°C,thedevice reinitiates thepower-up sequence byrestarting the\ninternal slow-start.\n7.4 Device Functional Modes\n7.4.1 Operation Near Minimimum Input Voltage\nThe TPS54061 isrecommended tooperate with input voltages above 4.7V.The typical VINUVLO threshold is\n4.5Vandthedevice may operate atinput voltages down totheUVLO voltage. Atinput voltages below theactual\nUVLO voltage thedevice willnotswitch. IfENisfloating orexternally pulled uptogreater upthan thetypical\n1.23 Vrising threshold, when V(VIN)passes theUVLO threshold theTPS54061 willbecome active. Switching is\nenabled andtheslow-start sequence isinitiated. The TPS54061 starts linearly ramping uptheinternal reference\nDAC from 0Vtothereference voltage over theinternal slow-start time period setbytheswitching frequency.\n7.4.2 Operation With Enable Control\nThe enable start threshold voltage is1.23 Vtypical. With ENheld below the1.23 Vtypical rising threshold\nvoltage theTPS54061 isdisabled and switching isinhibited even ifVIN isabove itsUVLO threshold. The\nquiescent current isreduced inthisstate. IftheENvoltage isincreased above therising threshold voltage while\nV(VIN) isabove theUVLO threshold, thedevice becomes active. Switching isenabled and theslow-start\nsequence isinitiated. The TPS54061 starts linearly ramping uptheinternal reference DAC from 0Vtothe\nreference voltage over theinternal slow-start time period setbytheswitching frequency. IfENispulled below the\n1.18 Vtypical falling threshold theTPS54061 willenter thereduced quiescent current state again.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS54061\nCINLO\n8 V to 60 V0.01 F μ\n100 H μU1\nTPS54061 3.3 V 200 mA\n1 2\nRT31.6 kΩ\nCPOLE\n36.5 kΩRHS\n2.2 F μCBOOT\nRUVLO233 pFCCOMP\n4700 pF\n10 kΩRLS26.1 kΩRCOMP\nRUVLO1\n143 kΩ196 kΩCO\n10 F μ2\n3 61\n478\n5\n*\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54061 isa60-V, 200-mA step-down regulator with anintegrated high-side andlow-side MOSFET. This\ndevice istypically used toconvert ahigher DCvoltage toalower DCvoltage with amaximum available output\ncurrent of200 mA. Example applications are: Low-Power Standby orBias Voltage Supplies, 4-20 mACurrent\nLoop Powered Sensors, Industrial Process Control, Metering, andSecurity Systems oranefficient high voltage\nlinear regulator replacement. Use thefollowing design procedure toselect component values fortheTPS54061.\nThis procedure illustrates thedesign ofahigh-frequency switching regulator. These calculations can bedone\nwith theaidoftheexcel spreadsheet toolSLVC431 .Alternatively, usetheWEBENCH software togenerate a\ncomplete design. The WEBENCH software uses aniterative design procedure and accesses acomprehensive\ndatabase ofcomponents when generating adesign.\n8.2 Typical Applications\n8.2.1 CCM Application\n*SeeEnable andAdjusting Undervoltage Lockout section\nFigure 20.CCM Application Schematic\n8.2.1.1 Design Requirements\nThis example details thedesign ofacontinuous conduction mode (CCM) switching regulator design using\nceramic output capacitors. Ifalow-output current design isneeded, seeDCM Application .Afewparameters\nmust beknown inorder tostart thedesign process. These parameters aretypically determined atthesystem\nlevel. Forthisexample, wewillstart with thefollowing known parameters:\nTable 1.Design Parameters\nPARAMETERS VALUES\nOutput Voltage 5.0V\nTransient Response 50to150mA load step ΔVOUT=4%\nMaximum Output Current 200mA\nInput Voltage 24Vnom. 8Vto60V\nOutput Voltage Ripple 0.5% ofVOUT\n16 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\n/c40 /c41 OUT IN OUT\nRIPPLE\nIN O SWV V max VIV max L f/c180 /c45/c179/c180 /c180\nIN OUT OUT\nIN swV max V VL minOKind I V maxO/c45/c179 /c180/c180 /c180 /c166\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nTypical Applications (continued)\nTable 1.Design Parameters (continued)\nPARAMETERS VALUES\nStart Input Voltage (rising VIN) 7.50 V\nStop Input Voltage (falling VIN) 6.50 V\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Selecting theSwitching Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. Typically, theuser willwant tochoose the\nhighest switching frequency possible because thiswillproduce thesmallest solution size. The high switching\nfrequency allows forlower valued inductors and smaller output capacitors compared toapower supply that\nswitches atalower frequency. The switching frequency islimited bytheminimum on-time oftheinternal power\nswitch, themaximum input voltage, theoutput voltage andthefrequency shift limitation.\nEquation 6andEquation 7must beused tofindthemaximum switching frequency fortheregulator, choose the\nlower value ofthetworesults. Switching frequencies higher than these values willresult inpulse skipping ora\nlack ofovercurrent protection during short circuit conditions. The typical minimum on-time, tonmin, is120 nsfor\ntheTPS54061. Toensure overcurrent runaway does notoccur during short circuits inyour design, use\nEquation 7todetermine themaximum switching frequency. With amaximum input voltage of60V,inductor\nresistance of0.77Ω,high-side switch resistance of3.0Ω,low-side switch resistance of1.5Ω,acurrent limit\nvalue of350 mAand ashort circuit output voltage of0.1V,themaximum switching frequency is524 kHz and\n1003 kHz ineach case respectively. Aswitching frequency of400 kHz isused. Todetermine thetiming\nresistance foragiven switching frequency, useEquation 5.The switching frequency issetbyresistor RTshown\ninFigure 20.RTiscalculated tobe142kΩ.Astandard value of143kΩisused.\n8.2.1.2.2 Output Inductor Selection (LO)\nTocalculate theminimum value oftheoutput inductor, useEquation 8.KIND isacoefficient thatrepresents the\namount ofinductor ripple current relative tothemaximum output current. The inductor ripple current willbe\nfiltered bytheoutput capacitor. Therefore, choosing high inductor ripple currents willimpact theselection ofthe\noutput capacitor because theoutput capacitor must have aripple current rating equal toorgreater than the\ninductor ripple current. Ingeneral, theinductor ripple value isatthediscretion ofthedesigner; however, the\nfollowing guidelines may beused. Typically itisrecommended touseKIND values intherange of0.2to0.4;\nhowever, fordesigns using low-ESR output capacitors such asceramics andlowoutput currents, aKIND value\nashigh as1may beused. Inawide input voltage regulator, itisbest tochoose aninductor ripple current onthe\nlarger side. This allows theinductor tostillhave ameasurable ripple current with theinput voltage atits\nminimum. Forthisdesign example, useKIND of0.4andtheminimum inductor value iscalculated tobe97µH.\nForthisdesign, astandard 100µHvalue was chosen. Itisimportant thattheRMS current andsaturation current\nratings oftheinductor notbeexceeded. TheRMS andpeak inductor current canbefound from Equation 10and\nEquation 11.\nForthisdesign, theRMS inductor current is200 mAand thepeak inductor current is239 mA. The chosen\ninductor isaWürth74408943101. Ithasasaturation current rating of680mAandanRMS current rating of520\nmA. Astheequation setdemonstrates, lower ripple currents willreduce theoutput voltage ripple oftheregulator\nbutwillrequire alarger value ofinductance. Selecting higher ripple currents willincrease theoutput voltage ripple\noftheregulator butallow foralower inductance value. The current flowing through theinductor istheinductor\nripple current plus theaverage output current. During power-up, faults ortransient load conditions, theinductor\ncurrent canincrease above thepeak inductor current level calculated above. Intransient conditions, theinductor\ncurrent canincrease uptotheswitch current limit ofthedevice. Forthisreason, themost conservative approach\nistospecify aninductor with asaturation current rating equal toorgreater than theswitch current limit rather\nthan thecalculated peak inductor current.\n(8)\n(9)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS54061\nRIPPLE\nL OUTII peak = I +2\n/c40 /c412\nOUT IN OUT 2\nL O\nIN O SWV V max V 1I rms = I +12 V max L f/c230 /c246 /c180 /c45/c180/c231 /c247/c231 /c247 /c180 /c180/c232 /c248\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n(10)\n(11)\n8.2.1.2.3 Output Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor will\ndetermine themodulator pole, theoutput voltage ripple, and how theregulator responds toalarge change in\nload current. The output capacitance needs tobeselected based onthemost stringent ofthese three criteria.\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current until theregulator increases theinductor current. This situation would occur ifthere\naredesired hold-up times fortheregulator where theoutput capacitor must hold theoutput voltage above a\ncertain level foraspecified amount oftime after theinput power isremoved. The regulator also willtemporarily\nnotbeable tosupply sufficient output current ifthere isalarge, fastincrease inthecurrent needs oftheload\nsuch astransitioning from noload toafullload. The regulator usually needs twoormore clock cycles forthe\ncontrol loop tosee thechange inload current and output voltage and adjust theduty cycle toreact tothe\nchange. Theoutput capacitor must besized tosupply theextra current totheload until thecontrol loop responds\ntotheload change. The output capacitance must belarge enough tosupply thedifference incurrent for2clock\ncycles while only allowing atolerable amount ofdroop intheoutput voltage. Equation 15shows theminimum\noutput capacitance necessary toaccomplish this, whereΔIout isthechange inoutput current, ƒswisthe\nregulators switching frequency andΔVout istheallowable change intheoutput voltage.\nForthisexample, thetransient load response isspecified asa4%change inVout foraload step from 50mAto\n150mA. Forthisexample, ΔIOUT=0.150 –0.05 =0.10 andΔVOUT=0.04 ×3.3=0.132.\nUsing these values gives aminimum capacitance of3.79 µF.This does nottake theESR oftheoutput capacitor\nintoaccount intheoutput voltage change. Forceramic capacitors, theESR isusually small enough toignore in\nthis calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should betaken into\naccount.\nThe lowside FET oftheregulator emulates adiode soitcan notsink current soany stored energy inthe\ninductor willproduce anoutput voltage overshoot when theload current rapidly decreases, asinFigure 28.The\noutput capacitor must also besized toabsorb energy stored intheinductor when transitioning from ahigh load\ncurrent toalower load current. The excess energy that gets stored intheoutput capacitor willincrease the\nvoltage onthecapacitor. The capacitor must besized tomaintain thedesired output voltage during these\ntransient periods. Equation 14isused tocalculate theminimum capacitance input theoutput voltage overshoot\ntoadesired value, where LOisthevalue oftheinductor, IOHistheoutput current under heavy load, IOListhe\noutput under light load, VO+ΔVOisthefinal peak output voltage, and Viistheinitial capacitor voltage. Forthis\nexample, theworst case load step willbefrom 150 mAto50mA. The output voltage willincrease during this\nload transition andmust belimited to4%oftheoutput voltage tosatisy thedesign goal. This willmake VO+ΔVO\n=1.04 ×3.3=3.432 V.VOistheinitial capacitor voltage which isthenominal output voltage of3.3V.Using\nthese numbers inEquation 14yields aminimum capacitance of2.25 µF.\nEquation 13calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification,\nwhere fSWistheswitching frequency, Vripple isthemaximum allowable output voltage ripple, andIripple isthe\ninductor ripple current. Equation 13yields 1.48 µF.Equation 16calculates themaximum ESR anoutput\ncapacitor canhave tomeet theoutput voltage ripple specification. Equation 16indicates theESR should beless\nthan 0.160Ω.\nThe most stringent criteria fortheoutput capacitor is3.79 µFofcapacitance tomaintain theoutput voltage\nregulation during anload transient.\nAdditional capacitance de-ratings foraging, temperature andDCbias willincrease thisminimum value. Forthis\nexample, a10-µF,10-V X5R ceramic capacitor with 0.003ΩofESR ina1206 package isused.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRoot Mean Square (RMS) value ofthemaximum ripple current.\nEquation 12can beused tocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthis\nexample, Equation 12yields 10.23 mA.\n18 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nO\nIN\nIN SWI 0.25CV ripple f/c230 /c246/c179 /c180 /c231 /c247\n/c232 /c248\n/c40 /c41INmin OUT OUT\nIN OUT\nINmin INminV V VIC rms IV V/c45/c61 /c180 /c180\nRIPPLE\nC\nRIPPLEVRI/c163\nOUT\nO\nOUTI 2C 3V sw/c68/c179 /c180/c68 f\n/c40 /c412 2\nOH OL\nO O 2 2\nOUT OUT OUTI IC 2 L\nV + V V/c45/c179 /c180\n/c68 /c45\nRIPPLE\nO\nRIPPLE SWI 1C 1V 8 f/c230 /c246/c179 /c180 /c231 /c247/c180/c232 /c248\n/c40 /c41 OUT IN OUT\nO\nIN O SWV V max V 1IC rms =V max L 12 f/c230 /c246 /c180 /c45/c180/c231 /c247/c231 /c247 /c180 /c180/c232 /c248\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n(12)\n(13)\n(14)\n(15)\n(16)\n8.2.1.2.4 Input Capacitor\nThe TPS54061 requires ahigh-quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 1µFof\neffective capacitance. The effective capacitance includes anyderation forDCbias effects. The voltage rating of\ntheinput capacitor must begreater than themaximum input voltage. The capacitor must also have anRMS\ncurrent rating greater than themaximum RMS input current. The input RMS current can becalculated using\nEquation 17.Thevalue ofaceramic capacitor varies significantly over temperature andthedcbias applied tothe\ncapacitor. Thecapacitance variations with temperature canbeminimized byselecting adielectric material thatis\nstable over temperature. X5R and X7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio andarefairly stable over temperature. Theeffective value\nofacapacitor decreases astheDCbias across acapacitor increases. Forthis example design, aceramic\ncapacitor with atleast a60-V voltage rating isrequired tosupport themaximum input voltage. The input\ncapacitance value determines theinput ripple voltage oftheregulator. Theinput voltage ripple canbecalculated\nbyrearranging Equation 18.\nUsing thedesign example values, Ioutmax =200mA, CIN=2.2µF,ƒSW=400kHz, yields aninput voltage ripple\nof56.8 mVandanRMS input ripple current of98.5 mA.\n(17)\n(18)\n8.2.1.2.5 Bootstrap Capacitor Selection\nA0.01- µFceramic capacitor must beconnected between theBOOT and PHpins forproper operation. TI\nrecommends using aceramic capacitor with X5R orbetter grade dielectric. The capacitor should have 10Vor\nhigher voltage rating.\n8.2.1.2.6 UVLO SetPoint\nTheUVLO canbeadjusted using anexternal voltage divider ontheENpinoftheTPS54061. TheUVLO hastwo\nthresholds, one forpower-up when theinput voltage isrising and one forpower-down orbrown outs when the\ninput voltage isfalling. Fortheexample design, thesupply should turn onand start switching once theinput\nvoltage increases above 7.50 V(enabled). After theregulator starts switching, itshould continue todosountil\ntheinput voltage falls below 6.50 V(UVLO stop). The programmable UVLO and enable voltages aresetby\nconnecting resistor divider between Vinand ground totheENpin.Equation 2and Equation 3canbeused to\ncalculate theresistance values necessary. Forexample, a196-kΩresistor between Vinand ENand a36.5-kΩ\nresistor between ENandground arerequired toproduce the7.50 and6.50 voltstart andstop voltages. See the\nEnable and Adjusting Undervoltage Lockout section foradditional considerations inhigh input voltage\napplications.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS54061\nSW1C6 =R4 f/c180 /c180 /c112\nC OR CC6 =R4/c180\nPOLE1C5 =2 R4 f /c180 /c180 /c180/c112\nCO O OUT\nCOMP\nREF2 C VRgmps V gmea/c180 /c112 /c180 /c166 /c180/c61 /c180/c180\nff f/c230 /c246/c180/c231 /c247/c232 /c2480.5swco2(Hz) = pole\n2\n/c40 /c41 f f f /c1800.5co1(Hz) = zero pole\nC O1zero(Hz) =R C 2f/c112 /c180 /c180 /c180\n1pole(Hz) =VoutCo 2Iof\n/c180 /c180 /c180 /c112\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n8.2.1.2.7 Output Voltage andFeedback Resistors Selection\nFortheexample design, 10kΩwas selected forRLS.Using Equation 1,RHSiscalculated as31.46 kΩ.The\nnearest standard 1%resistor is31.6 kΩ.\n8.2.1.2.8 Closing theLoop\nThere areseveral methods used tocompensate DC-DC regulators. The method presented here iseasy to\ncalculate and ignores theeffects oftheslope compensation that isinternal tothedevice. Because theslope\ncompensation isignored, theactual crossover frequency willusually belower than thecrossover frequency used\ninthecalculations. This method assume thecrossover frequency isbetween themodulator pole and theESR\nzero andtheESR zero isatleast 10times greater themodulator pole.\nTogetstarted, themodulator pole, fpole, and theESR zero, fzero must becalculated using Equation 19and\nEquation 20.ForCout, useaderated value of6.0µF.Use Equation 21andEquation 22,toestimate astarting\npoint forthecrossover frequency, fco,todesign thecompensation. Fortheexample design, fpole is1015 Hzand\nfzero is5584 kHz.\nEquation 21isthegeometric mean ofthemodulator pole and theESR zero and Equation 22isthemean of\nmodulator pole andtheswitching frequency. Equation 21yields 119.2 kHzandEquation 22gives 17.9 kHz. Use\nafrequency near thelower value ofEquation 21orEquation 22foraninitial crossover frequency.\nForthisexample, fcoof17.9 kHz isused. Next, thecompensation components arecalculated. Aresistor in\nseries with acapacitor isused tocreate acompensating zero. Acapacitor inparallel tothese twocomponents\nforms thecompensating pole.\nTodetermine thecompensation resistor, RCOMP ,useEquation 23.Assume thepower stage transconductance,\ngmps, is1.00 A/V. The output voltage, Vo,reference voltage, VREF,and amplifier transconductance, gmea, are\n3.3V,0.8Vand108µA/V, respectively.\nRCOMP iscalculated tobe25.9 kΩ,use thenearest standard value of26.1 kΩ.Use Equation 24tosetthe\ncompensation zero equal tothemodulator pole frequency. Equation 24yields a3790 pFforcapacitor CCOMP and\na4700 pFischosen. Use thelarger value ofEquation 25andEquation 26tocalculate theCPOLE value, toset\nthecompensation pole. Equation 26yields 30.5 pFsothenearest standard of33pFisselected.\n(19)\n(20)\n(21)\n(22)\n(23)\n(24)\n(25)\n(26)\n20 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\n10 100 1K 10K 100K–180–120–60060120180\n–60–40–200204060\nGain (dB)\nFrequency (Hz)Gain\nPhasePhase (º)\n0.25\n0.2\n0.15\n0.1\n0.05\n0\n–0.05\n–0.1\n–0.15\n–0.2\n–0.25\n0 10 20 30 40 50 60Output Voltage Normalized (%)\nInput Voltage (V)I = 200 mA,\nF = 400 kHzOUT\nSW\n0102030405060708090100\n0 0.025 0.05 0.075 0.1 0.125 0.15 0.175 0.2Efficiency (%)\nLoad Current (A)V = 5 V,\nF = 400 kHzOUT\nSWV = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VIN\nV = 60 VIN\n0102030405060708090100\n0.001 0.01 0.1 1Efficiency (%)\nLoad Current (A)V = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VIN\nV = 60 VINV = 5 V,\nF = 400 kHzOUT\nSW\n0102030405060708090100\n0 0.025 0.05 0.075 0.1 0.125 0.15 0.175 0.2Efficiency (%)\nLoad Current (A)V = 3.3 V,\nF = 400 kHzOUT\nSWV = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VIN\nV = 60 VIN\n0102030405060708090100\n0.001 0.01 0.1 1Efficiency (%)\nLoad Current (A)V = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VIN\nV = 60 VINV = 3.3 V,\nF = 400 kHzOUT\nSW\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n8.2.1.3 Application Curves\nFigure 22.Efficiency vsOutput Current Figure 21.Efficiency vsOutput Current\nFigure 23.Efficiency vsOutput Current Figure 24.Efficiency vsOutput Current\nFigure 26.Output Voltage vsInput VoltageFigure 25.Gain vsPhase\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS54061\nVOUT= 2 V /div\n2 ms /divVIN= 10 V /div\nVEN= 2 V /div\nVIN= 10 mV /div  ac coupled\n2 s /divμPH= 20 V /div\nInductor Current = 200 mA /div\nVOUT= 20 mV /div ac coupled\n5 ms /divVIN= 10 V /div\nVOUT= 2 V /div\n1 ms /divVIN= 10 V /div\nVEN= 5 V /div\n500 s /divμIOUT= 100 mA /div\nVOUT= 50 mV /div ac coupled\n–0.50–0.40–0.30–0.20–0.1000.100.200.300.400.50\n0 0.025 0.05 0.075 0.1 0.125 0.15 0.175 0.2\nLoad Current (A)Output Voltage Normalized (%)V = 24 V,\nV = 3.3 V,\nF = 400 kHzIN\nOUT\nSW\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\nFigure 27.Output Voltage vsOutput Current Figure 28.Load Transient\nFigure 30.Start-Up With ENAFigure 29.Line Transient\nFigure 32.Input Ripple inDCMFigure 31.Start-Up With VIN\n22 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nVOUT= 20 mV /div ac coupled\n2 s /divμInductor Current = 200 mA /div ac coupledPH= 20 V /div\nInductor Current = 200 mA /div\n2 s /divμPH= 20 V /div\nVOUT= 10 mV /div ac coupled\nVOUT= 10 mV /div\n2 s /divμPH= 20 V /div\nInductor Current = 200 mA /div\nVIN= 50 mV /div ac coupled\n2 s /divμPH= 20 V /div\nInductor Current = 200 mA /div\nVIN= 10 mV /div ac coupled\n2 s /divμPH= 20 V /div\nInductor Current = 200 mA /div\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nFigure 34.Input Ripple SkipFigure 33.Input Ripple inCCM\nFigure 36.Output Ripple inCCMFigure 35.Output Ripple inDCM\nFigure 37.Output Ripple Skip\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS54061\n744 053 221\nCIN5.0 V\nRUVLO1\nRUVLO20.01 µF\n255 kΩ\n45.3 kΩRLSCBOOT\nCPOLE8 V to 40 V\nRCOMP\n10 kΩ2.2 µFRHS\n35.7 kΩCO\n22 µFCCOMP220 H µ\n52.3 kΩ7\n6\n58LO\nCO\n220 pF2\n3\n41U1\n0.33 µF2 1TPS54061\nRT\n1240 kΩ\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n8.2.2 DCM Application\nItismost desirable tohave apower supply that isefficient and hasafixed switching frequency atlowoutput\ncurrents. Afixed frequency power supply willhave apredictable output voltage ripple and noise. Using a\ntraditional continuous conduction mode (CCM) design method tocalculate theoutput inductor willyield alarge\ninductance foralowoutput current supply. Using aCCM inductor willresult inalarge sized supply orwillaffect\nefficiency from thelarge dcresistance analternative istooperate indiscontinuous conduction mode (DCM). Use\ntheprocedure below tocalculate thecomponents values fordesigning apower supply operating indiscontinuous\nconduction mode. The advantage ofoperating apower supply inDCM forlow output current isthefixed\nswitching frequency, lower output inductance, andlower DCresistance ontheinductor. Use thefrequency shift\nandskip equations toestimate themaximum switching frequency.\nFigure 38.DCM Application Schematic\n8.2.2.1 Design Requirements\nThis example details thedesign ofalow-output current, fixed-switching regulator design using ceramic output\ncapacitors. Afewparameters must beknown inorder tostart thedesign process. These parameters aretypically\ndetermined atthesystem level. Forthisexample, wewillstart with thefollowing known parameters:\nTable 2.Design Parameters\nDESIGN PARAMETERS VALUES\nOutput Voltage 5.0V\nTransient Response 37.5 to75-mA load step ΔVOUT=4%\nMaximum Output Current 75mA\nMinimum Output Currert 1mA\nInput Voltage 24Vnom. 8Vto40V\nOutput Voltage Ripple 1%ofVOUT\nSwitching Frequency 50kHz\nStart Input Voltage (rising VIN) 8V\nStop Input Voltage (falling VIN) 6.8V\n8.2.2.2 Detailed Design Procedure\n8.2.2.2.1 Designing anEfficient, Low-Output Current Power Supply ataFixed Switching Frequency\nThe TPS54061 isdesigned forapplications which require afixed operating frequency and lowoutput voltage\nripple atlow-output currents, thus, theTPS54061 does nothave apulse skip mode atlight loads. Because the\ndevice hasaminimum controllable ontime, there isanoutput current atwhich thepower supply willpulse skip.\nToensure thatthesupply does notpulse skip atoutput current oftheapplication theinductor value willbeneed\ntobeselected greater than aminimum value. The minimum inductance needed tomaintain afixed switching\n24 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nRIPPLE\nC\nLVRI peak/c163\nOUT\nOUT coI 1Co3V/c179 /c180/c68 f\n/c40 /c412 2\nO O 2 2\nOUT OUTIo 0C 2 L\nV + V V/c45/c179 /c180\n/c68 /c45\nL\nO\nRIPPLE SWI peak D1 + D2C 1V 8 f/c230 /c246/c163 /c180 /c231 /c247/c180/c232 /c248\n0.52\nCO LD1 + D2 D1 + D2I rms = I peak3 4/c230 /c246/c230 /c246 /c230 /c246/c231 /c247/c180 /c45/c231 /c247 /c231 /c247/c231 /c247/c232 /c248 /c232 /c248/c232 /c248\n0.5\nL LD1 + D2I rms = I peak3/c230 /c246/c180/c231 /c247/c232 /c248\nIN OUT\nOUTV VD2 = D1V/c230 /c246 /c45/c180 /c231 /c247\n/c232 /c248\n/c40 /c410.5\nOUT O O sw\nIN IN OUT2 V I LD1 =V V V/c230 /c246/c180 /c180 /c180 /c180/c231 /c247/c231 /c247 /c180 /c45/c232 /c248f\n/c40 /c410.5\nOUT IN OUT\nL\nIN O sw2 V Iomax V max VI peak =V max L/c230 /c246 /c180 /c180 /c180 /c45\n/c231 /c247/c231 /c247 /c180 /c180/c232 /c248f\nIN OUT OUT\nO\nIN sw OV min V V 1L max2 V min I/c230 /c246 /c45 /c230 /c246/c163 /c180 /c180 /c231 /c247 /c231 /c247/c180 /c232 /c248 /c232 /c248 f\n2\nIN OUT O IN\no\nOUT OV max V t nmin V maxL min swV 2 I min/c230 /c246 /c45 /c230 /c246/c179 /c180 /c180/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248x f\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nfrequency attheminimum load iscalculated tobe227µHusing Equation 27.Because theequation isideal and\nwas derived without losses, assume theminimum controllable light load ontime, tonminll ,is180 ns.Tomaintain\nDCM operation theinductor value and output current need tostay below amaximum value. The maximum\ninductance iscalculated tobe250 µHusing Equation 28.A744053221 inductor from WürthElektronik is\nselected. IfCCM operation isnecessary, usetheprevious design procedure.\nUse Equation 29,tomake sure theminimum current limit onthehigh-side power switch isnotexceeded atthe\nmaximum output current. The peak current iscalculated as244mAandislower than the350mAcurrent limit.\nTodetermine theRMS current fortheinductor andoutput capacitor, itisnecessary tocalculate theduty cycle.\nThe duty cycle, D1,forastep down regulator inDCM iscalculated inEquation 30.D1istheportion ofthe\nswitching cycle thehigh side power switch ison,andiscalculated tobe0.1345. D2istheportion oftheswitching\ncycle thelow-side power switch ison,andiscalculated tobe0.5111.\nUsing theEquation 32andEquation 33,theRMS current oftheinductor andoutput capacitor arecalculated, to\nbe0.1078 Aand 0.0774 Arespectively. Select components that ratings exceed thecalculated RMS values.\nCalculate theoutput capacitance using theEquation 34toEquation 36andusethelargest value, Vripple isthe\nsteady-state voltage ripple anddeltaV isvoltage change during atransient. Aminimum of7.5-µFcapacitance is\ncalculated. Additional capacitance de-ratings foraging, temperature and DCbias should befactored inwhich\nincreases thisminimum value. Forthisexample, a22-µF10-V X7R ceramic capacitor with 5-mΩESR isused.\nTohave alow-output ripple power supply usealowESR capacitor. Use Equation 37toestimate themaximum\nESR fortheoutput capacitor. Equation 38and Equation 39estimate theRMS current and capacitance forthe\ninput capacitor. AnRMS current of38.7 mAand capacitance of1.56 µFiscalculated. A2.2-µF100-V/X7R\nceramic isused forthisexample.\n(27)\n(28)\n(29)\n(30)\n(31)\n(32)\n(33)\n(34)\n(35)\n(36)\n(37)\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS54061\nOUT\nCOMP\nPOLE REFV coR xKdcm Fm V gmea/c166\n/c61/c180 /c180 /c166 /c180\n/c40 /c410.5\nCO2 SW POLE(Hz) =f f f /c180\n/c40 /c410.5\nCO1 ZERO POLE(Hz) =f f f /c180\nZERO\nC O1(Hz) =R C 2f/c112 /c180 /c180 /c180\nOUT\nIN\nPOLE\nOUT OUT\nO\nO INV2V 1(Hz) =V VC 2 1I Vf/c230 /c246/c45/c231 /c247\n/c231 /c247/c180/c231 /c247/c180 /c180 /c180 /c45/c231 /c247/c232 /c248/c112\nIN OUT\nO swgmpsFm =\nV V+ 0.380L/c230 /c246 /c45\n/c231 /c247/c180 /c232 /c248 f\n/c40 /c41 OUT IN OUT\nIN OUT\nOUT\nOV V V 2Kdcm =D1\nRdcV 2 + VV\nI/c180 /c45/c180\n/c230 /c246\n/c231 /c247\n/c231 /c247/c180 /c45/c231 /c247\n/c231 /c247/c232 /c248\nZERO\nPOLEs1 +2Gdcm(s) Fm Kdcms1 +2f\nf/c112\n/c112/c180 /c180/c187 /c180 /c180\n/c180 /c180\nO\nIN\nIN SWI 0.25CV RIPPLE f/c230 /c246/c179 /c180 /c231 /c247\n/c232 /c248\n0.52\nCIN LD1 D1I rms = I peak3 4/c230 /c246/c230 /c246 /c230 /c246/c231 /c247/c180 /c45/c231 /c247 /c231 /c247/c231 /c247/c232 /c248 /c232 /c248/c232 /c248\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n(38)\n(39)\n8.2.2.2.2 Closing theFeedback Loop\nThemethod presented here iseasy tocalculate andincludes theeffect oftheslope compensation thatisinternal\ntotheTPS54061. This method assumes thecrossover frequency isbetween themodulator pole and theESR\nzero and theESR zero isatleast 10times greater than themodulator pole. Once theoutput components are\ndetermined, use theequations below toclose thefeedback loop. Acurrent mode controlled power supply\noperating inDCM hasatransfer function which includes anESR zero and pole asshown inEquation 40.To\ncalculate thecurrent mode power stage gain, firstcalculate, Kdcm, theDCM gain, andFm, themodulator gain,\nusing Equation 41andEquation 42.Kdcm andFmare32.4 and0.475 respectively. Thelocation ofthepole and\nESR zero arecalculated using Equation 43and Equation 44.The pole and zero are491 Hzand 2.8MHz,\nrespectively. Use thelower value ofEquation 45andEquation 46asastarting point forthecrossover frequency.\nEquation 45isthegeometric mean ofthepower stage pole andtheESR zero andEquation 46isthemean of\npower stage pole andtheswitching frequency. Thecrossover frequency ischosen as5kHzfrom Equation 46.\nTodetermine thecompensation resistor, RCOMP ,useEquation 47.Assume thepower stage transconductance,\ngmps, is1.0A/V. The output voltage, VO,reference voltage, VREF,and amplifier transconductance, gmea, are\n5.0V,0.8Vand 108 µA/V, respectively. RCOMP iscalculated tobe38.3 kΩ;usethenearest standard value of\n35.7 kΩ.Use Equation 48tosetthecompensation zero toequalthe modulator pole frequency. Equation 48\nyields 290nFforcompensating capacitor CCOMP ,anda330nFisused. Use thelarger value ofEquation 49or\nEquation 50tocalculate theCPOLE,which sets thecompensation pole. Equation 50yields 178pFstandard value\nof220pFisselected.\n(40)\n(41)\n(42)\n(43)\n(44)\n(45)\n(46)\n(47)\n26 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\n0102030405060708090100\n0 0.025 0.05 0.075 0.1Efficiency (%)\nLoad Current (A)V = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VINV = 3.3 V,\nF = 50 kHzOUT\nSW\n0102030405060708090100\n0.001 0.01 0.1Efficiency (%)\nLoad Current (A)V = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VINV = 3.3 V,\nF = 50 kHzOUT\nSW\n0102030405060708090100\n0.001 0.01 0.1Efficiency (%)\nLoad Current (A)V = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VINV = 5 V,\nF = 50 kHzOUT\nSW\n0102030405060708090100\n0 0.025 0.05 0.075 0.1Efficiency (%)\nLoad Current (A)V = 8 VIN\nV = 12 VIN\nV = 24 VIN\nV = 36 VINV = 5 V,\nF = 50 kHzOUT\nSW\nPOLE2\nCOMP SW1C =R f /c112 /c180 /c180\nC O\nPOLE1\nCOMPR CC =R/c180\nCOMP\nCOMP1C =2 R Kdcm Fm /c112 /c180 /c180 /c180 /c180\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n(48)\n(49)\n(50)\n8.2.2.3 Application Curves\nFigure 39.Efficiency vsLoad CurrentFigure 40.Efficiency vsLoad Current\nFigure 42.Efficiency vsLoad CurrentFigure 41.Efficiency vsLoad Current\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS54061\nVOUT= 100 mV /div ac coupled\n4 ms /divIOUT= 20 mA/div\nEN= 5 V /div\n10 ms /divIOUT= 50 mA/divVIN= 10 V /div\nVOUT= 2 V /div\n–0.25–0.2–0.15–0.1–0.0500.050.10.150.20.25\n0 10 20 30 40 50 60Output Voltage Normalized (%)\nInput Voltage (V)I = 37.5 mA,\nF = 50 kHzOUT\nSW\nVOUT= 100 mV /div ac coupled\n2 ms /divIOUT= 20 mA/divVOUT= 100 mV /div ac coupled\n2 ms /divIOUT= 20 mA/div\n10 100 1K 10K 100K–180–9004590135180\nGain (dB)\nFrequency (Hz)Phase (º)\n–45Gain\nPhase\n–135\n–40–20010203040\n–10\n–30\n–0.50–0.40–0.30–0.20–0.100.000.100.200.300.400.50\n0 0.025 0.05 0.075 0.1Output Voltage Normalized (%)\nLoad Current (A)V = 24 V,\nV = 5 V,\nF = 50 kHzIN\nOUT\nSW\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\nFigure 44.Output Voltage Normalized vsLoad Current Figure 43.Frequency Response\nFigure 46.Load Transient Figure 45.Output Voltage Normalized vsInput Voltage\nFigure 48.Start-Up With ENA Figure 47.Unload Transient\n28 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nPH= 20 V /div\nVOUT= 20 mV /div ac coupled\n4 s /divµVIN= 20 mV /div ac coupled\nInductor current = 20 mA/div\nPH= 20 V /div\nVOUT= 50 mV /div ac coupled\n4 s /divµVIN= 100 nV /div ac coupled\nInductor current = 100 mA/div\nEN= 5 V /div\n10 ms /divIOUT= 50 mA/divVIN= 10 V /div\nVOUT= 2 V /div\nEN= 5 V /div\n10 ms /divIOUT= 50 mA/divVIN= 10 V /div\nVOUT= 2 V /div\nEN= 5 V /div\n10 ms /divIOUT= 50 mA/divVIN= 10 V /div\nVOUT= 2 V /div\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\nFigure 50.Prebias Start-Up With ENA Figure 49.Start-Up With VIN\nFigure 51.Prebias Start-Up With VIN Figure 52.Input andOutput Ripple inDCM\nFigure 53.Input andOutput Ripple inPSM\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS54061\nVSENSECOMPGNDPH BOOT\nVIN\nEN\nRT/CLK\nFrequency Set\nResistorBoot\nCapacitorInput\nCapacitorOutput\nCapacitorVOUT\nOutput\nInductor\nCompensation\nNetwork\nFeedback\nResistors UVLO\nAdjust\nResistorVINGNDRoute Boot Capacitor\nTrace on another layer to\nprovide wide path for\ntopside ground\nSignal VIA\nTPS54061\nSLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015 www.ti.com\n9Power Supply Recommendations\nTheTPS54061 isdesigned tooperate from aninput voltage supply range between 4.7Vand60V.This input\nsupply should remain within theinput voltage supply range. Iftheinput supply islocated more than afewinches\nfrom theTPS54061 converter bulk capacitance may berequired inaddition totheceramic bypass capacitors.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signals paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance. Tohelp eliminate these problems, theVINpinshould bebypassed\ntoground with alow-ESR ceramic bypass capacitor with X5R orX7R dielectric. Take care tominimize theloop\narea formed bythebypass capacitor connections, theVINpin,andtheGND pin.See Figure 54foraPCB layout\nexample. Because thePHconnection istheswitching node and output inductor should belocated close tothe\nPHpins, and thearea ofthePCB conductor minimized toprevent excessive capacitive coupling. The RT/CLK\npinissensitive tonoise. sotheRTresistor should belocated asclose aspossible totheICand routed with\nminimal lengths oftrace. The additional external components canbeplaced approximately asshown. Itmay be\npossible toobtain acceptable performance with alternate PCB layouts; however; thislayout hasbeen shown to\nproduce good results andismeant asaguideline.\n10.2 Layout Example\nFigure 54.PCB Layout Example\n30 Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS54061\nTPS54061\nwww.ti.com SLVSBB7E –MAY 2012 –REVISED NOVEMBER 2015\n11Device andDocumentation Support\n11.1 Trademarks\nWEBENCH isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.2 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.3 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2012 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TPS54061\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54061DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 61\nTPS54061DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 61\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF TPS54061 :\n•Automotive: TPS54061-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54061DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS54061DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 20-Mar-2020\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54061DRBR SON DRB 83000 367.0 367.0 35.0\nTPS54061DRBT SON DRB 8250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 20-Mar-2020\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.35\n0.252.4 0.052X\n1.951.65 0.05\n6X 0.651 MAX\n8X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.3)\n(2.4)\n(2.8)6X (0.65)(1.65)\n(0.2) VIA\nTYP(0.575)(0.95)8X (0.6)\n(R0.05) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.3)8X (0.6)\n(1.47)(1.06)\n(2.8)(0.63)\n6X (0.65)VSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 81% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54061DRBR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 4.7V to 60V
  - Output Voltage Reference: 0.8V ± 1%
  
- **Current Ratings:**
  - Output Current: 200 mA (maximum)
  - Shutdown Supply Current: 1.4 µA
  - Operating Quiescent Current: 90 µA (non-switching)

- **Power Consumption:**
  - Operating Quiescent Current: 90 µA
  - Shutdown Supply Current: 1.4 µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 150°C

- **Package Type:**
  - VSON (8 pins), dimensions: 3.00 mm x 3.00 mm

- **Special Features:**
  - Integrated high-side and low-side MOSFETs
  - Peak current mode control
  - Adjustable switching frequency (50 kHz to 1100 kHz)
  - Internal slow-start and under-voltage lockout (UVLO)
  - Diode emulation for improved light load efficiency
  - Cycle-by-cycle current limit, thermal shutdown, and over-voltage protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS54061** is a synchronous step-down (buck) DC-DC converter designed to efficiently convert a higher DC voltage to a lower DC voltage. It integrates both high-side and low-side MOSFETs, which simplifies the design and reduces the number of external components required. The device operates with a peak current mode control scheme, allowing for stable operation across a wide range of input and output conditions.

#### Typical Applications:
- **Power Management:** Ideal for applications requiring efficient voltage regulation from high voltage sources.
- **Industrial Process Control:** Used in systems that require precise voltage regulation for sensors and control circuits.
- **Low Power Standby or Bias Voltage Supplies:** Suitable for powering low-power devices in standby mode.
- **4-20 mA Current-Loop Powered Sensors:** Commonly used in industrial sensor applications where power efficiency is critical.
- **High Efficiency Replacement for High Voltage Linear Regulators:** Provides a more efficient alternative to traditional linear regulators in high voltage applications.

This component is particularly useful in designs where space is limited, and efficiency is paramount, making it a versatile choice for various electronic applications.