part=xc7z020clg400-1

[hls]
flow_target=vitis
package.output.format=ip_catalog
package.output.syn=false
clock=8ns
clock_uncertainty=12%
syn.top=dct
syn.file=./dct.cpp
tb.file=./out.golden.dat
tb.file=./in.dat
tb.file=./dct_test.cpp