Designing multibus priority resolver by means of a field programmable logic sequencer
