[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[WARNING STA-0201] replace_design1.v line 51, instance u4 port Z not found.
[WARNING STA-0201] replace_design1.v line 53, instance u5 port Z not found.
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[WARNING GPL-0001] clk toplevel port is not placed!
       Replace will regard clk is placed in (0, 0)
[INFO GPL-0006] NumInstances:                17
[INFO GPL-0007] NumPlaceInstances:           17
[INFO GPL-0008] NumFixedInstances:            0
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                      7
[INFO GPL-0011] NumPins:                     28
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] CoreArea:             47872.020 um^2
[INFO GPL-0017] NonPlaceInstsArea:        0.000 um^2
[INFO GPL-0018] PlaceInstsArea:          57.722 um^2
[INFO GPL-0019] Util:                     0.121 %
[INFO GPL-0020] StdInstsArea:            57.722 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000004 HPWL: 48480
[InitialPlace]  Iter: 2 CG residual: 0.00000006 HPWL: 58242
[InitialPlace]  Iter: 3 CG residual: 0.00000007 HPWL: 55856
[InitialPlace]  Iter: 4 CG residual: 0.00000001 HPWL: 56298
[InitialPlace]  Iter: 5 CG residual: 0.00000004 HPWL: 56230
Placement Analysis
---------------------------------
total displacement        116.2 u
average displacement        6.8 u
max displacement           11.0 u
original HPWL               3.9 u
legalized HPWL             45.5 u
delta HPWL                 1077 %

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r1/CK (DFF_X1)
   0.27    0.27 v r1/Q (DFF_X1)
   0.10    0.37 v u1/Z (BUF_X1)
   0.08    0.45 v bc1/u2/Z (BUF_X1)
   0.08    0.53 v bc1/u3/Z (BUF_X1)
   0.00    0.53 v r2/D (DFF_X1)
           0.53   data arrival time

   0.30    0.30   clock clk (rise edge)
   0.00    0.30   clock network delay (ideal)
   0.00    0.30   clock reconvergence pessimism
           0.30 ^ r2/CK (DFF_X1)
  -0.16    0.14   library setup time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.53   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)


Repair timing output passed/skipped equivalence test
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r1/CK (DFF_X1)
   0.27    0.27 v r1/Q (DFF_X1)
   0.10    0.37 v u1/Z (BUF_X1)
   0.08    0.45 v bc1/u2/Z (BUF_X1)
   0.08    0.53 v bc1/u3/Z (BUF_X1)
   0.00    0.53 v r2/D (DFF_X1)
           0.53   data arrival time

   0.30    0.30   clock clk (rise edge)
   0.00    0.30   clock network delay (ideal)
   0.00    0.30   clock reconvergence pessimism
           0.30 ^ r2/CK (DFF_X1)
  -0.16    0.14   library setup time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.53   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)


