
*** Running vivado
    with args -log Pico_Toplevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Pico_Toplevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Pico_Toplevel.tcl -notrace
Command: synth_design -top Pico_Toplevel -part xcku060-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-86] Your Synthesis license expires in 4 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19021 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.328 ; gain = 201.293 ; free physical = 25993 ; free virtual = 36230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pico_Toplevel' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Pico_Toplevel.v:12]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter LED_NUM bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PicoFrameworkM510_KU060' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:41]
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-638] synthesizing module 'xilinx_pcie_3_0_7vx' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:4]
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter USER_CLK2_FREQ bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter USER_CLK_FREQ bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14316]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE3' (3#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14316]
INFO: [Synth 8-638] synthesizing module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/realtime/pcie3_ultrascale_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pcie3_ultrascale_0' (4#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/realtime/pcie3_ultrascale_0_stub.v:6]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_rc_tready' does not match port width (1) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:296]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_cq_tready' does not match port width (1) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:303]
WARNING: [Synth 8-689] width (8) of port connection 'cfg_function_status' does not match port width (16) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:329]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_function_power_state' does not match port width (12) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:330]
WARNING: [Synth 8-689] width (12) of port connection 'cfg_vf_status' does not match port width (16) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:331]
WARNING: [Synth 8-689] width (18) of port connection 'cfg_vf_power_state' does not match port width (24) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:332]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_rcb_status' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:343]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_dpa_substate_change' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:344]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_tph_requester_enable' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:348]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_tph_st_mode' does not match port width (12) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:349]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_vf_tph_requester_enable' does not match port width (8) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:350]
WARNING: [Synth 8-689] width (18) of port connection 'cfg_vf_tph_st_mode' does not match port width (24) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:351]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_per_function_number' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:391]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_flr_in_process' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:401]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_vf_flr_in_process' does not match port width (8) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:403]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msi_enable' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:436]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_interrupt_msi_vf_enable' does not match port width (8) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:437]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_interrupt_msi_mmenable' does not match port width (12) of module 'pcie3_ultrascale_0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:438]
WARNING: [Synth 8-350] instance 'pcie3_ultrascale_0_i' of module 'pcie3_ultrascale_0' requires 148 connections, but only 143 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:262]
INFO: [Synth 8-638] synthesizing module 'pcie3_7x_to_v1_6' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:7]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter MEM_RD32_FMT_TYPE bound to: 7'b0000000 
	Parameter MEM_RD64_FMT_TYPE bound to: 7'b0100000 
	Parameter MEM_WR32_FMT_TYPE bound to: 7'b1000000 
	Parameter MEM_WR64_FMT_TYPE bound to: 7'b1100000 
	Parameter CPLD_FMT_TYPE bound to: 7'b1001010 
	Parameter CPL_FMT_TYPE bound to: 7'b0001010 
INFO: [Synth 8-638] synthesizing module 'FIFO' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:6]
	Parameter SYNC bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 142 - type: integer 
	Parameter ALMOST_FULL bound to: 256 - type: integer 
	Parameter ALMOST_EMPTY bound to: 13'b0000000010000 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2' (5#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:106]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (6#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:6]
WARNING: [Synth 8-350] instance 'tx_fifo' of module 'FIFO' requires 14 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:414]
WARNING: [Synth 8-5788] Register tx_tdata_q_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:378]
WARNING: [Synth 8-5788] Register tx_is_wr_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:381]
WARNING: [Synth 8-5788] Register tx_is_cpld_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:382]
WARNING: [Synth 8-5788] Register tx_tlast_q_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:383]
WARNING: [Synth 8-5788] Register tx_tkeep_q_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:385]
WARNING: [Synth 8-5788] Register tx_tdata_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:388]
WARNING: [Synth 8-5788] Register tx_is_cc_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:389]
WARNING: [Synth 8-5788] Register tx_tuser_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:390]
WARNING: [Synth 8-5788] Register tx_tlast_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:392]
WARNING: [Synth 8-5788] Register tx_tkeep_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:393]
WARNING: [Synth 8-5788] Register tx_tdata_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:395]
WARNING: [Synth 8-5788] Register tx_is_cc_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:396]
WARNING: [Synth 8-5788] Register tx_tuser_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:397]
WARNING: [Synth 8-5788] Register tx_tlast_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:399]
WARNING: [Synth 8-5788] Register tx_tkeep_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:400]
WARNING: [Synth 8-5788] Register tx_tready_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:427]
WARNING: [Synth 8-5788] Register rx_tdata_q_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:500]
WARNING: [Synth 8-5788] Register rx_tuser_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:504]
WARNING: [Synth 8-5788] Register rx_tlast_q_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:505]
WARNING: [Synth 8-5788] Register rx_bar_q_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:509]
WARNING: [Synth 8-5788] Register rx_tdata_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:512]
WARNING: [Synth 8-5788] Register rx_bar_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:516]
WARNING: [Synth 8-5788] Register rx_tlast_qq_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:518]
WARNING: [Synth 8-5788] Register rx_tdata_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:521]
WARNING: [Synth 8-5788] Register rx_tlast_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:524]
WARNING: [Synth 8-5788] Register rx_tkeep_q3_reg in module pcie3_7x_to_v1_6 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:525]
WARNING: [Synth 8-3848] Net cfg_msg_transmit in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:116]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_type in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:117]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_data in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:118]
WARNING: [Synth 8-3848] Net cfg_fc_sel in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:126]
WARNING: [Synth 8-3848] Net cfg_hot_reset_in in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:138]
WARNING: [Synth 8-3848] Net cfg_power_state_change_ack in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:144]
WARNING: [Synth 8-3848] Net cfg_interrupt_int in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:163]
INFO: [Synth 8-256] done synthesizing module 'pcie3_7x_to_v1_6' (7#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:7]
WARNING: [Synth 8-3848] Net cfg_completer_id in module/entity xilinx_pcie_3_0_7vx does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:55]
WARNING: [Synth 8-3848] Net cfg_dcommand in module/entity xilinx_pcie_3_0_7vx does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:59]
INFO: [Synth 8-256] done synthesizing module 'xilinx_pcie_3_0_7vx' (8#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:4]
WARNING: [Synth 8-350] instance 'core' of module 'xilinx_pcie_3_0_7vx' requires 30 connections, but only 29 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:854]
INFO: [Synth 8-638] synthesizing module 'pcie_app_v6' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/pcie_app_v6.v:65]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Stream2PicoBus' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Stream2PicoBus.v:17]
	Parameter STREAM_ID bound to: 126 - type: integer 
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PicoStreamOut' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:7]
	Parameter ID bound to: 126 - type: integer 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'coregen_fifo_32x128' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/realtime/coregen_fifo_32x128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'coregen_fifo_32x128' (9#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/realtime/coregen_fifo_32x128_stub.v:6]
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:123]
INFO: [Synth 8-638] synthesizing module 'fifo_512x128' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:12]
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000000010000 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 496 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized0' (9#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo1' of module 'FIFO36E2' requires 39 connections, but only 14 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 496 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized1' (9#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo2' of module 'FIFO36E2' requires 39 connections, but only 12 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:93]
INFO: [Synth 8-256] done synthesizing module 'fifo_512x128' (10#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:12]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamOut' (11#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:7]
INFO: [Synth 8-638] synthesizing module 'PicoStreamIn' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:7]
	Parameter ID bound to: 126 - type: integer 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:95]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamIn' (12#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:7]
INFO: [Synth 8-638] synthesizing module 'StreamToPicoBus' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CounterClkGen' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v:15]
	Parameter REF_CLK_FREQ bound to: 250 - type: integer 
	Parameter OUT_CLK_FREQ bound to: 4 - type: integer 
	Parameter C0 bound to: 30 - type: integer 
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (13#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'CounterClkGen' (14#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/CounterClkGen.v:15]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ALMOST_FULL bound to: 13'b0000100000000 
	Parameter ALMOST_EMPTY bound to: 13'b0000000010000 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized2' (14#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized3' (14#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized0' (14#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:6]
WARNING: [Synth 8-350] instance 'so_fifo' of module 'FIFO' requires 14 connections, but only 10 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v:65]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized1' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ALMOST_FULL bound to: 13'b0000100000000 
	Parameter ALMOST_EMPTY bound to: 13'b0000000010000 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized4' (14#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized5' (14#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized1' (14#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/FIFO.v:6]
WARNING: [Synth 8-350] instance 'si_fifo' of module 'FIFO' requires 14 connections, but only 10 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v:85]
INFO: [Synth 8-256] done synthesizing module 'StreamToPicoBus' (15#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v:19]
INFO: [Synth 8-256] done synthesizing module 'Stream2PicoBus' (16#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Stream2PicoBus.v:17]
INFO: [Synth 8-638] synthesizing module 'CardInfo32' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/CardInfo32.v:8]
INFO: [Synth 8-256] done synthesizing module 'CardInfo32' (17#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/CardInfo32.v:8]
INFO: [Synth 8-638] synthesizing module 'SystemMonitor32' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v:13]
INFO: [Synth 8-638] synthesizing module 'SYSMON' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43685]
	Parameter INIT_40 bound to: 16'b0011000000000000 
	Parameter INIT_41 bound to: 16'b0010000011111110 
	Parameter INIT_42 bound to: 16'b0000001000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000111100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b0000000000000000 
	Parameter INIT_51 bound to: 16'b0000000000000000 
	Parameter INIT_52 bound to: 16'b0000000000000000 
	Parameter INIT_53 bound to: 16'b1011100010000011 
	Parameter INIT_54 bound to: 16'b0000000000000000 
	Parameter INIT_55 bound to: 16'b0000000000000000 
	Parameter INIT_56 bound to: 16'b0000000000000000 
	Parameter INIT_57 bound to: 16'b0000000000000000 
	Parameter SIM_DEVICE bound to: VIRTEX5 - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'SYSMON' (18#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43685]
WARNING: [Synth 8-350] instance 'my_sysmon' of module 'SYSMON' requires 23 connections, but only 10 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v:83]
INFO: [Synth 8-256] done synthesizing module 'SystemMonitor32' (19#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/SystemMonitor32.v:13]
INFO: [Synth 8-638] synthesizing module 'TestCounter32' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v:7]
INFO: [Synth 8-256] done synthesizing module 'TestCounter32' (20#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v:7]
INFO: [Synth 8-638] synthesizing module 'PIO_EP' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:11]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter verbose bound to: 0 - type: integer 
	Parameter STREAM_READER_RST bound to: 2'b01 
	Parameter STREAM_READER_READ bound to: 2'b10 
	Parameter ISTREAM_STATE_CLEAR bound to: 2'b01 
	Parameter ISTREAM_STATE_RUN bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'TagFIFO' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TagFIFO.v:19]
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter verbose bound to: 0 - type: integer 
	Parameter TAG_INIT_ST bound to: 1 - type: integer 
	Parameter TAG_DONE_ST bound to: 2 - type: integer 
	Parameter TAG_IDLE_ST bound to: 4 - type: integer 
	Parameter MAX_TAG bound to: 8'b00111111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TagFIFO.v:115]
INFO: [Synth 8-638] synthesizing module 'FIFO18E2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4311]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 384 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO18E2' (21#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4311]
WARNING: [Synth 8-350] instance 'rd_tag_fifo' of module 'FIFO18E2' requires 34 connections, but only 12 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TagFIFO.v:161]
INFO: [Synth 8-256] done synthesizing module 'TagFIFO' (22#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TagFIFO.v:19]
WARNING: [Synth 8-689] width (41) of port connection 'din' does not match port width (128) of module 'coregen_fifo_32x128' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:272]
WARNING: [Synth 8-689] width (72) of port connection 'dout' does not match port width (128) of module 'coregen_fifo_32x128' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:275]
WARNING: [Synth 8-350] instance 'rem_seq_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:269]
WARNING: [Synth 8-350] instance 'iwr_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-350] instance 'iwr_wr_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-350] instance 'iwr_wr_postdata_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
INFO: [Synth 8-638] synthesizing module 'fifo_512x128__parameterized0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:12]
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000100000000 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized6' (22#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo1' of module 'FIFO36E2' requires 39 connections, but only 14 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized7' (22#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo2' of module 'FIFO36E2' requires 39 connections, but only 12 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:93]
INFO: [Synth 8-256] done synthesizing module 'fifo_512x128__parameterized0' (22#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/fifo_512x128.v:12]
WARNING: [Synth 8-350] instance 'wr_data_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
INFO: [Synth 8-155] case statement is not full and has no default [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:778]
INFO: [Synth 8-638] synthesizing module 'PCIeHdrAlignSplit' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PCIeHdrAlignSplit.v:16]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter ALIGN_3 bound to: 2'b00 
	Parameter ALIGN_4 bound to: 2'b01 
	Parameter ALIGN_5 bound to: 2'b10 
	Parameter ALIGN_6 bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'PCIeHdrAlignSplit' (23#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PCIeHdrAlignSplit.v:16]
WARNING: [Synth 8-350] instance 'HdrAligner' of module 'PCIeHdrAlignSplit' requires 12 connections, but only 11 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:1083]
INFO: [Synth 8-638] synthesizing module 'PIO_128_RX_ENGINE' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_RX_ENGINE.v:62]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter PIO_128_RX_MEM_RD32_FMT_TYPE bound to: 7'b0000000 
	Parameter PIO_128_RX_MEM_WR32_FMT_TYPE bound to: 7'b1000000 
	Parameter PIO_128_RX_MEM_RD64_FMT_TYPE bound to: 7'b0100000 
	Parameter PIO_128_RX_MEM_WR64_FMT_TYPE bound to: 7'b1100000 
	Parameter PIO_128_RX_IO_RD32_FMT_TYPE bound to: 7'b0000010 
	Parameter PIO_128_RX_IO_WR32_FMT_TYPE bound to: 7'b1000010 
	Parameter PIO_128_RX_CPLD_FMT_TYPE bound to: 7'b1001010 
	Parameter PIO_128_RX_RST_STATE bound to: 7'b0000000 
	Parameter PIO_128_RX_CPLD_STATE bound to: 7'b0000010 
	Parameter PIO_128_RX_MEM_WR64_DW5 bound to: 7'b0100000 
INFO: [Synth 8-638] synthesizing module 'Reorder' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Reorder.v:7]
	Parameter W bound to: 128 - type: integer 
	Parameter BUF_SIZE bound to: 512 - type: integer 
	Parameter LOG_BUF_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Reorder.v:38]
INFO: [Synth 8-256] done synthesizing module 'Reorder' (24#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Reorder.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_RX_ENGINE.v:371]
INFO: [Synth 8-155] case statement is not full and has no default [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_RX_ENGINE.v:359]
INFO: [Synth 8-256] done synthesizing module 'PIO_128_RX_ENGINE' (25#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_RX_ENGINE.v:62]
INFO: [Synth 8-638] synthesizing module 'PIO_128_TX_ENGINE' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:80]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter TX_CMD_WR_SEQ bound to: 2'b00 
	Parameter TX_CMD_WR bound to: 2'b01 
	Parameter TX_CMD_RD bound to: 2'b10 
	Parameter TX_CMD_USER_WR bound to: 2'b11 
	Parameter verbose bound to: 0 - type: integer 
	Parameter MEM_RD32_FMT_TYPE bound to: 7'b0000000 
	Parameter MEM_RD64_FMT_TYPE bound to: 7'b0100000 
	Parameter MEM_WR32_FMT_TYPE bound to: 7'b1000000 
	Parameter MEM_WR64_FMT_TYPE bound to: 7'b1100000 
	Parameter CPLD_FMT_TYPE bound to: 7'b1001010 
	Parameter CPL_FMT_TYPE bound to: 7'b0001010 
	Parameter STATE_RST bound to: 8'b00000001 
	Parameter STATE_BS bound to: 8'b00000010 
	Parameter STATE_CMD bound to: 8'b00000100 
	Parameter STATE_MEM_WR64 bound to: 8'b00001000 
	Parameter STATE_MEM_W_DATA bound to: 8'b00010000 
	Parameter STATE_MEM_W_USER_DATA bound to: 8'b00100000 
WARNING: [Synth 8-152] case item 5'bx0000 overlaps with previous case item(s) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bxxxx1 overlaps with previous case item(s) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bxxx10 overlaps with previous case item(s) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bxx100 overlaps with previous case item(s) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bx1000 overlaps with previous case item(s) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-567] referenced signal 'req_compl_wd_q3' should be on the sensitivity list [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:352]
INFO: [Synth 8-256] done synthesizing module 'PIO_128_TX_ENGINE' (26#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:80]
INFO: [Synth 8-4471] merging register 'max_rd_req_p_reg[12:0]' into 'max_wr_p_reg[12:0]' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:904]
INFO: [Synth 8-4471] merging register 'max_wr_reg[12:0]' into 'max_rd_req_reg[12:0]' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:908]
INFO: [Synth 8-4471] merging register 'max_wr_mask_reg[11:0]' into 'max_rd_req_mask_reg[11:0]' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:909]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP' (27#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:11]
WARNING: [Synth 8-350] instance 'PIO_EP' of module 'PIO_EP' requires 42 connections, but only 40 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/pcie_app_v6.v:360]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_v6' (28#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/pcie_app_v6.v:65]
WARNING: [Synth 8-3848] Net flash_byte in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:59]
WARNING: [Synth 8-3848] Net flash_ce in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:60]
WARNING: [Synth 8-3848] Net flash_oe in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:61]
WARNING: [Synth 8-3848] Net flash_reset in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:62]
WARNING: [Synth 8-3848] Net flash_we in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:63]
WARNING: [Synth 8-3848] Net flash_a in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:65]
WARNING: [Synth 8-3848] Net tx_buf_av in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:166]
WARNING: [Synth 8-3848] Net tx_cfg_req in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:167]
WARNING: [Synth 8-3848] Net tx_err_drop in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:168]
WARNING: [Synth 8-3848] Net fc_cpld in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:188]
WARNING: [Synth 8-3848] Net fc_cplh in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:189]
WARNING: [Synth 8-3848] Net fc_npd in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:190]
WARNING: [Synth 8-3848] Net fc_nph in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:191]
WARNING: [Synth 8-3848] Net fc_pd in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:192]
WARNING: [Synth 8-3848] Net fc_ph in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:193]
WARNING: [Synth 8-3848] Net cfg_do in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:220]
WARNING: [Synth 8-3848] Net cfg_rd_wr_done in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:221]
WARNING: [Synth 8-3848] Net cfg_err_cpl_rdy in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:237]
WARNING: [Synth 8-3848] Net cfg_interrupt_do in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:242]
WARNING: [Synth 8-3848] Net cfg_interrupt_mmenable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:243]
WARNING: [Synth 8-3848] Net cfg_interrupt_msienable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:244]
WARNING: [Synth 8-3848] Net cfg_interrupt_msixenable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:245]
WARNING: [Synth 8-3848] Net cfg_interrupt_msixfm in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:246]
WARNING: [Synth 8-3848] Net cfg_to_turnoff in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:248]
WARNING: [Synth 8-3848] Net cfg_status in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:254]
WARNING: [Synth 8-3848] Net cfg_command in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:255]
WARNING: [Synth 8-3848] Net cfg_dstatus in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:256]
WARNING: [Synth 8-3848] Net cfg_lstatus in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:258]
WARNING: [Synth 8-3848] Net cfg_lcommand in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:259]
WARNING: [Synth 8-3848] Net cfg_dcommand2 in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:260]
WARNING: [Synth 8-3848] Net cfg_pcie_link_state in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:261]
WARNING: [Synth 8-3848] Net pl_ltssm_state in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:273]
WARNING: [Synth 8-3848] Net pl_sel_link_width in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:276]
WARNING: [Synth 8-3848] Net pl_sel_link_rate in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:275]
WARNING: [Synth 8-3848] Net pl_link_gen2_capable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:270]
WARNING: [Synth 8-3848] Net pl_link_partner_gen2_supported in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:271]
WARNING: [Synth 8-3848] Net pl_initial_link_width in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:268]
WARNING: [Synth 8-3848] Net pl_link_upcfg_capable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:272]
WARNING: [Synth 8-3848] Net pl_lane_reversal_mode in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:269]
WARNING: [Synth 8-3848] Net pl_received_hot_rst in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:274]
INFO: [Synth 8-256] done synthesizing module 'PicoFrameworkM510_KU060' (29#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:41]
WARNING: [Synth 8-350] instance 'PicoFramework' of module 'PicoFrameworkM510_KU060' requires 41 connections, but only 33 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Pico_Toplevel.v:1246]
INFO: [Synth 8-638] synthesizing module 'UserWrapper' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v:8]
	Parameter INSTREAM bound to: 80'b00000000000000000000000000000000000000000000000000000000000000001000000000000001 
	Parameter OUTSTREAM bound to: 80'b00000000000000000000000000000000000000000000000000000000000000001000000000000001 
INFO: [Synth 8-638] synthesizing module 'PicoStreamIn__parameterized0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:7]
	Parameter ID bound to: 8'b00000001 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:95]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamIn__parameterized0' (29#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:7]
INFO: [Synth 8-638] synthesizing module 'PicoStreamOut__parameterized0' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:7]
	Parameter ID bound to: 8'b00000001 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:123]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamOut__parameterized0' (29#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:7]
INFO: [Synth 8-638] synthesizing module 'StreamLoopback128' [/home/micron/StreamLoopback128/firmware/StreamLoopback128.v:9]
INFO: [Synth 8-256] done synthesizing module 'StreamLoopback128' (30#1) [/home/micron/StreamLoopback128/firmware/StreamLoopback128.v:9]
WARNING: [Synth 8-3848] Net user_pci_wr_q_data in module/entity UserWrapper does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v:624]
WARNING: [Synth 8-3848] Net user_pci_wr_q_valid in module/entity UserWrapper does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v:625]
WARNING: [Synth 8-3848] Net user_pci_wr_data_q_data in module/entity UserWrapper does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v:628]
WARNING: [Synth 8-3848] Net user_pci_wr_data_q_valid in module/entity UserWrapper does not have driver. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v:629]
INFO: [Synth 8-256] done synthesizing module 'UserWrapper' (31#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/UserWrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'RGBBlink' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/RGBBlink.v:15]
	Parameter LED_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RGBBlink' (32#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/RGBBlink.v:15]
INFO: [Synth 8-256] done synthesizing module 'Pico_Toplevel' (33#1) [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Pico_Toplevel.v:12]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[127]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[126]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[125]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[124]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[123]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[122]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[121]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[120]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[119]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[118]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[117]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[116]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[115]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[114]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[113]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[112]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[111]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[110]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[109]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[108]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[107]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[106]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[105]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[104]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[103]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[102]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[101]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[100]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[99]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[98]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[97]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[96]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[95]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[94]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[93]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[92]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[91]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[90]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[89]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[88]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[87]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[86]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[85]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[84]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[83]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[82]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[81]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[80]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[79]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[78]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[77]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[76]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[75]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[74]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[73]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[72]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[71]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[70]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[69]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[68]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[67]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[66]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[65]
WARNING: [Synth 8-3331] design StreamLoopback128 has unconnected port s1i_data[64]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[127]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[126]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[125]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[124]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[123]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[122]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[121]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[120]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[119]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[118]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[117]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[116]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[115]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[114]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[113]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[112]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[111]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[110]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[109]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[108]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[107]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[106]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[105]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[104]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[103]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[102]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[101]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[100]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[99]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[98]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[97]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[96]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[95]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[94]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[93]
WARNING: [Synth 8-3331] design UserWrapper has unconnected port user_pci_wr_q_data[92]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.773 ; gain = 268.738 ; free physical = 25923 ; free virtual = 36162
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[15] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[14] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[13] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[12] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[11] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[10] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[9] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[8] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[7] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[6] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[5] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[4] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[3] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[2] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[1] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[0] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[15] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[14] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[13] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[12] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[11] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[10] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[9] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[8] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[7] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[6] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[5] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[4] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[3] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[2] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[1] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[0] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[15] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[14] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[13] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[12] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[11] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[10] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[9] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[8] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[7] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[6] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[5] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[4] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[3] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[2] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[1] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[0] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[15] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[14] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[13] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[12] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[11] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[10] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[9] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[8] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[7] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[6] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[5] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[4] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[3] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[2] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[1] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[0] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[15] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[14] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[13] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[12] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[11] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[10] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[9] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[8] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[7] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[6] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[5] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[4] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[3] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[2] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[1] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[0] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[15] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[14] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[13] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[12] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[11] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[10] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[9] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[8] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[7] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[6] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[5] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[4] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[3] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[2] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[1] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[0] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin app:cfg_to_turnoff to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:954]
WARNING: [Synth 8-3295] tying undriven pin app:cfg_command[2] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoFramework.v:954]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[15] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[14] to constant 0 [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamIn.v:104]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.773 ; gain = 268.738 ; free physical = 25923 ; free virtual = 36161
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'coregen_fifo_32x128' instantiated as 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'. 5 instances of this cell are unresolved black boxes. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:123]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pcie3_ultrascale_0' instantiated as 'PicoFramework/core/pcie3_ultrascale_0_i' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/xilinx_pcie_3_0_7vx.v:262]
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc]
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pico_Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pico_Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/clocks.tcl]
Finished Sourcing Tcl File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/clocks.tcl]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  SYSMON => SYSMONE1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1736.129 ; gain = 0.004 ; free physical = 25460 ; free virtual = 35699
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PicoFramework/app/PIO_EP/rem_seq_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25462 ; free virtual = 35701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku060-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25462 ; free virtual = 35701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/synth_1/.Xil/Vivado-18917-micron-ubuntu/dcp_2/pcie3_ultrascale_0_in_context.xdc, line 69).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25462 ; free virtual = 35701
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tx_tkeep_q3_reg[3:0]' into 'rx_tkeep_q3_reg[3:0]' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/xilinx/src/pcie3_7x_to_v1_6.v:400]
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_reg' and it is trimmed from '128' to '65' bits. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/StreamToPicoBus.v:140]
INFO: [Synth 8-5545] ROM "rd_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wr_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_data_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vccint" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vccaux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/TestCounter32.v:30]
INFO: [Synth 8-5544] ROM "istream_table_inx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "istream_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'id_arr_shadow_reg[511:0]' into 'id_arr_reg[511:0]' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/Reorder.v:94]
INFO: [Synth 8-5546] ROM "cur_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpld_reorder_len_rem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reorder_din_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_compl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_compl_wd_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_true_cpld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sent_tag_en_reg' into 'read_log_en_reg' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:345]
INFO: [Synth 8-4471] merging register 'sent_tag_reg[7:0]' into 'read_log_inx_reg[7:0]' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:456]
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_reg' and it is trimmed from '128' to '32' bits. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_128_TX_ENGINE.v:405]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'PIO_128_TX_ENGINE'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tdata0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tdata0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tdata0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tstrb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'iwr_wr_postdata_q_q_reg' into 'iwr_wr_q_deq_reg' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg' and it is trimmed from '64' to '32' bits. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_q_reg' and it is trimmed from '64' to '12' bits. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PIO_EP.v:944]
INFO: [Synth 8-5546] ROM "s_out_en_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_reader_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "host_sd_table_wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "isd_addr_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_out_en_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_reader_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "host_sd_table_wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "isd_addr_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "burst_size" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "istream_table_inx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irem_seq_table_wr_inx_p" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25456 ; free virtual = 35695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 52    
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 30    
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 175   
+---Multipliers : 
	                 2x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---RAMs : 
	              64K Bit         RAMs := 2     
	              16K Bit         RAMs := 8     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 16    
	   4 Input    128 Bit        Muxes := 3     
	   3 Input    128 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   7 Input    108 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 117   
	   4 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIFO 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module pcie3_7x_to_v1_6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 6     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_512x128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PicoStreamOut 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PicoStreamIn 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CounterClkGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module FIFO__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module StreamToPicoBus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CardInfo32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module SystemMonitor32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TestCounter32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TagFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_512x128__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PCIeHdrAlignSplit 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Reorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---RAMs : 
	              64K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PIO_128_RX_ENGINE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 11    
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 3     
Module PIO_128_TX_ENGINE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module PIO_EP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 14    
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 39    
+---RAMs : 
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 8     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   3 Input    128 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   7 Input    108 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module pcie_app_v6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PicoFrameworkM510_KU060 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module StreamLoopback128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 2x32  Multipliers := 1     
	                32x32  Multipliers := 1     
Module PicoStreamIn__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PicoStreamOut__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2760 (col length:120)
BRAMs: 2160 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25456 ; free virtual = 35695
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_data_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rd_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wr_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "istream_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cur_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_true_cpld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_compl_wd_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_compl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reorder_din_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isd_addr_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_out_en_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'stream_out[0].gen_stream_out/rst_q_reg' into 'stream_in[0].gen_stream_in/rst_q_reg' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:64]
INFO: [Synth 8-4471] merging register 'stream_out[0].gen_stream_out/s0_desc_fifo_din_reg[127:0]' into 'stream_in[0].gen_stream_in/s0_fifo_din_reg[127:0]' [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/src/pcie_axi/PicoStreamOut.v:47]
INFO: [Synth 8-5546] ROM "stream_in[0].gen_stream_in/s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_in[0].gen_stream_in/s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_out[0].gen_stream_out/s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_out[0].gen_stream_out/s_poll_next_desc" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP UserModule/dot1, operation Mode is: A*B.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
DSP Report: Generating DSP UserModule/dot1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
DSP Report: Generating DSP UserModule/dot1, operation Mode is: A*B.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
DSP Report: Generating DSP UserModule/dot1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
DSP Report: operator UserModule/dot1 is absorbed into DSP UserModule/dot1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25456 ; free virtual = 35695
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25456 ; free virtual = 35695

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5784] Optimized 3 bits of RAM "read_log_reg" due to constant propagation. Old ram width 12 bits, new ram width 9 bits.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Reorder     | data_arr_reg                | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|Reorder     | tag_arr_reg                 | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|PIO_EP      | host_sd_table_a_reg         | 512 x 32(WRITE_FIRST)  |   | R | 512 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|PIO_EP      | host_sd_table_b_reg         | 512 x 32(WRITE_FIRST)  |   | R | 512 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|PIO_EP      | host_sd_table_c_reg         | 512 x 32(WRITE_FIRST)  |   | R | 512 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|PIO_EP      | host_sd_table_d_reg         | 512 x 32(WRITE_FIRST)  |   | R | 512 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|PIO_EP      | istream_inx_map_table_reg   | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|PIO_EP      | irem_seq_table_reg          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PIO_EP      | istream_desc_table_reg      | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|PIO_EP      | iseq_cache_table_reg        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PIO_EP      | read_log_reg                | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PIO_EP      | last_rpt_seq_peer_table_reg | 512 x 18(READ_FIRST)   | W |   | 512 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|PIO_EP      | seq_push_addr_table_lo_reg  | 512 x 32(WRITE_FIRST)  |   | R | 512 x 32(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|PIO_EP      | seq_push_addr_table_hi_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|PIO_EP      | itx_seq_table_reg           | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+---------------------------+----------------+----------------------+----------------+
|Module Name       | RTL Object                | Inference      | Size (Depth x Width) | Primitives     | 
+------------------+---------------------------+----------------+----------------------+----------------+
|PIO_128_RX_ENGINE | Reorderer/tag_seq_end_reg | User Attribute | 256 x 9              | RAM64X1D x 8   | 
+------------------+---------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|UserWrapper | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|UserWrapper | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|UserWrapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|UserWrapper | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/cpld_dw_len_reg[0]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/cpld_dw_len_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\cpld_dw_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\peer_stream_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\peer_stream_id_reg[8] )
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/cpld_dw_len_q_reg[0]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/cpld_dw_len_q_reg[1]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/peer_stream_id_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[0]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_rst_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[0]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[1]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_rst_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[1]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[2]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_rst_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[2]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[0]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[1]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[2]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[3]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[26]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[6]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[7]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[9]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[10]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[11]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[11]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[12]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[12]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[13]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[13]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[14]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[20]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[14]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[15]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[15]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[16]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[17]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[18]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[19]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[20]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[21]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[22]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[23]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[25]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[26]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[27]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[27]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[28]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[29]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[29]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/CardInfo/PicoDataOut_reg[30]' (FD) to 'PicoFramework/app/CardInfo/PicoDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[30]' (FDR) to 'PicoFramework/app/SystemMonitor/PicoDataOut_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/CardInfo/PicoDataOut_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/SystemMonitor/PicoDataOut_reg[31] )
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[3]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_rst_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[3]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[1]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[32]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[33]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[34]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[35]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[36]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[37]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[38]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[39]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[40]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[41]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[42]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[43]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[44]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[45]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[46]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[47]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[48]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[49]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[50]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[51]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[52]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[53]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[54]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[55]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[56]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[57]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[58]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[59]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[60]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[61]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[62]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[63]' (FDE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_p_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\wr_addr_p_reg[0] )
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[0]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[1]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[2]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[3]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[4]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[5]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[6]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[7]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg[8]' (FD) to 'PicoFramework/app/PIO_EP/istream_desc_inx_p4_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[4]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_rst_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[4]' (FD) to 'PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[1]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[32]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[33]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[34]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[35]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[36]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[37]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[38]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[39]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[40]' (FDRE) to 'PicoFramework/app/PIO_EP/EP_RX/wr_addr_o_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /iseq_cache_table_wr_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (UserWrapper/\stream_out[0].gen_stream_out/s0_fifo_din_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/\stream_out[0].gen_stream_out/s0_fifo_din_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_0/\stream_in[0].gen_stream_in/s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_1/\stream_in[0].gen_stream_in/s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_2/\stream_out[0].gen_stream_out/s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_3/\stream_out[0].gen_stream_out/s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_3/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_2/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_1/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_0/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\req_addr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/req_compl_wd_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\core/pcie3_7x_to_v1_6/rx_tuser_q3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_0/\stream_in[0].gen_stream_in/s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_1/\stream_in[0].gen_stream_in/s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_2/\stream_out[0].gen_stream_out/s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_3/\stream_out[0].gen_stream_out/s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_3/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_2/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_1/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_0/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_0/\stream_in[0].gen_stream_in/s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_1/\stream_in[0].gen_stream_in/s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_2/\stream_out[0].gen_stream_out/s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_3/\stream_out[0].gen_stream_out/s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_3/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_2/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_1/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_0/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_0/\stream_in[0].gen_stream_in/s0_desc_fifo_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_1/\stream_in[0].gen_stream_in/s0_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_2/\stream_out[0].gen_stream_out/s0_desc_fifo_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UserWrapper/i_3/\stream_out[0].gen_stream_out/s0_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_3/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_2/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_1/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/i_0/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\rd_misc_reg_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\readback_q3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_wr_p_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_TX/user_writing_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\iwr_q_in_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_TX/\state_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\peer_stream_id_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /EP_RX/\peer_stream_id_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /HdrAligner/\align_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\iseq_p3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\rd_misc_reg_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\iseq_p3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\iseq_p3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\iseq_p3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PicoFramework/\app/PIO_EP /\max_rd_req_mask_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_seq_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_seq_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_seq_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s0_seq_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s_poll_seq_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s_poll_seq_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s_poll_seq_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126o_stream/s_poll_seq_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_seq_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_seq_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_seq_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_seq_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s_poll_seq_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s_poll_seq_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s_poll_seq_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s_poll_seq_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/cmd_reg[33]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/cmd_reg[32]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/rd_rst_q_reg[4]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[4]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[0]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[1]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[2]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[3]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[4]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[5]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[6]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[7]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[8]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[9]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[10]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[11]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[12]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[13]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[14]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[15]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[16]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[17]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[18]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[19]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[20]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[21]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[22]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[23]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[24]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[25]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[26]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[27]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[28]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[29]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[30]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[31]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[32]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[33]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[34]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[35]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[36]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[37]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[38]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[39]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[40]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[41]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[42]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[43]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[44]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[45]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[46]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[47]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[48]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[49]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[50]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[51]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[52]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[53]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[54]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[55]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[56]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[57]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[58]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[59]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[60]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[61]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[62]) is unused and will be removed from module PicoFrameworkM510_KU060.
WARNING: [Synth 8-3332] Sequential element (app/FrameworkPicoBus/s126i_stream/s0_fifo_din_reg[63]) is unused and will be removed from module PicoFrameworkM510_KU060.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25416 ; free virtual = 35656
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1736.129 ; gain = 847.094 ; free physical = 25416 ; free virtual = 35656

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PicoFramework/core/pcie3_ultrascale_0_i/int_qpll1outclk_out[0]' to pin '{PicoFramework/core/pcie3_ultrascale_0_i/bbstub_int_qpll1outclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' to 'PicoFramework/core/refclk_ibuf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PicoFramework/core/pcie3_ultrascale_0_i/int_qpll1outclk_out[1]' to pin '{PicoFramework/core/pcie3_ultrascale_0_i/bbstub_int_qpll1outclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' to 'PicoFramework/core/refclk_ibuf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PicoFramework/core/pcie3_ultrascale_0_i/int_qpll1outrefclk_out[0]' to pin '{PicoFramework/core/pcie3_ultrascale_0_i/bbstub_int_qpll1outrefclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' to 'PicoFramework/core/refclk_ibuf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PicoFramework/core/pcie3_ultrascale_0_i/int_qpll1outrefclk_out[1]' to pin '{PicoFramework/core/pcie3_ultrascale_0_i/bbstub_int_qpll1outrefclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' to 'PicoFramework/core/refclk_ibuf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PicoFramework/core/pcie3_ultrascale_0_i/user_clk' to pin 'PicoFramework/core/pcie3_ultrascale_0_i/bbstub_user_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' to 'PicoFramework/core/refclk_ibuf/O'
INFO: [Synth 8-5820] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2003.367 ; gain = 1114.332 ; free physical = 25107 ; free virtual = 35346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2024.367 ; gain = 1135.332 ; free physical = 25086 ; free virtual = 35325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[7]                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_qq_reg[7]                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/rst_q_reg                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/power_on_rd_rst_reg_reg[4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_wr_rst_reg_reg[4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/wr_rst_q_reg[4]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[4]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/cpld_data_reordered_valid_q2_reg            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_valid_non_cpld_q8_reg                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q4_reg[127]            | 3      | 128   | NO           | NO                 | NO                | 128    | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q8_reg[127]            | 4      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_inx_non_cpld_q8_reg[8]               | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/rst_q3_reg                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/inext_desc_valid_pre_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/isd_inx_reg[8]                                    | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/iseq_cache_dout_valid_q2_reg                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/inext_desc_reg[127]                               | 4      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/rst_q_reg[4]                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/power_on_rst_reg_reg[4]        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/rx_tkeep_q3_reg[3]                     | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_tlast_q3_reg                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_rd_rst_reg_reg[4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_TX/req_compl_q3_reg                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |coregen_fifo_32x128 |         5|
|2     |pcie3_ultrascale_0  |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |coregen_fifo_32x128    |     1|
|2     |coregen_fifo_32x128__1 |     1|
|3     |coregen_fifo_32x128__2 |     1|
|4     |coregen_fifo_32x128__3 |     1|
|5     |coregen_fifo_32x128__4 |     1|
|6     |pcie3_ultrascale_0     |     1|
|7     |BUFG                   |     3|
|8     |CARRY8                 |   112|
|9     |DSP_ALU                |     3|
|10    |DSP_A_B_DATA           |     3|
|11    |DSP_C_DATA             |     3|
|12    |DSP_MULTIPLIER         |     3|
|13    |DSP_M_DATA             |     3|
|14    |DSP_OUTPUT             |     3|
|15    |DSP_PREADD             |     3|
|16    |DSP_PREADD_DATA        |     3|
|17    |FIFO18E2               |     1|
|18    |FIFO36E2               |    14|
|19    |FIFO36E2_1             |     8|
|20    |IBUFDS_GTE3            |     1|
|21    |LUT1                   |   498|
|22    |LUT2                   |   547|
|23    |LUT3                   |   762|
|24    |LUT4                   |  1574|
|25    |LUT5                   |   435|
|26    |LUT6                   |   847|
|27    |MUXF7                  |    68|
|28    |MUXF8                  |    33|
|29    |RAM64M8                |     4|
|30    |RAM64X1D               |     8|
|31    |RAMB18E2               |     5|
|32    |RAMB18E2_1             |     8|
|33    |RAMB36E2               |     4|
|34    |SRL16E                 |   422|
|35    |SYSMON                 |     1|
|36    |FDCE                   |    14|
|37    |FDPE                   |     1|
|38    |FDRE                   |  7540|
|39    |FDSE                   |    62|
|40    |IBUF                   |     1|
|41    |IBUFGDS                |     1|
|42    |OBUF                   |     3|
+------+-----------------------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------+------+
|      |Instance                           |Module                        |Cells |
+------+-----------------------------------+------------------------------+------+
|1     |top                                |                              | 14549|
|2     |  PicoFramework                    |PicoFrameworkM510_KU060       | 12910|
|3     |    app                            |pcie_app_v6                   | 10795|
|4     |      CardInfo                     |CardInfo32                    |     7|
|5     |      FrameworkPicoBus             |Stream2PicoBus                |  1679|
|6     |        s126i_stream               |PicoStreamIn                  |   296|
|7     |          s0_fifo                  |fifo_512x128_5                |     4|
|8     |        s126o_stream               |PicoStreamOut                 |   682|
|9     |          s0_fifo                  |fifo_512x128_4                |     3|
|10    |        s2pb                       |StreamToPicoBus               |   701|
|11    |          clk_gen                  |CounterClkGen                 |    16|
|12    |          si_fifo                  |FIFO__parameterized1          |    93|
|13    |          so_fifo                  |FIFO__parameterized0          |    77|
|14    |      PIO_EP                       |PIO_EP                        |  8758|
|15    |        EP_RX                      |PIO_128_RX_ENGINE             |  3070|
|16    |          Reorderer                |Reorder                       |  1749|
|17    |        EP_TX                      |PIO_128_TX_ENGINE             |   838|
|18    |        HdrAligner                 |PCIeHdrAlignSplit             |   527|
|19    |        iwr_q_fifo                 |fifo_512x128_1                |    79|
|20    |        iwr_wr_postdata_q_fifo     |fifo_512x128_2                |     8|
|21    |        iwr_wr_q_fifo              |fifo_512x128_3                |    29|
|22    |        tag_fifo_i                 |TagFIFO                       |    65|
|23    |        wr_data_q_fifo             |fifo_512x128__parameterized0  |     2|
|24    |      SystemMonitor                |SystemMonitor32               |    97|
|25    |      TestCounter32                |TestCounter32                 |    69|
|26    |    core                           |xilinx_pcie_3_0_7vx           |  2113|
|27    |      pcie3_7x_to_v1_6             |pcie3_7x_to_v1_6              |  1211|
|28    |        tx_fifo                    |FIFO                          |    15|
|29    |  RGBBlink                         |RGBBlink                      |    68|
|30    |  UserWrapper                      |UserWrapper                   |  1292|
|31    |    UserModule                     |StreamLoopback128             |   109|
|32    |      dot1                         |\UserModule/dot1_funnel       |     8|
|33    |      dot1__0                      |\UserModule/dot1_funnel__1    |     8|
|34    |      dot1__1                      |\UserModule/dot1_funnel__2    |     8|
|35    |    \stream_in[0].gen_stream_in    |PicoStreamIn__parameterized0  |   416|
|36    |      s0_fifo                      |fifo_512x128_0                |     6|
|37    |    \stream_out[0].gen_stream_out  |PicoStreamOut__parameterized0 |   767|
|38    |      s0_fifo                      |fifo_512x128                  |     3|
+------+-----------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2082.086 ; gain = 1193.051 ; free physical = 25031 ; free virtual = 35270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1864 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2082.086 ; gain = 481.398 ; free physical = 25031 ; free virtual = 35270
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 2082.094 ; gain = 1193.059 ; free physical = 25031 ; free virtual = 35270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  BUFG => BUFGCE: 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SYSMON => SYSMONE1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
408 Infos, 449 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 2114.105 ; gain = 1146.512 ; free physical = 25030 ; free virtual = 35269
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2146.121 ; gain = 0.000 ; free physical = 25027 ; free virtual = 35268
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 15:29:12 2016...
