{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1485238687411 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_NIOS 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC_NIOS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1485238687543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485238687584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485238687584 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK NIOS_II_SYSTEM:inst3\|nios_system:NiosII\|nios_system_clocks:clocks\|nios_system_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"NIOS_II_SYSTEM:inst3\|nios_system:NiosII\|nios_system_clocks:clocks\|nios_system_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1485238687732 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Graphics_and_Video_Controller:inst4\|PLL30Mhz:inst6\|PLL30Mhz_0002:pll30mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Graphics_and_Video_Controller:inst4\|PLL30Mhz:inst6\|PLL30Mhz_0002:pll30mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1485238687773 ""}  } { { "altera_pll.v" "" { Text "/usr/bin/Altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1485238687773 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Graphics_and_Video_Controller:inst4\|PLL30Mhz:inst6\|PLL30Mhz_0002:pll30mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Graphics_and_Video_Controller:inst4\|PLL30Mhz:inst6\|PLL30Mhz_0002:pll30mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1485238687809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1485238688490 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1485238688531 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1485238689637 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1485238690287 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1485238704493 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "NIOS_II_SYSTEM:inst3\|nios_system:NiosII\|nios_system_clocks:clocks\|nios_system_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2874 global CLKCTRL_G7 " "NIOS_II_SYSTEM:inst3\|nios_system:NiosII\|nios_system_clocks:clocks\|nios_system_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2874 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1485238705627 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "NIOS_II_SYSTEM:inst3\|nios_system:NiosII\|nios_system_clocks:clocks\|nios_system_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G6 " "NIOS_II_SYSTEM:inst3\|nios_system:NiosII\|nios_system_clocks:clocks\|nios_system_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1485238705627 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Graphics_and_Video_Controller:inst4\|PLL30Mhz:inst6\|PLL30Mhz_0002:pll30mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 15 global CLKCTRL_G4 " "Graphics_and_Video_Controller:inst4\|PLL30Mhz:inst6\|PLL30Mhz_0002:pll30mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1485238705627 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1485238705627 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1774 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 1774 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1485238705627 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1485238705627 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485238705638 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1485238708065 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1485238708065 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1485238708347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708348 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708349 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708349 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708349 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708349 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1485238708353 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1485238708353 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1485238708353 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1485238708353 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1485238708353 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1485238708353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1485238708353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708354 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708354 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708355 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708355 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708355 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708355 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1485238708357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708357 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1485238708357 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1485238708357 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1485238708357 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1485238708383 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1485238708397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:inst4\|LCD_Controller:inst9\|V_Clock " "Node: Graphics_and_Video_Controller:inst4\|LCD_Controller:inst9\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:inst4\|LCD_Controller:inst9\|Row_out_sig\[8\] Graphics_and_Video_Controller:inst4\|LCD_Controller:inst9\|V_Clock " "Register Graphics_and_Video_Controller:inst4\|LCD_Controller:inst9\|Row_out_sig\[8\] is being clocked by Graphics_and_Video_Controller:inst4\|LCD_Controller:inst9\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485238708502 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485238708502 "|DE1_SOC_NIOS|Graphics_and_Video_Controller:inst4|LCD_Controller:inst9|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1485238708521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1485238708521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1485238708521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1485238708521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1485238708521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1485238708521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1485238708521 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1485238708521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1485238708705 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1485238708713 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 inst3\|NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  33.333 inst4\|inst6\|pll30mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485238708713 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1485238708713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1485238709259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485238709299 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1485238709526 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1485238709526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1485238709526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1485238709526 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1485238709526 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1485238709526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485238709526 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1485238709578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1485238709580 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1485238709606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1485238712017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1485238712043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1485238712043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1485238712043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "54 I/O output buffer " "Packed 54 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1485238712043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1485238712043 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1485238712043 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485238713542 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1485238713542 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485238713543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1485238724940 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1485238730494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:43 " "Fitter placement preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485238768540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1485238798621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1485238844736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485238844736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1485238853414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1485238897751 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1485238897751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1485238941814 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1485238941814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:16 " "Fitter routing operations ending: elapsed time is 00:01:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485238941821 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 41.17 " "Total time spent on timing analysis during the Fitter is 41.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1485238952105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485238952814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485238995383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485238995518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485239033330 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:06 " "Fitter post-fit operations ending: elapsed time is 00:02:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485239078879 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1485239080961 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "64 " "Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 616 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 618 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 676 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 677 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 623 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 625 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 636 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 638 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 640 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 617 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 619 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 687 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 620 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 621 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 622 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 624 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 626 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 627 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 628 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 629 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 630 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 631 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 632 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 633 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 634 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 635 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 637 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 639 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 641 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 642 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1112 1936 2112 1128 "GPIO_1" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 643 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 652 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 653 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 654 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 655 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 656 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 657 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 658 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 659 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 660 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 661 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 662 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 663 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 664 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 665 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 666 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 667 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 668 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 669 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 670 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 671 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 672 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 673 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 674 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 675 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 678 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 679 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 680 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 681 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 682 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 683 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 684 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 685 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/bin/Altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/bin/Altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_NIOS.bdf" "" { Schematic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.bdf" { { 1072 1936 2112 1088 "GPIO_0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/" { { 0 { 0 ""} 0 686 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1485239081113 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1485239081113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.fit.smsg " "Generated suppressed messages file /home/erik/School/cpen391/g15/exercises/ex1.9/NIOS_II_System_391_For_Students/DE1_SOC_NIOS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1485239082232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2744 " "Peak virtual memory: 2744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485239086890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 23 22:24:46 2017 " "Processing ended: Mon Jan 23 22:24:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485239086890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:40 " "Elapsed time: 00:06:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485239086890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:26 " "Total CPU time (on all processors): 00:08:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485239086890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1485239086890 ""}
