---NAME---
SUB immediate encoding - regression test for op bit bug

---INPUT-LIR---
X1 <- Mov(Imm 10)
X1 <- Sub(X1, Imm 3)
X0 <- Mov(Reg X1)

---OUTPUT-ARM64---
STP(X29, X30, SP, -16)
MOV_reg(X29, SP)
MOVZ(X1, 10, 0)
SUB_imm(X1, X1, 3)
MOV_reg(X0, X1)
LDP(X29, X30, SP, 16)
RET
