# Design: Design RAM_128_8 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Error: COMP96_0019: RAM.vhd : (21, 3): Keyword 'begin' expected.
# Error: COMP96_0019: RAM.vhd : (24, 4): Keyword 'end' expected.
# Error: COMP96_0016: RAM.vhd : (24, 9): Design unit declaration expected.
# Error: COMP96_0018: RAM.vhd : (31, 17): Identifier expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Error: COMP96_0019: RAM.vhd : (31, 6): Keyword 'if' expected.
# Error: COMP96_0015: RAM.vhd : (31, 6): ';' expected.
# Error: COMP96_0019: RAM.vhd : (32, 5): Keyword 'process' expected.
# Error: COMP96_0019: RAM.vhd : (33, 0): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Warning: DAGGEN_0002: RAM.vhd : (20, 0): Process has no effect - no sequential statements.
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Error: COMP96_0015: RAM.vhd : (30, 3): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Error: COMP96_0305: RAM.vhd : (24, 10): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RAM.vhd : (24, 10): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0305: RAM.vhd : (26, 18): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RAM.vhd : (26, 18): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Error: COMP96_0078: RAM.vhd : (24, 10): Unknown identifier "tointeger".
# Error: COMP96_0133: RAM.vhd : (24, 10): Cannot find object declaration.
# Error: COMP96_0289: RAM.vhd : (24, 10): Prefix of index must be an array.
# Error: COMP96_0138: RAM.vhd : (24, 10): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0305: RAM.vhd : (26, 18): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RAM.vhd : (26, 18): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Error: COMP96_0305: RAM.vhd : (26, 18): Cannot find function "to_integer" for these actuals.
# Error: COMP96_0138: RAM.vhd : (26, 18): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/TestBench/ram_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/TestBench/ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Compile Configuration "TESTBENCH_FOR_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6589 kB (elbread=427 elab2=6023 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\C6\RAM_128_8\src\wave.asdb
#  1:43 PM, Sunday, December 4, 2022
#  Simulation has been initialized
# add wave -noreg {/ram_tb/CS}
# add wave -noreg {/ram_tb/WE}
# add wave -noreg {/ram_tb/OE}
# add wave -noreg {/ram_tb/address}
# add wave -noreg {/ram_tb/data}
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/C6/RAM_128_8/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 500 ns
run 250ns
# KERNEL: stopped at time: 750 ns
# add wave -noreg {/ram_tb/CS}
# add wave -noreg {/ram_tb/WE}
# add wave -noreg {/ram_tb/OE}
# add wave -noreg {/ram_tb/address}
# add wave -noreg {/ram_tb/data}
# KERNEL: Warning: KERNEL_0291 Signal '/ram_tb/CS' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ram_tb/WE' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ram_tb/OE' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ram_tb/address' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ram_tb/data' has already been traced.
# 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/C6/RAM_128_8/src/wave.asdb'.
run 250ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6589 kB (elbread=427 elab2=6023 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\C6\RAM_128_8\src\wave.asdb
#  1:47 PM, Sunday, December 4, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/C6/RAM_128_8/src/wave.asdb'.
# add wave -noreg {/ram_tb/OE}
# 1 object(s) traced.
# add wave -noreg {/ram_tb/CS}
# add wave -noreg {/ram_tb/WE}
# add wave -noreg {/ram_tb/OE}
# add wave -noreg {/ram_tb/address}
# add wave -noreg {/ram_tb/data}
# KERNEL: Warning: KERNEL_0291 Signal '/ram_tb/OE' has already been traced.
# 4 object(s) traced.
run 250ns
# KERNEL: stopped at time: 250 ns
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/RAM.vhd
# Compile Entity "RAM"
# Compile Architecture "RAM_behave" of Entity "RAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work RAM_128_8 -2002  $dsn/src/TestBench/ram_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/C6/RAM_128_8/src/TestBench/ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Compile Configuration "TESTBENCH_FOR_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6589 kB (elbread=427 elab2=6023 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\C6\RAM_128_8\src\wave.asdb
#  1:53 PM, Sunday, December 4, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/C6/RAM_128_8/src/wave.asdb'.
# add wave -noreg {/ram_tb/CS}
# add wave -noreg {/ram_tb/WE}
# add wave -noreg {/ram_tb/OE}
# add wave -noreg {/ram_tb/datain}
# add wave -noreg {/ram_tb/address}
# add wave -noreg {/ram_tb/dataout}
# 6 object(s) traced.
run 250ns
# KERNEL: stopped at time: 250 ns
endsim
# VSIM: Simulation has finished.
