
STM32Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a5c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000031c  08005b1c  08005b1c  00006b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e38  08005e38  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005e38  08005e38  00007060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005e38  08005e38  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e38  08005e38  00006e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e3c  08005e3c  00006e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005e40  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  20000060  08005ea0  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08005ea0  000073d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000146cd  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b7c  00000000  00000000  0001b755  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  0001e2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000df6  00000000  00000000  0001f488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000157b0  00000000  00000000  0002027e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001596c  00000000  00000000  00035a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000835e0  00000000  00000000  0004b39a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce97a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045fc  00000000  00000000  000ce9c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000d2fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005b04 	.word	0x08005b04

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08005b04 	.word	0x08005b04

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <get_day_of_week>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char* get_day_of_week(uint8_t i)
{
 8000418:	b5b0      	push	{r4, r5, r7, lr}
 800041a:	b08a      	sub	sp, #40	@ 0x28
 800041c:	af00      	add	r7, sp, #0
 800041e:	0002      	movs	r2, r0
 8000420:	1dfb      	adds	r3, r7, #7
 8000422:	701a      	strb	r2, [r3, #0]
	char* days[] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};
 8000424:	250c      	movs	r5, #12
 8000426:	197b      	adds	r3, r7, r5
 8000428:	4a08      	ldr	r2, [pc, #32]	@ (800044c <get_day_of_week+0x34>)
 800042a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800042c:	c313      	stmia	r3!, {r0, r1, r4}
 800042e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000430:	c313      	stmia	r3!, {r0, r1, r4}
 8000432:	6812      	ldr	r2, [r2, #0]
 8000434:	601a      	str	r2, [r3, #0]
	return days[i-1];
 8000436:	1dfb      	adds	r3, r7, #7
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	1e5a      	subs	r2, r3, #1
 800043c:	197b      	adds	r3, r7, r5
 800043e:	0092      	lsls	r2, r2, #2
 8000440:	58d3      	ldr	r3, [r2, r3]
}
 8000442:	0018      	movs	r0, r3
 8000444:	46bd      	mov	sp, r7
 8000446:	b00a      	add	sp, #40	@ 0x28
 8000448:	bdb0      	pop	{r4, r5, r7, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	08005b38 	.word	0x08005b38

08000450 <number_to_string>:


void number_to_string(uint8_t num, char* buf)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	0002      	movs	r2, r0
 8000458:	6039      	str	r1, [r7, #0]
 800045a:	1dfb      	adds	r3, r7, #7
 800045c:	701a      	strb	r2, [r3, #0]
	if(num < 10)
 800045e:	1dfb      	adds	r3, r7, #7
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b09      	cmp	r3, #9
 8000464:	d80a      	bhi.n	800047c <number_to_string+0x2c>
	{
		buf[0] = '0';
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	2230      	movs	r2, #48	@ 0x30
 800046a:	701a      	strb	r2, [r3, #0]
		buf[1] = num + 48;
 800046c:	683b      	ldr	r3, [r7, #0]
 800046e:	3301      	adds	r3, #1
 8000470:	1dfa      	adds	r2, r7, #7
 8000472:	7812      	ldrb	r2, [r2, #0]
 8000474:	3230      	adds	r2, #48	@ 0x30
 8000476:	b2d2      	uxtb	r2, r2
 8000478:	701a      	strb	r2, [r3, #0]
	else if (num >= 10 && num < 99)
	{
		buf[0] = (num/10) + 48;
		buf[1] = (num%10) + 48;
	}
}
 800047a:	e020      	b.n	80004be <number_to_string+0x6e>
	else if (num >= 10 && num < 99)
 800047c:	1dfb      	adds	r3, r7, #7
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b09      	cmp	r3, #9
 8000482:	d91c      	bls.n	80004be <number_to_string+0x6e>
 8000484:	1dfb      	adds	r3, r7, #7
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b62      	cmp	r3, #98	@ 0x62
 800048a:	d818      	bhi.n	80004be <number_to_string+0x6e>
		buf[0] = (num/10) + 48;
 800048c:	1dfb      	adds	r3, r7, #7
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	210a      	movs	r1, #10
 8000492:	0018      	movs	r0, r3
 8000494:	f7ff fe4a 	bl	800012c <__udivsi3>
 8000498:	0003      	movs	r3, r0
 800049a:	b2db      	uxtb	r3, r3
 800049c:	3330      	adds	r3, #48	@ 0x30
 800049e:	b2da      	uxtb	r2, r3
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	701a      	strb	r2, [r3, #0]
		buf[1] = (num%10) + 48;
 80004a4:	1dfb      	adds	r3, r7, #7
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	210a      	movs	r1, #10
 80004aa:	0018      	movs	r0, r3
 80004ac:	f7ff fec4 	bl	8000238 <__aeabi_uidivmod>
 80004b0:	000b      	movs	r3, r1
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	3301      	adds	r3, #1
 80004b8:	3230      	adds	r2, #48	@ 0x30
 80004ba:	b2d2      	uxtb	r2, r2
 80004bc:	701a      	strb	r2, [r3, #0]
}
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	b002      	add	sp, #8
 80004c4:	bd80      	pop	{r7, pc}
	...

080004c8 <time_to_string>:


char* time_to_string(RTC_Time_t *rtc_time)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = ':';
 80004d0:	4b11      	ldr	r3, [pc, #68]	@ (8000518 <time_to_string+0x50>)
 80004d2:	223a      	movs	r2, #58	@ 0x3a
 80004d4:	709a      	strb	r2, [r3, #2]
	buf[5] = ':';
 80004d6:	4b10      	ldr	r3, [pc, #64]	@ (8000518 <time_to_string+0x50>)
 80004d8:	223a      	movs	r2, #58	@ 0x3a
 80004da:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_time->hours, buf);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	789b      	ldrb	r3, [r3, #2]
 80004e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000518 <time_to_string+0x50>)
 80004e2:	0011      	movs	r1, r2
 80004e4:	0018      	movs	r0, r3
 80004e6:	f7ff ffb3 	bl	8000450 <number_to_string>
	number_to_string(rtc_time->minutes, &buf[3]);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	785b      	ldrb	r3, [r3, #1]
 80004ee:	4a0b      	ldr	r2, [pc, #44]	@ (800051c <time_to_string+0x54>)
 80004f0:	0011      	movs	r1, r2
 80004f2:	0018      	movs	r0, r3
 80004f4:	f7ff ffac 	bl	8000450 <number_to_string>
	number_to_string(rtc_time->seconds, &buf[6]);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	4a08      	ldr	r2, [pc, #32]	@ (8000520 <time_to_string+0x58>)
 80004fe:	0011      	movs	r1, r2
 8000500:	0018      	movs	r0, r3
 8000502:	f7ff ffa5 	bl	8000450 <number_to_string>

	buf[8] = '\0';
 8000506:	4b04      	ldr	r3, [pc, #16]	@ (8000518 <time_to_string+0x50>)
 8000508:	2200      	movs	r2, #0
 800050a:	721a      	strb	r2, [r3, #8]

	return buf;
 800050c:	4b02      	ldr	r3, [pc, #8]	@ (8000518 <time_to_string+0x50>)

}
 800050e:	0018      	movs	r0, r3
 8000510:	46bd      	mov	sp, r7
 8000512:	b002      	add	sp, #8
 8000514:	bd80      	pop	{r7, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	2000026c 	.word	0x2000026c
 800051c:	2000026f 	.word	0x2000026f
 8000520:	20000272 	.word	0x20000272

08000524 <date_to_string>:


char* date_to_string(RTC_Date_t *rtc_date)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = '/';
 800052c:	4b0f      	ldr	r3, [pc, #60]	@ (800056c <date_to_string+0x48>)
 800052e:	222f      	movs	r2, #47	@ 0x2f
 8000530:	709a      	strb	r2, [r3, #2]
	buf[5] = '/';
 8000532:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <date_to_string+0x48>)
 8000534:	222f      	movs	r2, #47	@ 0x2f
 8000536:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_date->month, buf);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	785b      	ldrb	r3, [r3, #1]
 800053c:	4a0b      	ldr	r2, [pc, #44]	@ (800056c <date_to_string+0x48>)
 800053e:	0011      	movs	r1, r2
 8000540:	0018      	movs	r0, r3
 8000542:	f7ff ff85 	bl	8000450 <number_to_string>
	number_to_string(rtc_date->date, &buf[3]);
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	78db      	ldrb	r3, [r3, #3]
 800054a:	4a09      	ldr	r2, [pc, #36]	@ (8000570 <date_to_string+0x4c>)
 800054c:	0011      	movs	r1, r2
 800054e:	0018      	movs	r0, r3
 8000550:	f7ff ff7e 	bl	8000450 <number_to_string>
	number_to_string(rtc_date->year, &buf[6]);
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	789b      	ldrb	r3, [r3, #2]
 8000558:	4a06      	ldr	r2, [pc, #24]	@ (8000574 <date_to_string+0x50>)
 800055a:	0011      	movs	r1, r2
 800055c:	0018      	movs	r0, r3
 800055e:	f7ff ff77 	bl	8000450 <number_to_string>

	return buf;
 8000562:	4b02      	ldr	r3, [pc, #8]	@ (800056c <date_to_string+0x48>)
}
 8000564:	0018      	movs	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	b002      	add	sp, #8
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20000278 	.word	0x20000278
 8000570:	2000027b 	.word	0x2000027b
 8000574:	2000027e 	.word	0x2000027e

08000578 <delay_us>:


void delay_us(uint32_t us)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000580:	4b0b      	ldr	r3, [pc, #44]	@ (80005b0 <delay_us+0x38>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2200      	movs	r2, #0
 8000586:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim3);
 8000588:	4b09      	ldr	r3, [pc, #36]	@ (80005b0 <delay_us+0x38>)
 800058a:	0018      	movs	r0, r3
 800058c:	f002 fc96 	bl	8002ebc <HAL_TIM_Base_Start>
	while (htim3.Instance->CNT < us);
 8000590:	46c0      	nop			@ (mov r8, r8)
 8000592:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <delay_us+0x38>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	429a      	cmp	r2, r3
 800059c:	d8f9      	bhi.n	8000592 <delay_us+0x1a>
	HAL_TIM_Base_Stop(&htim3);
 800059e:	4b04      	ldr	r3, [pc, #16]	@ (80005b0 <delay_us+0x38>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f002 fcd1 	bl	8002f48 <HAL_TIM_Base_Stop>
}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	200000d0 	.word	0x200000d0

080005b4 <get_time_wifi>:
	esp8266ex_connect_ap(&huart1, WIFI_SSID, WIFI_PASSWORD);
}


void get_time_wifi()
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
	if(ds1307_init())
 80005ba:	f003 ff73 	bl	80044a4 <ds1307_init>
 80005be:	1e03      	subs	r3, r0, #0
 80005c0:	d001      	beq.n	80005c6 <get_time_wifi+0x12>
	{
		while(1); // TODO: Handle Failure
 80005c2:	46c0      	nop			@ (mov r8, r8)
 80005c4:	e7fd      	b.n	80005c2 <get_time_wifi+0xe>
	}
	Clock clock;

	lcd_display_clear();
 80005c6:	f004 fc6b 	bl	8004ea0 <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005ca:	2101      	movs	r1, #1
 80005cc:	2001      	movs	r0, #1
 80005ce:	f004 fc72 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string("Connecting to");
 80005d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000640 <get_time_wifi+0x8c>)
 80005d4:	0018      	movs	r0, r3
 80005d6:	f004 fc4f 	bl	8004e78 <lcd_print_string>
	lcd_set_cursor(2,1);
 80005da:	2101      	movs	r1, #1
 80005dc:	2002      	movs	r0, #2
 80005de:	f004 fc6a 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string(SERVER_IP);
 80005e2:	4b18      	ldr	r3, [pc, #96]	@ (8000644 <get_time_wifi+0x90>)
 80005e4:	0018      	movs	r0, r3
 80005e6:	f004 fc47 	bl	8004e78 <lcd_print_string>
	esp8266ex_cipstart(&huart1, ESP8266EX_TRANSPORT_TCP, SERVER_IP, SERVER_PORT);
 80005ea:	4b17      	ldr	r3, [pc, #92]	@ (8000648 <get_time_wifi+0x94>)
 80005ec:	4a15      	ldr	r2, [pc, #84]	@ (8000644 <get_time_wifi+0x90>)
 80005ee:	4917      	ldr	r1, [pc, #92]	@ (800064c <get_time_wifi+0x98>)
 80005f0:	4817      	ldr	r0, [pc, #92]	@ (8000650 <get_time_wifi+0x9c>)
 80005f2:	f004 fad9 	bl	8004ba8 <esp8266ex_cipstart>

	lcd_display_clear();
 80005f6:	f004 fc53 	bl	8004ea0 <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005fa:	2101      	movs	r1, #1
 80005fc:	2001      	movs	r0, #1
 80005fe:	f004 fc5a 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string("Getting time...");
 8000602:	4b14      	ldr	r3, [pc, #80]	@ (8000654 <get_time_wifi+0xa0>)
 8000604:	0018      	movs	r0, r3
 8000606:	f004 fc37 	bl	8004e78 <lcd_print_string>

	clock = esp8266ex_get_time(&huart1);
 800060a:	003b      	movs	r3, r7
 800060c:	4a10      	ldr	r2, [pc, #64]	@ (8000650 <get_time_wifi+0x9c>)
 800060e:	0011      	movs	r1, r2
 8000610:	0018      	movs	r0, r3
 8000612:	f004 fb7b 	bl	8004d0c <esp8266ex_get_time>
	current_time = clock.time;
 8000616:	4b10      	ldr	r3, [pc, #64]	@ (8000658 <get_time_wifi+0xa4>)
 8000618:	003a      	movs	r2, r7
 800061a:	6852      	ldr	r2, [r2, #4]
 800061c:	601a      	str	r2, [r3, #0]
	current_date = clock.date;
 800061e:	4b0f      	ldr	r3, [pc, #60]	@ (800065c <get_time_wifi+0xa8>)
 8000620:	003a      	movs	r2, r7
 8000622:	6812      	ldr	r2, [r2, #0]
 8000624:	601a      	str	r2, [r3, #0]
	ds1307_set_current_date(&current_date);
 8000626:	4b0d      	ldr	r3, [pc, #52]	@ (800065c <get_time_wifi+0xa8>)
 8000628:	0018      	movs	r0, r3
 800062a:	f004 f810 	bl	800464e <ds1307_set_current_date>
	ds1307_set_current_time(&current_time);
 800062e:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <get_time_wifi+0xa4>)
 8000630:	0018      	movs	r0, r3
 8000632:	f003 ff5a 	bl	80044ea <ds1307_set_current_time>
}
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	46bd      	mov	sp, r7
 800063a:	b002      	add	sp, #8
 800063c:	bd80      	pop	{r7, pc}
 800063e:	46c0      	nop			@ (mov r8, r8)
 8000640:	08005b70 	.word	0x08005b70
 8000644:	08005b90 	.word	0x08005b90
 8000648:	08005ba0 	.word	0x08005ba0
 800064c:	08005ba8 	.word	0x08005ba8
 8000650:	200001b4 	.word	0x200001b4
 8000654:	08005bac 	.word	0x08005bac
 8000658:	20000248 	.word	0x20000248
 800065c:	2000024c 	.word	0x2000024c

08000660 <get_weather_wifi>:


void get_weather_wifi()
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b087      	sub	sp, #28
 8000664:	af00      	add	r7, sp, #0
	lcd_display_clear();
 8000666:	f004 fc1b 	bl	8004ea0 <lcd_display_clear>
	lcd_set_cursor(1,1);
 800066a:	2101      	movs	r1, #1
 800066c:	2001      	movs	r0, #1
 800066e:	f004 fc22 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string("Connecting to");
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <get_weather_wifi+0x88>)
 8000674:	0018      	movs	r0, r3
 8000676:	f004 fbff 	bl	8004e78 <lcd_print_string>
	lcd_set_cursor(2,1);
 800067a:	2101      	movs	r1, #1
 800067c:	2002      	movs	r0, #2
 800067e:	f004 fc1a 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string(SERVER_IP);
 8000682:	4b1a      	ldr	r3, [pc, #104]	@ (80006ec <get_weather_wifi+0x8c>)
 8000684:	0018      	movs	r0, r3
 8000686:	f004 fbf7 	bl	8004e78 <lcd_print_string>
	esp8266ex_cipstart(&huart1, ESP8266EX_TRANSPORT_TCP, SERVER_IP, SERVER_PORT);
 800068a:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <get_weather_wifi+0x90>)
 800068c:	4a17      	ldr	r2, [pc, #92]	@ (80006ec <get_weather_wifi+0x8c>)
 800068e:	4919      	ldr	r1, [pc, #100]	@ (80006f4 <get_weather_wifi+0x94>)
 8000690:	4819      	ldr	r0, [pc, #100]	@ (80006f8 <get_weather_wifi+0x98>)
 8000692:	f004 fa89 	bl	8004ba8 <esp8266ex_cipstart>

	lcd_display_clear();
 8000696:	f004 fc03 	bl	8004ea0 <lcd_display_clear>
	lcd_set_cursor(1,1);
 800069a:	2101      	movs	r1, #1
 800069c:	2001      	movs	r0, #1
 800069e:	f004 fc0a 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string("Getting weather");
 80006a2:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <get_weather_wifi+0x9c>)
 80006a4:	0018      	movs	r0, r3
 80006a6:	f004 fbe7 	bl	8004e78 <lcd_print_string>
	lcd_set_cursor(2,1);
 80006aa:	2101      	movs	r1, #1
 80006ac:	2002      	movs	r0, #2
 80006ae:	f004 fc02 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string("from ");
 80006b2:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <get_weather_wifi+0xa0>)
 80006b4:	0018      	movs	r0, r3
 80006b6:	f004 fbdf 	bl	8004e78 <lcd_print_string>
	lcd_print_string(ZIP_CODE);
 80006ba:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <get_weather_wifi+0xa4>)
 80006bc:	0018      	movs	r0, r3
 80006be:	f004 fbdb 	bl	8004e78 <lcd_print_string>

	weather = esp8266ex_get_weather(&huart1);
 80006c2:	4c11      	ldr	r4, [pc, #68]	@ (8000708 <get_weather_wifi+0xa8>)
 80006c4:	003b      	movs	r3, r7
 80006c6:	4a0c      	ldr	r2, [pc, #48]	@ (80006f8 <get_weather_wifi+0x98>)
 80006c8:	0011      	movs	r1, r2
 80006ca:	0018      	movs	r0, r3
 80006cc:	f004 fb3e 	bl	8004d4c <esp8266ex_get_weather>
 80006d0:	003b      	movs	r3, r7
 80006d2:	0020      	movs	r0, r4
 80006d4:	0019      	movs	r1, r3
 80006d6:	2318      	movs	r3, #24
 80006d8:	001a      	movs	r2, r3
 80006da:	f004 fdcb 	bl	8005274 <memcpy>
}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b007      	add	sp, #28
 80006e4:	bd90      	pop	{r4, r7, pc}
 80006e6:	46c0      	nop			@ (mov r8, r8)
 80006e8:	08005b70 	.word	0x08005b70
 80006ec:	08005b90 	.word	0x08005b90
 80006f0:	08005ba0 	.word	0x08005ba0
 80006f4:	08005ba8 	.word	0x08005ba8
 80006f8:	200001b4 	.word	0x200001b4
 80006fc:	08005bbc 	.word	0x08005bbc
 8000700:	08005bcc 	.word	0x08005bcc
 8000704:	08005bd4 	.word	0x08005bd4
 8000708:	20000250 	.word	0x20000250

0800070c <update_digital_clock>:


void update_digital_clock()
{
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
	RTC_Time_t current_time;
	RTC_Date_t current_date;

	ds1307_get_current_time(&current_time);
 8000712:	2408      	movs	r4, #8
 8000714:	193b      	adds	r3, r7, r4
 8000716:	0018      	movs	r0, r3
 8000718:	f003 ff44 	bl	80045a4 <ds1307_get_current_time>
	ds1307_get_current_date(&current_date);
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	0018      	movs	r0, r3
 8000720:	f003 ffc5 	bl	80046ae <ds1307_get_current_date>

	lcd_set_cursor(1,1);
 8000724:	2101      	movs	r1, #1
 8000726:	2001      	movs	r0, #1
 8000728:	f004 fbc5 	bl	8004eb6 <lcd_set_cursor>
	char *am_pm;
	if(current_time.time_format != TIME_FORMAT_24HRS)
 800072c:	0022      	movs	r2, r4
 800072e:	18bb      	adds	r3, r7, r2
 8000730:	78db      	ldrb	r3, [r3, #3]
 8000732:	2b02      	cmp	r3, #2
 8000734:	d015      	beq.n	8000762 <update_digital_clock+0x56>
	{
		am_pm = (current_time.time_format) ? "PM" : "AM";
 8000736:	18bb      	adds	r3, r7, r2
 8000738:	78db      	ldrb	r3, [r3, #3]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <update_digital_clock+0x36>
 800073e:	4b1d      	ldr	r3, [pc, #116]	@ (80007b4 <update_digital_clock+0xa8>)
 8000740:	e000      	b.n	8000744 <update_digital_clock+0x38>
 8000742:	4b1d      	ldr	r3, [pc, #116]	@ (80007b8 <update_digital_clock+0xac>)
 8000744:	60fb      	str	r3, [r7, #12]
		lcd_print_string(time_to_string(&current_time));
 8000746:	2308      	movs	r3, #8
 8000748:	18fb      	adds	r3, r7, r3
 800074a:	0018      	movs	r0, r3
 800074c:	f7ff febc 	bl	80004c8 <time_to_string>
 8000750:	0003      	movs	r3, r0
 8000752:	0018      	movs	r0, r3
 8000754:	f004 fb90 	bl	8004e78 <lcd_print_string>
		lcd_print_string(am_pm);
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	0018      	movs	r0, r3
 800075c:	f004 fb8c 	bl	8004e78 <lcd_print_string>
 8000760:	e008      	b.n	8000774 <update_digital_clock+0x68>
	}
	else
	{
		lcd_print_string(time_to_string(&current_time));
 8000762:	2308      	movs	r3, #8
 8000764:	18fb      	adds	r3, r7, r3
 8000766:	0018      	movs	r0, r3
 8000768:	f7ff feae 	bl	80004c8 <time_to_string>
 800076c:	0003      	movs	r3, r0
 800076e:	0018      	movs	r0, r3
 8000770:	f004 fb82 	bl	8004e78 <lcd_print_string>
	}

	lcd_set_cursor(2, 1);
 8000774:	2101      	movs	r1, #1
 8000776:	2002      	movs	r0, #2
 8000778:	f004 fb9d 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string(date_to_string(&current_date));
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	0018      	movs	r0, r3
 8000780:	f7ff fed0 	bl	8000524 <date_to_string>
 8000784:	0003      	movs	r3, r0
 8000786:	0018      	movs	r0, r3
 8000788:	f004 fb76 	bl	8004e78 <lcd_print_string>
	lcd_print_char('<');
 800078c:	203c      	movs	r0, #60	@ 0x3c
 800078e:	f004 fb4b 	bl	8004e28 <lcd_print_char>
	lcd_print_string(get_day_of_week(current_date.day));
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	0018      	movs	r0, r3
 8000798:	f7ff fe3e 	bl	8000418 <get_day_of_week>
 800079c:	0003      	movs	r3, r0
 800079e:	0018      	movs	r0, r3
 80007a0:	f004 fb6a 	bl	8004e78 <lcd_print_string>
	lcd_print_char('>');
 80007a4:	203e      	movs	r0, #62	@ 0x3e
 80007a6:	f004 fb3f 	bl	8004e28 <lcd_print_char>
}
 80007aa:	46c0      	nop			@ (mov r8, r8)
 80007ac:	46bd      	mov	sp, r7
 80007ae:	b005      	add	sp, #20
 80007b0:	bd90      	pop	{r4, r7, pc}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	08005bdc 	.word	0x08005bdc
 80007b8:	08005be0 	.word	0x08005be0

080007bc <update_weather>:


void update_weather()
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
	lcd_set_cursor(1,1);
 80007c0:	2101      	movs	r1, #1
 80007c2:	2001      	movs	r0, #1
 80007c4:	f004 fb77 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string("Temp: ");
 80007c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000800 <update_weather+0x44>)
 80007ca:	0018      	movs	r0, r3
 80007cc:	f004 fb54 	bl	8004e78 <lcd_print_string>
	lcd_print_string(weather.temperature);
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <update_weather+0x48>)
 80007d2:	0018      	movs	r0, r3
 80007d4:	f004 fb50 	bl	8004e78 <lcd_print_string>
	lcd_print_string("F");
 80007d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000808 <update_weather+0x4c>)
 80007da:	0018      	movs	r0, r3
 80007dc:	f004 fb4c 	bl	8004e78 <lcd_print_string>

	lcd_set_cursor(2,1);
 80007e0:	2101      	movs	r1, #1
 80007e2:	2002      	movs	r0, #2
 80007e4:	f004 fb67 	bl	8004eb6 <lcd_set_cursor>
	lcd_print_string("Humidity: ");
 80007e8:	4b08      	ldr	r3, [pc, #32]	@ (800080c <update_weather+0x50>)
 80007ea:	0018      	movs	r0, r3
 80007ec:	f004 fb44 	bl	8004e78 <lcd_print_string>
	lcd_print_string(weather.humidity);
 80007f0:	4b07      	ldr	r3, [pc, #28]	@ (8000810 <update_weather+0x54>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f004 fb40 	bl	8004e78 <lcd_print_string>
}
 80007f8:	46c0      	nop			@ (mov r8, r8)
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	46c0      	nop			@ (mov r8, r8)
 8000800:	08005be4 	.word	0x08005be4
 8000804:	20000260 	.word	0x20000260
 8000808:	08005bec 	.word	0x08005bec
 800080c:	08005bf0 	.word	0x08005bf0
 8000810:	20000250 	.word	0x20000250

08000814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000818:	f000 fcdd 	bl	80011d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081c:	f000 f86a 	bl	80008f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000820:	f000 f9e6 	bl	8000bf0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000824:	f000 f996 	bl	8000b54 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000828:	f000 f8ac 	bl	8000984 <MX_I2C1_Init>
  MX_TIM3_Init();
 800082c:	f000 f8ea 	bl	8000a04 <MX_TIM3_Init>
  MX_TIM14_Init();
 8000830:	f000 f940 	bl	8000ab4 <MX_TIM14_Init>
  MX_TIM17_Init();
 8000834:	f000 f964 	bl	8000b00 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

//	initialise_monitor_handles(); // ONLY FOR DEBUGGING
	lcd_init();
 8000838:	f004 fb70 	bl	8004f1c <lcd_init>
	HAL_Delay(2000);
 800083c:	23fa      	movs	r3, #250	@ 0xfa
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	0018      	movs	r0, r3
 8000842:	f000 fd45 	bl	80012d0 <HAL_Delay>
	lcd_display_clear();
 8000846:	f004 fb2b 	bl	8004ea0 <lcd_display_clear>
	lcd_set_cursor(1,1);
 800084a:	2101      	movs	r1, #1
 800084c:	2001      	movs	r0, #1
 800084e:	f004 fb32 	bl	8004eb6 <lcd_set_cursor>

//	initialize_wifi();

	lcd_display_clear();
 8000852:	f004 fb25 	bl	8004ea0 <lcd_display_clear>
	if (HAL_TIM_Base_Start_IT(&htim14) != HAL_OK) // Start global interrupt every 1 second
 8000856:	4b21      	ldr	r3, [pc, #132]	@ (80008dc <main+0xc8>)
 8000858:	0018      	movs	r0, r3
 800085a:	f002 fb9b 	bl	8002f94 <HAL_TIM_Base_Start_IT>
 800085e:	1e03      	subs	r3, r0, #0
 8000860:	d001      	beq.n	8000866 <main+0x52>
	{
		/* Starting Error */
		Error_Handler();
 8000862:	f000 fac7 	bl	8000df4 <Error_Handler>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(mode_changed)
 8000866:	4b1e      	ldr	r3, [pc, #120]	@ (80008e0 <main+0xcc>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d004      	beq.n	8000878 <main+0x64>
		{
			lcd_display_clear();
 800086e:	f004 fb17 	bl	8004ea0 <lcd_display_clear>
			mode_changed = 0;
 8000872:	4b1b      	ldr	r3, [pc, #108]	@ (80008e0 <main+0xcc>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
		}

		if(is_fetching_data_from_server == BUSY)
 8000878:	4b1a      	ldr	r3, [pc, #104]	@ (80008e4 <main+0xd0>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d10d      	bne.n	800089c <main+0x88>
		{
			get_time_wifi();
 8000880:	f7ff fe98 	bl	80005b4 <get_time_wifi>
			get_weather_wifi();
 8000884:	f7ff feec 	bl	8000660 <get_weather_wifi>

			is_fetching_data_from_server = FREE;
 8000888:	4b16      	ldr	r3, [pc, #88]	@ (80008e4 <main+0xd0>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
			lcd_display_clear();
 800088e:	f004 fb07 	bl	8004ea0 <lcd_display_clear>
			lcd_set_cursor(1,1);
 8000892:	2101      	movs	r1, #1
 8000894:	2001      	movs	r0, #1
 8000896:	f004 fb0e 	bl	8004eb6 <lcd_set_cursor>
 800089a:	e7e4      	b.n	8000866 <main+0x52>
		}
		else if (is_fetching_data_from_server == FREE)
 800089c:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <main+0xd0>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d1e0      	bne.n	8000866 <main+0x52>
		{
			if(modes[current_mode_index] == MODE_TIME)
 80008a4:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <main+0xd4>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	001a      	movs	r2, r3
 80008aa:	4b10      	ldr	r3, [pc, #64]	@ (80008ec <main+0xd8>)
 80008ac:	5c9b      	ldrb	r3, [r3, r2]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d109      	bne.n	80008c6 <main+0xb2>
			{
				if(is_update_digital_clock == BUSY)
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <main+0xdc>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d1d5      	bne.n	8000866 <main+0x52>
				{
					update_digital_clock();
 80008ba:	f7ff ff27 	bl	800070c <update_digital_clock>
					is_update_digital_clock = FREE;
 80008be:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <main+0xdc>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
 80008c4:	e7cf      	b.n	8000866 <main+0x52>
				}
			}
			else if(modes[current_mode_index] == MODE_WEATHER)
 80008c6:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <main+0xd4>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	001a      	movs	r2, r3
 80008cc:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <main+0xd8>)
 80008ce:	5c9b      	ldrb	r3, [r3, r2]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d1c8      	bne.n	8000866 <main+0x52>
			{
				update_weather();
 80008d4:	f7ff ff72 	bl	80007bc <update_weather>
		if(mode_changed)
 80008d8:	e7c5      	b.n	8000866 <main+0x52>
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	2000011c 	.word	0x2000011c
 80008e0:	2000026b 	.word	0x2000026b
 80008e4:	20000268 	.word	0x20000268
 80008e8:	2000026a 	.word	0x2000026a
 80008ec:	20000000 	.word	0x20000000
 80008f0:	20000269 	.word	0x20000269

080008f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f4:	b590      	push	{r4, r7, lr}
 80008f6:	b08d      	sub	sp, #52	@ 0x34
 80008f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fa:	2414      	movs	r4, #20
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	0018      	movs	r0, r3
 8000900:	231c      	movs	r3, #28
 8000902:	001a      	movs	r2, r3
 8000904:	2100      	movs	r1, #0
 8000906:	f004 fc4f 	bl	80051a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090a:	003b      	movs	r3, r7
 800090c:	0018      	movs	r0, r3
 800090e:	2314      	movs	r3, #20
 8000910:	001a      	movs	r2, r3
 8000912:	2100      	movs	r1, #0
 8000914:	f004 fc48 	bl	80051a8 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000918:	4b19      	ldr	r3, [pc, #100]	@ (8000980 <SystemClock_Config+0x8c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2207      	movs	r2, #7
 800091e:	4393      	bics	r3, r2
 8000920:	001a      	movs	r2, r3
 8000922:	4b17      	ldr	r3, [pc, #92]	@ (8000980 <SystemClock_Config+0x8c>)
 8000924:	2101      	movs	r1, #1
 8000926:	430a      	orrs	r2, r1
 8000928:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800092a:	193b      	adds	r3, r7, r4
 800092c:	2201      	movs	r2, #1
 800092e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000930:	193b      	adds	r3, r7, r4
 8000932:	2280      	movs	r2, #128	@ 0x80
 8000934:	0252      	lsls	r2, r2, #9
 8000936:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000938:	193b      	adds	r3, r7, r4
 800093a:	0018      	movs	r0, r3
 800093c:	f001 fe20 	bl	8002580 <HAL_RCC_OscConfig>
 8000940:	1e03      	subs	r3, r0, #0
 8000942:	d001      	beq.n	8000948 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000944:	f000 fa56 	bl	8000df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000948:	003b      	movs	r3, r7
 800094a:	2207      	movs	r2, #7
 800094c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800094e:	003b      	movs	r3, r7
 8000950:	2201      	movs	r2, #1
 8000952:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000954:	003b      	movs	r3, r7
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800095a:	003b      	movs	r3, r7
 800095c:	2200      	movs	r2, #0
 800095e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000960:	003b      	movs	r3, r7
 8000962:	2200      	movs	r2, #0
 8000964:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000966:	003b      	movs	r3, r7
 8000968:	2101      	movs	r1, #1
 800096a:	0018      	movs	r0, r3
 800096c:	f001 ffec 	bl	8002948 <HAL_RCC_ClockConfig>
 8000970:	1e03      	subs	r3, r0, #0
 8000972:	d001      	beq.n	8000978 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000974:	f000 fa3e 	bl	8000df4 <Error_Handler>
  }
}
 8000978:	46c0      	nop			@ (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	b00d      	add	sp, #52	@ 0x34
 800097e:	bd90      	pop	{r4, r7, pc}
 8000980:	40022000 	.word	0x40022000

08000984 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000988:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <MX_I2C1_Init+0x74>)
 800098a:	4a1c      	ldr	r2, [pc, #112]	@ (80009fc <MX_I2C1_Init+0x78>)
 800098c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 800098e:	4b1a      	ldr	r3, [pc, #104]	@ (80009f8 <MX_I2C1_Init+0x74>)
 8000990:	4a1b      	ldr	r2, [pc, #108]	@ (8000a00 <MX_I2C1_Init+0x7c>)
 8000992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000994:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_I2C1_Init+0x74>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800099a:	4b17      	ldr	r3, [pc, #92]	@ (80009f8 <MX_I2C1_Init+0x74>)
 800099c:	2201      	movs	r2, #1
 800099e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a0:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009a6:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009ac:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b2:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009be:	4b0e      	ldr	r3, [pc, #56]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009c0:	0018      	movs	r0, r3
 80009c2:	f000 ff41 	bl	8001848 <HAL_I2C_Init>
 80009c6:	1e03      	subs	r3, r0, #0
 80009c8:	d001      	beq.n	80009ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009ca:	f000 fa13 	bl	8000df4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009ce:	4b0a      	ldr	r3, [pc, #40]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009d0:	2100      	movs	r1, #0
 80009d2:	0018      	movs	r0, r3
 80009d4:	f001 fd3c 	bl	8002450 <HAL_I2CEx_ConfigAnalogFilter>
 80009d8:	1e03      	subs	r3, r0, #0
 80009da:	d001      	beq.n	80009e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009dc:	f000 fa0a 	bl	8000df4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009e0:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <MX_I2C1_Init+0x74>)
 80009e2:	2100      	movs	r1, #0
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 fd7f 	bl	80024e8 <HAL_I2CEx_ConfigDigitalFilter>
 80009ea:	1e03      	subs	r3, r0, #0
 80009ec:	d001      	beq.n	80009f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009ee:	f000 fa01 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000007c 	.word	0x2000007c
 80009fc:	40005400 	.word	0x40005400
 8000a00:	10805d88 	.word	0x10805d88

08000a04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a0a:	2310      	movs	r3, #16
 8000a0c:	18fb      	adds	r3, r7, r3
 8000a0e:	0018      	movs	r0, r3
 8000a10:	2310      	movs	r3, #16
 8000a12:	001a      	movs	r2, r3
 8000a14:	2100      	movs	r1, #0
 8000a16:	f004 fbc7 	bl	80051a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	230c      	movs	r3, #12
 8000a20:	001a      	movs	r2, r3
 8000a22:	2100      	movs	r1, #0
 8000a24:	f004 fbc0 	bl	80051a8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a28:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a2a:	4a1f      	ldr	r2, [pc, #124]	@ (8000aa8 <MX_TIM3_Init+0xa4>)
 8000a2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4799;
 8000a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a30:	4a1e      	ldr	r2, [pc, #120]	@ (8000aac <MX_TIM3_Init+0xa8>)
 8000a32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a34:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8000a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab0 <MX_TIM3_Init+0xac>)
 8000a3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a40:	4b18      	ldr	r3, [pc, #96]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a46:	4b17      	ldr	r3, [pc, #92]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a4c:	4b15      	ldr	r3, [pc, #84]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f002 f9dc 	bl	8002e0c <HAL_TIM_Base_Init>
 8000a54:	1e03      	subs	r3, r0, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000a58:	f000 f9cc 	bl	8000df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a5c:	2110      	movs	r1, #16
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2280      	movs	r2, #128	@ 0x80
 8000a62:	0152      	lsls	r2, r2, #5
 8000a64:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a66:	187a      	adds	r2, r7, r1
 8000a68:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a6a:	0011      	movs	r1, r2
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f002 fbe7 	bl	8003240 <HAL_TIM_ConfigClockSource>
 8000a72:	1e03      	subs	r3, r0, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a76:	f000 f9bd 	bl	8000df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a86:	1d3a      	adds	r2, r7, #4
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <MX_TIM3_Init+0xa0>)
 8000a8a:	0011      	movs	r1, r2
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f002 fde3 	bl	8003658 <HAL_TIMEx_MasterConfigSynchronization>
 8000a92:	1e03      	subs	r3, r0, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000a96:	f000 f9ad 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b008      	add	sp, #32
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	200000d0 	.word	0x200000d0
 8000aa8:	40000400 	.word	0x40000400
 8000aac:	000012bf 	.word	0x000012bf
 8000ab0:	00002710 	.word	0x00002710

08000ab4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <MX_TIM14_Init+0x40>)
 8000aba:	4a0f      	ldr	r2, [pc, #60]	@ (8000af8 <MX_TIM14_Init+0x44>)
 8000abc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000abe:	4b0d      	ldr	r3, [pc, #52]	@ (8000af4 <MX_TIM14_Init+0x40>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8000af4 <MX_TIM14_Init+0x40>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000;
 8000aca:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <MX_TIM14_Init+0x40>)
 8000acc:	4a0b      	ldr	r2, [pc, #44]	@ (8000afc <MX_TIM14_Init+0x48>)
 8000ace:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ad0:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <MX_TIM14_Init+0x40>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad6:	4b07      	ldr	r3, [pc, #28]	@ (8000af4 <MX_TIM14_Init+0x40>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000adc:	4b05      	ldr	r3, [pc, #20]	@ (8000af4 <MX_TIM14_Init+0x40>)
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f002 f994 	bl	8002e0c <HAL_TIM_Base_Init>
 8000ae4:	1e03      	subs	r3, r0, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000ae8:	f000 f984 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000aec:	46c0      	nop			@ (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	2000011c 	.word	0x2000011c
 8000af8:	40002000 	.word	0x40002000
 8000afc:	00002710 	.word	0x00002710

08000b00 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000b04:	4b0f      	ldr	r3, [pc, #60]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b06:	4a10      	ldr	r2, [pc, #64]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b08:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48000-1;
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b4c <MX_TIM17_Init+0x4c>)
 8000b0e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b10:	4b0c      	ldr	r3, [pc, #48]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000b16:	4b0b      	ldr	r3, [pc, #44]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b18:	4a0d      	ldr	r2, [pc, #52]	@ (8000b50 <MX_TIM17_Init+0x50>)
 8000b1a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b1c:	4b09      	ldr	r3, [pc, #36]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000b22:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b28:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000b2e:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <MX_TIM17_Init+0x44>)
 8000b30:	0018      	movs	r0, r3
 8000b32:	f002 f96b 	bl	8002e0c <HAL_TIM_Base_Init>
 8000b36:	1e03      	subs	r3, r0, #0
 8000b38:	d001      	beq.n	8000b3e <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000b3a:	f000 f95b 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000b3e:	46c0      	nop			@ (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000168 	.word	0x20000168
 8000b48:	40014800 	.word	0x40014800
 8000b4c:	0000bb7f 	.word	0x0000bb7f
 8000b50:	0000ffff 	.word	0x0000ffff

08000b54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b58:	4b23      	ldr	r3, [pc, #140]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b5a:	4a24      	ldr	r2, [pc, #144]	@ (8000bec <MX_USART1_UART_Init+0x98>)
 8000b5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b5e:	4b22      	ldr	r3, [pc, #136]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b60:	22e1      	movs	r2, #225	@ 0xe1
 8000b62:	0252      	lsls	r2, r2, #9
 8000b64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b20      	ldr	r3, [pc, #128]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b1d      	ldr	r3, [pc, #116]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b1b      	ldr	r3, [pc, #108]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b8a:	4b17      	ldr	r3, [pc, #92]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b90:	4b15      	ldr	r3, [pc, #84]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b96:	4b14      	ldr	r3, [pc, #80]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b9c:	4b12      	ldr	r3, [pc, #72]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f002 fdd4 	bl	800374c <HAL_UART_Init>
 8000ba4:	1e03      	subs	r3, r0, #0
 8000ba6:	d001      	beq.n	8000bac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ba8:	f000 f924 	bl	8000df4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bac:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000bae:	2100      	movs	r1, #0
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f003 fb97 	bl	80042e4 <HAL_UARTEx_SetTxFifoThreshold>
 8000bb6:	1e03      	subs	r3, r0, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000bba:	f000 f91b 	bl	8000df4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f003 fbce 	bl	8004364 <HAL_UARTEx_SetRxFifoThreshold>
 8000bc8:	1e03      	subs	r3, r0, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000bcc:	f000 f912 	bl	8000df4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000bd0:	4b05      	ldr	r3, [pc, #20]	@ (8000be8 <MX_USART1_UART_Init+0x94>)
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f003 fb4c 	bl	8004270 <HAL_UARTEx_DisableFifoMode>
 8000bd8:	1e03      	subs	r3, r0, #0
 8000bda:	d001      	beq.n	8000be0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000bdc:	f000 f90a 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000be0:	46c0      	nop			@ (mov r8, r8)
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	46c0      	nop			@ (mov r8, r8)
 8000be8:	200001b4 	.word	0x200001b4
 8000bec:	40013800 	.word	0x40013800

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b08b      	sub	sp, #44	@ 0x2c
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	2414      	movs	r4, #20
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2314      	movs	r3, #20
 8000bfe:	001a      	movs	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	f004 fad1 	bl	80051a8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c06:	4b3e      	ldr	r3, [pc, #248]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c0c:	2104      	movs	r1, #4
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c12:	4b3b      	ldr	r3, [pc, #236]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c16:	2204      	movs	r2, #4
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c1e:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c22:	4b37      	ldr	r3, [pc, #220]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c24:	2120      	movs	r1, #32
 8000c26:	430a      	orrs	r2, r1
 8000c28:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c2a:	4b35      	ldr	r3, [pc, #212]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c2e:	2220      	movs	r2, #32
 8000c30:	4013      	ands	r3, r2
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c36:	4b32      	ldr	r3, [pc, #200]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c3a:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c42:	4b2f      	ldr	r3, [pc, #188]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c46:	2201      	movs	r2, #1
 8000c48:	4013      	ands	r3, r2
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4e:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c52:	4b2b      	ldr	r3, [pc, #172]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c54:	2102      	movs	r1, #2
 8000c56:	430a      	orrs	r2, r1
 8000c58:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c5a:	4b29      	ldr	r3, [pc, #164]	@ (8000d00 <MX_GPIO_Init+0x110>)
 8000c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c5e:	2202      	movs	r2, #2
 8000c60:	4013      	ands	r3, r2
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 8000c66:	23a0      	movs	r3, #160	@ 0xa0
 8000c68:	05db      	lsls	r3, r3, #23
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	2120      	movs	r1, #32
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f000 fda2 	bl	80017b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 8000c74:	193b      	adds	r3, r7, r4
 8000c76:	2280      	movs	r2, #128	@ 0x80
 8000c78:	0192      	lsls	r2, r2, #6
 8000c7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000c7c:	193b      	adds	r3, r7, r4
 8000c7e:	4a21      	ldr	r2, [pc, #132]	@ (8000d04 <MX_GPIO_Init+0x114>)
 8000c80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000c88:	193b      	adds	r3, r7, r4
 8000c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8000d08 <MX_GPIO_Init+0x118>)
 8000c8c:	0019      	movs	r1, r3
 8000c8e:	0010      	movs	r0, r2
 8000c90:	f000 fc20 	bl	80014d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VCP_USART2_TX_Pin VCP_USART2_RX_Pin */
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 8000c94:	193b      	adds	r3, r7, r4
 8000c96:	220c      	movs	r2, #12
 8000c98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	193b      	adds	r3, r7, r4
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	193b      	adds	r3, r7, r4
 8000ca8:	2200      	movs	r2, #0
 8000caa:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000cac:	193b      	adds	r3, r7, r4
 8000cae:	2201      	movs	r2, #1
 8000cb0:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb2:	193a      	adds	r2, r7, r4
 8000cb4:	23a0      	movs	r3, #160	@ 0xa0
 8000cb6:	05db      	lsls	r3, r3, #23
 8000cb8:	0011      	movs	r1, r2
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f000 fc0a 	bl	80014d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8000cc0:	0021      	movs	r1, r4
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	2220      	movs	r2, #32
 8000cc6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	2201      	movs	r2, #1
 8000ccc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	187b      	adds	r3, r7, r1
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2203      	movs	r2, #3
 8000cd8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000cda:	187a      	adds	r2, r7, r1
 8000cdc:	23a0      	movs	r3, #160	@ 0xa0
 8000cde:	05db      	lsls	r3, r3, #23
 8000ce0:	0011      	movs	r1, r2
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f000 fbf6 	bl	80014d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2100      	movs	r1, #0
 8000cec:	2007      	movs	r0, #7
 8000cee:	f000 fbbf 	bl	8001470 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000cf2:	2007      	movs	r0, #7
 8000cf4:	f000 fbd1 	bl	800149a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cf8:	46c0      	nop			@ (mov r8, r8)
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	b00b      	add	sp, #44	@ 0x2c
 8000cfe:	bd90      	pop	{r4, r7, pc}
 8000d00:	40021000 	.word	0x40021000
 8000d04:	10310000 	.word	0x10310000
 8000d08:	50000800 	.word	0x50000800

08000d0c <TIM_IRQHandler>:

/* USER CODE BEGIN 4 */
void TIM_IRQHandler() // Called in stm32c0xx_it.c
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
	if(is_update_digital_clock == FREE && (modes[current_mode_index] == MODE_TIME))
 8000d10:	4b08      	ldr	r3, [pc, #32]	@ (8000d34 <TIM_IRQHandler+0x28>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d109      	bne.n	8000d2c <TIM_IRQHandler+0x20>
 8000d18:	4b07      	ldr	r3, [pc, #28]	@ (8000d38 <TIM_IRQHandler+0x2c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	4b07      	ldr	r3, [pc, #28]	@ (8000d3c <TIM_IRQHandler+0x30>)
 8000d20:	5c9b      	ldrb	r3, [r3, r2]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d102      	bne.n	8000d2c <TIM_IRQHandler+0x20>
		is_update_digital_clock = BUSY;
 8000d26:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <TIM_IRQHandler+0x28>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	701a      	strb	r2, [r3, #0]
//	if(is_update_weather == FREE) is_update_weather = BUSY;
}
 8000d2c:	46c0      	nop			@ (mov r8, r8)
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	20000269 	.word	0x20000269
 8000d38:	2000026a 	.word	0x2000026a
 8000d3c:	20000000 	.word	0x20000000

08000d40 <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	0002      	movs	r2, r0
 8000d48:	1dbb      	adds	r3, r7, #6
 8000d4a:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == User_Button_Pin)
 8000d4c:	1dbb      	adds	r3, r7, #6
 8000d4e:	881a      	ldrh	r2, [r3, #0]
 8000d50:	2380      	movs	r3, #128	@ 0x80
 8000d52:	019b      	lsls	r3, r3, #6
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d107      	bne.n	8000d68 <HAL_GPIO_EXTI_Falling_Callback+0x28>
	{
		// Start TIM17
		__HAL_TIM_SET_COUNTER(&htim17, 0);
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(&htim17);
 8000d60:	4b03      	ldr	r3, [pc, #12]	@ (8000d70 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 8000d62:	0018      	movs	r0, r3
 8000d64:	f002 f8aa 	bl	8002ebc <HAL_TIM_Base_Start>
	}
}
 8000d68:	46c0      	nop			@ (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b002      	add	sp, #8
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000168 	.word	0x20000168

08000d74 <HAL_GPIO_EXTI_Rising_Callback>:


void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	0002      	movs	r2, r0
 8000d7c:	1dbb      	adds	r3, r7, #6
 8000d7e:	801a      	strh	r2, [r3, #0]
	uint32_t elapsed_time = htim17.Instance->CNT; // elapsed_time(ms)
 8000d80:	4b16      	ldr	r3, [pc, #88]	@ (8000ddc <HAL_GPIO_EXTI_Rising_Callback+0x68>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d86:	60fb      	str	r3, [r7, #12]
	if(GPIO_Pin == User_Button_Pin)
 8000d88:	1dbb      	adds	r3, r7, #6
 8000d8a:	881a      	ldrh	r2, [r3, #0]
 8000d8c:	2380      	movs	r3, #128	@ 0x80
 8000d8e:	019b      	lsls	r3, r3, #6
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d11f      	bne.n	8000dd4 <HAL_GPIO_EXTI_Rising_Callback+0x60>
	{
		if (elapsed_time < 3000)
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <HAL_GPIO_EXTI_Rising_Callback+0x6c>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d810      	bhi.n	8000dbe <HAL_GPIO_EXTI_Rising_Callback+0x4a>
		{
			(++current_mode_index);
 8000d9c:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <HAL_GPIO_EXTI_Rising_Callback+0x70>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	3301      	adds	r3, #1
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <HAL_GPIO_EXTI_Rising_Callback+0x70>)
 8000da6:	701a      	strb	r2, [r3, #0]
			current_mode_index %= sizeof(modes);
 8000da8:	4b0e      	ldr	r3, [pc, #56]	@ (8000de4 <HAL_GPIO_EXTI_Rising_Callback+0x70>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2201      	movs	r2, #1
 8000dae:	4013      	ands	r3, r2
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <HAL_GPIO_EXTI_Rising_Callback+0x70>)
 8000db4:	701a      	strb	r2, [r3, #0]
			mode_changed = 1;
 8000db6:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <HAL_GPIO_EXTI_Rising_Callback+0x74>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
 8000dbc:	e006      	b.n	8000dcc <HAL_GPIO_EXTI_Rising_Callback+0x58>
		}
		else if (elapsed_time < 10000) // 3-10 seconds
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <HAL_GPIO_EXTI_Rising_Callback+0x78>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d802      	bhi.n	8000dcc <HAL_GPIO_EXTI_Rising_Callback+0x58>
		{
			is_fetching_data_from_server = BUSY;
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000df0 <HAL_GPIO_EXTI_Rising_Callback+0x7c>)
 8000dc8:	2201      	movs	r2, #1
 8000dca:	701a      	strb	r2, [r3, #0]
		}
		HAL_TIM_Base_Stop(&htim17);
 8000dcc:	4b03      	ldr	r3, [pc, #12]	@ (8000ddc <HAL_GPIO_EXTI_Rising_Callback+0x68>)
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f002 f8ba 	bl	8002f48 <HAL_TIM_Base_Stop>
	}
}
 8000dd4:	46c0      	nop			@ (mov r8, r8)
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b004      	add	sp, #16
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000168 	.word	0x20000168
 8000de0:	00000bb7 	.word	0x00000bb7
 8000de4:	2000026a 	.word	0x2000026a
 8000de8:	2000026b 	.word	0x2000026b
 8000dec:	0000270f 	.word	0x0000270f
 8000df0:	20000268 	.word	0x20000268

08000df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df8:	b672      	cpsid	i
}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	e7fd      	b.n	8000dfc <Error_Handler+0x8>

08000e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e06:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e12:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e16:	2201      	movs	r2, #1
 8000e18:	4013      	ands	r3, r2
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e1e:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e22:	4b08      	ldr	r3, [pc, #32]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e24:	2180      	movs	r1, #128	@ 0x80
 8000e26:	0549      	lsls	r1, r1, #21
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e2c:	4b05      	ldr	r3, [pc, #20]	@ (8000e44 <HAL_MspInit+0x44>)
 8000e2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e30:	2380      	movs	r3, #128	@ 0x80
 8000e32:	055b      	lsls	r3, r3, #21
 8000e34:	4013      	ands	r3, r2
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b002      	add	sp, #8
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	46c0      	nop			@ (mov r8, r8)
 8000e44:	40021000 	.word	0x40021000

08000e48 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b091      	sub	sp, #68	@ 0x44
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	232c      	movs	r3, #44	@ 0x2c
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	0018      	movs	r0, r3
 8000e56:	2314      	movs	r3, #20
 8000e58:	001a      	movs	r2, r3
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	f004 f9a4 	bl	80051a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e60:	2410      	movs	r4, #16
 8000e62:	193b      	adds	r3, r7, r4
 8000e64:	0018      	movs	r0, r3
 8000e66:	231c      	movs	r3, #28
 8000e68:	001a      	movs	r2, r3
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	f004 f99c 	bl	80051a8 <memset>
  if(hi2c->Instance==I2C1)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a23      	ldr	r2, [pc, #140]	@ (8000f04 <HAL_I2C_MspInit+0xbc>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d13f      	bne.n	8000efa <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000e7a:	193b      	adds	r3, r7, r4
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000e80:	193b      	adds	r3, r7, r4
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e86:	193b      	adds	r3, r7, r4
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f001 fed3 	bl	8002c34 <HAL_RCCEx_PeriphCLKConfig>
 8000e8e:	1e03      	subs	r3, r0, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000e92:	f7ff ffaf 	bl	8000df4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e96:	4b1c      	ldr	r3, [pc, #112]	@ (8000f08 <HAL_I2C_MspInit+0xc0>)
 8000e98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f08 <HAL_I2C_MspInit+0xc0>)
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	430a      	orrs	r2, r1
 8000ea0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ea2:	4b19      	ldr	r3, [pc, #100]	@ (8000f08 <HAL_I2C_MspInit+0xc0>)
 8000ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000eae:	212c      	movs	r1, #44	@ 0x2c
 8000eb0:	187b      	adds	r3, r7, r1
 8000eb2:	22c0      	movs	r2, #192	@ 0xc0
 8000eb4:	00d2      	lsls	r2, r2, #3
 8000eb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	2212      	movs	r2, #18
 8000ebc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ebe:	187b      	adds	r3, r7, r1
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec4:	187b      	adds	r3, r7, r1
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000eca:	187b      	adds	r3, r7, r1
 8000ecc:	2206      	movs	r2, #6
 8000ece:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed0:	187a      	adds	r2, r7, r1
 8000ed2:	23a0      	movs	r3, #160	@ 0xa0
 8000ed4:	05db      	lsls	r3, r3, #23
 8000ed6:	0011      	movs	r1, r2
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f000 fafb 	bl	80014d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ede:	4b0a      	ldr	r3, [pc, #40]	@ (8000f08 <HAL_I2C_MspInit+0xc0>)
 8000ee0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ee2:	4b09      	ldr	r3, [pc, #36]	@ (8000f08 <HAL_I2C_MspInit+0xc0>)
 8000ee4:	2180      	movs	r1, #128	@ 0x80
 8000ee6:	0389      	lsls	r1, r1, #14
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <HAL_I2C_MspInit+0xc0>)
 8000eee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ef0:	2380      	movs	r3, #128	@ 0x80
 8000ef2:	039b      	lsls	r3, r3, #14
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	46bd      	mov	sp, r7
 8000efe:	b011      	add	sp, #68	@ 0x44
 8000f00:	bd90      	pop	{r4, r7, pc}
 8000f02:	46c0      	nop			@ (mov r8, r8)
 8000f04:	40005400 	.word	0x40005400
 8000f08:	40021000 	.word	0x40021000

08000f0c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a25      	ldr	r2, [pc, #148]	@ (8000fb0 <HAL_TIM_Base_MspInit+0xa4>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d114      	bne.n	8000f48 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f1e:	4b25      	ldr	r3, [pc, #148]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f22:	4b24      	ldr	r3, [pc, #144]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f24:	2102      	movs	r1, #2
 8000f26:	430a      	orrs	r2, r1
 8000f28:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f2a:	4b22      	ldr	r3, [pc, #136]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f2e:	2202      	movs	r2, #2
 8000f30:	4013      	ands	r3, r2
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2101      	movs	r1, #1
 8000f3a:	2010      	movs	r0, #16
 8000f3c:	f000 fa98 	bl	8001470 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f40:	2010      	movs	r0, #16
 8000f42:	f000 faaa 	bl	800149a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000f46:	e02e      	b.n	8000fa6 <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM14)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a1a      	ldr	r2, [pc, #104]	@ (8000fb8 <HAL_TIM_Base_MspInit+0xac>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d116      	bne.n	8000f80 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000f52:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f56:	4b17      	ldr	r3, [pc, #92]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f58:	2180      	movs	r1, #128	@ 0x80
 8000f5a:	0209      	lsls	r1, r1, #8
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f60:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f64:	2380      	movs	r3, #128	@ 0x80
 8000f66:	021b      	lsls	r3, r3, #8
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
 8000f6c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2101      	movs	r1, #1
 8000f72:	2013      	movs	r0, #19
 8000f74:	f000 fa7c 	bl	8001470 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000f78:	2013      	movs	r0, #19
 8000f7a:	f000 fa8e 	bl	800149a <HAL_NVIC_EnableIRQ>
}
 8000f7e:	e012      	b.n	8000fa6 <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM17)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a0d      	ldr	r2, [pc, #52]	@ (8000fbc <HAL_TIM_Base_MspInit+0xb0>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d10d      	bne.n	8000fa6 <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f8e:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f90:	2180      	movs	r1, #128	@ 0x80
 8000f92:	02c9      	lsls	r1, r1, #11
 8000f94:	430a      	orrs	r2, r1
 8000f96:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f98:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <HAL_TIM_Base_MspInit+0xa8>)
 8000f9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f9c:	2380      	movs	r3, #128	@ 0x80
 8000f9e:	02db      	lsls	r3, r3, #11
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
}
 8000fa6:	46c0      	nop			@ (mov r8, r8)
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b006      	add	sp, #24
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	46c0      	nop			@ (mov r8, r8)
 8000fb0:	40000400 	.word	0x40000400
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	40002000 	.word	0x40002000
 8000fbc:	40014800 	.word	0x40014800

08000fc0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b091      	sub	sp, #68	@ 0x44
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	232c      	movs	r3, #44	@ 0x2c
 8000fca:	18fb      	adds	r3, r7, r3
 8000fcc:	0018      	movs	r0, r3
 8000fce:	2314      	movs	r3, #20
 8000fd0:	001a      	movs	r2, r3
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	f004 f8e8 	bl	80051a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd8:	2410      	movs	r4, #16
 8000fda:	193b      	adds	r3, r7, r4
 8000fdc:	0018      	movs	r0, r3
 8000fde:	231c      	movs	r3, #28
 8000fe0:	001a      	movs	r2, r3
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	f004 f8e0 	bl	80051a8 <memset>
  if(huart->Instance==USART1)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a22      	ldr	r2, [pc, #136]	@ (8001078 <HAL_UART_MspInit+0xb8>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d13d      	bne.n	800106e <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ff2:	193b      	adds	r3, r7, r4
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000ff8:	193b      	adds	r3, r7, r4
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ffe:	193b      	adds	r3, r7, r4
 8001000:	0018      	movs	r0, r3
 8001002:	f001 fe17 	bl	8002c34 <HAL_RCCEx_PeriphCLKConfig>
 8001006:	1e03      	subs	r3, r0, #0
 8001008:	d001      	beq.n	800100e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800100a:	f7ff fef3 	bl	8000df4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <HAL_UART_MspInit+0xbc>)
 8001010:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001012:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <HAL_UART_MspInit+0xbc>)
 8001014:	2180      	movs	r1, #128	@ 0x80
 8001016:	01c9      	lsls	r1, r1, #7
 8001018:	430a      	orrs	r2, r1
 800101a:	641a      	str	r2, [r3, #64]	@ 0x40
 800101c:	4b17      	ldr	r3, [pc, #92]	@ (800107c <HAL_UART_MspInit+0xbc>)
 800101e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001020:	2380      	movs	r3, #128	@ 0x80
 8001022:	01db      	lsls	r3, r3, #7
 8001024:	4013      	ands	r3, r2
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800102a:	4b14      	ldr	r3, [pc, #80]	@ (800107c <HAL_UART_MspInit+0xbc>)
 800102c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800102e:	4b13      	ldr	r3, [pc, #76]	@ (800107c <HAL_UART_MspInit+0xbc>)
 8001030:	2102      	movs	r1, #2
 8001032:	430a      	orrs	r2, r1
 8001034:	635a      	str	r2, [r3, #52]	@ 0x34
 8001036:	4b11      	ldr	r3, [pc, #68]	@ (800107c <HAL_UART_MspInit+0xbc>)
 8001038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800103a:	2202      	movs	r2, #2
 800103c:	4013      	ands	r3, r2
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001042:	212c      	movs	r1, #44	@ 0x2c
 8001044:	187b      	adds	r3, r7, r1
 8001046:	22c0      	movs	r2, #192	@ 0xc0
 8001048:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104a:	187b      	adds	r3, r7, r1
 800104c:	2202      	movs	r2, #2
 800104e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001050:	187b      	adds	r3, r7, r1
 8001052:	2201      	movs	r2, #1
 8001054:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	187b      	adds	r3, r7, r1
 8001058:	2200      	movs	r2, #0
 800105a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800105c:	187b      	adds	r3, r7, r1
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001062:	187b      	adds	r3, r7, r1
 8001064:	4a06      	ldr	r2, [pc, #24]	@ (8001080 <HAL_UART_MspInit+0xc0>)
 8001066:	0019      	movs	r1, r3
 8001068:	0010      	movs	r0, r2
 800106a:	f000 fa33 	bl	80014d4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	b011      	add	sp, #68	@ 0x44
 8001074:	bd90      	pop	{r4, r7, pc}
 8001076:	46c0      	nop			@ (mov r8, r8)
 8001078:	40013800 	.word	0x40013800
 800107c:	40021000 	.word	0x40021000
 8001080:	50000400 	.word	0x50000400

08001084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001088:	46c0      	nop			@ (mov r8, r8)
 800108a:	e7fd      	b.n	8001088 <NMI_Handler+0x4>

0800108c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001090:	46c0      	nop			@ (mov r8, r8)
 8001092:	e7fd      	b.n	8001090 <HardFault_Handler+0x4>

08001094 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001098:	46c0      	nop			@ (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a2:	46c0      	nop			@ (mov r8, r8)
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ac:	f000 f8f4 	bl	8001298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b0:	46c0      	nop			@ (mov r8, r8)
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 80010ba:	2380      	movs	r3, #128	@ 0x80
 80010bc:	019b      	lsls	r3, r3, #6
 80010be:	0018      	movs	r0, r3
 80010c0:	f000 fb98 	bl	80017f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80010c4:	46c0      	nop			@ (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80010d0:	4b03      	ldr	r3, [pc, #12]	@ (80010e0 <TIM3_IRQHandler+0x14>)
 80010d2:	0018      	movs	r0, r3
 80010d4:	f001 ffac 	bl	8003030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  /* USER CODE END TIM3_IRQn 1 */
}
 80010d8:	46c0      	nop			@ (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	200000d0 	.word	0x200000d0

080010e4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <TIM14_IRQHandler+0x18>)
 80010ea:	0018      	movs	r0, r3
 80010ec:	f001 ffa0 	bl	8003030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */
  TIM_IRQHandler();
 80010f0:	f7ff fe0c 	bl	8000d0c <TIM_IRQHandler>
  /* USER CODE END TIM14_IRQn 1 */
}
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	2000011c 	.word	0x2000011c

08001100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001108:	4a14      	ldr	r2, [pc, #80]	@ (800115c <_sbrk+0x5c>)
 800110a:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <_sbrk+0x60>)
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001114:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d102      	bne.n	8001122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800111c:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <_sbrk+0x64>)
 800111e:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <_sbrk+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001122:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	18d3      	adds	r3, r2, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	429a      	cmp	r2, r3
 800112e:	d207      	bcs.n	8001140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001130:	f004 f874 	bl	800521c <__errno>
 8001134:	0003      	movs	r3, r0
 8001136:	220c      	movs	r2, #12
 8001138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113a:	2301      	movs	r3, #1
 800113c:	425b      	negs	r3, r3
 800113e:	e009      	b.n	8001154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001140:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	18d2      	adds	r2, r2, r3
 800114e:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <_sbrk+0x64>)
 8001150:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001152:	68fb      	ldr	r3, [r7, #12]
}
 8001154:	0018      	movs	r0, r3
 8001156:	46bd      	mov	sp, r7
 8001158:	b006      	add	sp, #24
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20003000 	.word	0x20003000
 8001160:	00000400 	.word	0x00000400
 8001164:	20000284 	.word	0x20000284
 8001168:	200003d8 	.word	0x200003d8

0800116c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001170:	4b03      	ldr	r3, [pc, #12]	@ (8001180 <SystemInit+0x14>)
 8001172:	2280      	movs	r2, #128	@ 0x80
 8001174:	0512      	lsls	r2, r2, #20
 8001176:	609a      	str	r2, [r3, #8]
#endif
}
 8001178:	46c0      	nop			@ (mov r8, r8)
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	46c0      	nop			@ (mov r8, r8)
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001184:	480d      	ldr	r0, [pc, #52]	@ (80011bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001186:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001188:	f7ff fff0 	bl	800116c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800118c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800118e:	e003      	b.n	8001198 <LoopCopyDataInit>

08001190 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001192:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001194:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001196:	3104      	adds	r1, #4

08001198 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001198:	480a      	ldr	r0, [pc, #40]	@ (80011c4 <LoopForever+0xa>)
  ldr r3, =_edata
 800119a:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <LoopForever+0xe>)
  adds r2, r0, r1
 800119c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800119e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80011a0:	d3f6      	bcc.n	8001190 <CopyDataInit>
  ldr r2, =_sbss
 80011a2:	4a0a      	ldr	r2, [pc, #40]	@ (80011cc <LoopForever+0x12>)
  b LoopFillZerobss
 80011a4:	e002      	b.n	80011ac <LoopFillZerobss>

080011a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80011a6:	2300      	movs	r3, #0
  str  r3, [r2]
 80011a8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011aa:	3204      	adds	r2, #4

080011ac <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80011ac:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <LoopForever+0x16>)
  cmp r2, r3
 80011ae:	429a      	cmp	r2, r3
  bcc FillZerobss
 80011b0:	d3f9      	bcc.n	80011a6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80011b2:	f004 f839 	bl	8005228 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011b6:	f7ff fb2d 	bl	8000814 <main>

080011ba <LoopForever>:

LoopForever:
    b LoopForever
 80011ba:	e7fe      	b.n	80011ba <LoopForever>
  ldr   r0, =_estack
 80011bc:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 80011c0:	08005e40 	.word	0x08005e40
  ldr r0, =_sdata
 80011c4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80011c8:	20000060 	.word	0x20000060
  ldr r2, =_sbss
 80011cc:	20000060 	.word	0x20000060
  ldr r3, = _ebss
 80011d0:	200003d4 	.word	0x200003d4

080011d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011d4:	e7fe      	b.n	80011d4 <ADC1_IRQHandler>

080011d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011dc:	1dfb      	adds	r3, r7, #7
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011e2:	2003      	movs	r0, #3
 80011e4:	f000 f80e 	bl	8001204 <HAL_InitTick>
 80011e8:	1e03      	subs	r3, r0, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80011ec:	1dfb      	adds	r3, r7, #7
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
 80011f2:	e001      	b.n	80011f8 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011f4:	f7ff fe04 	bl	8000e00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011f8:	1dfb      	adds	r3, r7, #7
 80011fa:	781b      	ldrb	r3, [r3, #0]
}
 80011fc:	0018      	movs	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	b002      	add	sp, #8
 8001202:	bd80      	pop	{r7, pc}

08001204 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800120c:	230f      	movs	r3, #15
 800120e:	18fb      	adds	r3, r7, r3
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001214:	4b1d      	ldr	r3, [pc, #116]	@ (800128c <HAL_InitTick+0x88>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d02b      	beq.n	8001274 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800121c:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <HAL_InitTick+0x8c>)
 800121e:	681c      	ldr	r4, [r3, #0]
 8001220:	4b1a      	ldr	r3, [pc, #104]	@ (800128c <HAL_InitTick+0x88>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	0019      	movs	r1, r3
 8001226:	23fa      	movs	r3, #250	@ 0xfa
 8001228:	0098      	lsls	r0, r3, #2
 800122a:	f7fe ff7f 	bl	800012c <__udivsi3>
 800122e:	0003      	movs	r3, r0
 8001230:	0019      	movs	r1, r3
 8001232:	0020      	movs	r0, r4
 8001234:	f7fe ff7a 	bl	800012c <__udivsi3>
 8001238:	0003      	movs	r3, r0
 800123a:	0018      	movs	r0, r3
 800123c:	f000 f93d 	bl	80014ba <HAL_SYSTICK_Config>
 8001240:	1e03      	subs	r3, r0, #0
 8001242:	d112      	bne.n	800126a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b03      	cmp	r3, #3
 8001248:	d80a      	bhi.n	8001260 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	2301      	movs	r3, #1
 800124e:	425b      	negs	r3, r3
 8001250:	2200      	movs	r2, #0
 8001252:	0018      	movs	r0, r3
 8001254:	f000 f90c 	bl	8001470 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001258:	4b0e      	ldr	r3, [pc, #56]	@ (8001294 <HAL_InitTick+0x90>)
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	e00d      	b.n	800127c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001260:	230f      	movs	r3, #15
 8001262:	18fb      	adds	r3, r7, r3
 8001264:	2201      	movs	r2, #1
 8001266:	701a      	strb	r2, [r3, #0]
 8001268:	e008      	b.n	800127c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800126a:	230f      	movs	r3, #15
 800126c:	18fb      	adds	r3, r7, r3
 800126e:	2201      	movs	r2, #1
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	e003      	b.n	800127c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001274:	230f      	movs	r3, #15
 8001276:	18fb      	adds	r3, r7, r3
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800127c:	230f      	movs	r3, #15
 800127e:	18fb      	adds	r3, r7, r3
 8001280:	781b      	ldrb	r3, [r3, #0]
}
 8001282:	0018      	movs	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	b005      	add	sp, #20
 8001288:	bd90      	pop	{r4, r7, pc}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	2000000c 	.word	0x2000000c
 8001290:	20000004 	.word	0x20000004
 8001294:	20000008 	.word	0x20000008

08001298 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800129c:	4b05      	ldr	r3, [pc, #20]	@ (80012b4 <HAL_IncTick+0x1c>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	001a      	movs	r2, r3
 80012a2:	4b05      	ldr	r3, [pc, #20]	@ (80012b8 <HAL_IncTick+0x20>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	18d2      	adds	r2, r2, r3
 80012a8:	4b03      	ldr	r3, [pc, #12]	@ (80012b8 <HAL_IncTick+0x20>)
 80012aa:	601a      	str	r2, [r3, #0]
}
 80012ac:	46c0      	nop			@ (mov r8, r8)
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	46c0      	nop			@ (mov r8, r8)
 80012b4:	2000000c 	.word	0x2000000c
 80012b8:	20000288 	.word	0x20000288

080012bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  return uwTick;
 80012c0:	4b02      	ldr	r3, [pc, #8]	@ (80012cc <HAL_GetTick+0x10>)
 80012c2:	681b      	ldr	r3, [r3, #0]
}
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	46c0      	nop			@ (mov r8, r8)
 80012cc:	20000288 	.word	0x20000288

080012d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012d8:	f7ff fff0 	bl	80012bc <HAL_GetTick>
 80012dc:	0003      	movs	r3, r0
 80012de:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	3301      	adds	r3, #1
 80012e8:	d005      	beq.n	80012f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001314 <HAL_Delay+0x44>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	001a      	movs	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	189b      	adds	r3, r3, r2
 80012f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	f7ff ffe0 	bl	80012bc <HAL_GetTick>
 80012fc:	0002      	movs	r2, r0
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	429a      	cmp	r2, r3
 8001306:	d8f7      	bhi.n	80012f8 <HAL_Delay+0x28>
  {
  }
}
 8001308:	46c0      	nop			@ (mov r8, r8)
 800130a:	46c0      	nop			@ (mov r8, r8)
 800130c:	46bd      	mov	sp, r7
 800130e:	b004      	add	sp, #16
 8001310:	bd80      	pop	{r7, pc}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	2000000c 	.word	0x2000000c

08001318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	0002      	movs	r2, r0
 8001320:	1dfb      	adds	r3, r7, #7
 8001322:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001324:	1dfb      	adds	r3, r7, #7
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b7f      	cmp	r3, #127	@ 0x7f
 800132a:	d809      	bhi.n	8001340 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800132c:	1dfb      	adds	r3, r7, #7
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	001a      	movs	r2, r3
 8001332:	231f      	movs	r3, #31
 8001334:	401a      	ands	r2, r3
 8001336:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <__NVIC_EnableIRQ+0x30>)
 8001338:	2101      	movs	r1, #1
 800133a:	4091      	lsls	r1, r2
 800133c:	000a      	movs	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001340:	46c0      	nop			@ (mov r8, r8)
 8001342:	46bd      	mov	sp, r7
 8001344:	b002      	add	sp, #8
 8001346:	bd80      	pop	{r7, pc}
 8001348:	e000e100 	.word	0xe000e100

0800134c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800134c:	b590      	push	{r4, r7, lr}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	0002      	movs	r2, r0
 8001354:	6039      	str	r1, [r7, #0]
 8001356:	1dfb      	adds	r3, r7, #7
 8001358:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001360:	d828      	bhi.n	80013b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001362:	4a2f      	ldr	r2, [pc, #188]	@ (8001420 <__NVIC_SetPriority+0xd4>)
 8001364:	1dfb      	adds	r3, r7, #7
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b25b      	sxtb	r3, r3
 800136a:	089b      	lsrs	r3, r3, #2
 800136c:	33c0      	adds	r3, #192	@ 0xc0
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	589b      	ldr	r3, [r3, r2]
 8001372:	1dfa      	adds	r2, r7, #7
 8001374:	7812      	ldrb	r2, [r2, #0]
 8001376:	0011      	movs	r1, r2
 8001378:	2203      	movs	r2, #3
 800137a:	400a      	ands	r2, r1
 800137c:	00d2      	lsls	r2, r2, #3
 800137e:	21ff      	movs	r1, #255	@ 0xff
 8001380:	4091      	lsls	r1, r2
 8001382:	000a      	movs	r2, r1
 8001384:	43d2      	mvns	r2, r2
 8001386:	401a      	ands	r2, r3
 8001388:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	019b      	lsls	r3, r3, #6
 800138e:	22ff      	movs	r2, #255	@ 0xff
 8001390:	401a      	ands	r2, r3
 8001392:	1dfb      	adds	r3, r7, #7
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	0018      	movs	r0, r3
 8001398:	2303      	movs	r3, #3
 800139a:	4003      	ands	r3, r0
 800139c:	00db      	lsls	r3, r3, #3
 800139e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013a0:	481f      	ldr	r0, [pc, #124]	@ (8001420 <__NVIC_SetPriority+0xd4>)
 80013a2:	1dfb      	adds	r3, r7, #7
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	b25b      	sxtb	r3, r3
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	430a      	orrs	r2, r1
 80013ac:	33c0      	adds	r3, #192	@ 0xc0
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013b2:	e031      	b.n	8001418 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001424 <__NVIC_SetPriority+0xd8>)
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	0019      	movs	r1, r3
 80013bc:	230f      	movs	r3, #15
 80013be:	400b      	ands	r3, r1
 80013c0:	3b08      	subs	r3, #8
 80013c2:	089b      	lsrs	r3, r3, #2
 80013c4:	3306      	adds	r3, #6
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	18d3      	adds	r3, r2, r3
 80013ca:	3304      	adds	r3, #4
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	1dfa      	adds	r2, r7, #7
 80013d0:	7812      	ldrb	r2, [r2, #0]
 80013d2:	0011      	movs	r1, r2
 80013d4:	2203      	movs	r2, #3
 80013d6:	400a      	ands	r2, r1
 80013d8:	00d2      	lsls	r2, r2, #3
 80013da:	21ff      	movs	r1, #255	@ 0xff
 80013dc:	4091      	lsls	r1, r2
 80013de:	000a      	movs	r2, r1
 80013e0:	43d2      	mvns	r2, r2
 80013e2:	401a      	ands	r2, r3
 80013e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	019b      	lsls	r3, r3, #6
 80013ea:	22ff      	movs	r2, #255	@ 0xff
 80013ec:	401a      	ands	r2, r3
 80013ee:	1dfb      	adds	r3, r7, #7
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	0018      	movs	r0, r3
 80013f4:	2303      	movs	r3, #3
 80013f6:	4003      	ands	r3, r0
 80013f8:	00db      	lsls	r3, r3, #3
 80013fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013fc:	4809      	ldr	r0, [pc, #36]	@ (8001424 <__NVIC_SetPriority+0xd8>)
 80013fe:	1dfb      	adds	r3, r7, #7
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	001c      	movs	r4, r3
 8001404:	230f      	movs	r3, #15
 8001406:	4023      	ands	r3, r4
 8001408:	3b08      	subs	r3, #8
 800140a:	089b      	lsrs	r3, r3, #2
 800140c:	430a      	orrs	r2, r1
 800140e:	3306      	adds	r3, #6
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	18c3      	adds	r3, r0, r3
 8001414:	3304      	adds	r3, #4
 8001416:	601a      	str	r2, [r3, #0]
}
 8001418:	46c0      	nop			@ (mov r8, r8)
 800141a:	46bd      	mov	sp, r7
 800141c:	b003      	add	sp, #12
 800141e:	bd90      	pop	{r4, r7, pc}
 8001420:	e000e100 	.word	0xe000e100
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	1e5a      	subs	r2, r3, #1
 8001434:	2380      	movs	r3, #128	@ 0x80
 8001436:	045b      	lsls	r3, r3, #17
 8001438:	429a      	cmp	r2, r3
 800143a:	d301      	bcc.n	8001440 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800143c:	2301      	movs	r3, #1
 800143e:	e010      	b.n	8001462 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001440:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <SysTick_Config+0x44>)
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	3a01      	subs	r2, #1
 8001446:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001448:	2301      	movs	r3, #1
 800144a:	425b      	negs	r3, r3
 800144c:	2103      	movs	r1, #3
 800144e:	0018      	movs	r0, r3
 8001450:	f7ff ff7c 	bl	800134c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001454:	4b05      	ldr	r3, [pc, #20]	@ (800146c <SysTick_Config+0x44>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800145a:	4b04      	ldr	r3, [pc, #16]	@ (800146c <SysTick_Config+0x44>)
 800145c:	2207      	movs	r2, #7
 800145e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001460:	2300      	movs	r3, #0
}
 8001462:	0018      	movs	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	b002      	add	sp, #8
 8001468:	bd80      	pop	{r7, pc}
 800146a:	46c0      	nop			@ (mov r8, r8)
 800146c:	e000e010 	.word	0xe000e010

08001470 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
 800147a:	210f      	movs	r1, #15
 800147c:	187b      	adds	r3, r7, r1
 800147e:	1c02      	adds	r2, r0, #0
 8001480:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	187b      	adds	r3, r7, r1
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b25b      	sxtb	r3, r3
 800148a:	0011      	movs	r1, r2
 800148c:	0018      	movs	r0, r3
 800148e:	f7ff ff5d 	bl	800134c <__NVIC_SetPriority>
}
 8001492:	46c0      	nop			@ (mov r8, r8)
 8001494:	46bd      	mov	sp, r7
 8001496:	b004      	add	sp, #16
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	0002      	movs	r2, r0
 80014a2:	1dfb      	adds	r3, r7, #7
 80014a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014a6:	1dfb      	adds	r3, r7, #7
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b25b      	sxtb	r3, r3
 80014ac:	0018      	movs	r0, r3
 80014ae:	f7ff ff33 	bl	8001318 <__NVIC_EnableIRQ>
}
 80014b2:	46c0      	nop			@ (mov r8, r8)
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b002      	add	sp, #8
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b082      	sub	sp, #8
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff ffaf 	bl	8001428 <SysTick_Config>
 80014ca:	0003      	movs	r3, r0
}
 80014cc:	0018      	movs	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	b002      	add	sp, #8
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80014e2:	e153      	b.n	800178c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2101      	movs	r1, #1
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4091      	lsls	r1, r2
 80014ee:	000a      	movs	r2, r1
 80014f0:	4013      	ands	r3, r2
 80014f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d100      	bne.n	80014fc <HAL_GPIO_Init+0x28>
 80014fa:	e144      	b.n	8001786 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2b02      	cmp	r3, #2
 8001502:	d003      	beq.n	800150c <HAL_GPIO_Init+0x38>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b12      	cmp	r3, #18
 800150a:	d125      	bne.n	8001558 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	08da      	lsrs	r2, r3, #3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3208      	adds	r2, #8
 8001514:	0092      	lsls	r2, r2, #2
 8001516:	58d3      	ldr	r3, [r2, r3]
 8001518:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	2207      	movs	r2, #7
 800151e:	4013      	ands	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	220f      	movs	r2, #15
 8001524:	409a      	lsls	r2, r3
 8001526:	0013      	movs	r3, r2
 8001528:	43da      	mvns	r2, r3
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	4013      	ands	r3, r2
 800152e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	220f      	movs	r2, #15
 8001536:	401a      	ands	r2, r3
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	2107      	movs	r1, #7
 800153c:	400b      	ands	r3, r1
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	409a      	lsls	r2, r3
 8001542:	0013      	movs	r3, r2
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	4313      	orrs	r3, r2
 8001548:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	08da      	lsrs	r2, r3, #3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	3208      	adds	r2, #8
 8001552:	0092      	lsls	r2, r2, #2
 8001554:	6979      	ldr	r1, [r7, #20]
 8001556:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	2203      	movs	r2, #3
 8001564:	409a      	lsls	r2, r3
 8001566:	0013      	movs	r3, r2
 8001568:	43da      	mvns	r2, r3
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	4013      	ands	r3, r2
 800156e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2203      	movs	r2, #3
 8001576:	401a      	ands	r2, r3
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	409a      	lsls	r2, r3
 800157e:	0013      	movs	r3, r2
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	4313      	orrs	r3, r2
 8001584:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d00b      	beq.n	80015ac <HAL_GPIO_Init+0xd8>
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b02      	cmp	r3, #2
 800159a:	d007      	beq.n	80015ac <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015a0:	2b11      	cmp	r3, #17
 80015a2:	d003      	beq.n	80015ac <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	2b12      	cmp	r3, #18
 80015aa:	d130      	bne.n	800160e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	2203      	movs	r2, #3
 80015b8:	409a      	lsls	r2, r3
 80015ba:	0013      	movs	r3, r2
 80015bc:	43da      	mvns	r2, r3
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	4013      	ands	r3, r2
 80015c2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	409a      	lsls	r2, r3
 80015ce:	0013      	movs	r3, r2
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015e2:	2201      	movs	r2, #1
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	409a      	lsls	r2, r3
 80015e8:	0013      	movs	r3, r2
 80015ea:	43da      	mvns	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	4013      	ands	r3, r2
 80015f0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	091b      	lsrs	r3, r3, #4
 80015f8:	2201      	movs	r2, #1
 80015fa:	401a      	ands	r2, r3
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	409a      	lsls	r2, r3
 8001600:	0013      	movs	r3, r2
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	4313      	orrs	r3, r2
 8001606:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2b03      	cmp	r3, #3
 8001614:	d017      	beq.n	8001646 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	2203      	movs	r2, #3
 8001622:	409a      	lsls	r2, r3
 8001624:	0013      	movs	r3, r2
 8001626:	43da      	mvns	r2, r3
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	4013      	ands	r3, r2
 800162c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	689a      	ldr	r2, [r3, #8]
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	409a      	lsls	r2, r3
 8001638:	0013      	movs	r3, r2
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	4313      	orrs	r3, r2
 800163e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	055b      	lsls	r3, r3, #21
 800164e:	4013      	ands	r3, r2
 8001650:	d100      	bne.n	8001654 <HAL_GPIO_Init+0x180>
 8001652:	e098      	b.n	8001786 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001654:	4a53      	ldr	r2, [pc, #332]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	089b      	lsrs	r3, r3, #2
 800165a:	3318      	adds	r3, #24
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	589b      	ldr	r3, [r3, r2]
 8001660:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	2203      	movs	r2, #3
 8001666:	4013      	ands	r3, r2
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	220f      	movs	r2, #15
 800166c:	409a      	lsls	r2, r3
 800166e:	0013      	movs	r3, r2
 8001670:	43da      	mvns	r2, r3
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	4013      	ands	r3, r2
 8001676:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	23a0      	movs	r3, #160	@ 0xa0
 800167c:	05db      	lsls	r3, r3, #23
 800167e:	429a      	cmp	r2, r3
 8001680:	d019      	beq.n	80016b6 <HAL_GPIO_Init+0x1e2>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a48      	ldr	r2, [pc, #288]	@ (80017a8 <HAL_GPIO_Init+0x2d4>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d013      	beq.n	80016b2 <HAL_GPIO_Init+0x1de>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4a47      	ldr	r2, [pc, #284]	@ (80017ac <HAL_GPIO_Init+0x2d8>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d00d      	beq.n	80016ae <HAL_GPIO_Init+0x1da>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a46      	ldr	r2, [pc, #280]	@ (80017b0 <HAL_GPIO_Init+0x2dc>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d007      	beq.n	80016aa <HAL_GPIO_Init+0x1d6>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a45      	ldr	r2, [pc, #276]	@ (80017b4 <HAL_GPIO_Init+0x2e0>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d101      	bne.n	80016a6 <HAL_GPIO_Init+0x1d2>
 80016a2:	2305      	movs	r3, #5
 80016a4:	e008      	b.n	80016b8 <HAL_GPIO_Init+0x1e4>
 80016a6:	2306      	movs	r3, #6
 80016a8:	e006      	b.n	80016b8 <HAL_GPIO_Init+0x1e4>
 80016aa:	2303      	movs	r3, #3
 80016ac:	e004      	b.n	80016b8 <HAL_GPIO_Init+0x1e4>
 80016ae:	2302      	movs	r3, #2
 80016b0:	e002      	b.n	80016b8 <HAL_GPIO_Init+0x1e4>
 80016b2:	2301      	movs	r3, #1
 80016b4:	e000      	b.n	80016b8 <HAL_GPIO_Init+0x1e4>
 80016b6:	2300      	movs	r3, #0
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	2103      	movs	r1, #3
 80016bc:	400a      	ands	r2, r1
 80016be:	00d2      	lsls	r2, r2, #3
 80016c0:	4093      	lsls	r3, r2
 80016c2:	697a      	ldr	r2, [r7, #20]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80016c8:	4936      	ldr	r1, [pc, #216]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	3318      	adds	r3, #24
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80016d6:	4a33      	ldr	r2, [pc, #204]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 80016d8:	2380      	movs	r3, #128	@ 0x80
 80016da:	58d3      	ldr	r3, [r2, r3]
 80016dc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	43da      	mvns	r2, r3
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	4013      	ands	r3, r2
 80016e6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	2380      	movs	r3, #128	@ 0x80
 80016ee:	025b      	lsls	r3, r3, #9
 80016f0:	4013      	ands	r3, r2
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80016fc:	4929      	ldr	r1, [pc, #164]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 80016fe:	2280      	movs	r2, #128	@ 0x80
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001704:	4a27      	ldr	r2, [pc, #156]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 8001706:	2384      	movs	r3, #132	@ 0x84
 8001708:	58d3      	ldr	r3, [r2, r3]
 800170a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	43da      	mvns	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	4013      	ands	r3, r2
 8001714:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	2380      	movs	r3, #128	@ 0x80
 800171c:	029b      	lsls	r3, r3, #10
 800171e:	4013      	ands	r3, r2
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4313      	orrs	r3, r2
 8001728:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800172a:	491e      	ldr	r1, [pc, #120]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 800172c:	2284      	movs	r2, #132	@ 0x84
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001732:	4b1c      	ldr	r3, [pc, #112]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	43da      	mvns	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	4013      	ands	r3, r2
 8001740:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	2380      	movs	r3, #128	@ 0x80
 8001748:	035b      	lsls	r3, r3, #13
 800174a:	4013      	ands	r3, r2
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4313      	orrs	r3, r2
 8001754:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001756:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 800175c:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	43da      	mvns	r2, r3
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	4013      	ands	r3, r2
 800176a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685a      	ldr	r2, [r3, #4]
 8001770:	2380      	movs	r3, #128	@ 0x80
 8001772:	039b      	lsls	r3, r3, #14
 8001774:	4013      	ands	r3, r2
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001778:	697a      	ldr	r2, [r7, #20]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	4313      	orrs	r3, r2
 800177e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001780:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <HAL_GPIO_Init+0x2d0>)
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	3301      	adds	r3, #1
 800178a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	40da      	lsrs	r2, r3
 8001794:	1e13      	subs	r3, r2, #0
 8001796:	d000      	beq.n	800179a <HAL_GPIO_Init+0x2c6>
 8001798:	e6a4      	b.n	80014e4 <HAL_GPIO_Init+0x10>
  }
}
 800179a:	46c0      	nop			@ (mov r8, r8)
 800179c:	46c0      	nop			@ (mov r8, r8)
 800179e:	46bd      	mov	sp, r7
 80017a0:	b006      	add	sp, #24
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40021800 	.word	0x40021800
 80017a8:	50000400 	.word	0x50000400
 80017ac:	50000800 	.word	0x50000800
 80017b0:	50000c00 	.word	0x50000c00
 80017b4:	50001400 	.word	0x50001400

080017b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	0008      	movs	r0, r1
 80017c2:	0011      	movs	r1, r2
 80017c4:	1cbb      	adds	r3, r7, #2
 80017c6:	1c02      	adds	r2, r0, #0
 80017c8:	801a      	strh	r2, [r3, #0]
 80017ca:	1c7b      	adds	r3, r7, #1
 80017cc:	1c0a      	adds	r2, r1, #0
 80017ce:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017d0:	1c7b      	adds	r3, r7, #1
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d004      	beq.n	80017e2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017d8:	1cbb      	adds	r3, r7, #2
 80017da:	881a      	ldrh	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017e0:	e003      	b.n	80017ea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017e2:	1cbb      	adds	r3, r7, #2
 80017e4:	881a      	ldrh	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017ea:	46c0      	nop			@ (mov r8, r8)
 80017ec:	46bd      	mov	sp, r7
 80017ee:	b002      	add	sp, #8
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	0002      	movs	r2, r0
 80017fc:	1dbb      	adds	r3, r7, #6
 80017fe:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001800:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	1dba      	adds	r2, r7, #6
 8001806:	8812      	ldrh	r2, [r2, #0]
 8001808:	4013      	ands	r3, r2
 800180a:	d008      	beq.n	800181e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800180c:	4b0d      	ldr	r3, [pc, #52]	@ (8001844 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800180e:	1dba      	adds	r2, r7, #6
 8001810:	8812      	ldrh	r2, [r2, #0]
 8001812:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001814:	1dbb      	adds	r3, r7, #6
 8001816:	881b      	ldrh	r3, [r3, #0]
 8001818:	0018      	movs	r0, r3
 800181a:	f7ff faab 	bl	8000d74 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800181e:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	1dba      	adds	r2, r7, #6
 8001824:	8812      	ldrh	r2, [r2, #0]
 8001826:	4013      	ands	r3, r2
 8001828:	d008      	beq.n	800183c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800182c:	1dba      	adds	r2, r7, #6
 800182e:	8812      	ldrh	r2, [r2, #0]
 8001830:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001832:	1dbb      	adds	r3, r7, #6
 8001834:	881b      	ldrh	r3, [r3, #0]
 8001836:	0018      	movs	r0, r3
 8001838:	f7ff fa82 	bl	8000d40 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800183c:	46c0      	nop			@ (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	b002      	add	sp, #8
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40021800 	.word	0x40021800

08001848 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e08f      	b.n	800197a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2241      	movs	r2, #65	@ 0x41
 800185e:	5c9b      	ldrb	r3, [r3, r2]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b00      	cmp	r3, #0
 8001864:	d107      	bne.n	8001876 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2240      	movs	r2, #64	@ 0x40
 800186a:	2100      	movs	r1, #0
 800186c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	0018      	movs	r0, r3
 8001872:	f7ff fae9 	bl	8000e48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2241      	movs	r2, #65	@ 0x41
 800187a:	2124      	movs	r1, #36	@ 0x24
 800187c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2101      	movs	r1, #1
 800188a:	438a      	bics	r2, r1
 800188c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685a      	ldr	r2, [r3, #4]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	493b      	ldr	r1, [pc, #236]	@ (8001984 <HAL_I2C_Init+0x13c>)
 8001898:	400a      	ands	r2, r1
 800189a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4938      	ldr	r1, [pc, #224]	@ (8001988 <HAL_I2C_Init+0x140>)
 80018a8:	400a      	ands	r2, r1
 80018aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d108      	bne.n	80018c6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2180      	movs	r1, #128	@ 0x80
 80018be:	0209      	lsls	r1, r1, #8
 80018c0:	430a      	orrs	r2, r1
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	e007      	b.n	80018d6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	689a      	ldr	r2, [r3, #8]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2184      	movs	r1, #132	@ 0x84
 80018d0:	0209      	lsls	r1, r1, #8
 80018d2:	430a      	orrs	r2, r1
 80018d4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d109      	bne.n	80018f2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	685a      	ldr	r2, [r3, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2180      	movs	r1, #128	@ 0x80
 80018ea:	0109      	lsls	r1, r1, #4
 80018ec:	430a      	orrs	r2, r1
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	e007      	b.n	8001902 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	685a      	ldr	r2, [r3, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4923      	ldr	r1, [pc, #140]	@ (800198c <HAL_I2C_Init+0x144>)
 80018fe:	400a      	ands	r2, r1
 8001900:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4920      	ldr	r1, [pc, #128]	@ (8001990 <HAL_I2C_Init+0x148>)
 800190e:	430a      	orrs	r2, r1
 8001910:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	491a      	ldr	r1, [pc, #104]	@ (8001988 <HAL_I2C_Init+0x140>)
 800191e:	400a      	ands	r2, r1
 8001920:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691a      	ldr	r2, [r3, #16]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	431a      	orrs	r2, r3
 800192c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	430a      	orrs	r2, r1
 800193a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	69d9      	ldr	r1, [r3, #28]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1a      	ldr	r2, [r3, #32]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	430a      	orrs	r2, r1
 800194a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2101      	movs	r1, #1
 8001958:	430a      	orrs	r2, r1
 800195a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2241      	movs	r2, #65	@ 0x41
 8001966:	2120      	movs	r1, #32
 8001968:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2242      	movs	r2, #66	@ 0x42
 8001974:	2100      	movs	r1, #0
 8001976:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	0018      	movs	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	b002      	add	sp, #8
 8001980:	bd80      	pop	{r7, pc}
 8001982:	46c0      	nop			@ (mov r8, r8)
 8001984:	f0ffffff 	.word	0xf0ffffff
 8001988:	ffff7fff 	.word	0xffff7fff
 800198c:	fffff7ff 	.word	0xfffff7ff
 8001990:	02008000 	.word	0x02008000

08001994 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001994:	b590      	push	{r4, r7, lr}
 8001996:	b089      	sub	sp, #36	@ 0x24
 8001998:	af02      	add	r7, sp, #8
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	000c      	movs	r4, r1
 800199e:	0010      	movs	r0, r2
 80019a0:	0019      	movs	r1, r3
 80019a2:	230a      	movs	r3, #10
 80019a4:	18fb      	adds	r3, r7, r3
 80019a6:	1c22      	adds	r2, r4, #0
 80019a8:	801a      	strh	r2, [r3, #0]
 80019aa:	2308      	movs	r3, #8
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	1c02      	adds	r2, r0, #0
 80019b0:	801a      	strh	r2, [r3, #0]
 80019b2:	1dbb      	adds	r3, r7, #6
 80019b4:	1c0a      	adds	r2, r1, #0
 80019b6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2241      	movs	r2, #65	@ 0x41
 80019bc:	5c9b      	ldrb	r3, [r3, r2]
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	2b20      	cmp	r3, #32
 80019c2:	d000      	beq.n	80019c6 <HAL_I2C_Mem_Write+0x32>
 80019c4:	e10c      	b.n	8001be0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80019c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d004      	beq.n	80019d6 <HAL_I2C_Mem_Write+0x42>
 80019cc:	232c      	movs	r3, #44	@ 0x2c
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d105      	bne.n	80019e2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2280      	movs	r2, #128	@ 0x80
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e0ff      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2240      	movs	r2, #64	@ 0x40
 80019e6:	5c9b      	ldrb	r3, [r3, r2]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <HAL_I2C_Mem_Write+0x5c>
 80019ec:	2302      	movs	r3, #2
 80019ee:	e0f8      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2240      	movs	r2, #64	@ 0x40
 80019f4:	2101      	movs	r1, #1
 80019f6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019f8:	f7ff fc60 	bl	80012bc <HAL_GetTick>
 80019fc:	0003      	movs	r3, r0
 80019fe:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	0219      	lsls	r1, r3, #8
 8001a04:	68f8      	ldr	r0, [r7, #12]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2319      	movs	r3, #25
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f000 fb0b 	bl	8002028 <I2C_WaitOnFlagUntilTimeout>
 8001a12:	1e03      	subs	r3, r0, #0
 8001a14:	d001      	beq.n	8001a1a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e0e3      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2241      	movs	r2, #65	@ 0x41
 8001a1e:	2121      	movs	r1, #33	@ 0x21
 8001a20:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2242      	movs	r2, #66	@ 0x42
 8001a26:	2140      	movs	r1, #64	@ 0x40
 8001a28:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	222c      	movs	r2, #44	@ 0x2c
 8001a3a:	18ba      	adds	r2, r7, r2
 8001a3c:	8812      	ldrh	r2, [r2, #0]
 8001a3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2200      	movs	r2, #0
 8001a44:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a46:	1dbb      	adds	r3, r7, #6
 8001a48:	881c      	ldrh	r4, [r3, #0]
 8001a4a:	2308      	movs	r3, #8
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	881a      	ldrh	r2, [r3, #0]
 8001a50:	230a      	movs	r3, #10
 8001a52:	18fb      	adds	r3, r7, r3
 8001a54:	8819      	ldrh	r1, [r3, #0]
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	9301      	str	r3, [sp, #4]
 8001a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	0023      	movs	r3, r4
 8001a62:	f000 f9f9 	bl	8001e58 <I2C_RequestMemoryWrite>
 8001a66:	1e03      	subs	r3, r0, #0
 8001a68:	d005      	beq.n	8001a76 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2240      	movs	r2, #64	@ 0x40
 8001a6e:	2100      	movs	r1, #0
 8001a70:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e0b5      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	2bff      	cmp	r3, #255	@ 0xff
 8001a7e:	d911      	bls.n	8001aa4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	22ff      	movs	r2, #255	@ 0xff
 8001a84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	2380      	movs	r3, #128	@ 0x80
 8001a8e:	045c      	lsls	r4, r3, #17
 8001a90:	230a      	movs	r3, #10
 8001a92:	18fb      	adds	r3, r7, r3
 8001a94:	8819      	ldrh	r1, [r3, #0]
 8001a96:	68f8      	ldr	r0, [r7, #12]
 8001a98:	2300      	movs	r3, #0
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	0023      	movs	r3, r4
 8001a9e:	f000 fc9d 	bl	80023dc <I2C_TransferConfig>
 8001aa2:	e012      	b.n	8001aca <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	2380      	movs	r3, #128	@ 0x80
 8001ab6:	049c      	lsls	r4, r3, #18
 8001ab8:	230a      	movs	r3, #10
 8001aba:	18fb      	adds	r3, r7, r3
 8001abc:	8819      	ldrh	r1, [r3, #0]
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	0023      	movs	r3, r4
 8001ac6:	f000 fc89 	bl	80023dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f000 fb01 	bl	80020d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ad6:	1e03      	subs	r3, r0, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e081      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae2:	781a      	ldrb	r2, [r3, #0]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aee:	1c5a      	adds	r2, r3, #1
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	3b01      	subs	r3, #1
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b06:	3b01      	subs	r3, #1
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d03a      	beq.n	8001b8e <HAL_I2C_Mem_Write+0x1fa>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d136      	bne.n	8001b8e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b22:	68f8      	ldr	r0, [r7, #12]
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	0013      	movs	r3, r2
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2180      	movs	r1, #128	@ 0x80
 8001b2e:	f000 fa7b 	bl	8002028 <I2C_WaitOnFlagUntilTimeout>
 8001b32:	1e03      	subs	r3, r0, #0
 8001b34:	d001      	beq.n	8001b3a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e053      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	2bff      	cmp	r3, #255	@ 0xff
 8001b42:	d911      	bls.n	8001b68 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	22ff      	movs	r2, #255	@ 0xff
 8001b48:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	2380      	movs	r3, #128	@ 0x80
 8001b52:	045c      	lsls	r4, r3, #17
 8001b54:	230a      	movs	r3, #10
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	8819      	ldrh	r1, [r3, #0]
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	0023      	movs	r3, r4
 8001b62:	f000 fc3b 	bl	80023dc <I2C_TransferConfig>
 8001b66:	e012      	b.n	8001b8e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	2380      	movs	r3, #128	@ 0x80
 8001b7a:	049c      	lsls	r4, r3, #18
 8001b7c:	230a      	movs	r3, #10
 8001b7e:	18fb      	adds	r3, r7, r3
 8001b80:	8819      	ldrh	r1, [r3, #0]
 8001b82:	68f8      	ldr	r0, [r7, #12]
 8001b84:	2300      	movs	r3, #0
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	0023      	movs	r3, r4
 8001b8a:	f000 fc27 	bl	80023dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d198      	bne.n	8001aca <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f000 fae0 	bl	8002164 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ba4:	1e03      	subs	r3, r0, #0
 8001ba6:	d001      	beq.n	8001bac <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e01a      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2220      	movs	r2, #32
 8001bb2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	490b      	ldr	r1, [pc, #44]	@ (8001bec <HAL_I2C_Mem_Write+0x258>)
 8001bc0:	400a      	ands	r2, r1
 8001bc2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2241      	movs	r2, #65	@ 0x41
 8001bc8:	2120      	movs	r1, #32
 8001bca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2242      	movs	r2, #66	@ 0x42
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2240      	movs	r2, #64	@ 0x40
 8001bd8:	2100      	movs	r1, #0
 8001bda:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	e000      	b.n	8001be2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001be0:	2302      	movs	r3, #2
  }
}
 8001be2:	0018      	movs	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	b007      	add	sp, #28
 8001be8:	bd90      	pop	{r4, r7, pc}
 8001bea:	46c0      	nop			@ (mov r8, r8)
 8001bec:	fe00e800 	.word	0xfe00e800

08001bf0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b089      	sub	sp, #36	@ 0x24
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	000c      	movs	r4, r1
 8001bfa:	0010      	movs	r0, r2
 8001bfc:	0019      	movs	r1, r3
 8001bfe:	230a      	movs	r3, #10
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	1c22      	adds	r2, r4, #0
 8001c04:	801a      	strh	r2, [r3, #0]
 8001c06:	2308      	movs	r3, #8
 8001c08:	18fb      	adds	r3, r7, r3
 8001c0a:	1c02      	adds	r2, r0, #0
 8001c0c:	801a      	strh	r2, [r3, #0]
 8001c0e:	1dbb      	adds	r3, r7, #6
 8001c10:	1c0a      	adds	r2, r1, #0
 8001c12:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2241      	movs	r2, #65	@ 0x41
 8001c18:	5c9b      	ldrb	r3, [r3, r2]
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b20      	cmp	r3, #32
 8001c1e:	d000      	beq.n	8001c22 <HAL_I2C_Mem_Read+0x32>
 8001c20:	e110      	b.n	8001e44 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d004      	beq.n	8001c32 <HAL_I2C_Mem_Read+0x42>
 8001c28:	232c      	movs	r3, #44	@ 0x2c
 8001c2a:	18fb      	adds	r3, r7, r3
 8001c2c:	881b      	ldrh	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d105      	bne.n	8001c3e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2280      	movs	r2, #128	@ 0x80
 8001c36:	0092      	lsls	r2, r2, #2
 8001c38:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e103      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2240      	movs	r2, #64	@ 0x40
 8001c42:	5c9b      	ldrb	r3, [r3, r2]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d101      	bne.n	8001c4c <HAL_I2C_Mem_Read+0x5c>
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e0fc      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2240      	movs	r2, #64	@ 0x40
 8001c50:	2101      	movs	r1, #1
 8001c52:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c54:	f7ff fb32 	bl	80012bc <HAL_GetTick>
 8001c58:	0003      	movs	r3, r0
 8001c5a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c5c:	2380      	movs	r3, #128	@ 0x80
 8001c5e:	0219      	lsls	r1, r3, #8
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2319      	movs	r3, #25
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f000 f9dd 	bl	8002028 <I2C_WaitOnFlagUntilTimeout>
 8001c6e:	1e03      	subs	r3, r0, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e0e7      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2241      	movs	r2, #65	@ 0x41
 8001c7a:	2122      	movs	r1, #34	@ 0x22
 8001c7c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2242      	movs	r2, #66	@ 0x42
 8001c82:	2140      	movs	r1, #64	@ 0x40
 8001c84:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	222c      	movs	r2, #44	@ 0x2c
 8001c96:	18ba      	adds	r2, r7, r2
 8001c98:	8812      	ldrh	r2, [r2, #0]
 8001c9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ca2:	1dbb      	adds	r3, r7, #6
 8001ca4:	881c      	ldrh	r4, [r3, #0]
 8001ca6:	2308      	movs	r3, #8
 8001ca8:	18fb      	adds	r3, r7, r3
 8001caa:	881a      	ldrh	r2, [r3, #0]
 8001cac:	230a      	movs	r3, #10
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	8819      	ldrh	r1, [r3, #0]
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	9301      	str	r3, [sp, #4]
 8001cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	0023      	movs	r3, r4
 8001cbe:	f000 f92f 	bl	8001f20 <I2C_RequestMemoryRead>
 8001cc2:	1e03      	subs	r3, r0, #0
 8001cc4:	d005      	beq.n	8001cd2 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2240      	movs	r2, #64	@ 0x40
 8001cca:	2100      	movs	r1, #0
 8001ccc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e0b9      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	2bff      	cmp	r3, #255	@ 0xff
 8001cda:	d911      	bls.n	8001d00 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	22ff      	movs	r2, #255	@ 0xff
 8001ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	2380      	movs	r3, #128	@ 0x80
 8001cea:	045c      	lsls	r4, r3, #17
 8001cec:	230a      	movs	r3, #10
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	8819      	ldrh	r1, [r3, #0]
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	4b56      	ldr	r3, [pc, #344]	@ (8001e50 <HAL_I2C_Mem_Read+0x260>)
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	0023      	movs	r3, r4
 8001cfa:	f000 fb6f 	bl	80023dc <I2C_TransferConfig>
 8001cfe:	e012      	b.n	8001d26 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	049c      	lsls	r4, r3, #18
 8001d14:	230a      	movs	r3, #10
 8001d16:	18fb      	adds	r3, r7, r3
 8001d18:	8819      	ldrh	r1, [r3, #0]
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	4b4c      	ldr	r3, [pc, #304]	@ (8001e50 <HAL_I2C_Mem_Read+0x260>)
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	0023      	movs	r3, r4
 8001d22:	f000 fb5b 	bl	80023dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d28:	68f8      	ldr	r0, [r7, #12]
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	0013      	movs	r3, r2
 8001d30:	2200      	movs	r2, #0
 8001d32:	2104      	movs	r1, #4
 8001d34:	f000 f978 	bl	8002028 <I2C_WaitOnFlagUntilTimeout>
 8001d38:	1e03      	subs	r3, r0, #0
 8001d3a:	d001      	beq.n	8001d40 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e082      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4a:	b2d2      	uxtb	r2, r2
 8001d4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d52:	1c5a      	adds	r2, r3, #1
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d03a      	beq.n	8001df2 <HAL_I2C_Mem_Read+0x202>
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d136      	bne.n	8001df2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001d84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	0013      	movs	r3, r2
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2180      	movs	r1, #128	@ 0x80
 8001d92:	f000 f949 	bl	8002028 <I2C_WaitOnFlagUntilTimeout>
 8001d96:	1e03      	subs	r3, r0, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e053      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	2bff      	cmp	r3, #255	@ 0xff
 8001da6:	d911      	bls.n	8001dcc <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	22ff      	movs	r2, #255	@ 0xff
 8001dac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	2380      	movs	r3, #128	@ 0x80
 8001db6:	045c      	lsls	r4, r3, #17
 8001db8:	230a      	movs	r3, #10
 8001dba:	18fb      	adds	r3, r7, r3
 8001dbc:	8819      	ldrh	r1, [r3, #0]
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	0023      	movs	r3, r4
 8001dc6:	f000 fb09 	bl	80023dc <I2C_TransferConfig>
 8001dca:	e012      	b.n	8001df2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	2380      	movs	r3, #128	@ 0x80
 8001dde:	049c      	lsls	r4, r3, #18
 8001de0:	230a      	movs	r3, #10
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	8819      	ldrh	r1, [r3, #0]
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	2300      	movs	r3, #0
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	0023      	movs	r3, r4
 8001dee:	f000 faf5 	bl	80023dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d194      	bne.n	8001d26 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	0018      	movs	r0, r3
 8001e04:	f000 f9ae 	bl	8002164 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e08:	1e03      	subs	r3, r0, #0
 8001e0a:	d001      	beq.n	8001e10 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e01a      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2220      	movs	r2, #32
 8001e16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	685a      	ldr	r2, [r3, #4]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	490c      	ldr	r1, [pc, #48]	@ (8001e54 <HAL_I2C_Mem_Read+0x264>)
 8001e24:	400a      	ands	r2, r1
 8001e26:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2241      	movs	r2, #65	@ 0x41
 8001e2c:	2120      	movs	r1, #32
 8001e2e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2242      	movs	r2, #66	@ 0x42
 8001e34:	2100      	movs	r1, #0
 8001e36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2240      	movs	r2, #64	@ 0x40
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e40:	2300      	movs	r3, #0
 8001e42:	e000      	b.n	8001e46 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001e44:	2302      	movs	r3, #2
  }
}
 8001e46:	0018      	movs	r0, r3
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	b007      	add	sp, #28
 8001e4c:	bd90      	pop	{r4, r7, pc}
 8001e4e:	46c0      	nop			@ (mov r8, r8)
 8001e50:	80002400 	.word	0x80002400
 8001e54:	fe00e800 	.word	0xfe00e800

08001e58 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001e58:	b5b0      	push	{r4, r5, r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af02      	add	r7, sp, #8
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	000c      	movs	r4, r1
 8001e62:	0010      	movs	r0, r2
 8001e64:	0019      	movs	r1, r3
 8001e66:	250a      	movs	r5, #10
 8001e68:	197b      	adds	r3, r7, r5
 8001e6a:	1c22      	adds	r2, r4, #0
 8001e6c:	801a      	strh	r2, [r3, #0]
 8001e6e:	2308      	movs	r3, #8
 8001e70:	18fb      	adds	r3, r7, r3
 8001e72:	1c02      	adds	r2, r0, #0
 8001e74:	801a      	strh	r2, [r3, #0]
 8001e76:	1dbb      	adds	r3, r7, #6
 8001e78:	1c0a      	adds	r2, r1, #0
 8001e7a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001e7c:	1dbb      	adds	r3, r7, #6
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	045c      	lsls	r4, r3, #17
 8001e86:	197b      	adds	r3, r7, r5
 8001e88:	8819      	ldrh	r1, [r3, #0]
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	4b23      	ldr	r3, [pc, #140]	@ (8001f1c <I2C_RequestMemoryWrite+0xc4>)
 8001e8e:	9300      	str	r3, [sp, #0]
 8001e90:	0023      	movs	r3, r4
 8001e92:	f000 faa3 	bl	80023dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e98:	6a39      	ldr	r1, [r7, #32]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f000 f91b 	bl	80020d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ea2:	1e03      	subs	r3, r0, #0
 8001ea4:	d001      	beq.n	8001eaa <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e033      	b.n	8001f12 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001eaa:	1dbb      	adds	r3, r7, #6
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d107      	bne.n	8001ec2 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001eb2:	2308      	movs	r3, #8
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ec0:	e019      	b.n	8001ef6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ec2:	2308      	movs	r3, #8
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	0a1b      	lsrs	r3, r3, #8
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	b2da      	uxtb	r2, r3
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed6:	6a39      	ldr	r1, [r7, #32]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	0018      	movs	r0, r3
 8001edc:	f000 f8fc 	bl	80020d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ee0:	1e03      	subs	r3, r0, #0
 8001ee2:	d001      	beq.n	8001ee8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e014      	b.n	8001f12 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ee8:	2308      	movs	r3, #8
 8001eea:	18fb      	adds	r3, r7, r3
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ef6:	6a3a      	ldr	r2, [r7, #32]
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	0013      	movs	r3, r2
 8001f00:	2200      	movs	r2, #0
 8001f02:	2180      	movs	r1, #128	@ 0x80
 8001f04:	f000 f890 	bl	8002028 <I2C_WaitOnFlagUntilTimeout>
 8001f08:	1e03      	subs	r3, r0, #0
 8001f0a:	d001      	beq.n	8001f10 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e000      	b.n	8001f12 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	0018      	movs	r0, r3
 8001f14:	46bd      	mov	sp, r7
 8001f16:	b004      	add	sp, #16
 8001f18:	bdb0      	pop	{r4, r5, r7, pc}
 8001f1a:	46c0      	nop			@ (mov r8, r8)
 8001f1c:	80002000 	.word	0x80002000

08001f20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001f20:	b5b0      	push	{r4, r5, r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af02      	add	r7, sp, #8
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	000c      	movs	r4, r1
 8001f2a:	0010      	movs	r0, r2
 8001f2c:	0019      	movs	r1, r3
 8001f2e:	250a      	movs	r5, #10
 8001f30:	197b      	adds	r3, r7, r5
 8001f32:	1c22      	adds	r2, r4, #0
 8001f34:	801a      	strh	r2, [r3, #0]
 8001f36:	2308      	movs	r3, #8
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	1c02      	adds	r2, r0, #0
 8001f3c:	801a      	strh	r2, [r3, #0]
 8001f3e:	1dbb      	adds	r3, r7, #6
 8001f40:	1c0a      	adds	r2, r1, #0
 8001f42:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f44:	1dbb      	adds	r3, r7, #6
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	197b      	adds	r3, r7, r5
 8001f4c:	8819      	ldrh	r1, [r3, #0]
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	4b23      	ldr	r3, [pc, #140]	@ (8001fe0 <I2C_RequestMemoryRead+0xc0>)
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	2300      	movs	r3, #0
 8001f56:	f000 fa41 	bl	80023dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f5c:	6a39      	ldr	r1, [r7, #32]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	0018      	movs	r0, r3
 8001f62:	f000 f8b9 	bl	80020d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f66:	1e03      	subs	r3, r0, #0
 8001f68:	d001      	beq.n	8001f6e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e033      	b.n	8001fd6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f6e:	1dbb      	adds	r3, r7, #6
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d107      	bne.n	8001f86 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f76:	2308      	movs	r3, #8
 8001f78:	18fb      	adds	r3, r7, r3
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f84:	e019      	b.n	8001fba <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f86:	2308      	movs	r3, #8
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f9a:	6a39      	ldr	r1, [r7, #32]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	f000 f89a 	bl	80020d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fa4:	1e03      	subs	r3, r0, #0
 8001fa6:	d001      	beq.n	8001fac <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e014      	b.n	8001fd6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fac:	2308      	movs	r3, #8
 8001fae:	18fb      	adds	r3, r7, r3
 8001fb0:	881b      	ldrh	r3, [r3, #0]
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001fba:	6a3a      	ldr	r2, [r7, #32]
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	0013      	movs	r3, r2
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	2140      	movs	r1, #64	@ 0x40
 8001fc8:	f000 f82e 	bl	8002028 <I2C_WaitOnFlagUntilTimeout>
 8001fcc:	1e03      	subs	r3, r0, #0
 8001fce:	d001      	beq.n	8001fd4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e000      	b.n	8001fd6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b004      	add	sp, #16
 8001fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8001fde:	46c0      	nop			@ (mov r8, r8)
 8001fe0:	80002000 	.word	0x80002000

08001fe4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d103      	bne.n	8002002 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2200      	movs	r2, #0
 8002000:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	2201      	movs	r2, #1
 800200a:	4013      	ands	r3, r2
 800200c:	2b01      	cmp	r3, #1
 800200e:	d007      	beq.n	8002020 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	699a      	ldr	r2, [r3, #24]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2101      	movs	r1, #1
 800201c:	430a      	orrs	r2, r1
 800201e:	619a      	str	r2, [r3, #24]
  }
}
 8002020:	46c0      	nop			@ (mov r8, r8)
 8002022:	46bd      	mov	sp, r7
 8002024:	b002      	add	sp, #8
 8002026:	bd80      	pop	{r7, pc}

08002028 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	1dfb      	adds	r3, r7, #7
 8002036:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002038:	e03a      	b.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	6839      	ldr	r1, [r7, #0]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	0018      	movs	r0, r3
 8002042:	f000 f8d3 	bl	80021ec <I2C_IsErrorOccurred>
 8002046:	1e03      	subs	r3, r0, #0
 8002048:	d001      	beq.n	800204e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e040      	b.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	3301      	adds	r3, #1
 8002052:	d02d      	beq.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002054:	f7ff f932 	bl	80012bc <HAL_GetTick>
 8002058:	0002      	movs	r2, r0
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	429a      	cmp	r2, r3
 8002062:	d302      	bcc.n	800206a <I2C_WaitOnFlagUntilTimeout+0x42>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d122      	bne.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	4013      	ands	r3, r2
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	425a      	negs	r2, r3
 800207a:	4153      	adcs	r3, r2
 800207c:	b2db      	uxtb	r3, r3
 800207e:	001a      	movs	r2, r3
 8002080:	1dfb      	adds	r3, r7, #7
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	429a      	cmp	r2, r3
 8002086:	d113      	bne.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208c:	2220      	movs	r2, #32
 800208e:	431a      	orrs	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2241      	movs	r2, #65	@ 0x41
 8002098:	2120      	movs	r1, #32
 800209a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2242      	movs	r2, #66	@ 0x42
 80020a0:	2100      	movs	r1, #0
 80020a2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2240      	movs	r2, #64	@ 0x40
 80020a8:	2100      	movs	r1, #0
 80020aa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e00f      	b.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	4013      	ands	r3, r2
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	425a      	negs	r2, r3
 80020c0:	4153      	adcs	r3, r2
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	001a      	movs	r2, r3
 80020c6:	1dfb      	adds	r3, r7, #7
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d0b5      	beq.n	800203a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	0018      	movs	r0, r3
 80020d2:	46bd      	mov	sp, r7
 80020d4:	b004      	add	sp, #16
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020e4:	e032      	b.n	800214c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68b9      	ldr	r1, [r7, #8]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	0018      	movs	r0, r3
 80020ee:	f000 f87d 	bl	80021ec <I2C_IsErrorOccurred>
 80020f2:	1e03      	subs	r3, r0, #0
 80020f4:	d001      	beq.n	80020fa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e030      	b.n	800215c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	3301      	adds	r3, #1
 80020fe:	d025      	beq.n	800214c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002100:	f7ff f8dc 	bl	80012bc <HAL_GetTick>
 8002104:	0002      	movs	r2, r0
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	429a      	cmp	r2, r3
 800210e:	d302      	bcc.n	8002116 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d11a      	bne.n	800214c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	2202      	movs	r2, #2
 800211e:	4013      	ands	r3, r2
 8002120:	2b02      	cmp	r3, #2
 8002122:	d013      	beq.n	800214c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002128:	2220      	movs	r2, #32
 800212a:	431a      	orrs	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2241      	movs	r2, #65	@ 0x41
 8002134:	2120      	movs	r1, #32
 8002136:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2242      	movs	r2, #66	@ 0x42
 800213c:	2100      	movs	r1, #0
 800213e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2240      	movs	r2, #64	@ 0x40
 8002144:	2100      	movs	r1, #0
 8002146:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e007      	b.n	800215c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	2202      	movs	r2, #2
 8002154:	4013      	ands	r3, r2
 8002156:	2b02      	cmp	r3, #2
 8002158:	d1c5      	bne.n	80020e6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	0018      	movs	r0, r3
 800215e:	46bd      	mov	sp, r7
 8002160:	b004      	add	sp, #16
 8002162:	bd80      	pop	{r7, pc}

08002164 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002170:	e02f      	b.n	80021d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	68b9      	ldr	r1, [r7, #8]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	0018      	movs	r0, r3
 800217a:	f000 f837 	bl	80021ec <I2C_IsErrorOccurred>
 800217e:	1e03      	subs	r3, r0, #0
 8002180:	d001      	beq.n	8002186 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e02d      	b.n	80021e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002186:	f7ff f899 	bl	80012bc <HAL_GetTick>
 800218a:	0002      	movs	r2, r0
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	68ba      	ldr	r2, [r7, #8]
 8002192:	429a      	cmp	r2, r3
 8002194:	d302      	bcc.n	800219c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d11a      	bne.n	80021d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	2220      	movs	r2, #32
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b20      	cmp	r3, #32
 80021a8:	d013      	beq.n	80021d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	2220      	movs	r2, #32
 80021b0:	431a      	orrs	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2241      	movs	r2, #65	@ 0x41
 80021ba:	2120      	movs	r1, #32
 80021bc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2242      	movs	r2, #66	@ 0x42
 80021c2:	2100      	movs	r1, #0
 80021c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2240      	movs	r2, #64	@ 0x40
 80021ca:	2100      	movs	r1, #0
 80021cc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e007      	b.n	80021e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	2220      	movs	r2, #32
 80021da:	4013      	ands	r3, r2
 80021dc:	2b20      	cmp	r3, #32
 80021de:	d1c8      	bne.n	8002172 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	0018      	movs	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	b004      	add	sp, #16
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08a      	sub	sp, #40	@ 0x28
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021f8:	2327      	movs	r3, #39	@ 0x27
 80021fa:	18fb      	adds	r3, r7, r3
 80021fc:	2200      	movs	r2, #0
 80021fe:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	2210      	movs	r2, #16
 8002214:	4013      	ands	r3, r2
 8002216:	d100      	bne.n	800221a <I2C_IsErrorOccurred+0x2e>
 8002218:	e079      	b.n	800230e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2210      	movs	r2, #16
 8002220:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002222:	e057      	b.n	80022d4 <I2C_IsErrorOccurred+0xe8>
 8002224:	2227      	movs	r2, #39	@ 0x27
 8002226:	18bb      	adds	r3, r7, r2
 8002228:	18ba      	adds	r2, r7, r2
 800222a:	7812      	ldrb	r2, [r2, #0]
 800222c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	3301      	adds	r3, #1
 8002232:	d04f      	beq.n	80022d4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002234:	f7ff f842 	bl	80012bc <HAL_GetTick>
 8002238:	0002      	movs	r2, r0
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	429a      	cmp	r2, r3
 8002242:	d302      	bcc.n	800224a <I2C_IsErrorOccurred+0x5e>
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d144      	bne.n	80022d4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	2380      	movs	r3, #128	@ 0x80
 8002252:	01db      	lsls	r3, r3, #7
 8002254:	4013      	ands	r3, r2
 8002256:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002258:	2013      	movs	r0, #19
 800225a:	183b      	adds	r3, r7, r0
 800225c:	68fa      	ldr	r2, [r7, #12]
 800225e:	2142      	movs	r1, #66	@ 0x42
 8002260:	5c52      	ldrb	r2, [r2, r1]
 8002262:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	2380      	movs	r3, #128	@ 0x80
 800226c:	021b      	lsls	r3, r3, #8
 800226e:	401a      	ands	r2, r3
 8002270:	2380      	movs	r3, #128	@ 0x80
 8002272:	021b      	lsls	r3, r3, #8
 8002274:	429a      	cmp	r2, r3
 8002276:	d126      	bne.n	80022c6 <I2C_IsErrorOccurred+0xda>
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	2380      	movs	r3, #128	@ 0x80
 800227c:	01db      	lsls	r3, r3, #7
 800227e:	429a      	cmp	r2, r3
 8002280:	d021      	beq.n	80022c6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002282:	183b      	adds	r3, r7, r0
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b20      	cmp	r3, #32
 8002288:	d01d      	beq.n	80022c6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2180      	movs	r1, #128	@ 0x80
 8002296:	01c9      	lsls	r1, r1, #7
 8002298:	430a      	orrs	r2, r1
 800229a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800229c:	f7ff f80e 	bl	80012bc <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022a4:	e00f      	b.n	80022c6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80022a6:	f7ff f809 	bl	80012bc <HAL_GetTick>
 80022aa:	0002      	movs	r2, r0
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b19      	cmp	r3, #25
 80022b2:	d908      	bls.n	80022c6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	2220      	movs	r2, #32
 80022b8:	4313      	orrs	r3, r2
 80022ba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80022bc:	2327      	movs	r3, #39	@ 0x27
 80022be:	18fb      	adds	r3, r7, r3
 80022c0:	2201      	movs	r2, #1
 80022c2:	701a      	strb	r2, [r3, #0]

              break;
 80022c4:	e006      	b.n	80022d4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	2220      	movs	r2, #32
 80022ce:	4013      	ands	r3, r2
 80022d0:	2b20      	cmp	r3, #32
 80022d2:	d1e8      	bne.n	80022a6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2220      	movs	r2, #32
 80022dc:	4013      	ands	r3, r2
 80022de:	2b20      	cmp	r3, #32
 80022e0:	d004      	beq.n	80022ec <I2C_IsErrorOccurred+0x100>
 80022e2:	2327      	movs	r3, #39	@ 0x27
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d09b      	beq.n	8002224 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80022ec:	2327      	movs	r3, #39	@ 0x27
 80022ee:	18fb      	adds	r3, r7, r3
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d103      	bne.n	80022fe <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2220      	movs	r2, #32
 80022fc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80022fe:	6a3b      	ldr	r3, [r7, #32]
 8002300:	2204      	movs	r2, #4
 8002302:	4313      	orrs	r3, r2
 8002304:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002306:	2327      	movs	r3, #39	@ 0x27
 8002308:	18fb      	adds	r3, r7, r3
 800230a:	2201      	movs	r2, #1
 800230c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	2380      	movs	r3, #128	@ 0x80
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4013      	ands	r3, r2
 800231e:	d00c      	beq.n	800233a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	2201      	movs	r2, #1
 8002324:	4313      	orrs	r3, r2
 8002326:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2280      	movs	r2, #128	@ 0x80
 800232e:	0052      	lsls	r2, r2, #1
 8002330:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002332:	2327      	movs	r3, #39	@ 0x27
 8002334:	18fb      	adds	r3, r7, r3
 8002336:	2201      	movs	r2, #1
 8002338:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	2380      	movs	r3, #128	@ 0x80
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	4013      	ands	r3, r2
 8002342:	d00c      	beq.n	800235e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002344:	6a3b      	ldr	r3, [r7, #32]
 8002346:	2208      	movs	r2, #8
 8002348:	4313      	orrs	r3, r2
 800234a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2280      	movs	r2, #128	@ 0x80
 8002352:	00d2      	lsls	r2, r2, #3
 8002354:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002356:	2327      	movs	r3, #39	@ 0x27
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	2201      	movs	r2, #1
 800235c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4013      	ands	r3, r2
 8002366:	d00c      	beq.n	8002382 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	2202      	movs	r2, #2
 800236c:	4313      	orrs	r3, r2
 800236e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2280      	movs	r2, #128	@ 0x80
 8002376:	0092      	lsls	r2, r2, #2
 8002378:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800237a:	2327      	movs	r3, #39	@ 0x27
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002382:	2327      	movs	r3, #39	@ 0x27
 8002384:	18fb      	adds	r3, r7, r3
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d01d      	beq.n	80023c8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	0018      	movs	r0, r3
 8002390:	f7ff fe28 	bl	8001fe4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	490e      	ldr	r1, [pc, #56]	@ (80023d8 <I2C_IsErrorOccurred+0x1ec>)
 80023a0:	400a      	ands	r2, r1
 80023a2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023a8:	6a3b      	ldr	r3, [r7, #32]
 80023aa:	431a      	orrs	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2241      	movs	r2, #65	@ 0x41
 80023b4:	2120      	movs	r1, #32
 80023b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2242      	movs	r2, #66	@ 0x42
 80023bc:	2100      	movs	r1, #0
 80023be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2240      	movs	r2, #64	@ 0x40
 80023c4:	2100      	movs	r1, #0
 80023c6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80023c8:	2327      	movs	r3, #39	@ 0x27
 80023ca:	18fb      	adds	r3, r7, r3
 80023cc:	781b      	ldrb	r3, [r3, #0]
}
 80023ce:	0018      	movs	r0, r3
 80023d0:	46bd      	mov	sp, r7
 80023d2:	b00a      	add	sp, #40	@ 0x28
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	46c0      	nop			@ (mov r8, r8)
 80023d8:	fe00e800 	.word	0xfe00e800

080023dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	0008      	movs	r0, r1
 80023e6:	0011      	movs	r1, r2
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	240a      	movs	r4, #10
 80023ec:	193b      	adds	r3, r7, r4
 80023ee:	1c02      	adds	r2, r0, #0
 80023f0:	801a      	strh	r2, [r3, #0]
 80023f2:	2009      	movs	r0, #9
 80023f4:	183b      	adds	r3, r7, r0
 80023f6:	1c0a      	adds	r2, r1, #0
 80023f8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80023fa:	193b      	adds	r3, r7, r4
 80023fc:	881b      	ldrh	r3, [r3, #0]
 80023fe:	059b      	lsls	r3, r3, #22
 8002400:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002402:	183b      	adds	r3, r7, r0
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	0419      	lsls	r1, r3, #16
 8002408:	23ff      	movs	r3, #255	@ 0xff
 800240a:	041b      	lsls	r3, r3, #16
 800240c:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800240e:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002416:	4313      	orrs	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	085b      	lsrs	r3, r3, #1
 800241c:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002426:	0d51      	lsrs	r1, r2, #21
 8002428:	2280      	movs	r2, #128	@ 0x80
 800242a:	00d2      	lsls	r2, r2, #3
 800242c:	400a      	ands	r2, r1
 800242e:	4907      	ldr	r1, [pc, #28]	@ (800244c <I2C_TransferConfig+0x70>)
 8002430:	430a      	orrs	r2, r1
 8002432:	43d2      	mvns	r2, r2
 8002434:	401a      	ands	r2, r3
 8002436:	0011      	movs	r1, r2
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	430a      	orrs	r2, r1
 8002440:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b007      	add	sp, #28
 8002448:	bd90      	pop	{r4, r7, pc}
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	03ff63ff 	.word	0x03ff63ff

08002450 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2241      	movs	r2, #65	@ 0x41
 800245e:	5c9b      	ldrb	r3, [r3, r2]
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b20      	cmp	r3, #32
 8002464:	d138      	bne.n	80024d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2240      	movs	r2, #64	@ 0x40
 800246a:	5c9b      	ldrb	r3, [r3, r2]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002470:	2302      	movs	r3, #2
 8002472:	e032      	b.n	80024da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2240      	movs	r2, #64	@ 0x40
 8002478:	2101      	movs	r1, #1
 800247a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2241      	movs	r2, #65	@ 0x41
 8002480:	2124      	movs	r1, #36	@ 0x24
 8002482:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2101      	movs	r1, #1
 8002490:	438a      	bics	r2, r1
 8002492:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4911      	ldr	r1, [pc, #68]	@ (80024e4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80024a0:	400a      	ands	r2, r1
 80024a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6819      	ldr	r1, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	430a      	orrs	r2, r1
 80024b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2101      	movs	r1, #1
 80024c0:	430a      	orrs	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2241      	movs	r2, #65	@ 0x41
 80024c8:	2120      	movs	r1, #32
 80024ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2240      	movs	r2, #64	@ 0x40
 80024d0:	2100      	movs	r1, #0
 80024d2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	e000      	b.n	80024da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80024d8:	2302      	movs	r3, #2
  }
}
 80024da:	0018      	movs	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	b002      	add	sp, #8
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	46c0      	nop			@ (mov r8, r8)
 80024e4:	ffffefff 	.word	0xffffefff

080024e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2241      	movs	r2, #65	@ 0x41
 80024f6:	5c9b      	ldrb	r3, [r3, r2]
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b20      	cmp	r3, #32
 80024fc:	d139      	bne.n	8002572 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2240      	movs	r2, #64	@ 0x40
 8002502:	5c9b      	ldrb	r3, [r3, r2]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d101      	bne.n	800250c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002508:	2302      	movs	r3, #2
 800250a:	e033      	b.n	8002574 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2240      	movs	r2, #64	@ 0x40
 8002510:	2101      	movs	r1, #1
 8002512:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2241      	movs	r2, #65	@ 0x41
 8002518:	2124      	movs	r1, #36	@ 0x24
 800251a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2101      	movs	r1, #1
 8002528:	438a      	bics	r2, r1
 800252a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4a11      	ldr	r2, [pc, #68]	@ (800257c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002538:	4013      	ands	r3, r2
 800253a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	021b      	lsls	r3, r3, #8
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2101      	movs	r1, #1
 800255a:	430a      	orrs	r2, r1
 800255c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2241      	movs	r2, #65	@ 0x41
 8002562:	2120      	movs	r1, #32
 8002564:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2240      	movs	r2, #64	@ 0x40
 800256a:	2100      	movs	r1, #0
 800256c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800256e:	2300      	movs	r3, #0
 8002570:	e000      	b.n	8002574 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002572:	2302      	movs	r3, #2
  }
}
 8002574:	0018      	movs	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	b004      	add	sp, #16
 800257a:	bd80      	pop	{r7, pc}
 800257c:	fffff0ff 	.word	0xfffff0ff

08002580 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e1d0      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2201      	movs	r2, #1
 8002598:	4013      	ands	r3, r2
 800259a:	d100      	bne.n	800259e <HAL_RCC_OscConfig+0x1e>
 800259c:	e069      	b.n	8002672 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800259e:	4bc8      	ldr	r3, [pc, #800]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	2238      	movs	r2, #56	@ 0x38
 80025a4:	4013      	ands	r3, r2
 80025a6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d105      	bne.n	80025ba <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d15d      	bne.n	8002672 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e1bc      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	2380      	movs	r3, #128	@ 0x80
 80025c0:	025b      	lsls	r3, r3, #9
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d107      	bne.n	80025d6 <HAL_RCC_OscConfig+0x56>
 80025c6:	4bbe      	ldr	r3, [pc, #760]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	4bbd      	ldr	r3, [pc, #756]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80025cc:	2180      	movs	r1, #128	@ 0x80
 80025ce:	0249      	lsls	r1, r1, #9
 80025d0:	430a      	orrs	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	e020      	b.n	8002618 <HAL_RCC_OscConfig+0x98>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	23a0      	movs	r3, #160	@ 0xa0
 80025dc:	02db      	lsls	r3, r3, #11
 80025de:	429a      	cmp	r2, r3
 80025e0:	d10e      	bne.n	8002600 <HAL_RCC_OscConfig+0x80>
 80025e2:	4bb7      	ldr	r3, [pc, #732]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	4bb6      	ldr	r3, [pc, #728]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80025e8:	2180      	movs	r1, #128	@ 0x80
 80025ea:	02c9      	lsls	r1, r1, #11
 80025ec:	430a      	orrs	r2, r1
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	4bb3      	ldr	r3, [pc, #716]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	4bb2      	ldr	r3, [pc, #712]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80025f6:	2180      	movs	r1, #128	@ 0x80
 80025f8:	0249      	lsls	r1, r1, #9
 80025fa:	430a      	orrs	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	e00b      	b.n	8002618 <HAL_RCC_OscConfig+0x98>
 8002600:	4baf      	ldr	r3, [pc, #700]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4bae      	ldr	r3, [pc, #696]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002606:	49af      	ldr	r1, [pc, #700]	@ (80028c4 <HAL_RCC_OscConfig+0x344>)
 8002608:	400a      	ands	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	4bac      	ldr	r3, [pc, #688]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4bab      	ldr	r3, [pc, #684]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002612:	49ad      	ldr	r1, [pc, #692]	@ (80028c8 <HAL_RCC_OscConfig+0x348>)
 8002614:	400a      	ands	r2, r1
 8002616:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d014      	beq.n	800264a <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002620:	f7fe fe4c 	bl	80012bc <HAL_GetTick>
 8002624:	0003      	movs	r3, r0
 8002626:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800262a:	f7fe fe47 	bl	80012bc <HAL_GetTick>
 800262e:	0002      	movs	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b64      	cmp	r3, #100	@ 0x64
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e17b      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800263c:	4ba0      	ldr	r3, [pc, #640]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	2380      	movs	r3, #128	@ 0x80
 8002642:	029b      	lsls	r3, r3, #10
 8002644:	4013      	ands	r3, r2
 8002646:	d0f0      	beq.n	800262a <HAL_RCC_OscConfig+0xaa>
 8002648:	e013      	b.n	8002672 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264a:	f7fe fe37 	bl	80012bc <HAL_GetTick>
 800264e:	0003      	movs	r3, r0
 8002650:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002654:	f7fe fe32 	bl	80012bc <HAL_GetTick>
 8002658:	0002      	movs	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b64      	cmp	r3, #100	@ 0x64
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e166      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002666:	4b96      	ldr	r3, [pc, #600]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	2380      	movs	r3, #128	@ 0x80
 800266c:	029b      	lsls	r3, r3, #10
 800266e:	4013      	ands	r3, r2
 8002670:	d1f0      	bne.n	8002654 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2202      	movs	r2, #2
 8002678:	4013      	ands	r3, r2
 800267a:	d100      	bne.n	800267e <HAL_RCC_OscConfig+0xfe>
 800267c:	e086      	b.n	800278c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800267e:	4b90      	ldr	r3, [pc, #576]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2238      	movs	r2, #56	@ 0x38
 8002684:	4013      	ands	r3, r2
 8002686:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d12f      	bne.n	80026ee <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e14c      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269a:	4b89      	ldr	r3, [pc, #548]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	4a8b      	ldr	r2, [pc, #556]	@ (80028cc <HAL_RCC_OscConfig+0x34c>)
 80026a0:	4013      	ands	r3, r2
 80026a2:	0019      	movs	r1, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	021a      	lsls	r2, r3, #8
 80026aa:	4b85      	ldr	r3, [pc, #532]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80026ac:	430a      	orrs	r2, r1
 80026ae:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d112      	bne.n	80026dc <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80026b6:	4b82      	ldr	r3, [pc, #520]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a85      	ldr	r2, [pc, #532]	@ (80028d0 <HAL_RCC_OscConfig+0x350>)
 80026bc:	4013      	ands	r3, r2
 80026be:	0019      	movs	r1, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	691a      	ldr	r2, [r3, #16]
 80026c4:	4b7e      	ldr	r3, [pc, #504]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80026c6:	430a      	orrs	r2, r1
 80026c8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80026ca:	4b7d      	ldr	r3, [pc, #500]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	0adb      	lsrs	r3, r3, #11
 80026d0:	2207      	movs	r2, #7
 80026d2:	4013      	ands	r3, r2
 80026d4:	4a7f      	ldr	r2, [pc, #508]	@ (80028d4 <HAL_RCC_OscConfig+0x354>)
 80026d6:	40da      	lsrs	r2, r3
 80026d8:	4b7f      	ldr	r3, [pc, #508]	@ (80028d8 <HAL_RCC_OscConfig+0x358>)
 80026da:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026dc:	4b7f      	ldr	r3, [pc, #508]	@ (80028dc <HAL_RCC_OscConfig+0x35c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	0018      	movs	r0, r3
 80026e2:	f7fe fd8f 	bl	8001204 <HAL_InitTick>
 80026e6:	1e03      	subs	r3, r0, #0
 80026e8:	d050      	beq.n	800278c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e122      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d030      	beq.n	8002758 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80026f6:	4b72      	ldr	r3, [pc, #456]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a75      	ldr	r2, [pc, #468]	@ (80028d0 <HAL_RCC_OscConfig+0x350>)
 80026fc:	4013      	ands	r3, r2
 80026fe:	0019      	movs	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	4b6e      	ldr	r3, [pc, #440]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002706:	430a      	orrs	r2, r1
 8002708:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800270a:	4b6d      	ldr	r3, [pc, #436]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	4b6c      	ldr	r3, [pc, #432]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002710:	2180      	movs	r1, #128	@ 0x80
 8002712:	0049      	lsls	r1, r1, #1
 8002714:	430a      	orrs	r2, r1
 8002716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002718:	f7fe fdd0 	bl	80012bc <HAL_GetTick>
 800271c:	0003      	movs	r3, r0
 800271e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002722:	f7fe fdcb 	bl	80012bc <HAL_GetTick>
 8002726:	0002      	movs	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e0ff      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002734:	4b62      	ldr	r3, [pc, #392]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	2380      	movs	r3, #128	@ 0x80
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	4013      	ands	r3, r2
 800273e:	d0f0      	beq.n	8002722 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002740:	4b5f      	ldr	r3, [pc, #380]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4a61      	ldr	r2, [pc, #388]	@ (80028cc <HAL_RCC_OscConfig+0x34c>)
 8002746:	4013      	ands	r3, r2
 8002748:	0019      	movs	r1, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	021a      	lsls	r2, r3, #8
 8002750:	4b5b      	ldr	r3, [pc, #364]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002752:	430a      	orrs	r2, r1
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	e019      	b.n	800278c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002758:	4b59      	ldr	r3, [pc, #356]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	4b58      	ldr	r3, [pc, #352]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800275e:	4960      	ldr	r1, [pc, #384]	@ (80028e0 <HAL_RCC_OscConfig+0x360>)
 8002760:	400a      	ands	r2, r1
 8002762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002764:	f7fe fdaa 	bl	80012bc <HAL_GetTick>
 8002768:	0003      	movs	r3, r0
 800276a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800276e:	f7fe fda5 	bl	80012bc <HAL_GetTick>
 8002772:	0002      	movs	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e0d9      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002780:	4b4f      	ldr	r3, [pc, #316]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	2380      	movs	r3, #128	@ 0x80
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	4013      	ands	r3, r2
 800278a:	d1f0      	bne.n	800276e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2208      	movs	r2, #8
 8002792:	4013      	ands	r3, r2
 8002794:	d042      	beq.n	800281c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002796:	4b4a      	ldr	r3, [pc, #296]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2238      	movs	r2, #56	@ 0x38
 800279c:	4013      	ands	r3, r2
 800279e:	2b18      	cmp	r3, #24
 80027a0:	d105      	bne.n	80027ae <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d138      	bne.n	800281c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e0c2      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d019      	beq.n	80027ea <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80027b6:	4b42      	ldr	r3, [pc, #264]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80027b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027ba:	4b41      	ldr	r3, [pc, #260]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80027bc:	2101      	movs	r1, #1
 80027be:	430a      	orrs	r2, r1
 80027c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fd7b 	bl	80012bc <HAL_GetTick>
 80027c6:	0003      	movs	r3, r0
 80027c8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80027cc:	f7fe fd76 	bl	80012bc <HAL_GetTick>
 80027d0:	0002      	movs	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e0aa      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80027de:	4b38      	ldr	r3, [pc, #224]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80027e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027e2:	2202      	movs	r2, #2
 80027e4:	4013      	ands	r3, r2
 80027e6:	d0f1      	beq.n	80027cc <HAL_RCC_OscConfig+0x24c>
 80027e8:	e018      	b.n	800281c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80027ea:	4b35      	ldr	r3, [pc, #212]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80027ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027ee:	4b34      	ldr	r3, [pc, #208]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 80027f0:	2101      	movs	r1, #1
 80027f2:	438a      	bics	r2, r1
 80027f4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f6:	f7fe fd61 	bl	80012bc <HAL_GetTick>
 80027fa:	0003      	movs	r3, r0
 80027fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002800:	f7fe fd5c 	bl	80012bc <HAL_GetTick>
 8002804:	0002      	movs	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e090      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002812:	4b2b      	ldr	r3, [pc, #172]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002816:	2202      	movs	r2, #2
 8002818:	4013      	ands	r3, r2
 800281a:	d1f1      	bne.n	8002800 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2204      	movs	r2, #4
 8002822:	4013      	ands	r3, r2
 8002824:	d100      	bne.n	8002828 <HAL_RCC_OscConfig+0x2a8>
 8002826:	e084      	b.n	8002932 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002828:	230f      	movs	r3, #15
 800282a:	18fb      	adds	r3, r7, r3
 800282c:	2200      	movs	r2, #0
 800282e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002830:	4b23      	ldr	r3, [pc, #140]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	2238      	movs	r2, #56	@ 0x38
 8002836:	4013      	ands	r3, r2
 8002838:	2b20      	cmp	r3, #32
 800283a:	d106      	bne.n	800284a <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d000      	beq.n	8002846 <HAL_RCC_OscConfig+0x2c6>
 8002844:	e075      	b.n	8002932 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e074      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d106      	bne.n	8002860 <HAL_RCC_OscConfig+0x2e0>
 8002852:	4b1b      	ldr	r3, [pc, #108]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002854:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002856:	4b1a      	ldr	r3, [pc, #104]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002858:	2101      	movs	r1, #1
 800285a:	430a      	orrs	r2, r1
 800285c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800285e:	e01c      	b.n	800289a <HAL_RCC_OscConfig+0x31a>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2b05      	cmp	r3, #5
 8002866:	d10c      	bne.n	8002882 <HAL_RCC_OscConfig+0x302>
 8002868:	4b15      	ldr	r3, [pc, #84]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800286a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800286c:	4b14      	ldr	r3, [pc, #80]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800286e:	2104      	movs	r1, #4
 8002870:	430a      	orrs	r2, r1
 8002872:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002874:	4b12      	ldr	r3, [pc, #72]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002876:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002878:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 800287a:	2101      	movs	r1, #1
 800287c:	430a      	orrs	r2, r1
 800287e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002880:	e00b      	b.n	800289a <HAL_RCC_OscConfig+0x31a>
 8002882:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002884:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002886:	4b0e      	ldr	r3, [pc, #56]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002888:	2101      	movs	r1, #1
 800288a:	438a      	bics	r2, r1
 800288c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800288e:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002890:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002892:	4b0b      	ldr	r3, [pc, #44]	@ (80028c0 <HAL_RCC_OscConfig+0x340>)
 8002894:	2104      	movs	r1, #4
 8002896:	438a      	bics	r2, r1
 8002898:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d028      	beq.n	80028f4 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a2:	f7fe fd0b 	bl	80012bc <HAL_GetTick>
 80028a6:	0003      	movs	r3, r0
 80028a8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80028aa:	e01d      	b.n	80028e8 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ac:	f7fe fd06 	bl	80012bc <HAL_GetTick>
 80028b0:	0002      	movs	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	4a0b      	ldr	r2, [pc, #44]	@ (80028e4 <HAL_RCC_OscConfig+0x364>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d915      	bls.n	80028e8 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e039      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
 80028c0:	40021000 	.word	0x40021000
 80028c4:	fffeffff 	.word	0xfffeffff
 80028c8:	fffbffff 	.word	0xfffbffff
 80028cc:	ffff80ff 	.word	0xffff80ff
 80028d0:	ffffc7ff 	.word	0xffffc7ff
 80028d4:	02dc6c00 	.word	0x02dc6c00
 80028d8:	20000004 	.word	0x20000004
 80028dc:	20000008 	.word	0x20000008
 80028e0:	fffffeff 	.word	0xfffffeff
 80028e4:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80028e8:	4b14      	ldr	r3, [pc, #80]	@ (800293c <HAL_RCC_OscConfig+0x3bc>)
 80028ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ec:	2202      	movs	r2, #2
 80028ee:	4013      	ands	r3, r2
 80028f0:	d0dc      	beq.n	80028ac <HAL_RCC_OscConfig+0x32c>
 80028f2:	e013      	b.n	800291c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f4:	f7fe fce2 	bl	80012bc <HAL_GetTick>
 80028f8:	0003      	movs	r3, r0
 80028fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80028fc:	e009      	b.n	8002912 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fe:	f7fe fcdd 	bl	80012bc <HAL_GetTick>
 8002902:	0002      	movs	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	4a0d      	ldr	r2, [pc, #52]	@ (8002940 <HAL_RCC_OscConfig+0x3c0>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e010      	b.n	8002934 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002912:	4b0a      	ldr	r3, [pc, #40]	@ (800293c <HAL_RCC_OscConfig+0x3bc>)
 8002914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002916:	2202      	movs	r2, #2
 8002918:	4013      	ands	r3, r2
 800291a:	d1f0      	bne.n	80028fe <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800291c:	230f      	movs	r3, #15
 800291e:	18fb      	adds	r3, r7, r3
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d105      	bne.n	8002932 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002926:	4b05      	ldr	r3, [pc, #20]	@ (800293c <HAL_RCC_OscConfig+0x3bc>)
 8002928:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800292a:	4b04      	ldr	r3, [pc, #16]	@ (800293c <HAL_RCC_OscConfig+0x3bc>)
 800292c:	4905      	ldr	r1, [pc, #20]	@ (8002944 <HAL_RCC_OscConfig+0x3c4>)
 800292e:	400a      	ands	r2, r1
 8002930:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	0018      	movs	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	b006      	add	sp, #24
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40021000 	.word	0x40021000
 8002940:	00001388 	.word	0x00001388
 8002944:	efffffff 	.word	0xefffffff

08002948 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0df      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800295c:	4b71      	ldr	r3, [pc, #452]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2207      	movs	r2, #7
 8002962:	4013      	ands	r3, r2
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d91e      	bls.n	80029a8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296a:	4b6e      	ldr	r3, [pc, #440]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2207      	movs	r2, #7
 8002970:	4393      	bics	r3, r2
 8002972:	0019      	movs	r1, r3
 8002974:	4b6b      	ldr	r3, [pc, #428]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800297c:	f7fe fc9e 	bl	80012bc <HAL_GetTick>
 8002980:	0003      	movs	r3, r0
 8002982:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002984:	e009      	b.n	800299a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002986:	f7fe fc99 	bl	80012bc <HAL_GetTick>
 800298a:	0002      	movs	r2, r0
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	4a65      	ldr	r2, [pc, #404]	@ (8002b28 <HAL_RCC_ClockConfig+0x1e0>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d901      	bls.n	800299a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e0c0      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800299a:	4b62      	ldr	r3, [pc, #392]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2207      	movs	r2, #7
 80029a0:	4013      	ands	r3, r2
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d1ee      	bne.n	8002986 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2202      	movs	r2, #2
 80029ae:	4013      	ands	r3, r2
 80029b0:	d017      	beq.n	80029e2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2204      	movs	r2, #4
 80029b8:	4013      	ands	r3, r2
 80029ba:	d008      	beq.n	80029ce <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80029bc:	4b5b      	ldr	r3, [pc, #364]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	4a5b      	ldr	r2, [pc, #364]	@ (8002b30 <HAL_RCC_ClockConfig+0x1e8>)
 80029c2:	401a      	ands	r2, r3
 80029c4:	4b59      	ldr	r3, [pc, #356]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 80029c6:	21b0      	movs	r1, #176	@ 0xb0
 80029c8:	0109      	lsls	r1, r1, #4
 80029ca:	430a      	orrs	r2, r1
 80029cc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029ce:	4b57      	ldr	r3, [pc, #348]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4a58      	ldr	r2, [pc, #352]	@ (8002b34 <HAL_RCC_ClockConfig+0x1ec>)
 80029d4:	4013      	ands	r3, r2
 80029d6:	0019      	movs	r1, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	4b53      	ldr	r3, [pc, #332]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 80029de:	430a      	orrs	r2, r1
 80029e0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2201      	movs	r2, #1
 80029e8:	4013      	ands	r3, r2
 80029ea:	d04b      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d107      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029f4:	4b4d      	ldr	r3, [pc, #308]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	2380      	movs	r3, #128	@ 0x80
 80029fa:	029b      	lsls	r3, r3, #10
 80029fc:	4013      	ands	r3, r2
 80029fe:	d11f      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e08b      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d107      	bne.n	8002a1c <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a0c:	4b47      	ldr	r3, [pc, #284]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	2380      	movs	r3, #128	@ 0x80
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	4013      	ands	r3, r2
 8002a16:	d113      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e07f      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d106      	bne.n	8002a32 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002a24:	4b41      	ldr	r3, [pc, #260]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a28:	2202      	movs	r2, #2
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d108      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e074      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002a32:	4b3e      	ldr	r3, [pc, #248]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a36:	2202      	movs	r2, #2
 8002a38:	4013      	ands	r3, r2
 8002a3a:	d101      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e06d      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a40:	4b3a      	ldr	r3, [pc, #232]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	2207      	movs	r2, #7
 8002a46:	4393      	bics	r3, r2
 8002a48:	0019      	movs	r1, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	4b37      	ldr	r3, [pc, #220]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002a50:	430a      	orrs	r2, r1
 8002a52:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a54:	f7fe fc32 	bl	80012bc <HAL_GetTick>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5c:	e009      	b.n	8002a72 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002a5e:	f7fe fc2d 	bl	80012bc <HAL_GetTick>
 8002a62:	0002      	movs	r2, r0
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	4a2f      	ldr	r2, [pc, #188]	@ (8002b28 <HAL_RCC_ClockConfig+0x1e0>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e054      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a72:	4b2e      	ldr	r3, [pc, #184]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	2238      	movs	r2, #56	@ 0x38
 8002a78:	401a      	ands	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d1ec      	bne.n	8002a5e <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a84:	4b27      	ldr	r3, [pc, #156]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2207      	movs	r2, #7
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d21e      	bcs.n	8002ad0 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a92:	4b24      	ldr	r3, [pc, #144]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2207      	movs	r2, #7
 8002a98:	4393      	bics	r3, r2
 8002a9a:	0019      	movs	r1, r3
 8002a9c:	4b21      	ldr	r3, [pc, #132]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002aa4:	f7fe fc0a 	bl	80012bc <HAL_GetTick>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002aac:	e009      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002aae:	f7fe fc05 	bl	80012bc <HAL_GetTick>
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b28 <HAL_RCC_ClockConfig+0x1e0>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e02c      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ac2:	4b18      	ldr	r3, [pc, #96]	@ (8002b24 <HAL_RCC_ClockConfig+0x1dc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2207      	movs	r2, #7
 8002ac8:	4013      	ands	r3, r2
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d1ee      	bne.n	8002aae <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d009      	beq.n	8002aee <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002ada:	4b14      	ldr	r3, [pc, #80]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	4a16      	ldr	r2, [pc, #88]	@ (8002b38 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	0019      	movs	r1, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691a      	ldr	r2, [r3, #16]
 8002ae8:	4b10      	ldr	r3, [pc, #64]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002aea:	430a      	orrs	r2, r1
 8002aec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002aee:	f000 f82b 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8002af2:	0001      	movs	r1, r0
 8002af4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b2c <HAL_RCC_ClockConfig+0x1e4>)
 8002af6:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002af8:	0a1b      	lsrs	r3, r3, #8
 8002afa:	220f      	movs	r2, #15
 8002afc:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002afe:	4b0f      	ldr	r3, [pc, #60]	@ (8002b3c <HAL_RCC_ClockConfig+0x1f4>)
 8002b00:	0092      	lsls	r2, r2, #2
 8002b02:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002b04:	221f      	movs	r2, #31
 8002b06:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002b08:	000a      	movs	r2, r1
 8002b0a:	40da      	lsrs	r2, r3
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b40 <HAL_RCC_ClockConfig+0x1f8>)
 8002b0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002b10:	4b0c      	ldr	r3, [pc, #48]	@ (8002b44 <HAL_RCC_ClockConfig+0x1fc>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	0018      	movs	r0, r3
 8002b16:	f7fe fb75 	bl	8001204 <HAL_InitTick>
 8002b1a:	0003      	movs	r3, r0
}
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	b004      	add	sp, #16
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40022000 	.word	0x40022000
 8002b28:	00001388 	.word	0x00001388
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	ffff84ff 	.word	0xffff84ff
 8002b34:	fffff0ff 	.word	0xfffff0ff
 8002b38:	ffff8fff 	.word	0xffff8fff
 8002b3c:	08005d7c 	.word	0x08005d7c
 8002b40:	20000004 	.word	0x20000004
 8002b44:	20000008 	.word	0x20000008

08002b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	2238      	movs	r2, #56	@ 0x38
 8002b54:	4013      	ands	r3, r2
 8002b56:	d10f      	bne.n	8002b78 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002b58:	4b19      	ldr	r3, [pc, #100]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0adb      	lsrs	r3, r3, #11
 8002b5e:	2207      	movs	r2, #7
 8002b60:	4013      	ands	r3, r2
 8002b62:	2201      	movs	r2, #1
 8002b64:	409a      	lsls	r2, r3
 8002b66:	0013      	movs	r3, r2
 8002b68:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002b6a:	6839      	ldr	r1, [r7, #0]
 8002b6c:	4815      	ldr	r0, [pc, #84]	@ (8002bc4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002b6e:	f7fd fadd 	bl	800012c <__udivsi3>
 8002b72:	0003      	movs	r3, r0
 8002b74:	607b      	str	r3, [r7, #4]
 8002b76:	e01e      	b.n	8002bb6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b78:	4b11      	ldr	r3, [pc, #68]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2238      	movs	r2, #56	@ 0x38
 8002b7e:	4013      	ands	r3, r2
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d102      	bne.n	8002b8a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b84:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002b86:	607b      	str	r3, [r7, #4]
 8002b88:	e015      	b.n	8002bb6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	2238      	movs	r2, #56	@ 0x38
 8002b90:	4013      	ands	r3, r2
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d103      	bne.n	8002b9e <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002b96:	2380      	movs	r3, #128	@ 0x80
 8002b98:	021b      	lsls	r3, r3, #8
 8002b9a:	607b      	str	r3, [r7, #4]
 8002b9c:	e00b      	b.n	8002bb6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002b9e:	4b08      	ldr	r3, [pc, #32]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	2238      	movs	r2, #56	@ 0x38
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	2b18      	cmp	r3, #24
 8002ba8:	d103      	bne.n	8002bb2 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002baa:	23fa      	movs	r3, #250	@ 0xfa
 8002bac:	01db      	lsls	r3, r3, #7
 8002bae:	607b      	str	r3, [r7, #4]
 8002bb0:	e001      	b.n	8002bb6 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002bb6:	687b      	ldr	r3, [r7, #4]
}
 8002bb8:	0018      	movs	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b002      	add	sp, #8
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	02dc6c00 	.word	0x02dc6c00

08002bc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002bcc:	f7ff ffbc 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8002bd0:	0001      	movs	r1, r0
 8002bd2:	4b09      	ldr	r3, [pc, #36]	@ (8002bf8 <HAL_RCC_GetHCLKFreq+0x30>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002bd6:	0a1b      	lsrs	r3, r3, #8
 8002bd8:	220f      	movs	r2, #15
 8002bda:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002bdc:	4b07      	ldr	r3, [pc, #28]	@ (8002bfc <HAL_RCC_GetHCLKFreq+0x34>)
 8002bde:	0092      	lsls	r2, r2, #2
 8002be0:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002be2:	221f      	movs	r2, #31
 8002be4:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002be6:	000a      	movs	r2, r1
 8002be8:	40da      	lsrs	r2, r3
 8002bea:	4b05      	ldr	r3, [pc, #20]	@ (8002c00 <HAL_RCC_GetHCLKFreq+0x38>)
 8002bec:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002bee:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <HAL_RCC_GetHCLKFreq+0x38>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
}
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	08005d7c 	.word	0x08005d7c
 8002c00:	20000004 	.word	0x20000004

08002c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002c08:	f7ff ffde 	bl	8002bc8 <HAL_RCC_GetHCLKFreq>
 8002c0c:	0001      	movs	r1, r0
 8002c0e:	4b07      	ldr	r3, [pc, #28]	@ (8002c2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	0b1b      	lsrs	r3, r3, #12
 8002c14:	2207      	movs	r2, #7
 8002c16:	401a      	ands	r2, r3
 8002c18:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002c1a:	0092      	lsls	r2, r2, #2
 8002c1c:	58d3      	ldr	r3, [r2, r3]
 8002c1e:	221f      	movs	r2, #31
 8002c20:	4013      	ands	r3, r2
 8002c22:	40d9      	lsrs	r1, r3
 8002c24:	000b      	movs	r3, r1
}
 8002c26:	0018      	movs	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	08005dbc 	.word	0x08005dbc

08002c34 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002c3c:	2313      	movs	r3, #19
 8002c3e:	18fb      	adds	r3, r7, r3
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c44:	2312      	movs	r3, #18
 8002c46:	18fb      	adds	r3, r7, r3
 8002c48:	2200      	movs	r2, #0
 8002c4a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2240      	movs	r2, #64	@ 0x40
 8002c52:	4013      	ands	r3, r2
 8002c54:	d100      	bne.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002c56:	e079      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c58:	2011      	movs	r0, #17
 8002c5a:	183b      	adds	r3, r7, r0
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c60:	4b63      	ldr	r3, [pc, #396]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c64:	2380      	movs	r3, #128	@ 0x80
 8002c66:	055b      	lsls	r3, r3, #21
 8002c68:	4013      	ands	r3, r2
 8002c6a:	d110      	bne.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c6c:	4b60      	ldr	r3, [pc, #384]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c70:	4b5f      	ldr	r3, [pc, #380]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c72:	2180      	movs	r1, #128	@ 0x80
 8002c74:	0549      	lsls	r1, r1, #21
 8002c76:	430a      	orrs	r2, r1
 8002c78:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c7a:	4b5d      	ldr	r3, [pc, #372]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c7e:	2380      	movs	r3, #128	@ 0x80
 8002c80:	055b      	lsls	r3, r3, #21
 8002c82:	4013      	ands	r3, r2
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c88:	183b      	adds	r3, r7, r0
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002c8e:	4b58      	ldr	r3, [pc, #352]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c92:	23c0      	movs	r3, #192	@ 0xc0
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4013      	ands	r3, r2
 8002c98:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d019      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d014      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002caa:	4b51      	ldr	r3, [pc, #324]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cae:	4a51      	ldr	r2, [pc, #324]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cb4:	4b4e      	ldr	r3, [pc, #312]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cb8:	4b4d      	ldr	r3, [pc, #308]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cba:	2180      	movs	r1, #128	@ 0x80
 8002cbc:	0249      	lsls	r1, r1, #9
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cc2:	4b4b      	ldr	r3, [pc, #300]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cc8:	494b      	ldr	r1, [pc, #300]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002cca:	400a      	ands	r2, r1
 8002ccc:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002cce:	4b48      	ldr	r3, [pc, #288]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4013      	ands	r3, r2
 8002cda:	d016      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cdc:	f7fe faee 	bl	80012bc <HAL_GetTick>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002ce4:	e00c      	b.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce6:	f7fe fae9 	bl	80012bc <HAL_GetTick>
 8002cea:	0002      	movs	r2, r0
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	4a42      	ldr	r2, [pc, #264]	@ (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d904      	bls.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002cf6:	2313      	movs	r3, #19
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	2203      	movs	r2, #3
 8002cfc:	701a      	strb	r2, [r3, #0]
          break;
 8002cfe:	e004      	b.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002d00:	4b3b      	ldr	r3, [pc, #236]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d04:	2202      	movs	r2, #2
 8002d06:	4013      	ands	r3, r2
 8002d08:	d0ed      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002d0a:	2313      	movs	r3, #19
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10a      	bne.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d14:	4b36      	ldr	r3, [pc, #216]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d18:	4a36      	ldr	r2, [pc, #216]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	0019      	movs	r1, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	699a      	ldr	r2, [r3, #24]
 8002d22:	4b33      	ldr	r3, [pc, #204]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d24:	430a      	orrs	r2, r1
 8002d26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d28:	e005      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d2a:	2312      	movs	r3, #18
 8002d2c:	18fb      	adds	r3, r7, r3
 8002d2e:	2213      	movs	r2, #19
 8002d30:	18ba      	adds	r2, r7, r2
 8002d32:	7812      	ldrb	r2, [r2, #0]
 8002d34:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d36:	2311      	movs	r3, #17
 8002d38:	18fb      	adds	r3, r7, r3
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d105      	bne.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d40:	4b2b      	ldr	r3, [pc, #172]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d44:	4b2a      	ldr	r3, [pc, #168]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d46:	492e      	ldr	r1, [pc, #184]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002d48:	400a      	ands	r2, r1
 8002d4a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2201      	movs	r2, #1
 8002d52:	4013      	ands	r3, r2
 8002d54:	d009      	beq.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d56:	4b26      	ldr	r3, [pc, #152]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5a:	2203      	movs	r2, #3
 8002d5c:	4393      	bics	r3, r2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	4b22      	ldr	r3, [pc, #136]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d66:	430a      	orrs	r2, r1
 8002d68:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	4013      	ands	r3, r2
 8002d72:	d009      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d74:	4b1e      	ldr	r3, [pc, #120]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d78:	4a22      	ldr	r2, [pc, #136]	@ (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	4b1b      	ldr	r3, [pc, #108]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d84:	430a      	orrs	r2, r1
 8002d86:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d008      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	0899      	lsrs	r1, r3, #2
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	695a      	ldr	r2, [r3, #20]
 8002d9e:	4b14      	ldr	r3, [pc, #80]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002da0:	430a      	orrs	r2, r1
 8002da2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2204      	movs	r2, #4
 8002daa:	4013      	ands	r3, r2
 8002dac:	d009      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002dae:	4b10      	ldr	r3, [pc, #64]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db2:	4a15      	ldr	r2, [pc, #84]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002db4:	4013      	ands	r3, r2
 8002db6:	0019      	movs	r1, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691a      	ldr	r2, [r3, #16]
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2280      	movs	r2, #128	@ 0x80
 8002dc8:	4013      	ands	r3, r2
 8002dca:	d009      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002dcc:	4b08      	ldr	r3, [pc, #32]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	22e0      	movs	r2, #224	@ 0xe0
 8002dd2:	4393      	bics	r3, r2
 8002dd4:	0019      	movs	r1, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	4b05      	ldr	r3, [pc, #20]	@ (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002de0:	2312      	movs	r3, #18
 8002de2:	18fb      	adds	r3, r7, r3
 8002de4:	781b      	ldrb	r3, [r3, #0]
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b006      	add	sp, #24
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	40021000 	.word	0x40021000
 8002df4:	fffffcff 	.word	0xfffffcff
 8002df8:	fffeffff 	.word	0xfffeffff
 8002dfc:	00001388 	.word	0x00001388
 8002e00:	efffffff 	.word	0xefffffff
 8002e04:	ffffcfff 	.word	0xffffcfff
 8002e08:	ffff3fff 	.word	0xffff3fff

08002e0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e04a      	b.n	8002eb4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	223d      	movs	r2, #61	@ 0x3d
 8002e22:	5c9b      	ldrb	r3, [r3, r2]
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d107      	bne.n	8002e3a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	223c      	movs	r2, #60	@ 0x3c
 8002e2e:	2100      	movs	r1, #0
 8002e30:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0018      	movs	r0, r3
 8002e36:	f7fe f869 	bl	8000f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	223d      	movs	r2, #61	@ 0x3d
 8002e3e:	2102      	movs	r1, #2
 8002e40:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3304      	adds	r3, #4
 8002e4a:	0019      	movs	r1, r3
 8002e4c:	0010      	movs	r0, r2
 8002e4e:	f000 faf5 	bl	800343c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2248      	movs	r2, #72	@ 0x48
 8002e56:	2101      	movs	r1, #1
 8002e58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	223e      	movs	r2, #62	@ 0x3e
 8002e5e:	2101      	movs	r1, #1
 8002e60:	5499      	strb	r1, [r3, r2]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	223f      	movs	r2, #63	@ 0x3f
 8002e66:	2101      	movs	r1, #1
 8002e68:	5499      	strb	r1, [r3, r2]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2240      	movs	r2, #64	@ 0x40
 8002e6e:	2101      	movs	r1, #1
 8002e70:	5499      	strb	r1, [r3, r2]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2241      	movs	r2, #65	@ 0x41
 8002e76:	2101      	movs	r1, #1
 8002e78:	5499      	strb	r1, [r3, r2]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2242      	movs	r2, #66	@ 0x42
 8002e7e:	2101      	movs	r1, #1
 8002e80:	5499      	strb	r1, [r3, r2]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2243      	movs	r2, #67	@ 0x43
 8002e86:	2101      	movs	r1, #1
 8002e88:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2244      	movs	r2, #68	@ 0x44
 8002e8e:	2101      	movs	r1, #1
 8002e90:	5499      	strb	r1, [r3, r2]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2245      	movs	r2, #69	@ 0x45
 8002e96:	2101      	movs	r1, #1
 8002e98:	5499      	strb	r1, [r3, r2]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2246      	movs	r2, #70	@ 0x46
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	5499      	strb	r1, [r3, r2]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2247      	movs	r2, #71	@ 0x47
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	223d      	movs	r2, #61	@ 0x3d
 8002eae:	2101      	movs	r1, #1
 8002eb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	b002      	add	sp, #8
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	223d      	movs	r2, #61	@ 0x3d
 8002ec8:	5c9b      	ldrb	r3, [r3, r2]
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d001      	beq.n	8002ed4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e02f      	b.n	8002f34 <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	223d      	movs	r2, #61	@ 0x3d
 8002ed8:	2102      	movs	r1, #2
 8002eda:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a16      	ldr	r2, [pc, #88]	@ (8002f3c <HAL_TIM_Base_Start+0x80>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d004      	beq.n	8002ef0 <HAL_TIM_Base_Start+0x34>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a15      	ldr	r2, [pc, #84]	@ (8002f40 <HAL_TIM_Base_Start+0x84>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d116      	bne.n	8002f1e <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	4a13      	ldr	r2, [pc, #76]	@ (8002f44 <HAL_TIM_Base_Start+0x88>)
 8002ef8:	4013      	ands	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2b06      	cmp	r3, #6
 8002f00:	d016      	beq.n	8002f30 <HAL_TIM_Base_Start+0x74>
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	2380      	movs	r3, #128	@ 0x80
 8002f06:	025b      	lsls	r3, r3, #9
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d011      	beq.n	8002f30 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2101      	movs	r1, #1
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f1c:	e008      	b.n	8002f30 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2101      	movs	r1, #1
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	e000      	b.n	8002f32 <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f30:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	0018      	movs	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b004      	add	sp, #16
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40012c00 	.word	0x40012c00
 8002f40:	40000400 	.word	0x40000400
 8002f44:	00010007 	.word	0x00010007

08002f48 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	4a0d      	ldr	r2, [pc, #52]	@ (8002f8c <HAL_TIM_Base_Stop+0x44>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	d10d      	bne.n	8002f78 <HAL_TIM_Base_Stop+0x30>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	4a0b      	ldr	r2, [pc, #44]	@ (8002f90 <HAL_TIM_Base_Stop+0x48>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	d107      	bne.n	8002f78 <HAL_TIM_Base_Stop+0x30>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2101      	movs	r1, #1
 8002f74:	438a      	bics	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	223d      	movs	r2, #61	@ 0x3d
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	0018      	movs	r0, r3
 8002f84:	46bd      	mov	sp, r7
 8002f86:	b002      	add	sp, #8
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	46c0      	nop			@ (mov r8, r8)
 8002f8c:	00001111 	.word	0x00001111
 8002f90:	00000444 	.word	0x00000444

08002f94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	223d      	movs	r2, #61	@ 0x3d
 8002fa0:	5c9b      	ldrb	r3, [r3, r2]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d001      	beq.n	8002fac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e037      	b.n	800301c <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	223d      	movs	r2, #61	@ 0x3d
 8002fb0:	2102      	movs	r1, #2
 8002fb2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a16      	ldr	r2, [pc, #88]	@ (8003024 <HAL_TIM_Base_Start_IT+0x90>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d004      	beq.n	8002fd8 <HAL_TIM_Base_Start_IT+0x44>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a15      	ldr	r2, [pc, #84]	@ (8003028 <HAL_TIM_Base_Start_IT+0x94>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d116      	bne.n	8003006 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	4a13      	ldr	r2, [pc, #76]	@ (800302c <HAL_TIM_Base_Start_IT+0x98>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2b06      	cmp	r3, #6
 8002fe8:	d016      	beq.n	8003018 <HAL_TIM_Base_Start_IT+0x84>
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	2380      	movs	r3, #128	@ 0x80
 8002fee:	025b      	lsls	r3, r3, #9
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d011      	beq.n	8003018 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2101      	movs	r1, #1
 8003000:	430a      	orrs	r2, r1
 8003002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003004:	e008      	b.n	8003018 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2101      	movs	r1, #1
 8003012:	430a      	orrs	r2, r1
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	e000      	b.n	800301a <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003018:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	0018      	movs	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	b004      	add	sp, #16
 8003022:	bd80      	pop	{r7, pc}
 8003024:	40012c00 	.word	0x40012c00
 8003028:	40000400 	.word	0x40000400
 800302c:	00010007 	.word	0x00010007

08003030 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2202      	movs	r2, #2
 800304c:	4013      	ands	r3, r2
 800304e:	d021      	beq.n	8003094 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2202      	movs	r2, #2
 8003054:	4013      	ands	r3, r2
 8003056:	d01d      	beq.n	8003094 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2203      	movs	r2, #3
 800305e:	4252      	negs	r2, r2
 8003060:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	2203      	movs	r2, #3
 8003070:	4013      	ands	r3, r2
 8003072:	d004      	beq.n	800307e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	0018      	movs	r0, r3
 8003078:	f000 f9c8 	bl	800340c <HAL_TIM_IC_CaptureCallback>
 800307c:	e007      	b.n	800308e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	0018      	movs	r0, r3
 8003082:	f000 f9bb 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	0018      	movs	r0, r3
 800308a:	f000 f9c7 	bl	800341c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	2204      	movs	r2, #4
 8003098:	4013      	ands	r3, r2
 800309a:	d022      	beq.n	80030e2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2204      	movs	r2, #4
 80030a0:	4013      	ands	r3, r2
 80030a2:	d01e      	beq.n	80030e2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2205      	movs	r2, #5
 80030aa:	4252      	negs	r2, r2
 80030ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2202      	movs	r2, #2
 80030b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	23c0      	movs	r3, #192	@ 0xc0
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4013      	ands	r3, r2
 80030c0:	d004      	beq.n	80030cc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	0018      	movs	r0, r3
 80030c6:	f000 f9a1 	bl	800340c <HAL_TIM_IC_CaptureCallback>
 80030ca:	e007      	b.n	80030dc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	0018      	movs	r0, r3
 80030d0:	f000 f994 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	0018      	movs	r0, r3
 80030d8:	f000 f9a0 	bl	800341c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2208      	movs	r2, #8
 80030e6:	4013      	ands	r3, r2
 80030e8:	d021      	beq.n	800312e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2208      	movs	r2, #8
 80030ee:	4013      	ands	r3, r2
 80030f0:	d01d      	beq.n	800312e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2209      	movs	r2, #9
 80030f8:	4252      	negs	r2, r2
 80030fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2204      	movs	r2, #4
 8003100:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	69db      	ldr	r3, [r3, #28]
 8003108:	2203      	movs	r2, #3
 800310a:	4013      	ands	r3, r2
 800310c:	d004      	beq.n	8003118 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	0018      	movs	r0, r3
 8003112:	f000 f97b 	bl	800340c <HAL_TIM_IC_CaptureCallback>
 8003116:	e007      	b.n	8003128 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	0018      	movs	r0, r3
 800311c:	f000 f96e 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	0018      	movs	r0, r3
 8003124:	f000 f97a 	bl	800341c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2210      	movs	r2, #16
 8003132:	4013      	ands	r3, r2
 8003134:	d022      	beq.n	800317c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2210      	movs	r2, #16
 800313a:	4013      	ands	r3, r2
 800313c:	d01e      	beq.n	800317c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2211      	movs	r2, #17
 8003144:	4252      	negs	r2, r2
 8003146:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2208      	movs	r2, #8
 800314c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	69da      	ldr	r2, [r3, #28]
 8003154:	23c0      	movs	r3, #192	@ 0xc0
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4013      	ands	r3, r2
 800315a:	d004      	beq.n	8003166 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	0018      	movs	r0, r3
 8003160:	f000 f954 	bl	800340c <HAL_TIM_IC_CaptureCallback>
 8003164:	e007      	b.n	8003176 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	0018      	movs	r0, r3
 800316a:	f000 f947 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	0018      	movs	r0, r3
 8003172:	f000 f953 	bl	800341c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2201      	movs	r2, #1
 8003180:	4013      	ands	r3, r2
 8003182:	d00c      	beq.n	800319e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2201      	movs	r2, #1
 8003188:	4013      	ands	r3, r2
 800318a:	d008      	beq.n	800319e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2202      	movs	r2, #2
 8003192:	4252      	negs	r2, r2
 8003194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	0018      	movs	r0, r3
 800319a:	f000 f927 	bl	80033ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2280      	movs	r2, #128	@ 0x80
 80031a2:	4013      	ands	r3, r2
 80031a4:	d104      	bne.n	80031b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	2380      	movs	r3, #128	@ 0x80
 80031aa:	019b      	lsls	r3, r3, #6
 80031ac:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80031ae:	d00b      	beq.n	80031c8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2280      	movs	r2, #128	@ 0x80
 80031b4:	4013      	ands	r3, r2
 80031b6:	d007      	beq.n	80031c8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003238 <HAL_TIM_IRQHandler+0x208>)
 80031be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	0018      	movs	r0, r3
 80031c4:	f000 fab2 	bl	800372c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	2380      	movs	r3, #128	@ 0x80
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	4013      	ands	r3, r2
 80031d0:	d00b      	beq.n	80031ea <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2280      	movs	r2, #128	@ 0x80
 80031d6:	4013      	ands	r3, r2
 80031d8:	d007      	beq.n	80031ea <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a17      	ldr	r2, [pc, #92]	@ (800323c <HAL_TIM_IRQHandler+0x20c>)
 80031e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f000 faa9 	bl	800373c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2240      	movs	r2, #64	@ 0x40
 80031ee:	4013      	ands	r3, r2
 80031f0:	d00c      	beq.n	800320c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2240      	movs	r2, #64	@ 0x40
 80031f6:	4013      	ands	r3, r2
 80031f8:	d008      	beq.n	800320c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2241      	movs	r2, #65	@ 0x41
 8003200:	4252      	negs	r2, r2
 8003202:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	0018      	movs	r0, r3
 8003208:	f000 f910 	bl	800342c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2220      	movs	r2, #32
 8003210:	4013      	ands	r3, r2
 8003212:	d00c      	beq.n	800322e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2220      	movs	r2, #32
 8003218:	4013      	ands	r3, r2
 800321a:	d008      	beq.n	800322e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2221      	movs	r2, #33	@ 0x21
 8003222:	4252      	negs	r2, r2
 8003224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	0018      	movs	r0, r3
 800322a:	f000 fa77 	bl	800371c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800322e:	46c0      	nop			@ (mov r8, r8)
 8003230:	46bd      	mov	sp, r7
 8003232:	b004      	add	sp, #16
 8003234:	bd80      	pop	{r7, pc}
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	ffffdf7f 	.word	0xffffdf7f
 800323c:	fffffeff 	.word	0xfffffeff

08003240 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800324a:	230f      	movs	r3, #15
 800324c:	18fb      	adds	r3, r7, r3
 800324e:	2200      	movs	r2, #0
 8003250:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	223c      	movs	r2, #60	@ 0x3c
 8003256:	5c9b      	ldrb	r3, [r3, r2]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_TIM_ConfigClockSource+0x20>
 800325c:	2302      	movs	r3, #2
 800325e:	e0bc      	b.n	80033da <HAL_TIM_ConfigClockSource+0x19a>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	223c      	movs	r2, #60	@ 0x3c
 8003264:	2101      	movs	r1, #1
 8003266:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	223d      	movs	r2, #61	@ 0x3d
 800326c:	2102      	movs	r1, #2
 800326e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	4a5a      	ldr	r2, [pc, #360]	@ (80033e4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800327c:	4013      	ands	r3, r2
 800327e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	4a59      	ldr	r2, [pc, #356]	@ (80033e8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003284:	4013      	ands	r3, r2
 8003286:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2280      	movs	r2, #128	@ 0x80
 8003296:	0192      	lsls	r2, r2, #6
 8003298:	4293      	cmp	r3, r2
 800329a:	d040      	beq.n	800331e <HAL_TIM_ConfigClockSource+0xde>
 800329c:	2280      	movs	r2, #128	@ 0x80
 800329e:	0192      	lsls	r2, r2, #6
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d900      	bls.n	80032a6 <HAL_TIM_ConfigClockSource+0x66>
 80032a4:	e088      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032a6:	2280      	movs	r2, #128	@ 0x80
 80032a8:	0152      	lsls	r2, r2, #5
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d100      	bne.n	80032b0 <HAL_TIM_ConfigClockSource+0x70>
 80032ae:	e088      	b.n	80033c2 <HAL_TIM_ConfigClockSource+0x182>
 80032b0:	2280      	movs	r2, #128	@ 0x80
 80032b2:	0152      	lsls	r2, r2, #5
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d900      	bls.n	80032ba <HAL_TIM_ConfigClockSource+0x7a>
 80032b8:	e07e      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032ba:	2b70      	cmp	r3, #112	@ 0x70
 80032bc:	d018      	beq.n	80032f0 <HAL_TIM_ConfigClockSource+0xb0>
 80032be:	d900      	bls.n	80032c2 <HAL_TIM_ConfigClockSource+0x82>
 80032c0:	e07a      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032c2:	2b60      	cmp	r3, #96	@ 0x60
 80032c4:	d04f      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x126>
 80032c6:	d900      	bls.n	80032ca <HAL_TIM_ConfigClockSource+0x8a>
 80032c8:	e076      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032ca:	2b50      	cmp	r3, #80	@ 0x50
 80032cc:	d03b      	beq.n	8003346 <HAL_TIM_ConfigClockSource+0x106>
 80032ce:	d900      	bls.n	80032d2 <HAL_TIM_ConfigClockSource+0x92>
 80032d0:	e072      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032d2:	2b40      	cmp	r3, #64	@ 0x40
 80032d4:	d057      	beq.n	8003386 <HAL_TIM_ConfigClockSource+0x146>
 80032d6:	d900      	bls.n	80032da <HAL_TIM_ConfigClockSource+0x9a>
 80032d8:	e06e      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032da:	2b30      	cmp	r3, #48	@ 0x30
 80032dc:	d063      	beq.n	80033a6 <HAL_TIM_ConfigClockSource+0x166>
 80032de:	d86b      	bhi.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032e0:	2b20      	cmp	r3, #32
 80032e2:	d060      	beq.n	80033a6 <HAL_TIM_ConfigClockSource+0x166>
 80032e4:	d868      	bhi.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d05d      	beq.n	80033a6 <HAL_TIM_ConfigClockSource+0x166>
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d05b      	beq.n	80033a6 <HAL_TIM_ConfigClockSource+0x166>
 80032ee:	e063      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003300:	f000 f98a 	bl	8003618 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2277      	movs	r2, #119	@ 0x77
 8003310:	4313      	orrs	r3, r2
 8003312:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68ba      	ldr	r2, [r7, #8]
 800331a:	609a      	str	r2, [r3, #8]
      break;
 800331c:	e052      	b.n	80033c4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800332e:	f000 f973 	bl	8003618 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2180      	movs	r1, #128	@ 0x80
 800333e:	01c9      	lsls	r1, r1, #7
 8003340:	430a      	orrs	r2, r1
 8003342:	609a      	str	r2, [r3, #8]
      break;
 8003344:	e03e      	b.n	80033c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003352:	001a      	movs	r2, r3
 8003354:	f000 f8e4 	bl	8003520 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2150      	movs	r1, #80	@ 0x50
 800335e:	0018      	movs	r0, r3
 8003360:	f000 f93e 	bl	80035e0 <TIM_ITRx_SetConfig>
      break;
 8003364:	e02e      	b.n	80033c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003372:	001a      	movs	r2, r3
 8003374:	f000 f902 	bl	800357c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2160      	movs	r1, #96	@ 0x60
 800337e:	0018      	movs	r0, r3
 8003380:	f000 f92e 	bl	80035e0 <TIM_ITRx_SetConfig>
      break;
 8003384:	e01e      	b.n	80033c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003392:	001a      	movs	r2, r3
 8003394:	f000 f8c4 	bl	8003520 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2140      	movs	r1, #64	@ 0x40
 800339e:	0018      	movs	r0, r3
 80033a0:	f000 f91e 	bl	80035e0 <TIM_ITRx_SetConfig>
      break;
 80033a4:	e00e      	b.n	80033c4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	0019      	movs	r1, r3
 80033b0:	0010      	movs	r0, r2
 80033b2:	f000 f915 	bl	80035e0 <TIM_ITRx_SetConfig>
      break;
 80033b6:	e005      	b.n	80033c4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80033b8:	230f      	movs	r3, #15
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	2201      	movs	r2, #1
 80033be:	701a      	strb	r2, [r3, #0]
      break;
 80033c0:	e000      	b.n	80033c4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80033c2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	223d      	movs	r2, #61	@ 0x3d
 80033c8:	2101      	movs	r1, #1
 80033ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	223c      	movs	r2, #60	@ 0x3c
 80033d0:	2100      	movs	r1, #0
 80033d2:	5499      	strb	r1, [r3, r2]

  return status;
 80033d4:	230f      	movs	r3, #15
 80033d6:	18fb      	adds	r3, r7, r3
 80033d8:	781b      	ldrb	r3, [r3, #0]
}
 80033da:	0018      	movs	r0, r3
 80033dc:	46bd      	mov	sp, r7
 80033de:	b004      	add	sp, #16
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	ffceff88 	.word	0xffceff88
 80033e8:	ffff00ff 	.word	0xffff00ff

080033ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80033f4:	46c0      	nop			@ (mov r8, r8)
 80033f6:	46bd      	mov	sp, r7
 80033f8:	b002      	add	sp, #8
 80033fa:	bd80      	pop	{r7, pc}

080033fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003404:	46c0      	nop			@ (mov r8, r8)
 8003406:	46bd      	mov	sp, r7
 8003408:	b002      	add	sp, #8
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003414:	46c0      	nop			@ (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b002      	add	sp, #8
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003424:	46c0      	nop			@ (mov r8, r8)
 8003426:	46bd      	mov	sp, r7
 8003428:	b002      	add	sp, #8
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003434:	46c0      	nop			@ (mov r8, r8)
 8003436:	46bd      	mov	sp, r7
 8003438:	b002      	add	sp, #8
 800343a:	bd80      	pop	{r7, pc}

0800343c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a2e      	ldr	r2, [pc, #184]	@ (8003508 <TIM_Base_SetConfig+0xcc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d003      	beq.n	800345c <TIM_Base_SetConfig+0x20>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a2d      	ldr	r2, [pc, #180]	@ (800350c <TIM_Base_SetConfig+0xd0>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d108      	bne.n	800346e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2270      	movs	r2, #112	@ 0x70
 8003460:	4393      	bics	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	4313      	orrs	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a25      	ldr	r2, [pc, #148]	@ (8003508 <TIM_Base_SetConfig+0xcc>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00f      	beq.n	8003496 <TIM_Base_SetConfig+0x5a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a24      	ldr	r2, [pc, #144]	@ (800350c <TIM_Base_SetConfig+0xd0>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00b      	beq.n	8003496 <TIM_Base_SetConfig+0x5a>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a23      	ldr	r2, [pc, #140]	@ (8003510 <TIM_Base_SetConfig+0xd4>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <TIM_Base_SetConfig+0x5a>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a22      	ldr	r2, [pc, #136]	@ (8003514 <TIM_Base_SetConfig+0xd8>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d003      	beq.n	8003496 <TIM_Base_SetConfig+0x5a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a21      	ldr	r2, [pc, #132]	@ (8003518 <TIM_Base_SetConfig+0xdc>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d108      	bne.n	80034a8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4a20      	ldr	r2, [pc, #128]	@ (800351c <TIM_Base_SetConfig+0xe0>)
 800349a:	4013      	ands	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2280      	movs	r2, #128	@ 0x80
 80034ac:	4393      	bics	r3, r2
 80034ae:	001a      	movs	r2, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a0f      	ldr	r2, [pc, #60]	@ (8003508 <TIM_Base_SetConfig+0xcc>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d007      	beq.n	80034e0 <TIM_Base_SetConfig+0xa4>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a10      	ldr	r2, [pc, #64]	@ (8003514 <TIM_Base_SetConfig+0xd8>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d003      	beq.n	80034e0 <TIM_Base_SetConfig+0xa4>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a0f      	ldr	r2, [pc, #60]	@ (8003518 <TIM_Base_SetConfig+0xdc>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d103      	bne.n	80034e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	691a      	ldr	r2, [r3, #16]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2204      	movs	r2, #4
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	601a      	str	r2, [r3, #0]
}
 8003500:	46c0      	nop			@ (mov r8, r8)
 8003502:	46bd      	mov	sp, r7
 8003504:	b004      	add	sp, #16
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40012c00 	.word	0x40012c00
 800350c:	40000400 	.word	0x40000400
 8003510:	40002000 	.word	0x40002000
 8003514:	40014400 	.word	0x40014400
 8003518:	40014800 	.word	0x40014800
 800351c:	fffffcff 	.word	0xfffffcff

08003520 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a1b      	ldr	r3, [r3, #32]
 8003530:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	2201      	movs	r2, #1
 8003538:	4393      	bics	r3, r2
 800353a:	001a      	movs	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	22f0      	movs	r2, #240	@ 0xf0
 800354a:	4393      	bics	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	011b      	lsls	r3, r3, #4
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	220a      	movs	r2, #10
 800355c:	4393      	bics	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	4313      	orrs	r3, r2
 8003566:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	621a      	str	r2, [r3, #32]
}
 8003574:	46c0      	nop			@ (mov r8, r8)
 8003576:	46bd      	mov	sp, r7
 8003578:	b006      	add	sp, #24
 800357a:	bd80      	pop	{r7, pc}

0800357c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	2210      	movs	r2, #16
 8003594:	4393      	bics	r3, r2
 8003596:	001a      	movs	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	4a0d      	ldr	r2, [pc, #52]	@ (80035dc <TIM_TI2_ConfigInputStage+0x60>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	031b      	lsls	r3, r3, #12
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	22a0      	movs	r2, #160	@ 0xa0
 80035b8:	4393      	bics	r3, r2
 80035ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	011b      	lsls	r3, r3, #4
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	621a      	str	r2, [r3, #32]
}
 80035d2:	46c0      	nop			@ (mov r8, r8)
 80035d4:	46bd      	mov	sp, r7
 80035d6:	b006      	add	sp, #24
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	ffff0fff 	.word	0xffff0fff

080035e0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4a08      	ldr	r2, [pc, #32]	@ (8003614 <TIM_ITRx_SetConfig+0x34>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	2207      	movs	r2, #7
 8003600:	4313      	orrs	r3, r2
 8003602:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	609a      	str	r2, [r3, #8]
}
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	46bd      	mov	sp, r7
 800360e:	b004      	add	sp, #16
 8003610:	bd80      	pop	{r7, pc}
 8003612:	46c0      	nop			@ (mov r8, r8)
 8003614:	ffcfff8f 	.word	0xffcfff8f

08003618 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
 8003624:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	4a09      	ldr	r2, [pc, #36]	@ (8003654 <TIM_ETR_SetConfig+0x3c>)
 8003630:	4013      	ands	r3, r2
 8003632:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	021a      	lsls	r2, r3, #8
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	431a      	orrs	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4313      	orrs	r3, r2
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	4313      	orrs	r3, r2
 8003644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	609a      	str	r2, [r3, #8]
}
 800364c:	46c0      	nop			@ (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	b006      	add	sp, #24
 8003652:	bd80      	pop	{r7, pc}
 8003654:	ffff00ff 	.word	0xffff00ff

08003658 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	223c      	movs	r2, #60	@ 0x3c
 8003666:	5c9b      	ldrb	r3, [r3, r2]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800366c:	2302      	movs	r3, #2
 800366e:	e04a      	b.n	8003706 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	223c      	movs	r2, #60	@ 0x3c
 8003674:	2101      	movs	r1, #1
 8003676:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	223d      	movs	r2, #61	@ 0x3d
 800367c:	2102      	movs	r1, #2
 800367e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a1e      	ldr	r2, [pc, #120]	@ (8003710 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d108      	bne.n	80036ac <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	4a1d      	ldr	r2, [pc, #116]	@ (8003714 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800369e:	4013      	ands	r3, r2
 80036a0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2270      	movs	r2, #112	@ 0x70
 80036b0:	4393      	bics	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a11      	ldr	r2, [pc, #68]	@ (8003710 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d004      	beq.n	80036da <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a10      	ldr	r2, [pc, #64]	@ (8003718 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d10c      	bne.n	80036f4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2280      	movs	r2, #128	@ 0x80
 80036de:	4393      	bics	r3, r2
 80036e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	223d      	movs	r2, #61	@ 0x3d
 80036f8:	2101      	movs	r1, #1
 80036fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	223c      	movs	r2, #60	@ 0x3c
 8003700:	2100      	movs	r1, #0
 8003702:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	0018      	movs	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	b004      	add	sp, #16
 800370c:	bd80      	pop	{r7, pc}
 800370e:	46c0      	nop			@ (mov r8, r8)
 8003710:	40012c00 	.word	0x40012c00
 8003714:	ff0fffff 	.word	0xff0fffff
 8003718:	40000400 	.word	0x40000400

0800371c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003724:	46c0      	nop			@ (mov r8, r8)
 8003726:	46bd      	mov	sp, r7
 8003728:	b002      	add	sp, #8
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003734:	46c0      	nop			@ (mov r8, r8)
 8003736:	46bd      	mov	sp, r7
 8003738:	b002      	add	sp, #8
 800373a:	bd80      	pop	{r7, pc}

0800373c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003744:	46c0      	nop			@ (mov r8, r8)
 8003746:	46bd      	mov	sp, r7
 8003748:	b002      	add	sp, #8
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e046      	b.n	80037ec <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2288      	movs	r2, #136	@ 0x88
 8003762:	589b      	ldr	r3, [r3, r2]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d107      	bne.n	8003778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2284      	movs	r2, #132	@ 0x84
 800376c:	2100      	movs	r1, #0
 800376e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	0018      	movs	r0, r3
 8003774:	f7fd fc24 	bl	8000fc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2288      	movs	r2, #136	@ 0x88
 800377c:	2124      	movs	r1, #36	@ 0x24
 800377e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2101      	movs	r1, #1
 800378c:	438a      	bics	r2, r1
 800378e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	0018      	movs	r0, r3
 800379c:	f000 fb34 	bl	8003e08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	0018      	movs	r0, r3
 80037a4:	f000 f9b2 	bl	8003b0c <UART_SetConfig>
 80037a8:	0003      	movs	r3, r0
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d101      	bne.n	80037b2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e01c      	b.n	80037ec <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	685a      	ldr	r2, [r3, #4]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	490d      	ldr	r1, [pc, #52]	@ (80037f4 <HAL_UART_Init+0xa8>)
 80037be:	400a      	ands	r2, r1
 80037c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	212a      	movs	r1, #42	@ 0x2a
 80037ce:	438a      	bics	r2, r1
 80037d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2101      	movs	r1, #1
 80037de:	430a      	orrs	r2, r1
 80037e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	0018      	movs	r0, r3
 80037e6:	f000 fbc3 	bl	8003f70 <UART_CheckIdleState>
 80037ea:	0003      	movs	r3, r0
}
 80037ec:	0018      	movs	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	b002      	add	sp, #8
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	ffffb7ff 	.word	0xffffb7ff

080037f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b08a      	sub	sp, #40	@ 0x28
 80037fc:	af02      	add	r7, sp, #8
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	603b      	str	r3, [r7, #0]
 8003804:	1dbb      	adds	r3, r7, #6
 8003806:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2288      	movs	r2, #136	@ 0x88
 800380c:	589b      	ldr	r3, [r3, r2]
 800380e:	2b20      	cmp	r3, #32
 8003810:	d000      	beq.n	8003814 <HAL_UART_Transmit+0x1c>
 8003812:	e090      	b.n	8003936 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d003      	beq.n	8003822 <HAL_UART_Transmit+0x2a>
 800381a:	1dbb      	adds	r3, r7, #6
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e088      	b.n	8003938 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	2380      	movs	r3, #128	@ 0x80
 800382c:	015b      	lsls	r3, r3, #5
 800382e:	429a      	cmp	r2, r3
 8003830:	d109      	bne.n	8003846 <HAL_UART_Transmit+0x4e>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d105      	bne.n	8003846 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	2201      	movs	r2, #1
 800383e:	4013      	ands	r3, r2
 8003840:	d001      	beq.n	8003846 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e078      	b.n	8003938 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2290      	movs	r2, #144	@ 0x90
 800384a:	2100      	movs	r1, #0
 800384c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2288      	movs	r2, #136	@ 0x88
 8003852:	2121      	movs	r1, #33	@ 0x21
 8003854:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003856:	f7fd fd31 	bl	80012bc <HAL_GetTick>
 800385a:	0003      	movs	r3, r0
 800385c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	1dba      	adds	r2, r7, #6
 8003862:	2154      	movs	r1, #84	@ 0x54
 8003864:	8812      	ldrh	r2, [r2, #0]
 8003866:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1dba      	adds	r2, r7, #6
 800386c:	2156      	movs	r1, #86	@ 0x56
 800386e:	8812      	ldrh	r2, [r2, #0]
 8003870:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	2380      	movs	r3, #128	@ 0x80
 8003878:	015b      	lsls	r3, r3, #5
 800387a:	429a      	cmp	r2, r3
 800387c:	d108      	bne.n	8003890 <HAL_UART_Transmit+0x98>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d104      	bne.n	8003890 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003886:	2300      	movs	r3, #0
 8003888:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	61bb      	str	r3, [r7, #24]
 800388e:	e003      	b.n	8003898 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003894:	2300      	movs	r3, #0
 8003896:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003898:	e030      	b.n	80038fc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	0013      	movs	r3, r2
 80038a4:	2200      	movs	r2, #0
 80038a6:	2180      	movs	r1, #128	@ 0x80
 80038a8:	f000 fc0c 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 80038ac:	1e03      	subs	r3, r0, #0
 80038ae:	d005      	beq.n	80038bc <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2288      	movs	r2, #136	@ 0x88
 80038b4:	2120      	movs	r1, #32
 80038b6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e03d      	b.n	8003938 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10b      	bne.n	80038da <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	881b      	ldrh	r3, [r3, #0]
 80038c6:	001a      	movs	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	05d2      	lsls	r2, r2, #23
 80038ce:	0dd2      	lsrs	r2, r2, #23
 80038d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	3302      	adds	r3, #2
 80038d6:	61bb      	str	r3, [r7, #24]
 80038d8:	e007      	b.n	80038ea <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	781a      	ldrb	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	3301      	adds	r3, #1
 80038e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2256      	movs	r2, #86	@ 0x56
 80038ee:	5a9b      	ldrh	r3, [r3, r2]
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	3b01      	subs	r3, #1
 80038f4:	b299      	uxth	r1, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2256      	movs	r2, #86	@ 0x56
 80038fa:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2256      	movs	r2, #86	@ 0x56
 8003900:	5a9b      	ldrh	r3, [r3, r2]
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1c8      	bne.n	800389a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	0013      	movs	r3, r2
 8003912:	2200      	movs	r2, #0
 8003914:	2140      	movs	r1, #64	@ 0x40
 8003916:	f000 fbd5 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 800391a:	1e03      	subs	r3, r0, #0
 800391c:	d005      	beq.n	800392a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2288      	movs	r2, #136	@ 0x88
 8003922:	2120      	movs	r1, #32
 8003924:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e006      	b.n	8003938 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2288      	movs	r2, #136	@ 0x88
 800392e:	2120      	movs	r1, #32
 8003930:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003932:	2300      	movs	r3, #0
 8003934:	e000      	b.n	8003938 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003936:	2302      	movs	r3, #2
  }
}
 8003938:	0018      	movs	r0, r3
 800393a:	46bd      	mov	sp, r7
 800393c:	b008      	add	sp, #32
 800393e:	bd80      	pop	{r7, pc}

08003940 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08a      	sub	sp, #40	@ 0x28
 8003944:	af02      	add	r7, sp, #8
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	1dbb      	adds	r3, r7, #6
 800394e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	228c      	movs	r2, #140	@ 0x8c
 8003954:	589b      	ldr	r3, [r3, r2]
 8003956:	2b20      	cmp	r3, #32
 8003958:	d000      	beq.n	800395c <HAL_UART_Receive+0x1c>
 800395a:	e0d0      	b.n	8003afe <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <HAL_UART_Receive+0x2a>
 8003962:	1dbb      	adds	r3, r7, #6
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e0c8      	b.n	8003b00 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	2380      	movs	r3, #128	@ 0x80
 8003974:	015b      	lsls	r3, r3, #5
 8003976:	429a      	cmp	r2, r3
 8003978:	d109      	bne.n	800398e <HAL_UART_Receive+0x4e>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d105      	bne.n	800398e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2201      	movs	r2, #1
 8003986:	4013      	ands	r3, r2
 8003988:	d001      	beq.n	800398e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e0b8      	b.n	8003b00 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2290      	movs	r2, #144	@ 0x90
 8003992:	2100      	movs	r1, #0
 8003994:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	228c      	movs	r2, #140	@ 0x8c
 800399a:	2122      	movs	r1, #34	@ 0x22
 800399c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039a4:	f7fd fc8a 	bl	80012bc <HAL_GetTick>
 80039a8:	0003      	movs	r3, r0
 80039aa:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	1dba      	adds	r2, r7, #6
 80039b0:	215c      	movs	r1, #92	@ 0x5c
 80039b2:	8812      	ldrh	r2, [r2, #0]
 80039b4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1dba      	adds	r2, r7, #6
 80039ba:	215e      	movs	r1, #94	@ 0x5e
 80039bc:	8812      	ldrh	r2, [r2, #0]
 80039be:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	2380      	movs	r3, #128	@ 0x80
 80039c6:	015b      	lsls	r3, r3, #5
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d10d      	bne.n	80039e8 <HAL_UART_Receive+0xa8>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d104      	bne.n	80039de <HAL_UART_Receive+0x9e>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2260      	movs	r2, #96	@ 0x60
 80039d8:	494b      	ldr	r1, [pc, #300]	@ (8003b08 <HAL_UART_Receive+0x1c8>)
 80039da:	5299      	strh	r1, [r3, r2]
 80039dc:	e02e      	b.n	8003a3c <HAL_UART_Receive+0xfc>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2260      	movs	r2, #96	@ 0x60
 80039e2:	21ff      	movs	r1, #255	@ 0xff
 80039e4:	5299      	strh	r1, [r3, r2]
 80039e6:	e029      	b.n	8003a3c <HAL_UART_Receive+0xfc>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d10d      	bne.n	8003a0c <HAL_UART_Receive+0xcc>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d104      	bne.n	8003a02 <HAL_UART_Receive+0xc2>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2260      	movs	r2, #96	@ 0x60
 80039fc:	21ff      	movs	r1, #255	@ 0xff
 80039fe:	5299      	strh	r1, [r3, r2]
 8003a00:	e01c      	b.n	8003a3c <HAL_UART_Receive+0xfc>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2260      	movs	r2, #96	@ 0x60
 8003a06:	217f      	movs	r1, #127	@ 0x7f
 8003a08:	5299      	strh	r1, [r3, r2]
 8003a0a:	e017      	b.n	8003a3c <HAL_UART_Receive+0xfc>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	2380      	movs	r3, #128	@ 0x80
 8003a12:	055b      	lsls	r3, r3, #21
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d10d      	bne.n	8003a34 <HAL_UART_Receive+0xf4>
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d104      	bne.n	8003a2a <HAL_UART_Receive+0xea>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2260      	movs	r2, #96	@ 0x60
 8003a24:	217f      	movs	r1, #127	@ 0x7f
 8003a26:	5299      	strh	r1, [r3, r2]
 8003a28:	e008      	b.n	8003a3c <HAL_UART_Receive+0xfc>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2260      	movs	r2, #96	@ 0x60
 8003a2e:	213f      	movs	r1, #63	@ 0x3f
 8003a30:	5299      	strh	r1, [r3, r2]
 8003a32:	e003      	b.n	8003a3c <HAL_UART_Receive+0xfc>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2260      	movs	r2, #96	@ 0x60
 8003a38:	2100      	movs	r1, #0
 8003a3a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003a3c:	2312      	movs	r3, #18
 8003a3e:	18fb      	adds	r3, r7, r3
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	2160      	movs	r1, #96	@ 0x60
 8003a44:	5a52      	ldrh	r2, [r2, r1]
 8003a46:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	2380      	movs	r3, #128	@ 0x80
 8003a4e:	015b      	lsls	r3, r3, #5
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d108      	bne.n	8003a66 <HAL_UART_Receive+0x126>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d104      	bne.n	8003a66 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	61bb      	str	r3, [r7, #24]
 8003a64:	e003      	b.n	8003a6e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003a6e:	e03a      	b.n	8003ae6 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	0013      	movs	r3, r2
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2120      	movs	r1, #32
 8003a7e:	f000 fb21 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 8003a82:	1e03      	subs	r3, r0, #0
 8003a84:	d005      	beq.n	8003a92 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	228c      	movs	r2, #140	@ 0x8c
 8003a8a:	2120      	movs	r1, #32
 8003a8c:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e036      	b.n	8003b00 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10e      	bne.n	8003ab6 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2212      	movs	r2, #18
 8003aa2:	18ba      	adds	r2, r7, r2
 8003aa4:	8812      	ldrh	r2, [r2, #0]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	3302      	adds	r3, #2
 8003ab2:	61bb      	str	r3, [r7, #24]
 8003ab4:	e00e      	b.n	8003ad4 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2212      	movs	r2, #18
 8003ac0:	18ba      	adds	r2, r7, r2
 8003ac2:	8812      	ldrh	r2, [r2, #0]
 8003ac4:	b2d2      	uxtb	r2, r2
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	225e      	movs	r2, #94	@ 0x5e
 8003ad8:	5a9b      	ldrh	r3, [r3, r2]
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	3b01      	subs	r3, #1
 8003ade:	b299      	uxth	r1, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	225e      	movs	r2, #94	@ 0x5e
 8003ae4:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	225e      	movs	r2, #94	@ 0x5e
 8003aea:	5a9b      	ldrh	r3, [r3, r2]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1be      	bne.n	8003a70 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	228c      	movs	r2, #140	@ 0x8c
 8003af6:	2120      	movs	r1, #32
 8003af8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	e000      	b.n	8003b00 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8003afe:	2302      	movs	r3, #2
  }
}
 8003b00:	0018      	movs	r0, r3
 8003b02:	46bd      	mov	sp, r7
 8003b04:	b008      	add	sp, #32
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	000001ff 	.word	0x000001ff

08003b0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b14:	231e      	movs	r3, #30
 8003b16:	18fb      	adds	r3, r7, r3
 8003b18:	2200      	movs	r2, #0
 8003b1a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	431a      	orrs	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4aab      	ldr	r2, [pc, #684]	@ (8003de8 <UART_SetConfig+0x2dc>)
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	0019      	movs	r1, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	4aa6      	ldr	r2, [pc, #664]	@ (8003dec <UART_SetConfig+0x2e0>)
 8003b52:	4013      	ands	r3, r2
 8003b54:	0019      	movs	r1, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68da      	ldr	r2, [r3, #12]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	4a9d      	ldr	r2, [pc, #628]	@ (8003df0 <UART_SetConfig+0x2e4>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	0019      	movs	r1, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8e:	220f      	movs	r2, #15
 8003b90:	4393      	bics	r3, r2
 8003b92:	0019      	movs	r1, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a93      	ldr	r2, [pc, #588]	@ (8003df4 <UART_SetConfig+0x2e8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d127      	bne.n	8003bfa <UART_SetConfig+0xee>
 8003baa:	4b93      	ldr	r3, [pc, #588]	@ (8003df8 <UART_SetConfig+0x2ec>)
 8003bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bae:	2203      	movs	r2, #3
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	d017      	beq.n	8003be6 <UART_SetConfig+0xda>
 8003bb6:	d81b      	bhi.n	8003bf0 <UART_SetConfig+0xe4>
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d00a      	beq.n	8003bd2 <UART_SetConfig+0xc6>
 8003bbc:	d818      	bhi.n	8003bf0 <UART_SetConfig+0xe4>
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d002      	beq.n	8003bc8 <UART_SetConfig+0xbc>
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d00a      	beq.n	8003bdc <UART_SetConfig+0xd0>
 8003bc6:	e013      	b.n	8003bf0 <UART_SetConfig+0xe4>
 8003bc8:	231f      	movs	r3, #31
 8003bca:	18fb      	adds	r3, r7, r3
 8003bcc:	2200      	movs	r2, #0
 8003bce:	701a      	strb	r2, [r3, #0]
 8003bd0:	e021      	b.n	8003c16 <UART_SetConfig+0x10a>
 8003bd2:	231f      	movs	r3, #31
 8003bd4:	18fb      	adds	r3, r7, r3
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	701a      	strb	r2, [r3, #0]
 8003bda:	e01c      	b.n	8003c16 <UART_SetConfig+0x10a>
 8003bdc:	231f      	movs	r3, #31
 8003bde:	18fb      	adds	r3, r7, r3
 8003be0:	2204      	movs	r2, #4
 8003be2:	701a      	strb	r2, [r3, #0]
 8003be4:	e017      	b.n	8003c16 <UART_SetConfig+0x10a>
 8003be6:	231f      	movs	r3, #31
 8003be8:	18fb      	adds	r3, r7, r3
 8003bea:	2208      	movs	r2, #8
 8003bec:	701a      	strb	r2, [r3, #0]
 8003bee:	e012      	b.n	8003c16 <UART_SetConfig+0x10a>
 8003bf0:	231f      	movs	r3, #31
 8003bf2:	18fb      	adds	r3, r7, r3
 8003bf4:	2210      	movs	r2, #16
 8003bf6:	701a      	strb	r2, [r3, #0]
 8003bf8:	e00d      	b.n	8003c16 <UART_SetConfig+0x10a>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a7f      	ldr	r2, [pc, #508]	@ (8003dfc <UART_SetConfig+0x2f0>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d104      	bne.n	8003c0e <UART_SetConfig+0x102>
 8003c04:	231f      	movs	r3, #31
 8003c06:	18fb      	adds	r3, r7, r3
 8003c08:	2200      	movs	r2, #0
 8003c0a:	701a      	strb	r2, [r3, #0]
 8003c0c:	e003      	b.n	8003c16 <UART_SetConfig+0x10a>
 8003c0e:	231f      	movs	r3, #31
 8003c10:	18fb      	adds	r3, r7, r3
 8003c12:	2210      	movs	r2, #16
 8003c14:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69da      	ldr	r2, [r3, #28]
 8003c1a:	2380      	movs	r3, #128	@ 0x80
 8003c1c:	021b      	lsls	r3, r3, #8
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d000      	beq.n	8003c24 <UART_SetConfig+0x118>
 8003c22:	e06f      	b.n	8003d04 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003c24:	231f      	movs	r3, #31
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d01f      	beq.n	8003c6e <UART_SetConfig+0x162>
 8003c2e:	dc22      	bgt.n	8003c76 <UART_SetConfig+0x16a>
 8003c30:	2b04      	cmp	r3, #4
 8003c32:	d017      	beq.n	8003c64 <UART_SetConfig+0x158>
 8003c34:	dc1f      	bgt.n	8003c76 <UART_SetConfig+0x16a>
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <UART_SetConfig+0x134>
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d005      	beq.n	8003c4a <UART_SetConfig+0x13e>
 8003c3e:	e01a      	b.n	8003c76 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c40:	f7fe ffe0 	bl	8002c04 <HAL_RCC_GetPCLK1Freq>
 8003c44:	0003      	movs	r3, r0
 8003c46:	61bb      	str	r3, [r7, #24]
        break;
 8003c48:	e01c      	b.n	8003c84 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003c4a:	4b6b      	ldr	r3, [pc, #428]	@ (8003df8 <UART_SetConfig+0x2ec>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	095b      	lsrs	r3, r3, #5
 8003c50:	2207      	movs	r2, #7
 8003c52:	4013      	ands	r3, r2
 8003c54:	3301      	adds	r3, #1
 8003c56:	0019      	movs	r1, r3
 8003c58:	4869      	ldr	r0, [pc, #420]	@ (8003e00 <UART_SetConfig+0x2f4>)
 8003c5a:	f7fc fa67 	bl	800012c <__udivsi3>
 8003c5e:	0003      	movs	r3, r0
 8003c60:	61bb      	str	r3, [r7, #24]
        break;
 8003c62:	e00f      	b.n	8003c84 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c64:	f7fe ff70 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	61bb      	str	r3, [r7, #24]
        break;
 8003c6c:	e00a      	b.n	8003c84 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c6e:	2380      	movs	r3, #128	@ 0x80
 8003c70:	021b      	lsls	r3, r3, #8
 8003c72:	61bb      	str	r3, [r7, #24]
        break;
 8003c74:	e006      	b.n	8003c84 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c7a:	231e      	movs	r3, #30
 8003c7c:	18fb      	adds	r3, r7, r3
 8003c7e:	2201      	movs	r2, #1
 8003c80:	701a      	strb	r2, [r3, #0]
        break;
 8003c82:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d100      	bne.n	8003c8c <UART_SetConfig+0x180>
 8003c8a:	e097      	b.n	8003dbc <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c90:	4b5c      	ldr	r3, [pc, #368]	@ (8003e04 <UART_SetConfig+0x2f8>)
 8003c92:	0052      	lsls	r2, r2, #1
 8003c94:	5ad3      	ldrh	r3, [r2, r3]
 8003c96:	0019      	movs	r1, r3
 8003c98:	69b8      	ldr	r0, [r7, #24]
 8003c9a:	f7fc fa47 	bl	800012c <__udivsi3>
 8003c9e:	0003      	movs	r3, r0
 8003ca0:	005a      	lsls	r2, r3, #1
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	085b      	lsrs	r3, r3, #1
 8003ca8:	18d2      	adds	r2, r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	0019      	movs	r1, r3
 8003cb0:	0010      	movs	r0, r2
 8003cb2:	f7fc fa3b 	bl	800012c <__udivsi3>
 8003cb6:	0003      	movs	r3, r0
 8003cb8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	2b0f      	cmp	r3, #15
 8003cbe:	d91c      	bls.n	8003cfa <UART_SetConfig+0x1ee>
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	2380      	movs	r3, #128	@ 0x80
 8003cc4:	025b      	lsls	r3, r3, #9
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d217      	bcs.n	8003cfa <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	200e      	movs	r0, #14
 8003cd0:	183b      	adds	r3, r7, r0
 8003cd2:	210f      	movs	r1, #15
 8003cd4:	438a      	bics	r2, r1
 8003cd6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	085b      	lsrs	r3, r3, #1
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2207      	movs	r2, #7
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	b299      	uxth	r1, r3
 8003ce4:	183b      	adds	r3, r7, r0
 8003ce6:	183a      	adds	r2, r7, r0
 8003ce8:	8812      	ldrh	r2, [r2, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	183a      	adds	r2, r7, r0
 8003cf4:	8812      	ldrh	r2, [r2, #0]
 8003cf6:	60da      	str	r2, [r3, #12]
 8003cf8:	e060      	b.n	8003dbc <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003cfa:	231e      	movs	r3, #30
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	2201      	movs	r2, #1
 8003d00:	701a      	strb	r2, [r3, #0]
 8003d02:	e05b      	b.n	8003dbc <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d04:	231f      	movs	r3, #31
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d01f      	beq.n	8003d4e <UART_SetConfig+0x242>
 8003d0e:	dc22      	bgt.n	8003d56 <UART_SetConfig+0x24a>
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d017      	beq.n	8003d44 <UART_SetConfig+0x238>
 8003d14:	dc1f      	bgt.n	8003d56 <UART_SetConfig+0x24a>
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <UART_SetConfig+0x214>
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d005      	beq.n	8003d2a <UART_SetConfig+0x21e>
 8003d1e:	e01a      	b.n	8003d56 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d20:	f7fe ff70 	bl	8002c04 <HAL_RCC_GetPCLK1Freq>
 8003d24:	0003      	movs	r3, r0
 8003d26:	61bb      	str	r3, [r7, #24]
        break;
 8003d28:	e01c      	b.n	8003d64 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003d2a:	4b33      	ldr	r3, [pc, #204]	@ (8003df8 <UART_SetConfig+0x2ec>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	095b      	lsrs	r3, r3, #5
 8003d30:	2207      	movs	r2, #7
 8003d32:	4013      	ands	r3, r2
 8003d34:	3301      	adds	r3, #1
 8003d36:	0019      	movs	r1, r3
 8003d38:	4831      	ldr	r0, [pc, #196]	@ (8003e00 <UART_SetConfig+0x2f4>)
 8003d3a:	f7fc f9f7 	bl	800012c <__udivsi3>
 8003d3e:	0003      	movs	r3, r0
 8003d40:	61bb      	str	r3, [r7, #24]
        break;
 8003d42:	e00f      	b.n	8003d64 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d44:	f7fe ff00 	bl	8002b48 <HAL_RCC_GetSysClockFreq>
 8003d48:	0003      	movs	r3, r0
 8003d4a:	61bb      	str	r3, [r7, #24]
        break;
 8003d4c:	e00a      	b.n	8003d64 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d4e:	2380      	movs	r3, #128	@ 0x80
 8003d50:	021b      	lsls	r3, r3, #8
 8003d52:	61bb      	str	r3, [r7, #24]
        break;
 8003d54:	e006      	b.n	8003d64 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d5a:	231e      	movs	r3, #30
 8003d5c:	18fb      	adds	r3, r7, r3
 8003d5e:	2201      	movs	r2, #1
 8003d60:	701a      	strb	r2, [r3, #0]
        break;
 8003d62:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d028      	beq.n	8003dbc <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d6e:	4b25      	ldr	r3, [pc, #148]	@ (8003e04 <UART_SetConfig+0x2f8>)
 8003d70:	0052      	lsls	r2, r2, #1
 8003d72:	5ad3      	ldrh	r3, [r2, r3]
 8003d74:	0019      	movs	r1, r3
 8003d76:	69b8      	ldr	r0, [r7, #24]
 8003d78:	f7fc f9d8 	bl	800012c <__udivsi3>
 8003d7c:	0003      	movs	r3, r0
 8003d7e:	001a      	movs	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	085b      	lsrs	r3, r3, #1
 8003d86:	18d2      	adds	r2, r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	0019      	movs	r1, r3
 8003d8e:	0010      	movs	r0, r2
 8003d90:	f7fc f9cc 	bl	800012c <__udivsi3>
 8003d94:	0003      	movs	r3, r0
 8003d96:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	2b0f      	cmp	r3, #15
 8003d9c:	d90a      	bls.n	8003db4 <UART_SetConfig+0x2a8>
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	2380      	movs	r3, #128	@ 0x80
 8003da2:	025b      	lsls	r3, r3, #9
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d205      	bcs.n	8003db4 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	b29a      	uxth	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	60da      	str	r2, [r3, #12]
 8003db2:	e003      	b.n	8003dbc <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003db4:	231e      	movs	r3, #30
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	2201      	movs	r2, #1
 8003dba:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	226a      	movs	r2, #106	@ 0x6a
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2268      	movs	r2, #104	@ 0x68
 8003dc8:	2101      	movs	r1, #1
 8003dca:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003dd8:	231e      	movs	r3, #30
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	781b      	ldrb	r3, [r3, #0]
}
 8003dde:	0018      	movs	r0, r3
 8003de0:	46bd      	mov	sp, r7
 8003de2:	b008      	add	sp, #32
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			@ (mov r8, r8)
 8003de8:	cfff69f3 	.word	0xcfff69f3
 8003dec:	ffffcfff 	.word	0xffffcfff
 8003df0:	11fff4ff 	.word	0x11fff4ff
 8003df4:	40013800 	.word	0x40013800
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	40004400 	.word	0x40004400
 8003e00:	02dc6c00 	.word	0x02dc6c00
 8003e04:	08005ddc 	.word	0x08005ddc

08003e08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e14:	2208      	movs	r2, #8
 8003e16:	4013      	ands	r3, r2
 8003e18:	d00b      	beq.n	8003e32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	4a4a      	ldr	r2, [pc, #296]	@ (8003f4c <UART_AdvFeatureConfig+0x144>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	0019      	movs	r1, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e36:	2201      	movs	r2, #1
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d00b      	beq.n	8003e54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	4a43      	ldr	r2, [pc, #268]	@ (8003f50 <UART_AdvFeatureConfig+0x148>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	0019      	movs	r1, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e58:	2202      	movs	r2, #2
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d00b      	beq.n	8003e76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	4a3b      	ldr	r2, [pc, #236]	@ (8003f54 <UART_AdvFeatureConfig+0x14c>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	0019      	movs	r1, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7a:	2204      	movs	r2, #4
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d00b      	beq.n	8003e98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	4a34      	ldr	r2, [pc, #208]	@ (8003f58 <UART_AdvFeatureConfig+0x150>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	0019      	movs	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	d00b      	beq.n	8003eba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	4a2c      	ldr	r2, [pc, #176]	@ (8003f5c <UART_AdvFeatureConfig+0x154>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	0019      	movs	r1, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	d00b      	beq.n	8003edc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	4a25      	ldr	r2, [pc, #148]	@ (8003f60 <UART_AdvFeatureConfig+0x158>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	0019      	movs	r1, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee0:	2240      	movs	r2, #64	@ 0x40
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d01d      	beq.n	8003f22 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	4a1d      	ldr	r2, [pc, #116]	@ (8003f64 <UART_AdvFeatureConfig+0x15c>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	0019      	movs	r1, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f02:	2380      	movs	r3, #128	@ 0x80
 8003f04:	035b      	lsls	r3, r3, #13
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d10b      	bne.n	8003f22 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	4a15      	ldr	r2, [pc, #84]	@ (8003f68 <UART_AdvFeatureConfig+0x160>)
 8003f12:	4013      	ands	r3, r2
 8003f14:	0019      	movs	r1, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f26:	2280      	movs	r2, #128	@ 0x80
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d00b      	beq.n	8003f44 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	4a0e      	ldr	r2, [pc, #56]	@ (8003f6c <UART_AdvFeatureConfig+0x164>)
 8003f34:	4013      	ands	r3, r2
 8003f36:	0019      	movs	r1, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	605a      	str	r2, [r3, #4]
  }
}
 8003f44:	46c0      	nop			@ (mov r8, r8)
 8003f46:	46bd      	mov	sp, r7
 8003f48:	b002      	add	sp, #8
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	ffff7fff 	.word	0xffff7fff
 8003f50:	fffdffff 	.word	0xfffdffff
 8003f54:	fffeffff 	.word	0xfffeffff
 8003f58:	fffbffff 	.word	0xfffbffff
 8003f5c:	ffffefff 	.word	0xffffefff
 8003f60:	ffffdfff 	.word	0xffffdfff
 8003f64:	ffefffff 	.word	0xffefffff
 8003f68:	ff9fffff 	.word	0xff9fffff
 8003f6c:	fff7ffff 	.word	0xfff7ffff

08003f70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b092      	sub	sp, #72	@ 0x48
 8003f74:	af02      	add	r7, sp, #8
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2290      	movs	r2, #144	@ 0x90
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f80:	f7fd f99c 	bl	80012bc <HAL_GetTick>
 8003f84:	0003      	movs	r3, r0
 8003f86:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2208      	movs	r2, #8
 8003f90:	4013      	ands	r3, r2
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d12d      	bne.n	8003ff2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f98:	2280      	movs	r2, #128	@ 0x80
 8003f9a:	0391      	lsls	r1, r2, #14
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	4a47      	ldr	r2, [pc, #284]	@ (80040bc <UART_CheckIdleState+0x14c>)
 8003fa0:	9200      	str	r2, [sp, #0]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f000 f88e 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 8003fa8:	1e03      	subs	r3, r0, #0
 8003faa:	d022      	beq.n	8003ff2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003fac:	f3ef 8310 	mrs	r3, PRIMASK
 8003fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fbc:	f383 8810 	msr	PRIMASK, r3
}
 8003fc0:	46c0      	nop			@ (mov r8, r8)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2180      	movs	r1, #128	@ 0x80
 8003fce:	438a      	bics	r2, r1
 8003fd0:	601a      	str	r2, [r3, #0]
 8003fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fd8:	f383 8810 	msr	PRIMASK, r3
}
 8003fdc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2288      	movs	r2, #136	@ 0x88
 8003fe2:	2120      	movs	r1, #32
 8003fe4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2284      	movs	r2, #132	@ 0x84
 8003fea:	2100      	movs	r1, #0
 8003fec:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e060      	b.n	80040b4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2204      	movs	r2, #4
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d146      	bne.n	800408e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004002:	2280      	movs	r2, #128	@ 0x80
 8004004:	03d1      	lsls	r1, r2, #15
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	4a2c      	ldr	r2, [pc, #176]	@ (80040bc <UART_CheckIdleState+0x14c>)
 800400a:	9200      	str	r2, [sp, #0]
 800400c:	2200      	movs	r2, #0
 800400e:	f000 f859 	bl	80040c4 <UART_WaitOnFlagUntilTimeout>
 8004012:	1e03      	subs	r3, r0, #0
 8004014:	d03b      	beq.n	800408e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004016:	f3ef 8310 	mrs	r3, PRIMASK
 800401a:	60fb      	str	r3, [r7, #12]
  return(result);
 800401c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800401e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004020:	2301      	movs	r3, #1
 8004022:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f383 8810 	msr	PRIMASK, r3
}
 800402a:	46c0      	nop			@ (mov r8, r8)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4922      	ldr	r1, [pc, #136]	@ (80040c0 <UART_CheckIdleState+0x150>)
 8004038:	400a      	ands	r2, r1
 800403a:	601a      	str	r2, [r3, #0]
 800403c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800403e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f383 8810 	msr	PRIMASK, r3
}
 8004046:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004048:	f3ef 8310 	mrs	r3, PRIMASK
 800404c:	61bb      	str	r3, [r7, #24]
  return(result);
 800404e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004050:	633b      	str	r3, [r7, #48]	@ 0x30
 8004052:	2301      	movs	r3, #1
 8004054:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	f383 8810 	msr	PRIMASK, r3
}
 800405c:	46c0      	nop			@ (mov r8, r8)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2101      	movs	r1, #1
 800406a:	438a      	bics	r2, r1
 800406c:	609a      	str	r2, [r3, #8]
 800406e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004070:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	f383 8810 	msr	PRIMASK, r3
}
 8004078:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	228c      	movs	r2, #140	@ 0x8c
 800407e:	2120      	movs	r1, #32
 8004080:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2284      	movs	r2, #132	@ 0x84
 8004086:	2100      	movs	r1, #0
 8004088:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e012      	b.n	80040b4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2288      	movs	r2, #136	@ 0x88
 8004092:	2120      	movs	r1, #32
 8004094:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	228c      	movs	r2, #140	@ 0x8c
 800409a:	2120      	movs	r1, #32
 800409c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2284      	movs	r2, #132	@ 0x84
 80040ae:	2100      	movs	r1, #0
 80040b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	0018      	movs	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	b010      	add	sp, #64	@ 0x40
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	01ffffff 	.word	0x01ffffff
 80040c0:	fffffedf 	.word	0xfffffedf

080040c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	1dfb      	adds	r3, r7, #7
 80040d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040d4:	e051      	b.n	800417a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	3301      	adds	r3, #1
 80040da:	d04e      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040dc:	f7fd f8ee 	bl	80012bc <HAL_GetTick>
 80040e0:	0002      	movs	r2, r0
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d302      	bcc.n	80040f2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e051      	b.n	800419a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2204      	movs	r2, #4
 80040fe:	4013      	ands	r3, r2
 8004100:	d03b      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	2b80      	cmp	r3, #128	@ 0x80
 8004106:	d038      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	2b40      	cmp	r3, #64	@ 0x40
 800410c:	d035      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	2208      	movs	r2, #8
 8004116:	4013      	ands	r3, r2
 8004118:	2b08      	cmp	r3, #8
 800411a:	d111      	bne.n	8004140 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2208      	movs	r2, #8
 8004122:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	0018      	movs	r0, r3
 8004128:	f000 f83c 	bl	80041a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2290      	movs	r2, #144	@ 0x90
 8004130:	2108      	movs	r1, #8
 8004132:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2284      	movs	r2, #132	@ 0x84
 8004138:	2100      	movs	r1, #0
 800413a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e02c      	b.n	800419a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	69da      	ldr	r2, [r3, #28]
 8004146:	2380      	movs	r3, #128	@ 0x80
 8004148:	011b      	lsls	r3, r3, #4
 800414a:	401a      	ands	r2, r3
 800414c:	2380      	movs	r3, #128	@ 0x80
 800414e:	011b      	lsls	r3, r3, #4
 8004150:	429a      	cmp	r2, r3
 8004152:	d112      	bne.n	800417a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2280      	movs	r2, #128	@ 0x80
 800415a:	0112      	lsls	r2, r2, #4
 800415c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	0018      	movs	r0, r3
 8004162:	f000 f81f 	bl	80041a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2290      	movs	r2, #144	@ 0x90
 800416a:	2120      	movs	r1, #32
 800416c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2284      	movs	r2, #132	@ 0x84
 8004172:	2100      	movs	r1, #0
 8004174:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e00f      	b.n	800419a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	68ba      	ldr	r2, [r7, #8]
 8004182:	4013      	ands	r3, r2
 8004184:	68ba      	ldr	r2, [r7, #8]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	425a      	negs	r2, r3
 800418a:	4153      	adcs	r3, r2
 800418c:	b2db      	uxtb	r3, r3
 800418e:	001a      	movs	r2, r3
 8004190:	1dfb      	adds	r3, r7, #7
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	429a      	cmp	r2, r3
 8004196:	d09e      	beq.n	80040d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	0018      	movs	r0, r3
 800419c:	46bd      	mov	sp, r7
 800419e:	b004      	add	sp, #16
 80041a0:	bd80      	pop	{r7, pc}
	...

080041a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08e      	sub	sp, #56	@ 0x38
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80041ac:	f3ef 8310 	mrs	r3, PRIMASK
 80041b0:	617b      	str	r3, [r7, #20]
  return(result);
 80041b2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80041b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80041b6:	2301      	movs	r3, #1
 80041b8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	f383 8810 	msr	PRIMASK, r3
}
 80041c0:	46c0      	nop			@ (mov r8, r8)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4926      	ldr	r1, [pc, #152]	@ (8004268 <UART_EndRxTransfer+0xc4>)
 80041ce:	400a      	ands	r2, r1
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	f383 8810 	msr	PRIMASK, r3
}
 80041dc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80041de:	f3ef 8310 	mrs	r3, PRIMASK
 80041e2:	623b      	str	r3, [r7, #32]
  return(result);
 80041e4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80041e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80041e8:	2301      	movs	r3, #1
 80041ea:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ee:	f383 8810 	msr	PRIMASK, r3
}
 80041f2:	46c0      	nop			@ (mov r8, r8)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	491b      	ldr	r1, [pc, #108]	@ (800426c <UART_EndRxTransfer+0xc8>)
 8004200:	400a      	ands	r2, r1
 8004202:	609a      	str	r2, [r3, #8]
 8004204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004206:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420a:	f383 8810 	msr	PRIMASK, r3
}
 800420e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004214:	2b01      	cmp	r3, #1
 8004216:	d118      	bne.n	800424a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004218:	f3ef 8310 	mrs	r3, PRIMASK
 800421c:	60bb      	str	r3, [r7, #8]
  return(result);
 800421e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004222:	2301      	movs	r3, #1
 8004224:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f383 8810 	msr	PRIMASK, r3
}
 800422c:	46c0      	nop			@ (mov r8, r8)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2110      	movs	r1, #16
 800423a:	438a      	bics	r2, r1
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004240:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	f383 8810 	msr	PRIMASK, r3
}
 8004248:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	228c      	movs	r2, #140	@ 0x8c
 800424e:	2120      	movs	r1, #32
 8004250:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800425e:	46c0      	nop			@ (mov r8, r8)
 8004260:	46bd      	mov	sp, r7
 8004262:	b00e      	add	sp, #56	@ 0x38
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	fffffedf 	.word	0xfffffedf
 800426c:	effffffe 	.word	0xeffffffe

08004270 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2284      	movs	r2, #132	@ 0x84
 800427c:	5c9b      	ldrb	r3, [r3, r2]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <HAL_UARTEx_DisableFifoMode+0x16>
 8004282:	2302      	movs	r3, #2
 8004284:	e027      	b.n	80042d6 <HAL_UARTEx_DisableFifoMode+0x66>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2284      	movs	r2, #132	@ 0x84
 800428a:	2101      	movs	r1, #1
 800428c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2288      	movs	r2, #136	@ 0x88
 8004292:	2124      	movs	r1, #36	@ 0x24
 8004294:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2101      	movs	r1, #1
 80042aa:	438a      	bics	r2, r1
 80042ac:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	4a0b      	ldr	r2, [pc, #44]	@ (80042e0 <HAL_UARTEx_DisableFifoMode+0x70>)
 80042b2:	4013      	ands	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2288      	movs	r2, #136	@ 0x88
 80042c8:	2120      	movs	r1, #32
 80042ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2284      	movs	r2, #132	@ 0x84
 80042d0:	2100      	movs	r1, #0
 80042d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	0018      	movs	r0, r3
 80042d8:	46bd      	mov	sp, r7
 80042da:	b004      	add	sp, #16
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	46c0      	nop			@ (mov r8, r8)
 80042e0:	dfffffff 	.word	0xdfffffff

080042e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2284      	movs	r2, #132	@ 0x84
 80042f2:	5c9b      	ldrb	r3, [r3, r2]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e02e      	b.n	800435a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2284      	movs	r2, #132	@ 0x84
 8004300:	2101      	movs	r1, #1
 8004302:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2288      	movs	r2, #136	@ 0x88
 8004308:	2124      	movs	r1, #36	@ 0x24
 800430a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2101      	movs	r1, #1
 8004320:	438a      	bics	r2, r1
 8004322:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	08d9      	lsrs	r1, r3, #3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	0018      	movs	r0, r3
 800433c:	f000 f854 	bl	80043e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2288      	movs	r2, #136	@ 0x88
 800434c:	2120      	movs	r1, #32
 800434e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2284      	movs	r2, #132	@ 0x84
 8004354:	2100      	movs	r1, #0
 8004356:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	0018      	movs	r0, r3
 800435c:	46bd      	mov	sp, r7
 800435e:	b004      	add	sp, #16
 8004360:	bd80      	pop	{r7, pc}
	...

08004364 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2284      	movs	r2, #132	@ 0x84
 8004372:	5c9b      	ldrb	r3, [r3, r2]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004378:	2302      	movs	r3, #2
 800437a:	e02f      	b.n	80043dc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2284      	movs	r2, #132	@ 0x84
 8004380:	2101      	movs	r1, #1
 8004382:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2288      	movs	r2, #136	@ 0x88
 8004388:	2124      	movs	r1, #36	@ 0x24
 800438a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2101      	movs	r1, #1
 80043a0:	438a      	bics	r2, r1
 80043a2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	4a0e      	ldr	r2, [pc, #56]	@ (80043e4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80043ac:	4013      	ands	r3, r2
 80043ae:	0019      	movs	r1, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	683a      	ldr	r2, [r7, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	0018      	movs	r0, r3
 80043be:	f000 f813 	bl	80043e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2288      	movs	r2, #136	@ 0x88
 80043ce:	2120      	movs	r1, #32
 80043d0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2284      	movs	r2, #132	@ 0x84
 80043d6:	2100      	movs	r1, #0
 80043d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b004      	add	sp, #16
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	f1ffffff 	.word	0xf1ffffff

080043e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80043e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d108      	bne.n	800440a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	226a      	movs	r2, #106	@ 0x6a
 80043fc:	2101      	movs	r1, #1
 80043fe:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2268      	movs	r2, #104	@ 0x68
 8004404:	2101      	movs	r1, #1
 8004406:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004408:	e043      	b.n	8004492 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800440a:	260f      	movs	r6, #15
 800440c:	19bb      	adds	r3, r7, r6
 800440e:	2208      	movs	r2, #8
 8004410:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004412:	200e      	movs	r0, #14
 8004414:	183b      	adds	r3, r7, r0
 8004416:	2208      	movs	r2, #8
 8004418:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	0e5b      	lsrs	r3, r3, #25
 8004422:	b2da      	uxtb	r2, r3
 8004424:	240d      	movs	r4, #13
 8004426:	193b      	adds	r3, r7, r4
 8004428:	2107      	movs	r1, #7
 800442a:	400a      	ands	r2, r1
 800442c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	0f5b      	lsrs	r3, r3, #29
 8004436:	b2da      	uxtb	r2, r3
 8004438:	250c      	movs	r5, #12
 800443a:	197b      	adds	r3, r7, r5
 800443c:	2107      	movs	r1, #7
 800443e:	400a      	ands	r2, r1
 8004440:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004442:	183b      	adds	r3, r7, r0
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	197a      	adds	r2, r7, r5
 8004448:	7812      	ldrb	r2, [r2, #0]
 800444a:	4914      	ldr	r1, [pc, #80]	@ (800449c <UARTEx_SetNbDataToProcess+0xb4>)
 800444c:	5c8a      	ldrb	r2, [r1, r2]
 800444e:	435a      	muls	r2, r3
 8004450:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004452:	197b      	adds	r3, r7, r5
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	4a12      	ldr	r2, [pc, #72]	@ (80044a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004458:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800445a:	0019      	movs	r1, r3
 800445c:	f7fb fef0 	bl	8000240 <__divsi3>
 8004460:	0003      	movs	r3, r0
 8004462:	b299      	uxth	r1, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	226a      	movs	r2, #106	@ 0x6a
 8004468:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800446a:	19bb      	adds	r3, r7, r6
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	193a      	adds	r2, r7, r4
 8004470:	7812      	ldrb	r2, [r2, #0]
 8004472:	490a      	ldr	r1, [pc, #40]	@ (800449c <UARTEx_SetNbDataToProcess+0xb4>)
 8004474:	5c8a      	ldrb	r2, [r1, r2]
 8004476:	435a      	muls	r2, r3
 8004478:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800447a:	193b      	adds	r3, r7, r4
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	4a08      	ldr	r2, [pc, #32]	@ (80044a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004480:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004482:	0019      	movs	r1, r3
 8004484:	f7fb fedc 	bl	8000240 <__divsi3>
 8004488:	0003      	movs	r3, r0
 800448a:	b299      	uxth	r1, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2268      	movs	r2, #104	@ 0x68
 8004490:	5299      	strh	r1, [r3, r2]
}
 8004492:	46c0      	nop			@ (mov r8, r8)
 8004494:	46bd      	mov	sp, r7
 8004496:	b005      	add	sp, #20
 8004498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	08005df4 	.word	0x08005df4
 80044a0:	08005dfc 	.word	0x08005dfc

080044a4 <ds1307_init>:
extern I2C_HandleTypeDef hi2c1;

// Returns 1 : CH = 1; init failed
// Returns 0 : CH = 0; init success
uint8_t ds1307_init()
{
 80044a4:	b590      	push	{r4, r7, lr}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
	// Make clock halt = 0
	uint8_t sec = ds1307_read(DS1307_ADDR_SEC);
 80044aa:	1dfc      	adds	r4, r7, #7
 80044ac:	2000      	movs	r0, #0
 80044ae:	f000 f951 	bl	8004754 <ds1307_read>
 80044b2:	0003      	movs	r3, r0
 80044b4:	7023      	strb	r3, [r4, #0]
	sec &= ~(1 << 7);   // Clear CH
 80044b6:	1dfb      	adds	r3, r7, #7
 80044b8:	1dfa      	adds	r2, r7, #7
 80044ba:	7812      	ldrb	r2, [r2, #0]
 80044bc:	217f      	movs	r1, #127	@ 0x7f
 80044be:	400a      	ands	r2, r1
 80044c0:	701a      	strb	r2, [r3, #0]

	ds1307_write(sec, DS1307_ADDR_SEC);
 80044c2:	1dfb      	adds	r3, r7, #7
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	2100      	movs	r1, #0
 80044c8:	0018      	movs	r0, r3
 80044ca:	f000 f925 	bl	8004718 <ds1307_write>

	// Read Back Clock Halt Bit
	uint8_t clock_state = ds1307_read(DS1307_ADDR_SEC);
 80044ce:	1dbc      	adds	r4, r7, #6
 80044d0:	2000      	movs	r0, #0
 80044d2:	f000 f93f 	bl	8004754 <ds1307_read>
 80044d6:	0003      	movs	r3, r0
 80044d8:	7023      	strb	r3, [r4, #0]

	return (clock_state >> 7) & 0x1;
 80044da:	1dbb      	adds	r3, r7, #6
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	09db      	lsrs	r3, r3, #7
 80044e0:	b2db      	uxtb	r3, r3
}
 80044e2:	0018      	movs	r0, r3
 80044e4:	46bd      	mov	sp, r7
 80044e6:	b003      	add	sp, #12
 80044e8:	bd90      	pop	{r4, r7, pc}

080044ea <ds1307_set_current_time>:


void ds1307_set_current_time(RTC_Time_t *rtc_time)
{
 80044ea:	b5b0      	push	{r4, r5, r7, lr}
 80044ec:	b084      	sub	sp, #16
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = binary_to_bcd(rtc_time->seconds);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	250e      	movs	r5, #14
 80044f8:	197c      	adds	r4, r7, r5
 80044fa:	0018      	movs	r0, r3
 80044fc:	f000 f948 	bl	8004790 <binary_to_bcd>
 8004500:	0003      	movs	r3, r0
 8004502:	7023      	strb	r3, [r4, #0]
	seconds &= ~(1 << 7);
 8004504:	0028      	movs	r0, r5
 8004506:	183b      	adds	r3, r7, r0
 8004508:	183a      	adds	r2, r7, r0
 800450a:	7812      	ldrb	r2, [r2, #0]
 800450c:	217f      	movs	r1, #127	@ 0x7f
 800450e:	400a      	ands	r2, r1
 8004510:	701a      	strb	r2, [r3, #0]
	ds1307_write(seconds, DS1307_ADDR_SEC);
 8004512:	183b      	adds	r3, r7, r0
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	2100      	movs	r1, #0
 8004518:	0018      	movs	r0, r3
 800451a:	f000 f8fd 	bl	8004718 <ds1307_write>

	ds1307_write(binary_to_bcd(rtc_time->minutes), DS1307_ADDR_MIN);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	785b      	ldrb	r3, [r3, #1]
 8004522:	0018      	movs	r0, r3
 8004524:	f000 f934 	bl	8004790 <binary_to_bcd>
 8004528:	0003      	movs	r3, r0
 800452a:	2101      	movs	r1, #1
 800452c:	0018      	movs	r0, r3
 800452e:	f000 f8f3 	bl	8004718 <ds1307_write>

	hrs = binary_to_bcd(rtc_time->hours);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	789b      	ldrb	r3, [r3, #2]
 8004536:	250f      	movs	r5, #15
 8004538:	197c      	adds	r4, r7, r5
 800453a:	0018      	movs	r0, r3
 800453c:	f000 f928 	bl	8004790 <binary_to_bcd>
 8004540:	0003      	movs	r3, r0
 8004542:	7023      	strb	r3, [r4, #0]
	if(rtc_time->time_format == TIME_FORMAT_24HRS)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	78db      	ldrb	r3, [r3, #3]
 8004548:	2b02      	cmp	r3, #2
 800454a:	d106      	bne.n	800455a <ds1307_set_current_time+0x70>
	{
		hrs &= ~(1 << 6);
 800454c:	197b      	adds	r3, r7, r5
 800454e:	197a      	adds	r2, r7, r5
 8004550:	7812      	ldrb	r2, [r2, #0]
 8004552:	2140      	movs	r1, #64	@ 0x40
 8004554:	438a      	bics	r2, r1
 8004556:	701a      	strb	r2, [r3, #0]
 8004558:	e019      	b.n	800458e <ds1307_set_current_time+0xa4>
	}
	else
	{
		hrs |= (1 << 6);
 800455a:	200f      	movs	r0, #15
 800455c:	183b      	adds	r3, r7, r0
 800455e:	183a      	adds	r2, r7, r0
 8004560:	7812      	ldrb	r2, [r2, #0]
 8004562:	2140      	movs	r1, #64	@ 0x40
 8004564:	430a      	orrs	r2, r1
 8004566:	701a      	strb	r2, [r3, #0]
		hrs = (rtc_time->time_format == TIME_FORMAT_12HRS_PM) ? hrs | (1 << 5) : hrs & ~(1 << 5);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	78db      	ldrb	r3, [r3, #3]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d105      	bne.n	800457c <ds1307_set_current_time+0x92>
 8004570:	183b      	adds	r3, r7, r0
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	2220      	movs	r2, #32
 8004576:	4313      	orrs	r3, r2
 8004578:	b2db      	uxtb	r3, r3
 800457a:	e005      	b.n	8004588 <ds1307_set_current_time+0x9e>
 800457c:	230f      	movs	r3, #15
 800457e:	18fb      	adds	r3, r7, r3
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2220      	movs	r2, #32
 8004584:	4393      	bics	r3, r2
 8004586:	b2db      	uxtb	r3, r3
 8004588:	220f      	movs	r2, #15
 800458a:	18ba      	adds	r2, r7, r2
 800458c:	7013      	strb	r3, [r2, #0]
	}
	ds1307_write(hrs, DS1307_ADDR_HOURS);
 800458e:	230f      	movs	r3, #15
 8004590:	18fb      	adds	r3, r7, r3
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	2102      	movs	r1, #2
 8004596:	0018      	movs	r0, r3
 8004598:	f000 f8be 	bl	8004718 <ds1307_write>

}
 800459c:	46c0      	nop			@ (mov r8, r8)
 800459e:	46bd      	mov	sp, r7
 80045a0:	b004      	add	sp, #16
 80045a2:	bdb0      	pop	{r4, r5, r7, pc}

080045a4 <ds1307_get_current_time>:


void ds1307_get_current_time(RTC_Time_t *rtc_time)
{
 80045a4:	b5b0      	push	{r4, r5, r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = ds1307_read(DS1307_ADDR_SEC);
 80045ac:	250e      	movs	r5, #14
 80045ae:	197c      	adds	r4, r7, r5
 80045b0:	2000      	movs	r0, #0
 80045b2:	f000 f8cf 	bl	8004754 <ds1307_read>
 80045b6:	0003      	movs	r3, r0
 80045b8:	7023      	strb	r3, [r4, #0]
	seconds &= ~(1 << 7); // Clear 7th bit
 80045ba:	0028      	movs	r0, r5
 80045bc:	183b      	adds	r3, r7, r0
 80045be:	183a      	adds	r2, r7, r0
 80045c0:	7812      	ldrb	r2, [r2, #0]
 80045c2:	217f      	movs	r1, #127	@ 0x7f
 80045c4:	400a      	ands	r2, r1
 80045c6:	701a      	strb	r2, [r3, #0]
	rtc_time->seconds = bcd_to_binary(seconds);
 80045c8:	183b      	adds	r3, r7, r0
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	0018      	movs	r0, r3
 80045ce:	f000 f916 	bl	80047fe <bcd_to_binary>
 80045d2:	0003      	movs	r3, r0
 80045d4:	001a      	movs	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	701a      	strb	r2, [r3, #0]
	rtc_time->minutes = bcd_to_binary(ds1307_read(DS1307_ADDR_MIN));
 80045da:	2001      	movs	r0, #1
 80045dc:	f000 f8ba 	bl	8004754 <ds1307_read>
 80045e0:	0003      	movs	r3, r0
 80045e2:	0018      	movs	r0, r3
 80045e4:	f000 f90b 	bl	80047fe <bcd_to_binary>
 80045e8:	0003      	movs	r3, r0
 80045ea:	001a      	movs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	705a      	strb	r2, [r3, #1]

	hrs = ds1307_read(DS1307_ADDR_HOURS);
 80045f0:	250f      	movs	r5, #15
 80045f2:	197c      	adds	r4, r7, r5
 80045f4:	2002      	movs	r0, #2
 80045f6:	f000 f8ad 	bl	8004754 <ds1307_read>
 80045fa:	0003      	movs	r3, r0
 80045fc:	7023      	strb	r3, [r4, #0]
	if(hrs & (1 << 6))
 80045fe:	0029      	movs	r1, r5
 8004600:	187b      	adds	r3, r7, r1
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	2240      	movs	r2, #64	@ 0x40
 8004606:	4013      	ands	r3, r2
 8004608:	d010      	beq.n	800462c <ds1307_get_current_time+0x88>
	{
		// 12 hour format
		rtc_time->time_format = !((hrs & (1 << 5)) == 0);
 800460a:	187b      	adds	r3, r7, r1
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	2220      	movs	r2, #32
 8004610:	4013      	ands	r3, r2
 8004612:	1e5a      	subs	r2, r3, #1
 8004614:	4193      	sbcs	r3, r2
 8004616:	b2db      	uxtb	r3, r3
 8004618:	001a      	movs	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	70da      	strb	r2, [r3, #3]
		hrs &= ~(0x3 << 5); // clear 5th and 6th position
 800461e:	187b      	adds	r3, r7, r1
 8004620:	187a      	adds	r2, r7, r1
 8004622:	7812      	ldrb	r2, [r2, #0]
 8004624:	2160      	movs	r1, #96	@ 0x60
 8004626:	438a      	bics	r2, r1
 8004628:	701a      	strb	r2, [r3, #0]
 800462a:	e002      	b.n	8004632 <ds1307_get_current_time+0x8e>
	}
	else
	{
		// 24 hour format
		rtc_time->time_format = TIME_FORMAT_24HRS;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	70da      	strb	r2, [r3, #3]
	}
	rtc_time->hours = bcd_to_binary(hrs);
 8004632:	230f      	movs	r3, #15
 8004634:	18fb      	adds	r3, r7, r3
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	0018      	movs	r0, r3
 800463a:	f000 f8e0 	bl	80047fe <bcd_to_binary>
 800463e:	0003      	movs	r3, r0
 8004640:	001a      	movs	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	709a      	strb	r2, [r3, #2]
}
 8004646:	46c0      	nop			@ (mov r8, r8)
 8004648:	46bd      	mov	sp, r7
 800464a:	b004      	add	sp, #16
 800464c:	bdb0      	pop	{r4, r5, r7, pc}

0800464e <ds1307_set_current_date>:


void ds1307_set_current_date(RTC_Date_t *rtc_date)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b082      	sub	sp, #8
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]

	ds1307_write(binary_to_bcd(rtc_date->date), DS1307_ADDR_DATE);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	78db      	ldrb	r3, [r3, #3]
 800465a:	0018      	movs	r0, r3
 800465c:	f000 f898 	bl	8004790 <binary_to_bcd>
 8004660:	0003      	movs	r3, r0
 8004662:	2104      	movs	r1, #4
 8004664:	0018      	movs	r0, r3
 8004666:	f000 f857 	bl	8004718 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->month), DS1307_ADDR_MONTH);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	785b      	ldrb	r3, [r3, #1]
 800466e:	0018      	movs	r0, r3
 8004670:	f000 f88e 	bl	8004790 <binary_to_bcd>
 8004674:	0003      	movs	r3, r0
 8004676:	2105      	movs	r1, #5
 8004678:	0018      	movs	r0, r3
 800467a:	f000 f84d 	bl	8004718 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->year), DS1307_ADDR_YEAR);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	789b      	ldrb	r3, [r3, #2]
 8004682:	0018      	movs	r0, r3
 8004684:	f000 f884 	bl	8004790 <binary_to_bcd>
 8004688:	0003      	movs	r3, r0
 800468a:	2106      	movs	r1, #6
 800468c:	0018      	movs	r0, r3
 800468e:	f000 f843 	bl	8004718 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->day), DS1307_ADDR_DAY);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	0018      	movs	r0, r3
 8004698:	f000 f87a 	bl	8004790 <binary_to_bcd>
 800469c:	0003      	movs	r3, r0
 800469e:	2103      	movs	r1, #3
 80046a0:	0018      	movs	r0, r3
 80046a2:	f000 f839 	bl	8004718 <ds1307_write>
}
 80046a6:	46c0      	nop			@ (mov r8, r8)
 80046a8:	46bd      	mov	sp, r7
 80046aa:	b002      	add	sp, #8
 80046ac:	bd80      	pop	{r7, pc}

080046ae <ds1307_get_current_date>:


void ds1307_get_current_date(RTC_Date_t *rtc_date)
{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b082      	sub	sp, #8
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
	rtc_date->date = bcd_to_binary(ds1307_read(DS1307_ADDR_DATE));
 80046b6:	2004      	movs	r0, #4
 80046b8:	f000 f84c 	bl	8004754 <ds1307_read>
 80046bc:	0003      	movs	r3, r0
 80046be:	0018      	movs	r0, r3
 80046c0:	f000 f89d 	bl	80047fe <bcd_to_binary>
 80046c4:	0003      	movs	r3, r0
 80046c6:	001a      	movs	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	70da      	strb	r2, [r3, #3]
	rtc_date->month = bcd_to_binary(ds1307_read(DS1307_ADDR_MONTH));
 80046cc:	2005      	movs	r0, #5
 80046ce:	f000 f841 	bl	8004754 <ds1307_read>
 80046d2:	0003      	movs	r3, r0
 80046d4:	0018      	movs	r0, r3
 80046d6:	f000 f892 	bl	80047fe <bcd_to_binary>
 80046da:	0003      	movs	r3, r0
 80046dc:	001a      	movs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	705a      	strb	r2, [r3, #1]
	rtc_date->year = bcd_to_binary(ds1307_read(DS1307_ADDR_YEAR));
 80046e2:	2006      	movs	r0, #6
 80046e4:	f000 f836 	bl	8004754 <ds1307_read>
 80046e8:	0003      	movs	r3, r0
 80046ea:	0018      	movs	r0, r3
 80046ec:	f000 f887 	bl	80047fe <bcd_to_binary>
 80046f0:	0003      	movs	r3, r0
 80046f2:	001a      	movs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	709a      	strb	r2, [r3, #2]
	rtc_date->day = bcd_to_binary(ds1307_read(DS1307_ADDR_DAY));
 80046f8:	2003      	movs	r0, #3
 80046fa:	f000 f82b 	bl	8004754 <ds1307_read>
 80046fe:	0003      	movs	r3, r0
 8004700:	0018      	movs	r0, r3
 8004702:	f000 f87c 	bl	80047fe <bcd_to_binary>
 8004706:	0003      	movs	r3, r0
 8004708:	001a      	movs	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	701a      	strb	r2, [r3, #0]
}
 800470e:	46c0      	nop			@ (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b002      	add	sp, #8
 8004714:	bd80      	pop	{r7, pc}
	...

08004718 <ds1307_write>:

static void ds1307_write(uint8_t value, uint8_t reg_address)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af04      	add	r7, sp, #16
 800471e:	0002      	movs	r2, r0
 8004720:	1dfb      	adds	r3, r7, #7
 8004722:	701a      	strb	r2, [r3, #0]
 8004724:	1dbb      	adds	r3, r7, #6
 8004726:	1c0a      	adds	r2, r1, #0
 8004728:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(
 800472a:	1dbb      	adds	r3, r7, #6
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	b29a      	uxth	r2, r3
 8004730:	4807      	ldr	r0, [pc, #28]	@ (8004750 <ds1307_write+0x38>)
 8004732:	23fa      	movs	r3, #250	@ 0xfa
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	9302      	str	r3, [sp, #8]
 8004738:	2301      	movs	r3, #1
 800473a:	9301      	str	r3, [sp, #4]
 800473c:	1dfb      	adds	r3, r7, #7
 800473e:	9300      	str	r3, [sp, #0]
 8004740:	2301      	movs	r3, #1
 8004742:	21d0      	movs	r1, #208	@ 0xd0
 8004744:	f7fd f926 	bl	8001994 <HAL_I2C_Mem_Write>
	    I2C_MEMADD_SIZE_8BIT,
	    &value,
	    1,
	    1000
	);
}
 8004748:	46c0      	nop			@ (mov r8, r8)
 800474a:	46bd      	mov	sp, r7
 800474c:	b002      	add	sp, #8
 800474e:	bd80      	pop	{r7, pc}
 8004750:	2000007c 	.word	0x2000007c

08004754 <ds1307_read>:


static uint8_t ds1307_read(uint8_t reg_address)
{
 8004754:	b590      	push	{r4, r7, lr}
 8004756:	b089      	sub	sp, #36	@ 0x24
 8004758:	af04      	add	r7, sp, #16
 800475a:	0002      	movs	r2, r0
 800475c:	1dfb      	adds	r3, r7, #7
 800475e:	701a      	strb	r2, [r3, #0]
	uint8_t rx;
	HAL_I2C_Mem_Read(
 8004760:	1dfb      	adds	r3, r7, #7
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	b29a      	uxth	r2, r3
 8004766:	4809      	ldr	r0, [pc, #36]	@ (800478c <ds1307_read+0x38>)
 8004768:	23fa      	movs	r3, #250	@ 0xfa
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	9302      	str	r3, [sp, #8]
 800476e:	2301      	movs	r3, #1
 8004770:	9301      	str	r3, [sp, #4]
 8004772:	240f      	movs	r4, #15
 8004774:	193b      	adds	r3, r7, r4
 8004776:	9300      	str	r3, [sp, #0]
 8004778:	2301      	movs	r3, #1
 800477a:	21d0      	movs	r1, #208	@ 0xd0
 800477c:	f7fd fa38 	bl	8001bf0 <HAL_I2C_Mem_Read>
	    I2C_MEMADD_SIZE_8BIT,
	    &rx,
	    1,
	    1000
	);
	return rx;
 8004780:	193b      	adds	r3, r7, r4
 8004782:	781b      	ldrb	r3, [r3, #0]
}
 8004784:	0018      	movs	r0, r3
 8004786:	46bd      	mov	sp, r7
 8004788:	b005      	add	sp, #20
 800478a:	bd90      	pop	{r4, r7, pc}
 800478c:	2000007c 	.word	0x2000007c

08004790 <binary_to_bcd>:


static uint8_t binary_to_bcd(uint8_t value)
{
 8004790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	0002      	movs	r2, r0
 8004798:	1dfb      	adds	r3, r7, #7
 800479a:	701a      	strb	r2, [r3, #0]
	uint8_t m, n;
	uint8_t bcd;
	bcd = value;
 800479c:	250f      	movs	r5, #15
 800479e:	197b      	adds	r3, r7, r5
 80047a0:	1dfa      	adds	r2, r7, #7
 80047a2:	7812      	ldrb	r2, [r2, #0]
 80047a4:	701a      	strb	r2, [r3, #0]
	if(value >= 10)
 80047a6:	1dfb      	adds	r3, r7, #7
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	2b09      	cmp	r3, #9
 80047ac:	d920      	bls.n	80047f0 <binary_to_bcd+0x60>
	{
		m = value / 10;
 80047ae:	260e      	movs	r6, #14
 80047b0:	19bc      	adds	r4, r7, r6
 80047b2:	1dfb      	adds	r3, r7, #7
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	210a      	movs	r1, #10
 80047b8:	0018      	movs	r0, r3
 80047ba:	f7fb fcb7 	bl	800012c <__udivsi3>
 80047be:	0003      	movs	r3, r0
 80047c0:	7023      	strb	r3, [r4, #0]
		n = value % 10;
 80047c2:	230d      	movs	r3, #13
 80047c4:	18fc      	adds	r4, r7, r3
 80047c6:	1dfb      	adds	r3, r7, #7
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	210a      	movs	r1, #10
 80047cc:	0018      	movs	r0, r3
 80047ce:	f7fb fd33 	bl	8000238 <__aeabi_uidivmod>
 80047d2:	000b      	movs	r3, r1
 80047d4:	7023      	strb	r3, [r4, #0]
		bcd = (uint8_t) ((m << 4) | n);
 80047d6:	19bb      	adds	r3, r7, r6
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	b25b      	sxtb	r3, r3
 80047dc:	011b      	lsls	r3, r3, #4
 80047de:	b25a      	sxtb	r2, r3
 80047e0:	230d      	movs	r3, #13
 80047e2:	18fb      	adds	r3, r7, r3
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	b25b      	sxtb	r3, r3
 80047e8:	4313      	orrs	r3, r2
 80047ea:	b25a      	sxtb	r2, r3
 80047ec:	197b      	adds	r3, r7, r5
 80047ee:	701a      	strb	r2, [r3, #0]
	}

	return bcd;
 80047f0:	230f      	movs	r3, #15
 80047f2:	18fb      	adds	r3, r7, r3
 80047f4:	781b      	ldrb	r3, [r3, #0]
}
 80047f6:	0018      	movs	r0, r3
 80047f8:	46bd      	mov	sp, r7
 80047fa:	b005      	add	sp, #20
 80047fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080047fe <bcd_to_binary>:


static uint8_t bcd_to_binary(uint8_t value)
{
 80047fe:	b580      	push	{r7, lr}
 8004800:	b082      	sub	sp, #8
 8004802:	af00      	add	r7, sp, #0
 8004804:	0002      	movs	r2, r0
 8004806:	1dfb      	adds	r3, r7, #7
 8004808:	701a      	strb	r2, [r3, #0]
	return (uint8_t)(((value >> 4) * 10) + (value & (uint8_t)0x0F));
 800480a:	1dfb      	adds	r3, r7, #7
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	091b      	lsrs	r3, r3, #4
 8004810:	b2db      	uxtb	r3, r3
 8004812:	1c1a      	adds	r2, r3, #0
 8004814:	0092      	lsls	r2, r2, #2
 8004816:	18d3      	adds	r3, r2, r3
 8004818:	18db      	adds	r3, r3, r3
 800481a:	b2da      	uxtb	r2, r3
 800481c:	1dfb      	adds	r3, r7, #7
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	210f      	movs	r1, #15
 8004822:	400b      	ands	r3, r1
 8004824:	b2db      	uxtb	r3, r3
 8004826:	18d3      	adds	r3, r2, r3
 8004828:	b2db      	uxtb	r3, r3
}
 800482a:	0018      	movs	r0, r3
 800482c:	46bd      	mov	sp, r7
 800482e:	b002      	add	sp, #8
 8004830:	bd80      	pop	{r7, pc}

08004832 <atoi_n>:
#include "esp8266ex_driver.h"
#include "config_private.h"


static uint16_t atoi_n(const char *s, uint8_t n)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b084      	sub	sp, #16
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
 800483a:	000a      	movs	r2, r1
 800483c:	1cfb      	adds	r3, r7, #3
 800483e:	701a      	strb	r2, [r3, #0]
    uint16_t val = 0;
 8004840:	230e      	movs	r3, #14
 8004842:	18fb      	adds	r3, r7, r3
 8004844:	2200      	movs	r2, #0
 8004846:	801a      	strh	r2, [r3, #0]
    while (n--) {
 8004848:	e010      	b.n	800486c <atoi_n+0x3a>
        val = val * 10 + (*s++ - '0');
 800484a:	200e      	movs	r0, #14
 800484c:	183b      	adds	r3, r7, r0
 800484e:	881b      	ldrh	r3, [r3, #0]
 8004850:	1c1a      	adds	r2, r3, #0
 8004852:	0092      	lsls	r2, r2, #2
 8004854:	18d3      	adds	r3, r2, r3
 8004856:	18db      	adds	r3, r3, r3
 8004858:	b29a      	uxth	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	1c59      	adds	r1, r3, #1
 800485e:	6079      	str	r1, [r7, #4]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	18d3      	adds	r3, r2, r3
 8004864:	b29a      	uxth	r2, r3
 8004866:	183b      	adds	r3, r7, r0
 8004868:	3a30      	subs	r2, #48	@ 0x30
 800486a:	801a      	strh	r2, [r3, #0]
    while (n--) {
 800486c:	1cfb      	adds	r3, r7, #3
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	1cfa      	adds	r2, r7, #3
 8004872:	1e59      	subs	r1, r3, #1
 8004874:	7011      	strb	r1, [r2, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1e7      	bne.n	800484a <atoi_n+0x18>
    }
    return val;
 800487a:	230e      	movs	r3, #14
 800487c:	18fb      	adds	r3, r7, r3
 800487e:	881b      	ldrh	r3, [r3, #0]
}
 8004880:	0018      	movs	r0, r3
 8004882:	46bd      	mov	sp, r7
 8004884:	b004      	add	sp, #16
 8004886:	bd80      	pop	{r7, pc}

08004888 <parse_datetime>:
                    uint8_t *month,
                    uint8_t *date,
                    uint8_t *hour,
                    uint8_t *minute,
                    uint8_t *second)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
 8004894:	603b      	str	r3, [r7, #0]
    // Year: take last two digits only
    *year   = (uint8_t)atoi_n(&dt[2], 2);  // "2026"  "26"
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3302      	adds	r3, #2
 800489a:	2102      	movs	r1, #2
 800489c:	0018      	movs	r0, r3
 800489e:	f7ff ffc8 	bl	8004832 <atoi_n>
 80048a2:	0003      	movs	r3, r0
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	701a      	strb	r2, [r3, #0]
    *month  = (uint8_t)atoi_n(&dt[5], 2);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	3305      	adds	r3, #5
 80048ae:	2102      	movs	r1, #2
 80048b0:	0018      	movs	r0, r3
 80048b2:	f7ff ffbe 	bl	8004832 <atoi_n>
 80048b6:	0003      	movs	r3, r0
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	701a      	strb	r2, [r3, #0]
    *date    = (uint8_t)atoi_n(&dt[8], 2);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	3308      	adds	r3, #8
 80048c2:	2102      	movs	r1, #2
 80048c4:	0018      	movs	r0, r3
 80048c6:	f7ff ffb4 	bl	8004832 <atoi_n>
 80048ca:	0003      	movs	r3, r0
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	701a      	strb	r2, [r3, #0]
    *hour   = (uint8_t)atoi_n(&dt[11], 2);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	330b      	adds	r3, #11
 80048d6:	2102      	movs	r1, #2
 80048d8:	0018      	movs	r0, r3
 80048da:	f7ff ffaa 	bl	8004832 <atoi_n>
 80048de:	0003      	movs	r3, r0
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	701a      	strb	r2, [r3, #0]
    *minute = (uint8_t)atoi_n(&dt[14], 2);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	330e      	adds	r3, #14
 80048ea:	2102      	movs	r1, #2
 80048ec:	0018      	movs	r0, r3
 80048ee:	f7ff ffa0 	bl	8004832 <atoi_n>
 80048f2:	0003      	movs	r3, r0
 80048f4:	b2da      	uxtb	r2, r3
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	701a      	strb	r2, [r3, #0]
    *second = (uint8_t)atoi_n(&dt[17], 2);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	3311      	adds	r3, #17
 80048fe:	2102      	movs	r1, #2
 8004900:	0018      	movs	r0, r3
 8004902:	f7ff ff96 	bl	8004832 <atoi_n>
 8004906:	0003      	movs	r3, r0
 8004908:	b2da      	uxtb	r2, r3
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	701a      	strb	r2, [r3, #0]
}
 800490e:	46c0      	nop			@ (mov r8, r8)
 8004910:	46bd      	mov	sp, r7
 8004912:	b004      	add	sp, #16
 8004914:	bd80      	pop	{r7, pc}
	...

08004918 <parse_time_response>:




static Clock parse_time_response(char* response)
{
 8004918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800491a:	b097      	sub	sp, #92	@ 0x5c
 800491c:	af04      	add	r7, sp, #16
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
	Clock clock = {0};
 8004922:	2434      	movs	r4, #52	@ 0x34
 8004924:	193b      	adds	r3, r7, r4
 8004926:	0018      	movs	r0, r3
 8004928:	2308      	movs	r3, #8
 800492a:	001a      	movs	r2, r3
 800492c:	2100      	movs	r1, #0
 800492e:	f000 fc3b 	bl	80051a8 <memset>
    char datetime[32] = {0};
 8004932:	2314      	movs	r3, #20
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	0018      	movs	r0, r3
 8004938:	2320      	movs	r3, #32
 800493a:	001a      	movs	r2, r3
 800493c:	2100      	movs	r1, #0
 800493e:	f000 fc33 	bl	80051a8 <memset>

    char weekday;
    uint8_t month, date, hour, minute, second, year;

    char* json_start = strchr(response, '{');
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	217b      	movs	r1, #123	@ 0x7b
 8004946:	0018      	movs	r0, r3
 8004948:	f000 fc43 	bl	80051d2 <strchr>
 800494c:	0003      	movs	r3, r0
 800494e:	647b      	str	r3, [r7, #68]	@ 0x44

    char* dt = strstr(json_start, "\"datetime\": \"");
 8004950:	4a3b      	ldr	r2, [pc, #236]	@ (8004a40 <parse_time_response+0x128>)
 8004952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004954:	0011      	movs	r1, r2
 8004956:	0018      	movs	r0, r3
 8004958:	f000 fc49 	bl	80051ee <strstr>
 800495c:	0003      	movs	r3, r0
 800495e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (!dt) return clock;
 8004960:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004962:	2b00      	cmp	r3, #0
 8004964:	d108      	bne.n	8004978 <parse_time_response+0x60>
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	193b      	adds	r3, r7, r4
 800496a:	0010      	movs	r0, r2
 800496c:	0019      	movs	r1, r3
 800496e:	2308      	movs	r3, #8
 8004970:	001a      	movs	r2, r3
 8004972:	f000 fc7f 	bl	8005274 <memcpy>
 8004976:	e05e      	b.n	8004a36 <parse_time_response+0x11e>

    dt += strlen("\"datetime\": \"");
 8004978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800497a:	330d      	adds	r3, #13
 800497c:	643b      	str	r3, [r7, #64]	@ 0x40
    memcpy(datetime, dt, 19);
 800497e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004980:	2414      	movs	r4, #20
 8004982:	193b      	adds	r3, r7, r4
 8004984:	2213      	movs	r2, #19
 8004986:	0018      	movs	r0, r3
 8004988:	f000 fc74 	bl	8005274 <memcpy>
    datetime[19] = '\0';
 800498c:	0020      	movs	r0, r4
 800498e:	183b      	adds	r3, r7, r0
 8004990:	2200      	movs	r2, #0
 8004992:	74da      	strb	r2, [r3, #19]

    parse_datetime(
 8004994:	2512      	movs	r5, #18
 8004996:	197c      	adds	r4, r7, r5
 8004998:	2613      	movs	r6, #19
 800499a:	19ba      	adds	r2, r7, r6
 800499c:	230e      	movs	r3, #14
 800499e:	18f9      	adds	r1, r7, r3
 80049a0:	1838      	adds	r0, r7, r0
 80049a2:	230f      	movs	r3, #15
 80049a4:	18fb      	adds	r3, r7, r3
 80049a6:	9302      	str	r3, [sp, #8]
 80049a8:	2310      	movs	r3, #16
 80049aa:	18fb      	adds	r3, r7, r3
 80049ac:	9301      	str	r3, [sp, #4]
 80049ae:	2311      	movs	r3, #17
 80049b0:	18fb      	adds	r3, r7, r3
 80049b2:	9300      	str	r3, [sp, #0]
 80049b4:	0023      	movs	r3, r4
 80049b6:	f7ff ff67 	bl	8004888 <parse_datetime>
			&date,
			&hour,
			&minute,
			&second);

    clock.date.year = year;
 80049ba:	230e      	movs	r3, #14
 80049bc:	18fb      	adds	r3, r7, r3
 80049be:	781a      	ldrb	r2, [r3, #0]
 80049c0:	2434      	movs	r4, #52	@ 0x34
 80049c2:	193b      	adds	r3, r7, r4
 80049c4:	709a      	strb	r2, [r3, #2]
    clock.date.date = date;
 80049c6:	197b      	adds	r3, r7, r5
 80049c8:	781a      	ldrb	r2, [r3, #0]
 80049ca:	193b      	adds	r3, r7, r4
 80049cc:	70da      	strb	r2, [r3, #3]
    clock.date.month = month;
 80049ce:	19bb      	adds	r3, r7, r6
 80049d0:	781a      	ldrb	r2, [r3, #0]
 80049d2:	193b      	adds	r3, r7, r4
 80049d4:	705a      	strb	r2, [r3, #1]
    clock.time.hours = hour;
 80049d6:	2211      	movs	r2, #17
 80049d8:	18bb      	adds	r3, r7, r2
 80049da:	781a      	ldrb	r2, [r3, #0]
 80049dc:	193b      	adds	r3, r7, r4
 80049de:	719a      	strb	r2, [r3, #6]
    clock.time.seconds = second;
 80049e0:	230f      	movs	r3, #15
 80049e2:	18fb      	adds	r3, r7, r3
 80049e4:	781a      	ldrb	r2, [r3, #0]
 80049e6:	193b      	adds	r3, r7, r4
 80049e8:	711a      	strb	r2, [r3, #4]
    clock.time.minutes = minute;
 80049ea:	2310      	movs	r3, #16
 80049ec:	18fb      	adds	r3, r7, r3
 80049ee:	781a      	ldrb	r2, [r3, #0]
 80049f0:	193b      	adds	r3, r7, r4
 80049f2:	715a      	strb	r2, [r3, #5]
    clock.time.time_format = TIME_FORMAT_24HRS;
 80049f4:	193b      	adds	r3, r7, r4
 80049f6:	2202      	movs	r2, #2
 80049f8:	71da      	strb	r2, [r3, #7]

    dt = strstr(json_start, "\"weekday\": ");
 80049fa:	4a12      	ldr	r2, [pc, #72]	@ (8004a44 <parse_time_response+0x12c>)
 80049fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049fe:	0011      	movs	r1, r2
 8004a00:	0018      	movs	r0, r3
 8004a02:	f000 fbf4 	bl	80051ee <strstr>
 8004a06:	0003      	movs	r3, r0
 8004a08:	643b      	str	r3, [r7, #64]	@ 0x40
    dt += strlen("\"weekday\": ");
 8004a0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a0c:	330b      	adds	r3, #11
 8004a0e:	643b      	str	r3, [r7, #64]	@ 0x40
    weekday = *(dt);
 8004a10:	213f      	movs	r1, #63	@ 0x3f
 8004a12:	187b      	adds	r3, r7, r1
 8004a14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a16:	7812      	ldrb	r2, [r2, #0]
 8004a18:	701a      	strb	r2, [r3, #0]
    clock.date.day = (uint8_t)(weekday - '0'); // Convert character number to uint8
 8004a1a:	187b      	adds	r3, r7, r1
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	3b30      	subs	r3, #48	@ 0x30
 8004a20:	b2da      	uxtb	r2, r3
 8004a22:	193b      	adds	r3, r7, r4
 8004a24:	701a      	strb	r2, [r3, #0]

    return clock;
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	193b      	adds	r3, r7, r4
 8004a2a:	0010      	movs	r0, r2
 8004a2c:	0019      	movs	r1, r3
 8004a2e:	2308      	movs	r3, #8
 8004a30:	001a      	movs	r2, r3
 8004a32:	f000 fc1f 	bl	8005274 <memcpy>
}
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	b013      	add	sp, #76	@ 0x4c
 8004a3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a3e:	46c0      	nop			@ (mov r8, r8)
 8004a40:	08005bfc 	.word	0x08005bfc
 8004a44:	08005c0c 	.word	0x08005c0c

08004a48 <parse_weather_response>:


static Weather parse_weather_response(char* response)
{
 8004a48:	b5b0      	push	{r4, r5, r7, lr}
 8004a4a:	b08c      	sub	sp, #48	@ 0x30
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
//	printf("%s\n", response);
	Weather w = {0};
 8004a52:	2408      	movs	r4, #8
 8004a54:	193b      	adds	r3, r7, r4
 8004a56:	0018      	movs	r0, r3
 8004a58:	2318      	movs	r3, #24
 8004a5a:	001a      	movs	r2, r3
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	f000 fba3 	bl	80051a8 <memset>

	char* json_start = strchr(response, '{');
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	217b      	movs	r1, #123	@ 0x7b
 8004a66:	0018      	movs	r0, r3
 8004a68:	f000 fbb3 	bl	80051d2 <strchr>
 8004a6c:	0003      	movs	r3, r0
 8004a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    char* ptr_start = strstr(json_start, "\"humidity\": ");
 8004a70:	4a3a      	ldr	r2, [pc, #232]	@ (8004b5c <parse_weather_response+0x114>)
 8004a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a74:	0011      	movs	r1, r2
 8004a76:	0018      	movs	r0, r3
 8004a78:	f000 fbb9 	bl	80051ee <strstr>
 8004a7c:	0003      	movs	r3, r0
 8004a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (!ptr_start) return w;
 8004a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d108      	bne.n	8004a98 <parse_weather_response+0x50>
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	193b      	adds	r3, r7, r4
 8004a8a:	0010      	movs	r0, r2
 8004a8c:	0019      	movs	r1, r3
 8004a8e:	2318      	movs	r3, #24
 8004a90:	001a      	movs	r2, r3
 8004a92:	f000 fbef 	bl	8005274 <memcpy>
 8004a96:	e05d      	b.n	8004b54 <parse_weather_response+0x10c>

    // Parsing String Response
    ptr_start += strlen("\"humidity\": ");
 8004a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9a:	330c      	adds	r3, #12
 8004a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    char* ptr_end = strstr(ptr_start, ",");
 8004a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa0:	212c      	movs	r1, #44	@ 0x2c
 8004aa2:	0018      	movs	r0, r3
 8004aa4:	f000 fb95 	bl	80051d2 <strchr>
 8004aa8:	0003      	movs	r3, r0
 8004aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t sz = (uint8_t)(ptr_end - ptr_start);
 8004aac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab0:	1ad2      	subs	r2, r2, r3
 8004ab2:	2423      	movs	r4, #35	@ 0x23
 8004ab4:	193b      	adds	r3, r7, r4
 8004ab6:	701a      	strb	r2, [r3, #0]
    memcpy(w.humidity, ptr_start, sz);
 8004ab8:	193b      	adds	r3, r7, r4
 8004aba:	781a      	ldrb	r2, [r3, #0]
 8004abc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004abe:	2508      	movs	r5, #8
 8004ac0:	197b      	adds	r3, r7, r5
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	f000 fbd6 	bl	8005274 <memcpy>

    ptr_start = strstr(ptr_start, "\"precip_in\": ");
 8004ac8:	4a25      	ldr	r2, [pc, #148]	@ (8004b60 <parse_weather_response+0x118>)
 8004aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004acc:	0011      	movs	r1, r2
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f000 fb8d 	bl	80051ee <strstr>
 8004ad4:	0003      	movs	r3, r0
 8004ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
    ptr_start += strlen("\"precip_in\": ");
 8004ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ada:	330d      	adds	r3, #13
 8004adc:	62bb      	str	r3, [r7, #40]	@ 0x28
    ptr_end = strstr(ptr_start, ",");
 8004ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae0:	212c      	movs	r1, #44	@ 0x2c
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f000 fb75 	bl	80051d2 <strchr>
 8004ae8:	0003      	movs	r3, r0
 8004aea:	627b      	str	r3, [r7, #36]	@ 0x24
    sz = (uint8_t)(ptr_end - ptr_start);
 8004aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af0:	1ad2      	subs	r2, r2, r3
 8004af2:	193b      	adds	r3, r7, r4
 8004af4:	701a      	strb	r2, [r3, #0]
    memcpy(w.precip, ptr_start, sz);
 8004af6:	193b      	adds	r3, r7, r4
 8004af8:	781a      	ldrb	r2, [r3, #0]
 8004afa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004afc:	197b      	adds	r3, r7, r5
 8004afe:	3308      	adds	r3, #8
 8004b00:	0018      	movs	r0, r3
 8004b02:	f000 fbb7 	bl	8005274 <memcpy>

    ptr_start = strstr(ptr_start, "\"temp_f\": ");
 8004b06:	4a17      	ldr	r2, [pc, #92]	@ (8004b64 <parse_weather_response+0x11c>)
 8004b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0a:	0011      	movs	r1, r2
 8004b0c:	0018      	movs	r0, r3
 8004b0e:	f000 fb6e 	bl	80051ee <strstr>
 8004b12:	0003      	movs	r3, r0
 8004b14:	62bb      	str	r3, [r7, #40]	@ 0x28
    ptr_start += strlen("\"temp_f\": ");
 8004b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b18:	330a      	adds	r3, #10
 8004b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    ptr_end = strstr(ptr_start, "\n");
 8004b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1e:	210a      	movs	r1, #10
 8004b20:	0018      	movs	r0, r3
 8004b22:	f000 fb56 	bl	80051d2 <strchr>
 8004b26:	0003      	movs	r3, r0
 8004b28:	627b      	str	r3, [r7, #36]	@ 0x24
    sz = (uint8_t)(ptr_end - ptr_start);
 8004b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2e:	1ad2      	subs	r2, r2, r3
 8004b30:	193b      	adds	r3, r7, r4
 8004b32:	701a      	strb	r2, [r3, #0]
    memcpy(w.temperature, ptr_start, sz);
 8004b34:	193b      	adds	r3, r7, r4
 8004b36:	781a      	ldrb	r2, [r3, #0]
 8004b38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b3a:	197b      	adds	r3, r7, r5
 8004b3c:	3310      	adds	r3, #16
 8004b3e:	0018      	movs	r0, r3
 8004b40:	f000 fb98 	bl	8005274 <memcpy>

	return w;
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	197b      	adds	r3, r7, r5
 8004b48:	0010      	movs	r0, r2
 8004b4a:	0019      	movs	r1, r3
 8004b4c:	2318      	movs	r3, #24
 8004b4e:	001a      	movs	r2, r3
 8004b50:	f000 fb90 	bl	8005274 <memcpy>
}
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	46bd      	mov	sp, r7
 8004b58:	b00c      	add	sp, #48	@ 0x30
 8004b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8004b5c:	08005c18 	.word	0x08005c18
 8004b60:	08005c28 	.word	0x08005c28
 8004b64:	08005c38 	.word	0x08005c38

08004b68 <esp8266ex_send_command>:


void esp8266ex_send_command(UART_HandleTypeDef* huart, char* cmd, char* rcv_buf, uint16_t buf_sz, uint32_t timeout)
{
 8004b68:	b590      	push	{r4, r7, lr}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	607a      	str	r2, [r7, #4]
 8004b74:	001a      	movs	r2, r3
 8004b76:	1cbb      	adds	r3, r7, #2
 8004b78:	801a      	strh	r2, [r3, #0]
//    printf("Sending: %s\n", cmd);
    HAL_UART_Transmit(huart, (uint8_t*)cmd, strlen(cmd), timeout);
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	f7fb fac3 	bl	8000108 <strlen>
 8004b82:	0003      	movs	r3, r0
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	6a3b      	ldr	r3, [r7, #32]
 8004b88:	68b9      	ldr	r1, [r7, #8]
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f7fe fe34 	bl	80037f8 <HAL_UART_Transmit>
    HAL_UART_Receive(huart, (uint8_t*)rcv_buf, buf_sz, timeout);
 8004b90:	6a3c      	ldr	r4, [r7, #32]
 8004b92:	1cbb      	adds	r3, r7, #2
 8004b94:	881a      	ldrh	r2, [r3, #0]
 8004b96:	6879      	ldr	r1, [r7, #4]
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	0023      	movs	r3, r4
 8004b9c:	f7fe fed0 	bl	8003940 <HAL_UART_Receive>
//    printf("Received: %s\n", rcv_buf);
}
 8004ba0:	46c0      	nop			@ (mov r8, r8)
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	b005      	add	sp, #20
 8004ba6:	bd90      	pop	{r4, r7, pc}

08004ba8 <esp8266ex_cipstart>:
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 5000);
}


void esp8266ex_cipstart(UART_HandleTypeDef* huart, char* connection_type, char* ip, char* port)
{
 8004ba8:	b5b0      	push	{r4, r5, r7, lr}
 8004baa:	4c13      	ldr	r4, [pc, #76]	@ (8004bf8 <esp8266ex_cipstart+0x50>)
 8004bac:	44a5      	add	sp, r4
 8004bae:	af02      	add	r7, sp, #8
 8004bb0:	60f8      	str	r0, [r7, #12]
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	607a      	str	r2, [r7, #4]
 8004bb6:	603b      	str	r3, [r7, #0]
	char cmd[256];

	snprintf(cmd, sizeof(cmd),
 8004bb8:	68bc      	ldr	r4, [r7, #8]
 8004bba:	4a10      	ldr	r2, [pc, #64]	@ (8004bfc <esp8266ex_cipstart+0x54>)
 8004bbc:	2380      	movs	r3, #128	@ 0x80
 8004bbe:	0059      	lsls	r1, r3, #1
 8004bc0:	2588      	movs	r5, #136	@ 0x88
 8004bc2:	006d      	lsls	r5, r5, #1
 8004bc4:	1978      	adds	r0, r7, r5
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	9301      	str	r3, [sp, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	0023      	movs	r3, r4
 8004bd0:	f000 fab4 	bl	800513c <sniprintf>
	         "AT+CIPSTART=\"%s\",\"%s\",%s\r\n",
			 connection_type,ip, port);

	char rcv_buf[256];
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 2000);
 8004bd4:	2380      	movs	r3, #128	@ 0x80
 8004bd6:	005c      	lsls	r4, r3, #1
 8004bd8:	2310      	movs	r3, #16
 8004bda:	18fa      	adds	r2, r7, r3
 8004bdc:	1979      	adds	r1, r7, r5
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	23fa      	movs	r3, #250	@ 0xfa
 8004be2:	00db      	lsls	r3, r3, #3
 8004be4:	9300      	str	r3, [sp, #0]
 8004be6:	0023      	movs	r3, r4
 8004be8:	f7ff ffbe 	bl	8004b68 <esp8266ex_send_command>
}
 8004bec:	46c0      	nop			@ (mov r8, r8)
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	2384      	movs	r3, #132	@ 0x84
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	449d      	add	sp, r3
 8004bf6:	bdb0      	pop	{r4, r5, r7, pc}
 8004bf8:	fffffde8 	.word	0xfffffde8
 8004bfc:	08005ccc 	.word	0x08005ccc

08004c00 <esp8266ex_get_req>:


void esp8266ex_get_req(UART_HandleTypeDef* huart, char* query, char* rcv_buf, uint16_t buf_sz)
{
 8004c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c02:	b0cf      	sub	sp, #316	@ 0x13c
 8004c04:	af02      	add	r7, sp, #8
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
 8004c0c:	001a      	movs	r2, r3
 8004c0e:	4b39      	ldr	r3, [pc, #228]	@ (8004cf4 <esp8266ex_get_req+0xf4>)
 8004c10:	2598      	movs	r5, #152	@ 0x98
 8004c12:	006d      	lsls	r5, r5, #1
 8004c14:	195b      	adds	r3, r3, r5
 8004c16:	19db      	adds	r3, r3, r7
 8004c18:	801a      	strh	r2, [r3, #0]
	char cmd[256];
	char ip[21];

	strcpy(ip, SERVER_IP);
 8004c1a:	2614      	movs	r6, #20
 8004c1c:	19bb      	adds	r3, r7, r6
 8004c1e:	4a36      	ldr	r2, [pc, #216]	@ (8004cf8 <esp8266ex_get_req+0xf8>)
 8004c20:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004c22:	c313      	stmia	r3!, {r0, r1, r4}
 8004c24:	8811      	ldrh	r1, [r2, #0]
 8004c26:	8019      	strh	r1, [r3, #0]
 8004c28:	7892      	ldrb	r2, [r2, #2]
 8004c2a:	709a      	strb	r2, [r3, #2]
	*(ip + strlen(SERVER_IP)) = ':';
 8004c2c:	4b33      	ldr	r3, [pc, #204]	@ (8004cfc <esp8266ex_get_req+0xfc>)
 8004c2e:	195b      	adds	r3, r3, r5
 8004c30:	19db      	adds	r3, r3, r7
 8004c32:	223a      	movs	r2, #58	@ 0x3a
 8004c34:	739a      	strb	r2, [r3, #14]
	strcpy(ip + strlen(SERVER_IP) + 1, SERVER_PORT); // -> xxx.xxx.xxx.xxx:xxxxx
 8004c36:	19bb      	adds	r3, r7, r6
 8004c38:	330f      	adds	r3, #15
 8004c3a:	4a31      	ldr	r2, [pc, #196]	@ (8004d00 <esp8266ex_get_req+0x100>)
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	0011      	movs	r1, r2
 8004c40:	2305      	movs	r3, #5
 8004c42:	001a      	movs	r2, r3
 8004c44:	f000 fb16 	bl	8005274 <memcpy>

	uint8_t sz = 45 + strlen(query) + strlen(ip);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	0018      	movs	r0, r3
 8004c4c:	f7fb fa5c 	bl	8000108 <strlen>
 8004c50:	0003      	movs	r3, r0
 8004c52:	b2dc      	uxtb	r4, r3
 8004c54:	19bb      	adds	r3, r7, r6
 8004c56:	0018      	movs	r0, r3
 8004c58:	f7fb fa56 	bl	8000108 <strlen>
 8004c5c:	0003      	movs	r3, r0
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	18e3      	adds	r3, r4, r3
 8004c62:	b2da      	uxtb	r2, r3
 8004c64:	2130      	movs	r1, #48	@ 0x30
 8004c66:	31ff      	adds	r1, #255	@ 0xff
 8004c68:	187b      	adds	r3, r7, r1
 8004c6a:	322d      	adds	r2, #45	@ 0x2d
 8004c6c:	701a      	strb	r2, [r3, #0]
	snprintf(cmd, sizeof(cmd),
 8004c6e:	187b      	adds	r3, r7, r1
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	4a24      	ldr	r2, [pc, #144]	@ (8004d04 <esp8266ex_get_req+0x104>)
 8004c74:	2180      	movs	r1, #128	@ 0x80
 8004c76:	0049      	lsls	r1, r1, #1
 8004c78:	262c      	movs	r6, #44	@ 0x2c
 8004c7a:	19b8      	adds	r0, r7, r6
 8004c7c:	f000 fa5e 	bl	800513c <sniprintf>
	         "AT+CIPSEND=%d\r\n", sz);
	esp8266ex_send_command(huart, cmd, rcv_buf, buf_sz, 2000);
 8004c80:	4b1c      	ldr	r3, [pc, #112]	@ (8004cf4 <esp8266ex_get_req+0xf4>)
 8004c82:	195a      	adds	r2, r3, r5
 8004c84:	19d3      	adds	r3, r2, r7
 8004c86:	881c      	ldrh	r4, [r3, #0]
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	19b9      	adds	r1, r7, r6
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	23fa      	movs	r3, #250	@ 0xfa
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	0023      	movs	r3, r4
 8004c96:	f7ff ff67 	bl	8004b68 <esp8266ex_send_command>


	memset(cmd, 0, 256);
 8004c9a:	2380      	movs	r3, #128	@ 0x80
 8004c9c:	005a      	lsls	r2, r3, #1
 8004c9e:	19bb      	adds	r3, r7, r6
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	f000 fa80 	bl	80051a8 <memset>
	snprintf(cmd, sizeof(cmd),
 8004ca8:	68bc      	ldr	r4, [r7, #8]
 8004caa:	4a17      	ldr	r2, [pc, #92]	@ (8004d08 <esp8266ex_get_req+0x108>)
 8004cac:	2380      	movs	r3, #128	@ 0x80
 8004cae:	0059      	lsls	r1, r3, #1
 8004cb0:	19b8      	adds	r0, r7, r6
 8004cb2:	2314      	movs	r3, #20
 8004cb4:	18fb      	adds	r3, r7, r3
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	0023      	movs	r3, r4
 8004cba:	f000 fa3f 	bl	800513c <sniprintf>
	         "GET /%s HTTP/1.1\r\nHost: %s\r\nConnection: close\r\n\r\n",
			 query, ip);
	memset(rcv_buf, 0, buf_sz);
 8004cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf4 <esp8266ex_get_req+0xf4>)
 8004cc0:	195b      	adds	r3, r3, r5
 8004cc2:	19db      	adds	r3, r3, r7
 8004cc4:	881a      	ldrh	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2100      	movs	r1, #0
 8004cca:	0018      	movs	r0, r3
 8004ccc:	f000 fa6c 	bl	80051a8 <memset>
	esp8266ex_send_command(huart, cmd, rcv_buf, buf_sz, 1000);
 8004cd0:	4b08      	ldr	r3, [pc, #32]	@ (8004cf4 <esp8266ex_get_req+0xf4>)
 8004cd2:	195b      	adds	r3, r3, r5
 8004cd4:	19db      	adds	r3, r3, r7
 8004cd6:	881c      	ldrh	r4, [r3, #0]
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	19b9      	adds	r1, r7, r6
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	23fa      	movs	r3, #250	@ 0xfa
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	0023      	movs	r3, r4
 8004ce6:	f7ff ff3f 	bl	8004b68 <esp8266ex_send_command>
}
 8004cea:	46c0      	nop			@ (mov r8, r8)
 8004cec:	46bd      	mov	sp, r7
 8004cee:	b04d      	add	sp, #308	@ 0x134
 8004cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cf2:	46c0      	nop			@ (mov r8, r8)
 8004cf4:	fffffed2 	.word	0xfffffed2
 8004cf8:	08005ce8 	.word	0x08005ce8
 8004cfc:	fffffee4 	.word	0xfffffee4
 8004d00:	08005cf8 	.word	0x08005cf8
 8004d04:	08005d00 	.word	0x08005d00
 8004d08:	08005d10 	.word	0x08005d10

08004d0c <esp8266ex_get_time>:


Clock esp8266ex_get_time(UART_HandleTypeDef* huart)
{
 8004d0c:	b590      	push	{r4, r7, lr}
 8004d0e:	4c0b      	ldr	r4, [pc, #44]	@ (8004d3c <esp8266ex_get_time+0x30>)
 8004d10:	44a5      	add	sp, r4
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
 8004d16:	6039      	str	r1, [r7, #0]
	char res[1028];
	esp8266ex_get_req(huart, "time", res, sizeof(res));
 8004d18:	4b09      	ldr	r3, [pc, #36]	@ (8004d40 <esp8266ex_get_time+0x34>)
 8004d1a:	240c      	movs	r4, #12
 8004d1c:	193a      	adds	r2, r7, r4
 8004d1e:	4909      	ldr	r1, [pc, #36]	@ (8004d44 <esp8266ex_get_time+0x38>)
 8004d20:	6838      	ldr	r0, [r7, #0]
 8004d22:	f7ff ff6d 	bl	8004c00 <esp8266ex_get_req>
	return parse_time_response(res);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	193a      	adds	r2, r7, r4
 8004d2a:	0011      	movs	r1, r2
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	f7ff fdf3 	bl	8004918 <parse_time_response>
}
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	46bd      	mov	sp, r7
 8004d36:	4b04      	ldr	r3, [pc, #16]	@ (8004d48 <esp8266ex_get_time+0x3c>)
 8004d38:	449d      	add	sp, r3
 8004d3a:	bd90      	pop	{r4, r7, pc}
 8004d3c:	fffffbec 	.word	0xfffffbec
 8004d40:	00000404 	.word	0x00000404
 8004d44:	08005d44 	.word	0x08005d44
 8004d48:	00000414 	.word	0x00000414

08004d4c <esp8266ex_get_weather>:


Weather esp8266ex_get_weather(UART_HandleTypeDef* huart)
{
 8004d4c:	b5b0      	push	{r4, r5, r7, lr}
 8004d4e:	4c1d      	ldr	r4, [pc, #116]	@ (8004dc4 <esp8266ex_get_weather+0x78>)
 8004d50:	44a5      	add	sp, r4
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
 8004d56:	6039      	str	r1, [r7, #0]
	char res[512];
	char req[13] = "weather/";
 8004d58:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc8 <esp8266ex_get_weather+0x7c>)
 8004d5a:	2588      	movs	r5, #136	@ 0x88
 8004d5c:	00ad      	lsls	r5, r5, #2
 8004d5e:	195b      	adds	r3, r3, r5
 8004d60:	19d9      	adds	r1, r3, r7
 8004d62:	4a1a      	ldr	r2, [pc, #104]	@ (8004dcc <esp8266ex_get_weather+0x80>)
 8004d64:	000b      	movs	r3, r1
 8004d66:	ca11      	ldmia	r2!, {r0, r4}
 8004d68:	c311      	stmia	r3!, {r0, r4}
 8004d6a:	7812      	ldrb	r2, [r2, #0]
 8004d6c:	701a      	strb	r2, [r3, #0]
 8004d6e:	2309      	movs	r3, #9
 8004d70:	18cb      	adds	r3, r1, r3
 8004d72:	2204      	movs	r2, #4
 8004d74:	2100      	movs	r1, #0
 8004d76:	0018      	movs	r0, r3
 8004d78:	f000 fa16 	bl	80051a8 <memset>
	char req2[] = ZIP_CODE;
 8004d7c:	4b14      	ldr	r3, [pc, #80]	@ (8004dd0 <esp8266ex_get_weather+0x84>)
 8004d7e:	195b      	adds	r3, r3, r5
 8004d80:	19db      	adds	r3, r3, r7
 8004d82:	4a14      	ldr	r2, [pc, #80]	@ (8004dd4 <esp8266ex_get_weather+0x88>)
 8004d84:	6811      	ldr	r1, [r2, #0]
 8004d86:	6019      	str	r1, [r3, #0]
 8004d88:	8892      	ldrh	r2, [r2, #4]
 8004d8a:	809a      	strh	r2, [r3, #4]
	strcat(req, req2);
 8004d8c:	2308      	movs	r3, #8
 8004d8e:	18fa      	adds	r2, r7, r3
 8004d90:	2410      	movs	r4, #16
 8004d92:	193b      	adds	r3, r7, r4
 8004d94:	0011      	movs	r1, r2
 8004d96:	0018      	movs	r0, r3
 8004d98:	f000 fa0e 	bl	80051b8 <strcat>
	esp8266ex_get_req(huart, req, res, sizeof(res));
 8004d9c:	2380      	movs	r3, #128	@ 0x80
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	2520      	movs	r5, #32
 8004da2:	197a      	adds	r2, r7, r5
 8004da4:	1939      	adds	r1, r7, r4
 8004da6:	6838      	ldr	r0, [r7, #0]
 8004da8:	f7ff ff2a 	bl	8004c00 <esp8266ex_get_req>
	return parse_weather_response(res);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	197a      	adds	r2, r7, r5
 8004db0:	0011      	movs	r1, r2
 8004db2:	0018      	movs	r0, r3
 8004db4:	f7ff fe48 	bl	8004a48 <parse_weather_response>
}
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	2388      	movs	r3, #136	@ 0x88
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	449d      	add	sp, r3
 8004dc2:	bdb0      	pop	{r4, r5, r7, pc}
 8004dc4:	fffffde0 	.word	0xfffffde0
 8004dc8:	fffffdf0 	.word	0xfffffdf0
 8004dcc:	08005d4c 	.word	0x08005d4c
 8004dd0:	fffffde8 	.word	0xfffffde8
 8004dd4:	08005d5c 	.word	0x08005d5c

08004dd8 <lcd_send_command>:
extern void delay_us(uint32_t us);



void lcd_send_command(uint8_t cmd)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	0002      	movs	r2, r0
 8004de0:	1dfb      	adds	r3, r7, #7
 8004de2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004de4:	4b0f      	ldr	r3, [pc, #60]	@ (8004e24 <lcd_send_command+0x4c>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	2101      	movs	r1, #1
 8004dea:	0018      	movs	r0, r3
 8004dec:	f7fc fce4 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004df0:	4b0c      	ldr	r3, [pc, #48]	@ (8004e24 <lcd_send_command+0x4c>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	2102      	movs	r1, #2
 8004df6:	0018      	movs	r0, r3
 8004df8:	f7fc fcde 	bl	80017b8 <HAL_GPIO_WritePin>

	write_4_bits(cmd >> 4);   // higher nibble
 8004dfc:	1dfb      	adds	r3, r7, #7
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	091b      	lsrs	r3, r3, #4
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	0018      	movs	r0, r3
 8004e06:	f000 f941 	bl	800508c <write_4_bits>

	write_4_bits(cmd & 0x0F); // lower nibble
 8004e0a:	1dfb      	adds	r3, r7, #7
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	220f      	movs	r2, #15
 8004e10:	4013      	ands	r3, r2
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	0018      	movs	r0, r3
 8004e16:	f000 f939 	bl	800508c <write_4_bits>
}
 8004e1a:	46c0      	nop			@ (mov r8, r8)
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	b002      	add	sp, #8
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	46c0      	nop			@ (mov r8, r8)
 8004e24:	50000400 	.word	0x50000400

08004e28 <lcd_print_char>:


void lcd_print_char(uint8_t data)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	0002      	movs	r2, r0
 8004e30:	1dfb      	adds	r3, r7, #7
 8004e32:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_SET);
 8004e34:	4b0f      	ldr	r3, [pc, #60]	@ (8004e74 <lcd_print_char+0x4c>)
 8004e36:	2201      	movs	r2, #1
 8004e38:	2101      	movs	r1, #1
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f7fc fcbc 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004e40:	4b0c      	ldr	r3, [pc, #48]	@ (8004e74 <lcd_print_char+0x4c>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	2102      	movs	r1, #2
 8004e46:	0018      	movs	r0, r3
 8004e48:	f7fc fcb6 	bl	80017b8 <HAL_GPIO_WritePin>

	write_4_bits(data >> 4);  // higher nibble
 8004e4c:	1dfb      	adds	r3, r7, #7
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	091b      	lsrs	r3, r3, #4
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	0018      	movs	r0, r3
 8004e56:	f000 f919 	bl	800508c <write_4_bits>
	write_4_bits(data & 0x0F); // lower nibble
 8004e5a:	1dfb      	adds	r3, r7, #7
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	220f      	movs	r2, #15
 8004e60:	4013      	ands	r3, r2
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	0018      	movs	r0, r3
 8004e66:	f000 f911 	bl	800508c <write_4_bits>
}
 8004e6a:	46c0      	nop			@ (mov r8, r8)
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	b002      	add	sp, #8
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	46c0      	nop			@ (mov r8, r8)
 8004e74:	50000400 	.word	0x50000400

08004e78 <lcd_print_string>:


void lcd_print_string(char *message)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
	do
	{
		lcd_print_char((uint8_t)*message++);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	1c5a      	adds	r2, r3, #1
 8004e84:	607a      	str	r2, [r7, #4]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	0018      	movs	r0, r3
 8004e8a:	f7ff ffcd 	bl	8004e28 <lcd_print_char>
	}
	while(*message != '\0');
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1f4      	bne.n	8004e80 <lcd_print_string+0x8>
}
 8004e96:	46c0      	nop			@ (mov r8, r8)
 8004e98:	46c0      	nop			@ (mov r8, r8)
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	b002      	add	sp, #8
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <lcd_display_clear>:


void lcd_display_clear()
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
	lcd_send_command(LCD_CMD_DIS_CLEAR);
 8004ea4:	2001      	movs	r0, #1
 8004ea6:	f7ff ff97 	bl	8004dd8 <lcd_send_command>
	HAL_Delay(2);
 8004eaa:	2002      	movs	r0, #2
 8004eac:	f7fc fa10 	bl	80012d0 <HAL_Delay>
}
 8004eb0:	46c0      	nop			@ (mov r8, r8)
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <lcd_set_cursor>:
	HAL_Delay(2);
}


void lcd_set_cursor(uint8_t row, uint8_t col)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b082      	sub	sp, #8
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	0002      	movs	r2, r0
 8004ebe:	1dfb      	adds	r3, r7, #7
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	1dbb      	adds	r3, r7, #6
 8004ec4:	1c0a      	adds	r2, r1, #0
 8004ec6:	701a      	strb	r2, [r3, #0]
	col--;
 8004ec8:	1dbb      	adds	r3, r7, #6
 8004eca:	781a      	ldrb	r2, [r3, #0]
 8004ecc:	1dbb      	adds	r3, r7, #6
 8004ece:	3a01      	subs	r2, #1
 8004ed0:	701a      	strb	r2, [r3, #0]
	switch(row)
 8004ed2:	1dfb      	adds	r3, r7, #7
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d002      	beq.n	8004ee0 <lcd_set_cursor+0x2a>
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d00d      	beq.n	8004efa <lcd_set_cursor+0x44>
		case 2:
			// Set cursor to 2nd row address and add index
			lcd_send_command((col |= 0xC0));
			break;
		default:
			break;
 8004ede:	e019      	b.n	8004f14 <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0x80));
 8004ee0:	1dbb      	adds	r3, r7, #6
 8004ee2:	1dba      	adds	r2, r7, #6
 8004ee4:	7812      	ldrb	r2, [r2, #0]
 8004ee6:	2180      	movs	r1, #128	@ 0x80
 8004ee8:	4249      	negs	r1, r1
 8004eea:	430a      	orrs	r2, r1
 8004eec:	701a      	strb	r2, [r3, #0]
 8004eee:	1dbb      	adds	r3, r7, #6
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	0018      	movs	r0, r3
 8004ef4:	f7ff ff70 	bl	8004dd8 <lcd_send_command>
			break;
 8004ef8:	e00c      	b.n	8004f14 <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0xC0));
 8004efa:	1dbb      	adds	r3, r7, #6
 8004efc:	1dba      	adds	r2, r7, #6
 8004efe:	7812      	ldrb	r2, [r2, #0]
 8004f00:	2140      	movs	r1, #64	@ 0x40
 8004f02:	4249      	negs	r1, r1
 8004f04:	430a      	orrs	r2, r1
 8004f06:	701a      	strb	r2, [r3, #0]
 8004f08:	1dbb      	adds	r3, r7, #6
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f7ff ff63 	bl	8004dd8 <lcd_send_command>
			break;
 8004f12:	46c0      	nop			@ (mov r8, r8)
	}
}
 8004f14:	46c0      	nop			@ (mov r8, r8)
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b002      	add	sp, #8
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <lcd_init>:


void lcd_init()
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004f22:	4b58      	ldr	r3, [pc, #352]	@ (8005084 <lcd_init+0x168>)
 8004f24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f26:	4b57      	ldr	r3, [pc, #348]	@ (8005084 <lcd_init+0x168>)
 8004f28:	2102      	movs	r1, #2
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004f2e:	4b55      	ldr	r3, [pc, #340]	@ (8005084 <lcd_init+0x168>)
 8004f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f32:	2202      	movs	r2, #2
 8004f34:	4013      	ands	r3, r2
 8004f36:	603b      	str	r3, [r7, #0]
 8004f38:	683b      	ldr	r3, [r7, #0]

	// Configure GPIO Pins used for LCD Connections
	GPIO_InitTypeDef init_scruct;

	init_scruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f3a:	1d3b      	adds	r3, r7, #4
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	605a      	str	r2, [r3, #4]
	init_scruct.Pull  = GPIO_NOPULL;
 8004f40:	1d3b      	adds	r3, r7, #4
 8004f42:	2200      	movs	r2, #0
 8004f44:	609a      	str	r2, [r3, #8]
	init_scruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f46:	1d3b      	adds	r3, r7, #4
 8004f48:	2202      	movs	r2, #2
 8004f4a:	60da      	str	r2, [r3, #12]
	init_scruct.Pin = LCD_GPIO_RS;
 8004f4c:	1d3b      	adds	r3, r7, #4
 8004f4e:	2201      	movs	r2, #1
 8004f50:	601a      	str	r2, [r3, #0]

	// Enable Peri Clock
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004f52:	1d3b      	adds	r3, r7, #4
 8004f54:	4a4c      	ldr	r2, [pc, #304]	@ (8005088 <lcd_init+0x16c>)
 8004f56:	0019      	movs	r1, r3
 8004f58:	0010      	movs	r0, r2
 8004f5a:	f7fc fabb 	bl	80014d4 <HAL_GPIO_Init>

	init_scruct.Pin  = LCD_GPIO_RW;
 8004f5e:	1d3b      	adds	r3, r7, #4
 8004f60:	2202      	movs	r2, #2
 8004f62:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004f64:	1d3b      	adds	r3, r7, #4
 8004f66:	4a48      	ldr	r2, [pc, #288]	@ (8005088 <lcd_init+0x16c>)
 8004f68:	0019      	movs	r1, r3
 8004f6a:	0010      	movs	r0, r2
 8004f6c:	f7fc fab2 	bl	80014d4 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_EN;
 8004f70:	1d3b      	adds	r3, r7, #4
 8004f72:	2204      	movs	r2, #4
 8004f74:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004f76:	1d3b      	adds	r3, r7, #4
 8004f78:	4a43      	ldr	r2, [pc, #268]	@ (8005088 <lcd_init+0x16c>)
 8004f7a:	0019      	movs	r1, r3
 8004f7c:	0010      	movs	r0, r2
 8004f7e:	f7fc faa9 	bl	80014d4 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D4;
 8004f82:	1d3b      	adds	r3, r7, #4
 8004f84:	2208      	movs	r2, #8
 8004f86:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004f88:	1d3b      	adds	r3, r7, #4
 8004f8a:	4a3f      	ldr	r2, [pc, #252]	@ (8005088 <lcd_init+0x16c>)
 8004f8c:	0019      	movs	r1, r3
 8004f8e:	0010      	movs	r0, r2
 8004f90:	f7fc faa0 	bl	80014d4 <HAL_GPIO_Init>
	init_scruct.Pin = LCD_GPIO_D5;
 8004f94:	1d3b      	adds	r3, r7, #4
 8004f96:	2210      	movs	r2, #16
 8004f98:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004f9a:	1d3b      	adds	r3, r7, #4
 8004f9c:	4a3a      	ldr	r2, [pc, #232]	@ (8005088 <lcd_init+0x16c>)
 8004f9e:	0019      	movs	r1, r3
 8004fa0:	0010      	movs	r0, r2
 8004fa2:	f7fc fa97 	bl	80014d4 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D6;
 8004fa6:	1d3b      	adds	r3, r7, #4
 8004fa8:	2220      	movs	r2, #32
 8004faa:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004fac:	1d3b      	adds	r3, r7, #4
 8004fae:	4a36      	ldr	r2, [pc, #216]	@ (8005088 <lcd_init+0x16c>)
 8004fb0:	0019      	movs	r1, r3
 8004fb2:	0010      	movs	r0, r2
 8004fb4:	f7fc fa8e 	bl	80014d4 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D7;
 8004fb8:	1d3b      	adds	r3, r7, #4
 8004fba:	2280      	movs	r2, #128	@ 0x80
 8004fbc:	0152      	lsls	r2, r2, #5
 8004fbe:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004fc0:	1d3b      	adds	r3, r7, #4
 8004fc2:	4a31      	ldr	r2, [pc, #196]	@ (8005088 <lcd_init+0x16c>)
 8004fc4:	0019      	movs	r1, r3
 8004fc6:	0010      	movs	r0, r2
 8004fc8:	f7fc fa84 	bl	80014d4 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8005088 <lcd_init+0x16c>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	0018      	movs	r0, r3
 8004fd4:	f7fc fbf0 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8005088 <lcd_init+0x16c>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	2102      	movs	r1, #2
 8004fde:	0018      	movs	r0, r3
 8004fe0:	f7fc fbea 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8004fe4:	4b28      	ldr	r3, [pc, #160]	@ (8005088 <lcd_init+0x16c>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	2104      	movs	r1, #4
 8004fea:	0018      	movs	r0, r3
 8004fec:	f7fc fbe4 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, GPIO_PIN_RESET);
 8004ff0:	4b25      	ldr	r3, [pc, #148]	@ (8005088 <lcd_init+0x16c>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	2108      	movs	r1, #8
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	f7fc fbde 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, GPIO_PIN_RESET);
 8004ffc:	4b22      	ldr	r3, [pc, #136]	@ (8005088 <lcd_init+0x16c>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	2110      	movs	r1, #16
 8005002:	0018      	movs	r0, r3
 8005004:	f7fc fbd8 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, GPIO_PIN_RESET);
 8005008:	4b1f      	ldr	r3, [pc, #124]	@ (8005088 <lcd_init+0x16c>)
 800500a:	2200      	movs	r2, #0
 800500c:	2120      	movs	r1, #32
 800500e:	0018      	movs	r0, r3
 8005010:	f7fc fbd2 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, GPIO_PIN_RESET);
 8005014:	2380      	movs	r3, #128	@ 0x80
 8005016:	015b      	lsls	r3, r3, #5
 8005018:	481b      	ldr	r0, [pc, #108]	@ (8005088 <lcd_init+0x16c>)
 800501a:	2200      	movs	r2, #0
 800501c:	0019      	movs	r1, r3
 800501e:	f7fc fbcb 	bl	80017b8 <HAL_GPIO_WritePin>


	// LCD Initialization
	HAL_Delay(40);
 8005022:	2028      	movs	r0, #40	@ 0x28
 8005024:	f7fc f954 	bl	80012d0 <HAL_Delay>

	// RS = 0; For LCD Command
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8005028:	4b17      	ldr	r3, [pc, #92]	@ (8005088 <lcd_init+0x16c>)
 800502a:	2200      	movs	r2, #0
 800502c:	2101      	movs	r1, #1
 800502e:	0018      	movs	r0, r3
 8005030:	f7fc fbc2 	bl	80017b8 <HAL_GPIO_WritePin>
	// RW = 0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8005034:	4b14      	ldr	r3, [pc, #80]	@ (8005088 <lcd_init+0x16c>)
 8005036:	2200      	movs	r2, #0
 8005038:	2102      	movs	r1, #2
 800503a:	0018      	movs	r0, r3
 800503c:	f7fc fbbc 	bl	80017b8 <HAL_GPIO_WritePin>

	write_4_bits(0b0011);
 8005040:	2003      	movs	r0, #3
 8005042:	f000 f823 	bl	800508c <write_4_bits>
	HAL_Delay(5);
 8005046:	2005      	movs	r0, #5
 8005048:	f7fc f942 	bl	80012d0 <HAL_Delay>
	write_4_bits(0b0011);
 800504c:	2003      	movs	r0, #3
 800504e:	f000 f81d 	bl	800508c <write_4_bits>
	delay_us(150);
 8005052:	2096      	movs	r0, #150	@ 0x96
 8005054:	f7fb fa90 	bl	8000578 <delay_us>
	write_4_bits(0b0011);
 8005058:	2003      	movs	r0, #3
 800505a:	f000 f817 	bl	800508c <write_4_bits>
	write_4_bits(0b0010);
 800505e:	2002      	movs	r0, #2
 8005060:	f000 f814 	bl	800508c <write_4_bits>

	// function set command
	lcd_send_command(LCD_CMD_4DL_2N_5x8F);
 8005064:	2028      	movs	r0, #40	@ 0x28
 8005066:	f7ff feb7 	bl	8004dd8 <lcd_send_command>

	// display on and cursor on
	lcd_send_command(LCD_CMD_DON_CURON);
 800506a:	200e      	movs	r0, #14
 800506c:	f7ff feb4 	bl	8004dd8 <lcd_send_command>

	// display clear
	lcd_display_clear();
 8005070:	f7ff ff16 	bl	8004ea0 <lcd_display_clear>

	// entry mode set
	lcd_send_command(LCD_CMD_INCADD);
 8005074:	2006      	movs	r0, #6
 8005076:	f7ff feaf 	bl	8004dd8 <lcd_send_command>
}
 800507a:	46c0      	nop			@ (mov r8, r8)
 800507c:	46bd      	mov	sp, r7
 800507e:	b006      	add	sp, #24
 8005080:	bd80      	pop	{r7, pc}
 8005082:	46c0      	nop			@ (mov r8, r8)
 8005084:	40021000 	.word	0x40021000
 8005088:	50000400 	.word	0x50000400

0800508c <write_4_bits>:


// Writes 4 bits through D4-7
static void write_4_bits(uint8_t value)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	0002      	movs	r2, r0
 8005094:	1dfb      	adds	r3, r7, #7
 8005096:	701a      	strb	r2, [r3, #0]
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
 8005098:	1dfb      	adds	r3, r7, #7
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	2201      	movs	r2, #1
 800509e:	4013      	ands	r3, r2
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	4818      	ldr	r0, [pc, #96]	@ (8005104 <write_4_bits+0x78>)
 80050a4:	001a      	movs	r2, r3
 80050a6:	2108      	movs	r1, #8
 80050a8:	f7fc fb86 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
 80050ac:	1dfb      	adds	r3, r7, #7
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	085b      	lsrs	r3, r3, #1
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2201      	movs	r2, #1
 80050b6:	4013      	ands	r3, r2
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	4812      	ldr	r0, [pc, #72]	@ (8005104 <write_4_bits+0x78>)
 80050bc:	001a      	movs	r2, r3
 80050be:	2110      	movs	r1, #16
 80050c0:	f7fc fb7a 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
 80050c4:	1dfb      	adds	r3, r7, #7
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	089b      	lsrs	r3, r3, #2
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2201      	movs	r2, #1
 80050ce:	4013      	ands	r3, r2
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	480c      	ldr	r0, [pc, #48]	@ (8005104 <write_4_bits+0x78>)
 80050d4:	001a      	movs	r2, r3
 80050d6:	2120      	movs	r1, #32
 80050d8:	f7fc fb6e 	bl	80017b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);
 80050dc:	1dfb      	adds	r3, r7, #7
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	08db      	lsrs	r3, r3, #3
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	2201      	movs	r2, #1
 80050e6:	4013      	ands	r3, r2
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	2380      	movs	r3, #128	@ 0x80
 80050ec:	015b      	lsls	r3, r3, #5
 80050ee:	4805      	ldr	r0, [pc, #20]	@ (8005104 <write_4_bits+0x78>)
 80050f0:	0019      	movs	r1, r3
 80050f2:	f7fc fb61 	bl	80017b8 <HAL_GPIO_WritePin>

	lcd_enable();
 80050f6:	f000 f807 	bl	8005108 <lcd_enable>
}
 80050fa:	46c0      	nop			@ (mov r8, r8)
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b002      	add	sp, #8
 8005100:	bd80      	pop	{r7, pc}
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	50000400 	.word	0x50000400

08005108 <lcd_enable>:


static void lcd_enable()
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_SET);
 800510c:	4b0a      	ldr	r3, [pc, #40]	@ (8005138 <lcd_enable+0x30>)
 800510e:	2201      	movs	r2, #1
 8005110:	2104      	movs	r1, #4
 8005112:	0018      	movs	r0, r3
 8005114:	f7fc fb50 	bl	80017b8 <HAL_GPIO_WritePin>
	delay_us(10);
 8005118:	200a      	movs	r0, #10
 800511a:	f7fb fa2d 	bl	8000578 <delay_us>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 800511e:	4b06      	ldr	r3, [pc, #24]	@ (8005138 <lcd_enable+0x30>)
 8005120:	2200      	movs	r2, #0
 8005122:	2104      	movs	r1, #4
 8005124:	0018      	movs	r0, r3
 8005126:	f7fc fb47 	bl	80017b8 <HAL_GPIO_WritePin>
	delay_us(100);
 800512a:	2064      	movs	r0, #100	@ 0x64
 800512c:	f7fb fa24 	bl	8000578 <delay_us>
}
 8005130:	46c0      	nop			@ (mov r8, r8)
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	46c0      	nop			@ (mov r8, r8)
 8005138:	50000400 	.word	0x50000400

0800513c <sniprintf>:
 800513c:	b40c      	push	{r2, r3}
 800513e:	b530      	push	{r4, r5, lr}
 8005140:	4b18      	ldr	r3, [pc, #96]	@ (80051a4 <sniprintf+0x68>)
 8005142:	000c      	movs	r4, r1
 8005144:	681d      	ldr	r5, [r3, #0]
 8005146:	b09d      	sub	sp, #116	@ 0x74
 8005148:	2900      	cmp	r1, #0
 800514a:	da08      	bge.n	800515e <sniprintf+0x22>
 800514c:	238b      	movs	r3, #139	@ 0x8b
 800514e:	2001      	movs	r0, #1
 8005150:	602b      	str	r3, [r5, #0]
 8005152:	4240      	negs	r0, r0
 8005154:	b01d      	add	sp, #116	@ 0x74
 8005156:	bc30      	pop	{r4, r5}
 8005158:	bc08      	pop	{r3}
 800515a:	b002      	add	sp, #8
 800515c:	4718      	bx	r3
 800515e:	2382      	movs	r3, #130	@ 0x82
 8005160:	466a      	mov	r2, sp
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	8293      	strh	r3, [r2, #20]
 8005166:	2300      	movs	r3, #0
 8005168:	9002      	str	r0, [sp, #8]
 800516a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800516c:	9006      	str	r0, [sp, #24]
 800516e:	4299      	cmp	r1, r3
 8005170:	d000      	beq.n	8005174 <sniprintf+0x38>
 8005172:	1e4b      	subs	r3, r1, #1
 8005174:	9304      	str	r3, [sp, #16]
 8005176:	9307      	str	r3, [sp, #28]
 8005178:	2301      	movs	r3, #1
 800517a:	466a      	mov	r2, sp
 800517c:	425b      	negs	r3, r3
 800517e:	82d3      	strh	r3, [r2, #22]
 8005180:	0028      	movs	r0, r5
 8005182:	ab21      	add	r3, sp, #132	@ 0x84
 8005184:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005186:	a902      	add	r1, sp, #8
 8005188:	9301      	str	r3, [sp, #4]
 800518a:	f000 f9d9 	bl	8005540 <_svfiprintf_r>
 800518e:	1c43      	adds	r3, r0, #1
 8005190:	da01      	bge.n	8005196 <sniprintf+0x5a>
 8005192:	238b      	movs	r3, #139	@ 0x8b
 8005194:	602b      	str	r3, [r5, #0]
 8005196:	2c00      	cmp	r4, #0
 8005198:	d0dc      	beq.n	8005154 <sniprintf+0x18>
 800519a:	2200      	movs	r2, #0
 800519c:	9b02      	ldr	r3, [sp, #8]
 800519e:	701a      	strb	r2, [r3, #0]
 80051a0:	e7d8      	b.n	8005154 <sniprintf+0x18>
 80051a2:	46c0      	nop			@ (mov r8, r8)
 80051a4:	20000010 	.word	0x20000010

080051a8 <memset>:
 80051a8:	0003      	movs	r3, r0
 80051aa:	1882      	adds	r2, r0, r2
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d100      	bne.n	80051b2 <memset+0xa>
 80051b0:	4770      	bx	lr
 80051b2:	7019      	strb	r1, [r3, #0]
 80051b4:	3301      	adds	r3, #1
 80051b6:	e7f9      	b.n	80051ac <memset+0x4>

080051b8 <strcat>:
 80051b8:	0002      	movs	r2, r0
 80051ba:	b510      	push	{r4, lr}
 80051bc:	7813      	ldrb	r3, [r2, #0]
 80051be:	0014      	movs	r4, r2
 80051c0:	3201      	adds	r2, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1fa      	bne.n	80051bc <strcat+0x4>
 80051c6:	5cca      	ldrb	r2, [r1, r3]
 80051c8:	54e2      	strb	r2, [r4, r3]
 80051ca:	3301      	adds	r3, #1
 80051cc:	2a00      	cmp	r2, #0
 80051ce:	d1fa      	bne.n	80051c6 <strcat+0xe>
 80051d0:	bd10      	pop	{r4, pc}

080051d2 <strchr>:
 80051d2:	b2c9      	uxtb	r1, r1
 80051d4:	7803      	ldrb	r3, [r0, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d004      	beq.n	80051e4 <strchr+0x12>
 80051da:	428b      	cmp	r3, r1
 80051dc:	d100      	bne.n	80051e0 <strchr+0xe>
 80051de:	4770      	bx	lr
 80051e0:	3001      	adds	r0, #1
 80051e2:	e7f7      	b.n	80051d4 <strchr+0x2>
 80051e4:	424b      	negs	r3, r1
 80051e6:	4159      	adcs	r1, r3
 80051e8:	4249      	negs	r1, r1
 80051ea:	4008      	ands	r0, r1
 80051ec:	e7f7      	b.n	80051de <strchr+0xc>

080051ee <strstr>:
 80051ee:	780a      	ldrb	r2, [r1, #0]
 80051f0:	b530      	push	{r4, r5, lr}
 80051f2:	2a00      	cmp	r2, #0
 80051f4:	d10c      	bne.n	8005210 <strstr+0x22>
 80051f6:	bd30      	pop	{r4, r5, pc}
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d108      	bne.n	800520e <strstr+0x20>
 80051fc:	2301      	movs	r3, #1
 80051fe:	5ccc      	ldrb	r4, [r1, r3]
 8005200:	2c00      	cmp	r4, #0
 8005202:	d0f8      	beq.n	80051f6 <strstr+0x8>
 8005204:	5cc5      	ldrb	r5, [r0, r3]
 8005206:	42a5      	cmp	r5, r4
 8005208:	d101      	bne.n	800520e <strstr+0x20>
 800520a:	3301      	adds	r3, #1
 800520c:	e7f7      	b.n	80051fe <strstr+0x10>
 800520e:	3001      	adds	r0, #1
 8005210:	7803      	ldrb	r3, [r0, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1f0      	bne.n	80051f8 <strstr+0xa>
 8005216:	0018      	movs	r0, r3
 8005218:	e7ed      	b.n	80051f6 <strstr+0x8>
	...

0800521c <__errno>:
 800521c:	4b01      	ldr	r3, [pc, #4]	@ (8005224 <__errno+0x8>)
 800521e:	6818      	ldr	r0, [r3, #0]
 8005220:	4770      	bx	lr
 8005222:	46c0      	nop			@ (mov r8, r8)
 8005224:	20000010 	.word	0x20000010

08005228 <__libc_init_array>:
 8005228:	b570      	push	{r4, r5, r6, lr}
 800522a:	2600      	movs	r6, #0
 800522c:	4c0c      	ldr	r4, [pc, #48]	@ (8005260 <__libc_init_array+0x38>)
 800522e:	4d0d      	ldr	r5, [pc, #52]	@ (8005264 <__libc_init_array+0x3c>)
 8005230:	1b64      	subs	r4, r4, r5
 8005232:	10a4      	asrs	r4, r4, #2
 8005234:	42a6      	cmp	r6, r4
 8005236:	d109      	bne.n	800524c <__libc_init_array+0x24>
 8005238:	2600      	movs	r6, #0
 800523a:	f000 fc63 	bl	8005b04 <_init>
 800523e:	4c0a      	ldr	r4, [pc, #40]	@ (8005268 <__libc_init_array+0x40>)
 8005240:	4d0a      	ldr	r5, [pc, #40]	@ (800526c <__libc_init_array+0x44>)
 8005242:	1b64      	subs	r4, r4, r5
 8005244:	10a4      	asrs	r4, r4, #2
 8005246:	42a6      	cmp	r6, r4
 8005248:	d105      	bne.n	8005256 <__libc_init_array+0x2e>
 800524a:	bd70      	pop	{r4, r5, r6, pc}
 800524c:	00b3      	lsls	r3, r6, #2
 800524e:	58eb      	ldr	r3, [r5, r3]
 8005250:	4798      	blx	r3
 8005252:	3601      	adds	r6, #1
 8005254:	e7ee      	b.n	8005234 <__libc_init_array+0xc>
 8005256:	00b3      	lsls	r3, r6, #2
 8005258:	58eb      	ldr	r3, [r5, r3]
 800525a:	4798      	blx	r3
 800525c:	3601      	adds	r6, #1
 800525e:	e7f2      	b.n	8005246 <__libc_init_array+0x1e>
 8005260:	08005e38 	.word	0x08005e38
 8005264:	08005e38 	.word	0x08005e38
 8005268:	08005e3c 	.word	0x08005e3c
 800526c:	08005e38 	.word	0x08005e38

08005270 <__retarget_lock_acquire_recursive>:
 8005270:	4770      	bx	lr

08005272 <__retarget_lock_release_recursive>:
 8005272:	4770      	bx	lr

08005274 <memcpy>:
 8005274:	2300      	movs	r3, #0
 8005276:	b510      	push	{r4, lr}
 8005278:	429a      	cmp	r2, r3
 800527a:	d100      	bne.n	800527e <memcpy+0xa>
 800527c:	bd10      	pop	{r4, pc}
 800527e:	5ccc      	ldrb	r4, [r1, r3]
 8005280:	54c4      	strb	r4, [r0, r3]
 8005282:	3301      	adds	r3, #1
 8005284:	e7f8      	b.n	8005278 <memcpy+0x4>
	...

08005288 <_free_r>:
 8005288:	b570      	push	{r4, r5, r6, lr}
 800528a:	0005      	movs	r5, r0
 800528c:	1e0c      	subs	r4, r1, #0
 800528e:	d010      	beq.n	80052b2 <_free_r+0x2a>
 8005290:	3c04      	subs	r4, #4
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	da00      	bge.n	800529a <_free_r+0x12>
 8005298:	18e4      	adds	r4, r4, r3
 800529a:	0028      	movs	r0, r5
 800529c:	f000 f8e0 	bl	8005460 <__malloc_lock>
 80052a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005318 <_free_r+0x90>)
 80052a2:	6813      	ldr	r3, [r2, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d105      	bne.n	80052b4 <_free_r+0x2c>
 80052a8:	6063      	str	r3, [r4, #4]
 80052aa:	6014      	str	r4, [r2, #0]
 80052ac:	0028      	movs	r0, r5
 80052ae:	f000 f8df 	bl	8005470 <__malloc_unlock>
 80052b2:	bd70      	pop	{r4, r5, r6, pc}
 80052b4:	42a3      	cmp	r3, r4
 80052b6:	d908      	bls.n	80052ca <_free_r+0x42>
 80052b8:	6820      	ldr	r0, [r4, #0]
 80052ba:	1821      	adds	r1, r4, r0
 80052bc:	428b      	cmp	r3, r1
 80052be:	d1f3      	bne.n	80052a8 <_free_r+0x20>
 80052c0:	6819      	ldr	r1, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	1809      	adds	r1, r1, r0
 80052c6:	6021      	str	r1, [r4, #0]
 80052c8:	e7ee      	b.n	80052a8 <_free_r+0x20>
 80052ca:	001a      	movs	r2, r3
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <_free_r+0x4e>
 80052d2:	42a3      	cmp	r3, r4
 80052d4:	d9f9      	bls.n	80052ca <_free_r+0x42>
 80052d6:	6811      	ldr	r1, [r2, #0]
 80052d8:	1850      	adds	r0, r2, r1
 80052da:	42a0      	cmp	r0, r4
 80052dc:	d10b      	bne.n	80052f6 <_free_r+0x6e>
 80052de:	6820      	ldr	r0, [r4, #0]
 80052e0:	1809      	adds	r1, r1, r0
 80052e2:	1850      	adds	r0, r2, r1
 80052e4:	6011      	str	r1, [r2, #0]
 80052e6:	4283      	cmp	r3, r0
 80052e8:	d1e0      	bne.n	80052ac <_free_r+0x24>
 80052ea:	6818      	ldr	r0, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	1841      	adds	r1, r0, r1
 80052f0:	6011      	str	r1, [r2, #0]
 80052f2:	6053      	str	r3, [r2, #4]
 80052f4:	e7da      	b.n	80052ac <_free_r+0x24>
 80052f6:	42a0      	cmp	r0, r4
 80052f8:	d902      	bls.n	8005300 <_free_r+0x78>
 80052fa:	230c      	movs	r3, #12
 80052fc:	602b      	str	r3, [r5, #0]
 80052fe:	e7d5      	b.n	80052ac <_free_r+0x24>
 8005300:	6820      	ldr	r0, [r4, #0]
 8005302:	1821      	adds	r1, r4, r0
 8005304:	428b      	cmp	r3, r1
 8005306:	d103      	bne.n	8005310 <_free_r+0x88>
 8005308:	6819      	ldr	r1, [r3, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	1809      	adds	r1, r1, r0
 800530e:	6021      	str	r1, [r4, #0]
 8005310:	6063      	str	r3, [r4, #4]
 8005312:	6054      	str	r4, [r2, #4]
 8005314:	e7ca      	b.n	80052ac <_free_r+0x24>
 8005316:	46c0      	nop			@ (mov r8, r8)
 8005318:	200003d0 	.word	0x200003d0

0800531c <sbrk_aligned>:
 800531c:	b570      	push	{r4, r5, r6, lr}
 800531e:	4e0f      	ldr	r6, [pc, #60]	@ (800535c <sbrk_aligned+0x40>)
 8005320:	000d      	movs	r5, r1
 8005322:	6831      	ldr	r1, [r6, #0]
 8005324:	0004      	movs	r4, r0
 8005326:	2900      	cmp	r1, #0
 8005328:	d102      	bne.n	8005330 <sbrk_aligned+0x14>
 800532a:	f000 fb95 	bl	8005a58 <_sbrk_r>
 800532e:	6030      	str	r0, [r6, #0]
 8005330:	0029      	movs	r1, r5
 8005332:	0020      	movs	r0, r4
 8005334:	f000 fb90 	bl	8005a58 <_sbrk_r>
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	d103      	bne.n	8005344 <sbrk_aligned+0x28>
 800533c:	2501      	movs	r5, #1
 800533e:	426d      	negs	r5, r5
 8005340:	0028      	movs	r0, r5
 8005342:	bd70      	pop	{r4, r5, r6, pc}
 8005344:	2303      	movs	r3, #3
 8005346:	1cc5      	adds	r5, r0, #3
 8005348:	439d      	bics	r5, r3
 800534a:	42a8      	cmp	r0, r5
 800534c:	d0f8      	beq.n	8005340 <sbrk_aligned+0x24>
 800534e:	1a29      	subs	r1, r5, r0
 8005350:	0020      	movs	r0, r4
 8005352:	f000 fb81 	bl	8005a58 <_sbrk_r>
 8005356:	3001      	adds	r0, #1
 8005358:	d1f2      	bne.n	8005340 <sbrk_aligned+0x24>
 800535a:	e7ef      	b.n	800533c <sbrk_aligned+0x20>
 800535c:	200003cc 	.word	0x200003cc

08005360 <_malloc_r>:
 8005360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005362:	2203      	movs	r2, #3
 8005364:	1ccb      	adds	r3, r1, #3
 8005366:	4393      	bics	r3, r2
 8005368:	3308      	adds	r3, #8
 800536a:	0005      	movs	r5, r0
 800536c:	001f      	movs	r7, r3
 800536e:	2b0c      	cmp	r3, #12
 8005370:	d234      	bcs.n	80053dc <_malloc_r+0x7c>
 8005372:	270c      	movs	r7, #12
 8005374:	42b9      	cmp	r1, r7
 8005376:	d833      	bhi.n	80053e0 <_malloc_r+0x80>
 8005378:	0028      	movs	r0, r5
 800537a:	f000 f871 	bl	8005460 <__malloc_lock>
 800537e:	4e37      	ldr	r6, [pc, #220]	@ (800545c <_malloc_r+0xfc>)
 8005380:	6833      	ldr	r3, [r6, #0]
 8005382:	001c      	movs	r4, r3
 8005384:	2c00      	cmp	r4, #0
 8005386:	d12f      	bne.n	80053e8 <_malloc_r+0x88>
 8005388:	0039      	movs	r1, r7
 800538a:	0028      	movs	r0, r5
 800538c:	f7ff ffc6 	bl	800531c <sbrk_aligned>
 8005390:	0004      	movs	r4, r0
 8005392:	1c43      	adds	r3, r0, #1
 8005394:	d15f      	bne.n	8005456 <_malloc_r+0xf6>
 8005396:	6834      	ldr	r4, [r6, #0]
 8005398:	9400      	str	r4, [sp, #0]
 800539a:	9b00      	ldr	r3, [sp, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d14a      	bne.n	8005436 <_malloc_r+0xd6>
 80053a0:	2c00      	cmp	r4, #0
 80053a2:	d052      	beq.n	800544a <_malloc_r+0xea>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	0028      	movs	r0, r5
 80053a8:	18e3      	adds	r3, r4, r3
 80053aa:	9900      	ldr	r1, [sp, #0]
 80053ac:	9301      	str	r3, [sp, #4]
 80053ae:	f000 fb53 	bl	8005a58 <_sbrk_r>
 80053b2:	9b01      	ldr	r3, [sp, #4]
 80053b4:	4283      	cmp	r3, r0
 80053b6:	d148      	bne.n	800544a <_malloc_r+0xea>
 80053b8:	6823      	ldr	r3, [r4, #0]
 80053ba:	0028      	movs	r0, r5
 80053bc:	1aff      	subs	r7, r7, r3
 80053be:	0039      	movs	r1, r7
 80053c0:	f7ff ffac 	bl	800531c <sbrk_aligned>
 80053c4:	3001      	adds	r0, #1
 80053c6:	d040      	beq.n	800544a <_malloc_r+0xea>
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	19db      	adds	r3, r3, r7
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	6833      	ldr	r3, [r6, #0]
 80053d0:	685a      	ldr	r2, [r3, #4]
 80053d2:	2a00      	cmp	r2, #0
 80053d4:	d133      	bne.n	800543e <_malloc_r+0xde>
 80053d6:	9b00      	ldr	r3, [sp, #0]
 80053d8:	6033      	str	r3, [r6, #0]
 80053da:	e019      	b.n	8005410 <_malloc_r+0xb0>
 80053dc:	2b00      	cmp	r3, #0
 80053de:	dac9      	bge.n	8005374 <_malloc_r+0x14>
 80053e0:	230c      	movs	r3, #12
 80053e2:	602b      	str	r3, [r5, #0]
 80053e4:	2000      	movs	r0, #0
 80053e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053e8:	6821      	ldr	r1, [r4, #0]
 80053ea:	1bc9      	subs	r1, r1, r7
 80053ec:	d420      	bmi.n	8005430 <_malloc_r+0xd0>
 80053ee:	290b      	cmp	r1, #11
 80053f0:	d90a      	bls.n	8005408 <_malloc_r+0xa8>
 80053f2:	19e2      	adds	r2, r4, r7
 80053f4:	6027      	str	r7, [r4, #0]
 80053f6:	42a3      	cmp	r3, r4
 80053f8:	d104      	bne.n	8005404 <_malloc_r+0xa4>
 80053fa:	6032      	str	r2, [r6, #0]
 80053fc:	6863      	ldr	r3, [r4, #4]
 80053fe:	6011      	str	r1, [r2, #0]
 8005400:	6053      	str	r3, [r2, #4]
 8005402:	e005      	b.n	8005410 <_malloc_r+0xb0>
 8005404:	605a      	str	r2, [r3, #4]
 8005406:	e7f9      	b.n	80053fc <_malloc_r+0x9c>
 8005408:	6862      	ldr	r2, [r4, #4]
 800540a:	42a3      	cmp	r3, r4
 800540c:	d10e      	bne.n	800542c <_malloc_r+0xcc>
 800540e:	6032      	str	r2, [r6, #0]
 8005410:	0028      	movs	r0, r5
 8005412:	f000 f82d 	bl	8005470 <__malloc_unlock>
 8005416:	0020      	movs	r0, r4
 8005418:	2207      	movs	r2, #7
 800541a:	300b      	adds	r0, #11
 800541c:	1d23      	adds	r3, r4, #4
 800541e:	4390      	bics	r0, r2
 8005420:	1ac2      	subs	r2, r0, r3
 8005422:	4298      	cmp	r0, r3
 8005424:	d0df      	beq.n	80053e6 <_malloc_r+0x86>
 8005426:	1a1b      	subs	r3, r3, r0
 8005428:	50a3      	str	r3, [r4, r2]
 800542a:	e7dc      	b.n	80053e6 <_malloc_r+0x86>
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	e7ef      	b.n	8005410 <_malloc_r+0xb0>
 8005430:	0023      	movs	r3, r4
 8005432:	6864      	ldr	r4, [r4, #4]
 8005434:	e7a6      	b.n	8005384 <_malloc_r+0x24>
 8005436:	9c00      	ldr	r4, [sp, #0]
 8005438:	6863      	ldr	r3, [r4, #4]
 800543a:	9300      	str	r3, [sp, #0]
 800543c:	e7ad      	b.n	800539a <_malloc_r+0x3a>
 800543e:	001a      	movs	r2, r3
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	42a3      	cmp	r3, r4
 8005444:	d1fb      	bne.n	800543e <_malloc_r+0xde>
 8005446:	2300      	movs	r3, #0
 8005448:	e7da      	b.n	8005400 <_malloc_r+0xa0>
 800544a:	230c      	movs	r3, #12
 800544c:	0028      	movs	r0, r5
 800544e:	602b      	str	r3, [r5, #0]
 8005450:	f000 f80e 	bl	8005470 <__malloc_unlock>
 8005454:	e7c6      	b.n	80053e4 <_malloc_r+0x84>
 8005456:	6007      	str	r7, [r0, #0]
 8005458:	e7da      	b.n	8005410 <_malloc_r+0xb0>
 800545a:	46c0      	nop			@ (mov r8, r8)
 800545c:	200003d0 	.word	0x200003d0

08005460 <__malloc_lock>:
 8005460:	b510      	push	{r4, lr}
 8005462:	4802      	ldr	r0, [pc, #8]	@ (800546c <__malloc_lock+0xc>)
 8005464:	f7ff ff04 	bl	8005270 <__retarget_lock_acquire_recursive>
 8005468:	bd10      	pop	{r4, pc}
 800546a:	46c0      	nop			@ (mov r8, r8)
 800546c:	200003c8 	.word	0x200003c8

08005470 <__malloc_unlock>:
 8005470:	b510      	push	{r4, lr}
 8005472:	4802      	ldr	r0, [pc, #8]	@ (800547c <__malloc_unlock+0xc>)
 8005474:	f7ff fefd 	bl	8005272 <__retarget_lock_release_recursive>
 8005478:	bd10      	pop	{r4, pc}
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	200003c8 	.word	0x200003c8

08005480 <__ssputs_r>:
 8005480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005482:	688e      	ldr	r6, [r1, #8]
 8005484:	b085      	sub	sp, #20
 8005486:	001f      	movs	r7, r3
 8005488:	000c      	movs	r4, r1
 800548a:	680b      	ldr	r3, [r1, #0]
 800548c:	9002      	str	r0, [sp, #8]
 800548e:	9203      	str	r2, [sp, #12]
 8005490:	42be      	cmp	r6, r7
 8005492:	d830      	bhi.n	80054f6 <__ssputs_r+0x76>
 8005494:	210c      	movs	r1, #12
 8005496:	5e62      	ldrsh	r2, [r4, r1]
 8005498:	2190      	movs	r1, #144	@ 0x90
 800549a:	00c9      	lsls	r1, r1, #3
 800549c:	420a      	tst	r2, r1
 800549e:	d028      	beq.n	80054f2 <__ssputs_r+0x72>
 80054a0:	2003      	movs	r0, #3
 80054a2:	6921      	ldr	r1, [r4, #16]
 80054a4:	1a5b      	subs	r3, r3, r1
 80054a6:	9301      	str	r3, [sp, #4]
 80054a8:	6963      	ldr	r3, [r4, #20]
 80054aa:	4343      	muls	r3, r0
 80054ac:	9801      	ldr	r0, [sp, #4]
 80054ae:	0fdd      	lsrs	r5, r3, #31
 80054b0:	18ed      	adds	r5, r5, r3
 80054b2:	1c7b      	adds	r3, r7, #1
 80054b4:	181b      	adds	r3, r3, r0
 80054b6:	106d      	asrs	r5, r5, #1
 80054b8:	42ab      	cmp	r3, r5
 80054ba:	d900      	bls.n	80054be <__ssputs_r+0x3e>
 80054bc:	001d      	movs	r5, r3
 80054be:	0552      	lsls	r2, r2, #21
 80054c0:	d528      	bpl.n	8005514 <__ssputs_r+0x94>
 80054c2:	0029      	movs	r1, r5
 80054c4:	9802      	ldr	r0, [sp, #8]
 80054c6:	f7ff ff4b 	bl	8005360 <_malloc_r>
 80054ca:	1e06      	subs	r6, r0, #0
 80054cc:	d02c      	beq.n	8005528 <__ssputs_r+0xa8>
 80054ce:	9a01      	ldr	r2, [sp, #4]
 80054d0:	6921      	ldr	r1, [r4, #16]
 80054d2:	f7ff fecf 	bl	8005274 <memcpy>
 80054d6:	89a2      	ldrh	r2, [r4, #12]
 80054d8:	4b18      	ldr	r3, [pc, #96]	@ (800553c <__ssputs_r+0xbc>)
 80054da:	401a      	ands	r2, r3
 80054dc:	2380      	movs	r3, #128	@ 0x80
 80054de:	4313      	orrs	r3, r2
 80054e0:	81a3      	strh	r3, [r4, #12]
 80054e2:	9b01      	ldr	r3, [sp, #4]
 80054e4:	6126      	str	r6, [r4, #16]
 80054e6:	18f6      	adds	r6, r6, r3
 80054e8:	6026      	str	r6, [r4, #0]
 80054ea:	003e      	movs	r6, r7
 80054ec:	6165      	str	r5, [r4, #20]
 80054ee:	1aed      	subs	r5, r5, r3
 80054f0:	60a5      	str	r5, [r4, #8]
 80054f2:	42be      	cmp	r6, r7
 80054f4:	d900      	bls.n	80054f8 <__ssputs_r+0x78>
 80054f6:	003e      	movs	r6, r7
 80054f8:	0032      	movs	r2, r6
 80054fa:	9903      	ldr	r1, [sp, #12]
 80054fc:	6820      	ldr	r0, [r4, #0]
 80054fe:	f000 fa99 	bl	8005a34 <memmove>
 8005502:	2000      	movs	r0, #0
 8005504:	68a3      	ldr	r3, [r4, #8]
 8005506:	1b9b      	subs	r3, r3, r6
 8005508:	60a3      	str	r3, [r4, #8]
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	199b      	adds	r3, r3, r6
 800550e:	6023      	str	r3, [r4, #0]
 8005510:	b005      	add	sp, #20
 8005512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005514:	002a      	movs	r2, r5
 8005516:	9802      	ldr	r0, [sp, #8]
 8005518:	f000 fabb 	bl	8005a92 <_realloc_r>
 800551c:	1e06      	subs	r6, r0, #0
 800551e:	d1e0      	bne.n	80054e2 <__ssputs_r+0x62>
 8005520:	6921      	ldr	r1, [r4, #16]
 8005522:	9802      	ldr	r0, [sp, #8]
 8005524:	f7ff feb0 	bl	8005288 <_free_r>
 8005528:	230c      	movs	r3, #12
 800552a:	2001      	movs	r0, #1
 800552c:	9a02      	ldr	r2, [sp, #8]
 800552e:	4240      	negs	r0, r0
 8005530:	6013      	str	r3, [r2, #0]
 8005532:	89a2      	ldrh	r2, [r4, #12]
 8005534:	3334      	adds	r3, #52	@ 0x34
 8005536:	4313      	orrs	r3, r2
 8005538:	81a3      	strh	r3, [r4, #12]
 800553a:	e7e9      	b.n	8005510 <__ssputs_r+0x90>
 800553c:	fffffb7f 	.word	0xfffffb7f

08005540 <_svfiprintf_r>:
 8005540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005542:	b0a1      	sub	sp, #132	@ 0x84
 8005544:	9003      	str	r0, [sp, #12]
 8005546:	001d      	movs	r5, r3
 8005548:	898b      	ldrh	r3, [r1, #12]
 800554a:	000f      	movs	r7, r1
 800554c:	0016      	movs	r6, r2
 800554e:	061b      	lsls	r3, r3, #24
 8005550:	d511      	bpl.n	8005576 <_svfiprintf_r+0x36>
 8005552:	690b      	ldr	r3, [r1, #16]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10e      	bne.n	8005576 <_svfiprintf_r+0x36>
 8005558:	2140      	movs	r1, #64	@ 0x40
 800555a:	f7ff ff01 	bl	8005360 <_malloc_r>
 800555e:	6038      	str	r0, [r7, #0]
 8005560:	6138      	str	r0, [r7, #16]
 8005562:	2800      	cmp	r0, #0
 8005564:	d105      	bne.n	8005572 <_svfiprintf_r+0x32>
 8005566:	230c      	movs	r3, #12
 8005568:	9a03      	ldr	r2, [sp, #12]
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	2001      	movs	r0, #1
 800556e:	4240      	negs	r0, r0
 8005570:	e0cf      	b.n	8005712 <_svfiprintf_r+0x1d2>
 8005572:	2340      	movs	r3, #64	@ 0x40
 8005574:	617b      	str	r3, [r7, #20]
 8005576:	2300      	movs	r3, #0
 8005578:	ac08      	add	r4, sp, #32
 800557a:	6163      	str	r3, [r4, #20]
 800557c:	3320      	adds	r3, #32
 800557e:	7663      	strb	r3, [r4, #25]
 8005580:	3310      	adds	r3, #16
 8005582:	76a3      	strb	r3, [r4, #26]
 8005584:	9507      	str	r5, [sp, #28]
 8005586:	0035      	movs	r5, r6
 8005588:	782b      	ldrb	r3, [r5, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <_svfiprintf_r+0x52>
 800558e:	2b25      	cmp	r3, #37	@ 0x25
 8005590:	d148      	bne.n	8005624 <_svfiprintf_r+0xe4>
 8005592:	1bab      	subs	r3, r5, r6
 8005594:	9305      	str	r3, [sp, #20]
 8005596:	42b5      	cmp	r5, r6
 8005598:	d00b      	beq.n	80055b2 <_svfiprintf_r+0x72>
 800559a:	0032      	movs	r2, r6
 800559c:	0039      	movs	r1, r7
 800559e:	9803      	ldr	r0, [sp, #12]
 80055a0:	f7ff ff6e 	bl	8005480 <__ssputs_r>
 80055a4:	3001      	adds	r0, #1
 80055a6:	d100      	bne.n	80055aa <_svfiprintf_r+0x6a>
 80055a8:	e0ae      	b.n	8005708 <_svfiprintf_r+0x1c8>
 80055aa:	6963      	ldr	r3, [r4, #20]
 80055ac:	9a05      	ldr	r2, [sp, #20]
 80055ae:	189b      	adds	r3, r3, r2
 80055b0:	6163      	str	r3, [r4, #20]
 80055b2:	782b      	ldrb	r3, [r5, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d100      	bne.n	80055ba <_svfiprintf_r+0x7a>
 80055b8:	e0a6      	b.n	8005708 <_svfiprintf_r+0x1c8>
 80055ba:	2201      	movs	r2, #1
 80055bc:	2300      	movs	r3, #0
 80055be:	4252      	negs	r2, r2
 80055c0:	6062      	str	r2, [r4, #4]
 80055c2:	a904      	add	r1, sp, #16
 80055c4:	3254      	adds	r2, #84	@ 0x54
 80055c6:	1852      	adds	r2, r2, r1
 80055c8:	1c6e      	adds	r6, r5, #1
 80055ca:	6023      	str	r3, [r4, #0]
 80055cc:	60e3      	str	r3, [r4, #12]
 80055ce:	60a3      	str	r3, [r4, #8]
 80055d0:	7013      	strb	r3, [r2, #0]
 80055d2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80055d4:	4b54      	ldr	r3, [pc, #336]	@ (8005728 <_svfiprintf_r+0x1e8>)
 80055d6:	2205      	movs	r2, #5
 80055d8:	0018      	movs	r0, r3
 80055da:	7831      	ldrb	r1, [r6, #0]
 80055dc:	9305      	str	r3, [sp, #20]
 80055de:	f000 fa4d 	bl	8005a7c <memchr>
 80055e2:	1c75      	adds	r5, r6, #1
 80055e4:	2800      	cmp	r0, #0
 80055e6:	d11f      	bne.n	8005628 <_svfiprintf_r+0xe8>
 80055e8:	6822      	ldr	r2, [r4, #0]
 80055ea:	06d3      	lsls	r3, r2, #27
 80055ec:	d504      	bpl.n	80055f8 <_svfiprintf_r+0xb8>
 80055ee:	2353      	movs	r3, #83	@ 0x53
 80055f0:	a904      	add	r1, sp, #16
 80055f2:	185b      	adds	r3, r3, r1
 80055f4:	2120      	movs	r1, #32
 80055f6:	7019      	strb	r1, [r3, #0]
 80055f8:	0713      	lsls	r3, r2, #28
 80055fa:	d504      	bpl.n	8005606 <_svfiprintf_r+0xc6>
 80055fc:	2353      	movs	r3, #83	@ 0x53
 80055fe:	a904      	add	r1, sp, #16
 8005600:	185b      	adds	r3, r3, r1
 8005602:	212b      	movs	r1, #43	@ 0x2b
 8005604:	7019      	strb	r1, [r3, #0]
 8005606:	7833      	ldrb	r3, [r6, #0]
 8005608:	2b2a      	cmp	r3, #42	@ 0x2a
 800560a:	d016      	beq.n	800563a <_svfiprintf_r+0xfa>
 800560c:	0035      	movs	r5, r6
 800560e:	2100      	movs	r1, #0
 8005610:	200a      	movs	r0, #10
 8005612:	68e3      	ldr	r3, [r4, #12]
 8005614:	782a      	ldrb	r2, [r5, #0]
 8005616:	1c6e      	adds	r6, r5, #1
 8005618:	3a30      	subs	r2, #48	@ 0x30
 800561a:	2a09      	cmp	r2, #9
 800561c:	d950      	bls.n	80056c0 <_svfiprintf_r+0x180>
 800561e:	2900      	cmp	r1, #0
 8005620:	d111      	bne.n	8005646 <_svfiprintf_r+0x106>
 8005622:	e017      	b.n	8005654 <_svfiprintf_r+0x114>
 8005624:	3501      	adds	r5, #1
 8005626:	e7af      	b.n	8005588 <_svfiprintf_r+0x48>
 8005628:	9b05      	ldr	r3, [sp, #20]
 800562a:	6822      	ldr	r2, [r4, #0]
 800562c:	1ac0      	subs	r0, r0, r3
 800562e:	2301      	movs	r3, #1
 8005630:	4083      	lsls	r3, r0
 8005632:	4313      	orrs	r3, r2
 8005634:	002e      	movs	r6, r5
 8005636:	6023      	str	r3, [r4, #0]
 8005638:	e7cc      	b.n	80055d4 <_svfiprintf_r+0x94>
 800563a:	9b07      	ldr	r3, [sp, #28]
 800563c:	1d19      	adds	r1, r3, #4
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	9107      	str	r1, [sp, #28]
 8005642:	2b00      	cmp	r3, #0
 8005644:	db01      	blt.n	800564a <_svfiprintf_r+0x10a>
 8005646:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005648:	e004      	b.n	8005654 <_svfiprintf_r+0x114>
 800564a:	425b      	negs	r3, r3
 800564c:	60e3      	str	r3, [r4, #12]
 800564e:	2302      	movs	r3, #2
 8005650:	4313      	orrs	r3, r2
 8005652:	6023      	str	r3, [r4, #0]
 8005654:	782b      	ldrb	r3, [r5, #0]
 8005656:	2b2e      	cmp	r3, #46	@ 0x2e
 8005658:	d10c      	bne.n	8005674 <_svfiprintf_r+0x134>
 800565a:	786b      	ldrb	r3, [r5, #1]
 800565c:	2b2a      	cmp	r3, #42	@ 0x2a
 800565e:	d134      	bne.n	80056ca <_svfiprintf_r+0x18a>
 8005660:	9b07      	ldr	r3, [sp, #28]
 8005662:	3502      	adds	r5, #2
 8005664:	1d1a      	adds	r2, r3, #4
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	9207      	str	r2, [sp, #28]
 800566a:	2b00      	cmp	r3, #0
 800566c:	da01      	bge.n	8005672 <_svfiprintf_r+0x132>
 800566e:	2301      	movs	r3, #1
 8005670:	425b      	negs	r3, r3
 8005672:	9309      	str	r3, [sp, #36]	@ 0x24
 8005674:	4e2d      	ldr	r6, [pc, #180]	@ (800572c <_svfiprintf_r+0x1ec>)
 8005676:	2203      	movs	r2, #3
 8005678:	0030      	movs	r0, r6
 800567a:	7829      	ldrb	r1, [r5, #0]
 800567c:	f000 f9fe 	bl	8005a7c <memchr>
 8005680:	2800      	cmp	r0, #0
 8005682:	d006      	beq.n	8005692 <_svfiprintf_r+0x152>
 8005684:	2340      	movs	r3, #64	@ 0x40
 8005686:	1b80      	subs	r0, r0, r6
 8005688:	4083      	lsls	r3, r0
 800568a:	6822      	ldr	r2, [r4, #0]
 800568c:	3501      	adds	r5, #1
 800568e:	4313      	orrs	r3, r2
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	7829      	ldrb	r1, [r5, #0]
 8005694:	2206      	movs	r2, #6
 8005696:	4826      	ldr	r0, [pc, #152]	@ (8005730 <_svfiprintf_r+0x1f0>)
 8005698:	1c6e      	adds	r6, r5, #1
 800569a:	7621      	strb	r1, [r4, #24]
 800569c:	f000 f9ee 	bl	8005a7c <memchr>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	d038      	beq.n	8005716 <_svfiprintf_r+0x1d6>
 80056a4:	4b23      	ldr	r3, [pc, #140]	@ (8005734 <_svfiprintf_r+0x1f4>)
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d122      	bne.n	80056f0 <_svfiprintf_r+0x1b0>
 80056aa:	2207      	movs	r2, #7
 80056ac:	9b07      	ldr	r3, [sp, #28]
 80056ae:	3307      	adds	r3, #7
 80056b0:	4393      	bics	r3, r2
 80056b2:	3308      	adds	r3, #8
 80056b4:	9307      	str	r3, [sp, #28]
 80056b6:	6963      	ldr	r3, [r4, #20]
 80056b8:	9a04      	ldr	r2, [sp, #16]
 80056ba:	189b      	adds	r3, r3, r2
 80056bc:	6163      	str	r3, [r4, #20]
 80056be:	e762      	b.n	8005586 <_svfiprintf_r+0x46>
 80056c0:	4343      	muls	r3, r0
 80056c2:	0035      	movs	r5, r6
 80056c4:	2101      	movs	r1, #1
 80056c6:	189b      	adds	r3, r3, r2
 80056c8:	e7a4      	b.n	8005614 <_svfiprintf_r+0xd4>
 80056ca:	2300      	movs	r3, #0
 80056cc:	200a      	movs	r0, #10
 80056ce:	0019      	movs	r1, r3
 80056d0:	3501      	adds	r5, #1
 80056d2:	6063      	str	r3, [r4, #4]
 80056d4:	782a      	ldrb	r2, [r5, #0]
 80056d6:	1c6e      	adds	r6, r5, #1
 80056d8:	3a30      	subs	r2, #48	@ 0x30
 80056da:	2a09      	cmp	r2, #9
 80056dc:	d903      	bls.n	80056e6 <_svfiprintf_r+0x1a6>
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d0c8      	beq.n	8005674 <_svfiprintf_r+0x134>
 80056e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80056e4:	e7c6      	b.n	8005674 <_svfiprintf_r+0x134>
 80056e6:	4341      	muls	r1, r0
 80056e8:	0035      	movs	r5, r6
 80056ea:	2301      	movs	r3, #1
 80056ec:	1889      	adds	r1, r1, r2
 80056ee:	e7f1      	b.n	80056d4 <_svfiprintf_r+0x194>
 80056f0:	aa07      	add	r2, sp, #28
 80056f2:	9200      	str	r2, [sp, #0]
 80056f4:	0021      	movs	r1, r4
 80056f6:	003a      	movs	r2, r7
 80056f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005738 <_svfiprintf_r+0x1f8>)
 80056fa:	9803      	ldr	r0, [sp, #12]
 80056fc:	e000      	b.n	8005700 <_svfiprintf_r+0x1c0>
 80056fe:	bf00      	nop
 8005700:	9004      	str	r0, [sp, #16]
 8005702:	9b04      	ldr	r3, [sp, #16]
 8005704:	3301      	adds	r3, #1
 8005706:	d1d6      	bne.n	80056b6 <_svfiprintf_r+0x176>
 8005708:	89bb      	ldrh	r3, [r7, #12]
 800570a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800570c:	065b      	lsls	r3, r3, #25
 800570e:	d500      	bpl.n	8005712 <_svfiprintf_r+0x1d2>
 8005710:	e72c      	b.n	800556c <_svfiprintf_r+0x2c>
 8005712:	b021      	add	sp, #132	@ 0x84
 8005714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005716:	aa07      	add	r2, sp, #28
 8005718:	9200      	str	r2, [sp, #0]
 800571a:	0021      	movs	r1, r4
 800571c:	003a      	movs	r2, r7
 800571e:	4b06      	ldr	r3, [pc, #24]	@ (8005738 <_svfiprintf_r+0x1f8>)
 8005720:	9803      	ldr	r0, [sp, #12]
 8005722:	f000 f87b 	bl	800581c <_printf_i>
 8005726:	e7eb      	b.n	8005700 <_svfiprintf_r+0x1c0>
 8005728:	08005e04 	.word	0x08005e04
 800572c:	08005e0a 	.word	0x08005e0a
 8005730:	08005e0e 	.word	0x08005e0e
 8005734:	00000000 	.word	0x00000000
 8005738:	08005481 	.word	0x08005481

0800573c <_printf_common>:
 800573c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800573e:	0016      	movs	r6, r2
 8005740:	9301      	str	r3, [sp, #4]
 8005742:	688a      	ldr	r2, [r1, #8]
 8005744:	690b      	ldr	r3, [r1, #16]
 8005746:	000c      	movs	r4, r1
 8005748:	9000      	str	r0, [sp, #0]
 800574a:	4293      	cmp	r3, r2
 800574c:	da00      	bge.n	8005750 <_printf_common+0x14>
 800574e:	0013      	movs	r3, r2
 8005750:	0022      	movs	r2, r4
 8005752:	6033      	str	r3, [r6, #0]
 8005754:	3243      	adds	r2, #67	@ 0x43
 8005756:	7812      	ldrb	r2, [r2, #0]
 8005758:	2a00      	cmp	r2, #0
 800575a:	d001      	beq.n	8005760 <_printf_common+0x24>
 800575c:	3301      	adds	r3, #1
 800575e:	6033      	str	r3, [r6, #0]
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	069b      	lsls	r3, r3, #26
 8005764:	d502      	bpl.n	800576c <_printf_common+0x30>
 8005766:	6833      	ldr	r3, [r6, #0]
 8005768:	3302      	adds	r3, #2
 800576a:	6033      	str	r3, [r6, #0]
 800576c:	6822      	ldr	r2, [r4, #0]
 800576e:	2306      	movs	r3, #6
 8005770:	0015      	movs	r5, r2
 8005772:	401d      	ands	r5, r3
 8005774:	421a      	tst	r2, r3
 8005776:	d027      	beq.n	80057c8 <_printf_common+0x8c>
 8005778:	0023      	movs	r3, r4
 800577a:	3343      	adds	r3, #67	@ 0x43
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	1e5a      	subs	r2, r3, #1
 8005780:	4193      	sbcs	r3, r2
 8005782:	6822      	ldr	r2, [r4, #0]
 8005784:	0692      	lsls	r2, r2, #26
 8005786:	d430      	bmi.n	80057ea <_printf_common+0xae>
 8005788:	0022      	movs	r2, r4
 800578a:	9901      	ldr	r1, [sp, #4]
 800578c:	9800      	ldr	r0, [sp, #0]
 800578e:	9d08      	ldr	r5, [sp, #32]
 8005790:	3243      	adds	r2, #67	@ 0x43
 8005792:	47a8      	blx	r5
 8005794:	3001      	adds	r0, #1
 8005796:	d025      	beq.n	80057e4 <_printf_common+0xa8>
 8005798:	2206      	movs	r2, #6
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	2500      	movs	r5, #0
 800579e:	4013      	ands	r3, r2
 80057a0:	2b04      	cmp	r3, #4
 80057a2:	d105      	bne.n	80057b0 <_printf_common+0x74>
 80057a4:	6833      	ldr	r3, [r6, #0]
 80057a6:	68e5      	ldr	r5, [r4, #12]
 80057a8:	1aed      	subs	r5, r5, r3
 80057aa:	43eb      	mvns	r3, r5
 80057ac:	17db      	asrs	r3, r3, #31
 80057ae:	401d      	ands	r5, r3
 80057b0:	68a3      	ldr	r3, [r4, #8]
 80057b2:	6922      	ldr	r2, [r4, #16]
 80057b4:	4293      	cmp	r3, r2
 80057b6:	dd01      	ble.n	80057bc <_printf_common+0x80>
 80057b8:	1a9b      	subs	r3, r3, r2
 80057ba:	18ed      	adds	r5, r5, r3
 80057bc:	2600      	movs	r6, #0
 80057be:	42b5      	cmp	r5, r6
 80057c0:	d120      	bne.n	8005804 <_printf_common+0xc8>
 80057c2:	2000      	movs	r0, #0
 80057c4:	e010      	b.n	80057e8 <_printf_common+0xac>
 80057c6:	3501      	adds	r5, #1
 80057c8:	68e3      	ldr	r3, [r4, #12]
 80057ca:	6832      	ldr	r2, [r6, #0]
 80057cc:	1a9b      	subs	r3, r3, r2
 80057ce:	42ab      	cmp	r3, r5
 80057d0:	ddd2      	ble.n	8005778 <_printf_common+0x3c>
 80057d2:	0022      	movs	r2, r4
 80057d4:	2301      	movs	r3, #1
 80057d6:	9901      	ldr	r1, [sp, #4]
 80057d8:	9800      	ldr	r0, [sp, #0]
 80057da:	9f08      	ldr	r7, [sp, #32]
 80057dc:	3219      	adds	r2, #25
 80057de:	47b8      	blx	r7
 80057e0:	3001      	adds	r0, #1
 80057e2:	d1f0      	bne.n	80057c6 <_printf_common+0x8a>
 80057e4:	2001      	movs	r0, #1
 80057e6:	4240      	negs	r0, r0
 80057e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057ea:	2030      	movs	r0, #48	@ 0x30
 80057ec:	18e1      	adds	r1, r4, r3
 80057ee:	3143      	adds	r1, #67	@ 0x43
 80057f0:	7008      	strb	r0, [r1, #0]
 80057f2:	0021      	movs	r1, r4
 80057f4:	1c5a      	adds	r2, r3, #1
 80057f6:	3145      	adds	r1, #69	@ 0x45
 80057f8:	7809      	ldrb	r1, [r1, #0]
 80057fa:	18a2      	adds	r2, r4, r2
 80057fc:	3243      	adds	r2, #67	@ 0x43
 80057fe:	3302      	adds	r3, #2
 8005800:	7011      	strb	r1, [r2, #0]
 8005802:	e7c1      	b.n	8005788 <_printf_common+0x4c>
 8005804:	0022      	movs	r2, r4
 8005806:	2301      	movs	r3, #1
 8005808:	9901      	ldr	r1, [sp, #4]
 800580a:	9800      	ldr	r0, [sp, #0]
 800580c:	9f08      	ldr	r7, [sp, #32]
 800580e:	321a      	adds	r2, #26
 8005810:	47b8      	blx	r7
 8005812:	3001      	adds	r0, #1
 8005814:	d0e6      	beq.n	80057e4 <_printf_common+0xa8>
 8005816:	3601      	adds	r6, #1
 8005818:	e7d1      	b.n	80057be <_printf_common+0x82>
	...

0800581c <_printf_i>:
 800581c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800581e:	b08b      	sub	sp, #44	@ 0x2c
 8005820:	9206      	str	r2, [sp, #24]
 8005822:	000a      	movs	r2, r1
 8005824:	3243      	adds	r2, #67	@ 0x43
 8005826:	9307      	str	r3, [sp, #28]
 8005828:	9005      	str	r0, [sp, #20]
 800582a:	9203      	str	r2, [sp, #12]
 800582c:	7e0a      	ldrb	r2, [r1, #24]
 800582e:	000c      	movs	r4, r1
 8005830:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005832:	2a78      	cmp	r2, #120	@ 0x78
 8005834:	d809      	bhi.n	800584a <_printf_i+0x2e>
 8005836:	2a62      	cmp	r2, #98	@ 0x62
 8005838:	d80b      	bhi.n	8005852 <_printf_i+0x36>
 800583a:	2a00      	cmp	r2, #0
 800583c:	d100      	bne.n	8005840 <_printf_i+0x24>
 800583e:	e0ba      	b.n	80059b6 <_printf_i+0x19a>
 8005840:	497a      	ldr	r1, [pc, #488]	@ (8005a2c <_printf_i+0x210>)
 8005842:	9104      	str	r1, [sp, #16]
 8005844:	2a58      	cmp	r2, #88	@ 0x58
 8005846:	d100      	bne.n	800584a <_printf_i+0x2e>
 8005848:	e08e      	b.n	8005968 <_printf_i+0x14c>
 800584a:	0025      	movs	r5, r4
 800584c:	3542      	adds	r5, #66	@ 0x42
 800584e:	702a      	strb	r2, [r5, #0]
 8005850:	e022      	b.n	8005898 <_printf_i+0x7c>
 8005852:	0010      	movs	r0, r2
 8005854:	3863      	subs	r0, #99	@ 0x63
 8005856:	2815      	cmp	r0, #21
 8005858:	d8f7      	bhi.n	800584a <_printf_i+0x2e>
 800585a:	f7fa fc5d 	bl	8000118 <__gnu_thumb1_case_shi>
 800585e:	0016      	.short	0x0016
 8005860:	fff6001f 	.word	0xfff6001f
 8005864:	fff6fff6 	.word	0xfff6fff6
 8005868:	001ffff6 	.word	0x001ffff6
 800586c:	fff6fff6 	.word	0xfff6fff6
 8005870:	fff6fff6 	.word	0xfff6fff6
 8005874:	0036009f 	.word	0x0036009f
 8005878:	fff6007e 	.word	0xfff6007e
 800587c:	00b0fff6 	.word	0x00b0fff6
 8005880:	0036fff6 	.word	0x0036fff6
 8005884:	fff6fff6 	.word	0xfff6fff6
 8005888:	0082      	.short	0x0082
 800588a:	0025      	movs	r5, r4
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	3542      	adds	r5, #66	@ 0x42
 8005890:	1d11      	adds	r1, r2, #4
 8005892:	6019      	str	r1, [r3, #0]
 8005894:	6813      	ldr	r3, [r2, #0]
 8005896:	702b      	strb	r3, [r5, #0]
 8005898:	2301      	movs	r3, #1
 800589a:	e09e      	b.n	80059da <_printf_i+0x1be>
 800589c:	6818      	ldr	r0, [r3, #0]
 800589e:	6809      	ldr	r1, [r1, #0]
 80058a0:	1d02      	adds	r2, r0, #4
 80058a2:	060d      	lsls	r5, r1, #24
 80058a4:	d50b      	bpl.n	80058be <_printf_i+0xa2>
 80058a6:	6806      	ldr	r6, [r0, #0]
 80058a8:	601a      	str	r2, [r3, #0]
 80058aa:	2e00      	cmp	r6, #0
 80058ac:	da03      	bge.n	80058b6 <_printf_i+0x9a>
 80058ae:	232d      	movs	r3, #45	@ 0x2d
 80058b0:	9a03      	ldr	r2, [sp, #12]
 80058b2:	4276      	negs	r6, r6
 80058b4:	7013      	strb	r3, [r2, #0]
 80058b6:	4b5d      	ldr	r3, [pc, #372]	@ (8005a2c <_printf_i+0x210>)
 80058b8:	270a      	movs	r7, #10
 80058ba:	9304      	str	r3, [sp, #16]
 80058bc:	e018      	b.n	80058f0 <_printf_i+0xd4>
 80058be:	6806      	ldr	r6, [r0, #0]
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	0649      	lsls	r1, r1, #25
 80058c4:	d5f1      	bpl.n	80058aa <_printf_i+0x8e>
 80058c6:	b236      	sxth	r6, r6
 80058c8:	e7ef      	b.n	80058aa <_printf_i+0x8e>
 80058ca:	6808      	ldr	r0, [r1, #0]
 80058cc:	6819      	ldr	r1, [r3, #0]
 80058ce:	c940      	ldmia	r1!, {r6}
 80058d0:	0605      	lsls	r5, r0, #24
 80058d2:	d402      	bmi.n	80058da <_printf_i+0xbe>
 80058d4:	0640      	lsls	r0, r0, #25
 80058d6:	d500      	bpl.n	80058da <_printf_i+0xbe>
 80058d8:	b2b6      	uxth	r6, r6
 80058da:	6019      	str	r1, [r3, #0]
 80058dc:	4b53      	ldr	r3, [pc, #332]	@ (8005a2c <_printf_i+0x210>)
 80058de:	270a      	movs	r7, #10
 80058e0:	9304      	str	r3, [sp, #16]
 80058e2:	2a6f      	cmp	r2, #111	@ 0x6f
 80058e4:	d100      	bne.n	80058e8 <_printf_i+0xcc>
 80058e6:	3f02      	subs	r7, #2
 80058e8:	0023      	movs	r3, r4
 80058ea:	2200      	movs	r2, #0
 80058ec:	3343      	adds	r3, #67	@ 0x43
 80058ee:	701a      	strb	r2, [r3, #0]
 80058f0:	6863      	ldr	r3, [r4, #4]
 80058f2:	60a3      	str	r3, [r4, #8]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	db06      	blt.n	8005906 <_printf_i+0xea>
 80058f8:	2104      	movs	r1, #4
 80058fa:	6822      	ldr	r2, [r4, #0]
 80058fc:	9d03      	ldr	r5, [sp, #12]
 80058fe:	438a      	bics	r2, r1
 8005900:	6022      	str	r2, [r4, #0]
 8005902:	4333      	orrs	r3, r6
 8005904:	d00c      	beq.n	8005920 <_printf_i+0x104>
 8005906:	9d03      	ldr	r5, [sp, #12]
 8005908:	0030      	movs	r0, r6
 800590a:	0039      	movs	r1, r7
 800590c:	f7fa fc94 	bl	8000238 <__aeabi_uidivmod>
 8005910:	9b04      	ldr	r3, [sp, #16]
 8005912:	3d01      	subs	r5, #1
 8005914:	5c5b      	ldrb	r3, [r3, r1]
 8005916:	702b      	strb	r3, [r5, #0]
 8005918:	0033      	movs	r3, r6
 800591a:	0006      	movs	r6, r0
 800591c:	429f      	cmp	r7, r3
 800591e:	d9f3      	bls.n	8005908 <_printf_i+0xec>
 8005920:	2f08      	cmp	r7, #8
 8005922:	d109      	bne.n	8005938 <_printf_i+0x11c>
 8005924:	6823      	ldr	r3, [r4, #0]
 8005926:	07db      	lsls	r3, r3, #31
 8005928:	d506      	bpl.n	8005938 <_printf_i+0x11c>
 800592a:	6862      	ldr	r2, [r4, #4]
 800592c:	6923      	ldr	r3, [r4, #16]
 800592e:	429a      	cmp	r2, r3
 8005930:	dc02      	bgt.n	8005938 <_printf_i+0x11c>
 8005932:	2330      	movs	r3, #48	@ 0x30
 8005934:	3d01      	subs	r5, #1
 8005936:	702b      	strb	r3, [r5, #0]
 8005938:	9b03      	ldr	r3, [sp, #12]
 800593a:	1b5b      	subs	r3, r3, r5
 800593c:	6123      	str	r3, [r4, #16]
 800593e:	9b07      	ldr	r3, [sp, #28]
 8005940:	0021      	movs	r1, r4
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	9805      	ldr	r0, [sp, #20]
 8005946:	9b06      	ldr	r3, [sp, #24]
 8005948:	aa09      	add	r2, sp, #36	@ 0x24
 800594a:	f7ff fef7 	bl	800573c <_printf_common>
 800594e:	3001      	adds	r0, #1
 8005950:	d148      	bne.n	80059e4 <_printf_i+0x1c8>
 8005952:	2001      	movs	r0, #1
 8005954:	4240      	negs	r0, r0
 8005956:	b00b      	add	sp, #44	@ 0x2c
 8005958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800595a:	2220      	movs	r2, #32
 800595c:	6809      	ldr	r1, [r1, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	6022      	str	r2, [r4, #0]
 8005962:	2278      	movs	r2, #120	@ 0x78
 8005964:	4932      	ldr	r1, [pc, #200]	@ (8005a30 <_printf_i+0x214>)
 8005966:	9104      	str	r1, [sp, #16]
 8005968:	0021      	movs	r1, r4
 800596a:	3145      	adds	r1, #69	@ 0x45
 800596c:	700a      	strb	r2, [r1, #0]
 800596e:	6819      	ldr	r1, [r3, #0]
 8005970:	6822      	ldr	r2, [r4, #0]
 8005972:	c940      	ldmia	r1!, {r6}
 8005974:	0610      	lsls	r0, r2, #24
 8005976:	d402      	bmi.n	800597e <_printf_i+0x162>
 8005978:	0650      	lsls	r0, r2, #25
 800597a:	d500      	bpl.n	800597e <_printf_i+0x162>
 800597c:	b2b6      	uxth	r6, r6
 800597e:	6019      	str	r1, [r3, #0]
 8005980:	07d3      	lsls	r3, r2, #31
 8005982:	d502      	bpl.n	800598a <_printf_i+0x16e>
 8005984:	2320      	movs	r3, #32
 8005986:	4313      	orrs	r3, r2
 8005988:	6023      	str	r3, [r4, #0]
 800598a:	2e00      	cmp	r6, #0
 800598c:	d001      	beq.n	8005992 <_printf_i+0x176>
 800598e:	2710      	movs	r7, #16
 8005990:	e7aa      	b.n	80058e8 <_printf_i+0xcc>
 8005992:	2220      	movs	r2, #32
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	4393      	bics	r3, r2
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	e7f8      	b.n	800598e <_printf_i+0x172>
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	680d      	ldr	r5, [r1, #0]
 80059a0:	1d10      	adds	r0, r2, #4
 80059a2:	6949      	ldr	r1, [r1, #20]
 80059a4:	6018      	str	r0, [r3, #0]
 80059a6:	6813      	ldr	r3, [r2, #0]
 80059a8:	062e      	lsls	r6, r5, #24
 80059aa:	d501      	bpl.n	80059b0 <_printf_i+0x194>
 80059ac:	6019      	str	r1, [r3, #0]
 80059ae:	e002      	b.n	80059b6 <_printf_i+0x19a>
 80059b0:	066d      	lsls	r5, r5, #25
 80059b2:	d5fb      	bpl.n	80059ac <_printf_i+0x190>
 80059b4:	8019      	strh	r1, [r3, #0]
 80059b6:	2300      	movs	r3, #0
 80059b8:	9d03      	ldr	r5, [sp, #12]
 80059ba:	6123      	str	r3, [r4, #16]
 80059bc:	e7bf      	b.n	800593e <_printf_i+0x122>
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	1d11      	adds	r1, r2, #4
 80059c2:	6019      	str	r1, [r3, #0]
 80059c4:	6815      	ldr	r5, [r2, #0]
 80059c6:	2100      	movs	r1, #0
 80059c8:	0028      	movs	r0, r5
 80059ca:	6862      	ldr	r2, [r4, #4]
 80059cc:	f000 f856 	bl	8005a7c <memchr>
 80059d0:	2800      	cmp	r0, #0
 80059d2:	d001      	beq.n	80059d8 <_printf_i+0x1bc>
 80059d4:	1b40      	subs	r0, r0, r5
 80059d6:	6060      	str	r0, [r4, #4]
 80059d8:	6863      	ldr	r3, [r4, #4]
 80059da:	6123      	str	r3, [r4, #16]
 80059dc:	2300      	movs	r3, #0
 80059de:	9a03      	ldr	r2, [sp, #12]
 80059e0:	7013      	strb	r3, [r2, #0]
 80059e2:	e7ac      	b.n	800593e <_printf_i+0x122>
 80059e4:	002a      	movs	r2, r5
 80059e6:	6923      	ldr	r3, [r4, #16]
 80059e8:	9906      	ldr	r1, [sp, #24]
 80059ea:	9805      	ldr	r0, [sp, #20]
 80059ec:	9d07      	ldr	r5, [sp, #28]
 80059ee:	47a8      	blx	r5
 80059f0:	3001      	adds	r0, #1
 80059f2:	d0ae      	beq.n	8005952 <_printf_i+0x136>
 80059f4:	6823      	ldr	r3, [r4, #0]
 80059f6:	079b      	lsls	r3, r3, #30
 80059f8:	d415      	bmi.n	8005a26 <_printf_i+0x20a>
 80059fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059fc:	68e0      	ldr	r0, [r4, #12]
 80059fe:	4298      	cmp	r0, r3
 8005a00:	daa9      	bge.n	8005956 <_printf_i+0x13a>
 8005a02:	0018      	movs	r0, r3
 8005a04:	e7a7      	b.n	8005956 <_printf_i+0x13a>
 8005a06:	0022      	movs	r2, r4
 8005a08:	2301      	movs	r3, #1
 8005a0a:	9906      	ldr	r1, [sp, #24]
 8005a0c:	9805      	ldr	r0, [sp, #20]
 8005a0e:	9e07      	ldr	r6, [sp, #28]
 8005a10:	3219      	adds	r2, #25
 8005a12:	47b0      	blx	r6
 8005a14:	3001      	adds	r0, #1
 8005a16:	d09c      	beq.n	8005952 <_printf_i+0x136>
 8005a18:	3501      	adds	r5, #1
 8005a1a:	68e3      	ldr	r3, [r4, #12]
 8005a1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a1e:	1a9b      	subs	r3, r3, r2
 8005a20:	42ab      	cmp	r3, r5
 8005a22:	dcf0      	bgt.n	8005a06 <_printf_i+0x1ea>
 8005a24:	e7e9      	b.n	80059fa <_printf_i+0x1de>
 8005a26:	2500      	movs	r5, #0
 8005a28:	e7f7      	b.n	8005a1a <_printf_i+0x1fe>
 8005a2a:	46c0      	nop			@ (mov r8, r8)
 8005a2c:	08005e15 	.word	0x08005e15
 8005a30:	08005e26 	.word	0x08005e26

08005a34 <memmove>:
 8005a34:	b510      	push	{r4, lr}
 8005a36:	4288      	cmp	r0, r1
 8005a38:	d902      	bls.n	8005a40 <memmove+0xc>
 8005a3a:	188b      	adds	r3, r1, r2
 8005a3c:	4298      	cmp	r0, r3
 8005a3e:	d308      	bcc.n	8005a52 <memmove+0x1e>
 8005a40:	2300      	movs	r3, #0
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d007      	beq.n	8005a56 <memmove+0x22>
 8005a46:	5ccc      	ldrb	r4, [r1, r3]
 8005a48:	54c4      	strb	r4, [r0, r3]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	e7f9      	b.n	8005a42 <memmove+0xe>
 8005a4e:	5c8b      	ldrb	r3, [r1, r2]
 8005a50:	5483      	strb	r3, [r0, r2]
 8005a52:	3a01      	subs	r2, #1
 8005a54:	d2fb      	bcs.n	8005a4e <memmove+0x1a>
 8005a56:	bd10      	pop	{r4, pc}

08005a58 <_sbrk_r>:
 8005a58:	2300      	movs	r3, #0
 8005a5a:	b570      	push	{r4, r5, r6, lr}
 8005a5c:	4d06      	ldr	r5, [pc, #24]	@ (8005a78 <_sbrk_r+0x20>)
 8005a5e:	0004      	movs	r4, r0
 8005a60:	0008      	movs	r0, r1
 8005a62:	602b      	str	r3, [r5, #0]
 8005a64:	f7fb fb4c 	bl	8001100 <_sbrk>
 8005a68:	1c43      	adds	r3, r0, #1
 8005a6a:	d103      	bne.n	8005a74 <_sbrk_r+0x1c>
 8005a6c:	682b      	ldr	r3, [r5, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d000      	beq.n	8005a74 <_sbrk_r+0x1c>
 8005a72:	6023      	str	r3, [r4, #0]
 8005a74:	bd70      	pop	{r4, r5, r6, pc}
 8005a76:	46c0      	nop			@ (mov r8, r8)
 8005a78:	200003c4 	.word	0x200003c4

08005a7c <memchr>:
 8005a7c:	b2c9      	uxtb	r1, r1
 8005a7e:	1882      	adds	r2, r0, r2
 8005a80:	4290      	cmp	r0, r2
 8005a82:	d101      	bne.n	8005a88 <memchr+0xc>
 8005a84:	2000      	movs	r0, #0
 8005a86:	4770      	bx	lr
 8005a88:	7803      	ldrb	r3, [r0, #0]
 8005a8a:	428b      	cmp	r3, r1
 8005a8c:	d0fb      	beq.n	8005a86 <memchr+0xa>
 8005a8e:	3001      	adds	r0, #1
 8005a90:	e7f6      	b.n	8005a80 <memchr+0x4>

08005a92 <_realloc_r>:
 8005a92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a94:	0006      	movs	r6, r0
 8005a96:	000c      	movs	r4, r1
 8005a98:	0015      	movs	r5, r2
 8005a9a:	2900      	cmp	r1, #0
 8005a9c:	d105      	bne.n	8005aaa <_realloc_r+0x18>
 8005a9e:	0011      	movs	r1, r2
 8005aa0:	f7ff fc5e 	bl	8005360 <_malloc_r>
 8005aa4:	0004      	movs	r4, r0
 8005aa6:	0020      	movs	r0, r4
 8005aa8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005aaa:	2a00      	cmp	r2, #0
 8005aac:	d103      	bne.n	8005ab6 <_realloc_r+0x24>
 8005aae:	f7ff fbeb 	bl	8005288 <_free_r>
 8005ab2:	002c      	movs	r4, r5
 8005ab4:	e7f7      	b.n	8005aa6 <_realloc_r+0x14>
 8005ab6:	f000 f81c 	bl	8005af2 <_malloc_usable_size_r>
 8005aba:	0007      	movs	r7, r0
 8005abc:	4285      	cmp	r5, r0
 8005abe:	d802      	bhi.n	8005ac6 <_realloc_r+0x34>
 8005ac0:	0843      	lsrs	r3, r0, #1
 8005ac2:	42ab      	cmp	r3, r5
 8005ac4:	d3ef      	bcc.n	8005aa6 <_realloc_r+0x14>
 8005ac6:	0029      	movs	r1, r5
 8005ac8:	0030      	movs	r0, r6
 8005aca:	f7ff fc49 	bl	8005360 <_malloc_r>
 8005ace:	9001      	str	r0, [sp, #4]
 8005ad0:	2800      	cmp	r0, #0
 8005ad2:	d101      	bne.n	8005ad8 <_realloc_r+0x46>
 8005ad4:	9c01      	ldr	r4, [sp, #4]
 8005ad6:	e7e6      	b.n	8005aa6 <_realloc_r+0x14>
 8005ad8:	002a      	movs	r2, r5
 8005ada:	42bd      	cmp	r5, r7
 8005adc:	d900      	bls.n	8005ae0 <_realloc_r+0x4e>
 8005ade:	003a      	movs	r2, r7
 8005ae0:	0021      	movs	r1, r4
 8005ae2:	9801      	ldr	r0, [sp, #4]
 8005ae4:	f7ff fbc6 	bl	8005274 <memcpy>
 8005ae8:	0021      	movs	r1, r4
 8005aea:	0030      	movs	r0, r6
 8005aec:	f7ff fbcc 	bl	8005288 <_free_r>
 8005af0:	e7f0      	b.n	8005ad4 <_realloc_r+0x42>

08005af2 <_malloc_usable_size_r>:
 8005af2:	1f0b      	subs	r3, r1, #4
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	1f18      	subs	r0, r3, #4
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	da01      	bge.n	8005b00 <_malloc_usable_size_r+0xe>
 8005afc:	580b      	ldr	r3, [r1, r0]
 8005afe:	18c0      	adds	r0, r0, r3
 8005b00:	4770      	bx	lr
	...

08005b04 <_init>:
 8005b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b06:	46c0      	nop			@ (mov r8, r8)
 8005b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b0a:	bc08      	pop	{r3}
 8005b0c:	469e      	mov	lr, r3
 8005b0e:	4770      	bx	lr

08005b10 <_fini>:
 8005b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b12:	46c0      	nop			@ (mov r8, r8)
 8005b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b16:	bc08      	pop	{r3}
 8005b18:	469e      	mov	lr, r3
 8005b1a:	4770      	bx	lr
