// Seed: 1578109915
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4
);
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    output uwire id_2,
    output wor   id_3
    , id_5
);
  genvar id_6;
  assign id_0 = id_1;
  assign id_3 = (id_6) ? 1 : 1;
  always_latch id_6 <= (1);
  reg id_7;
  assign id_6 = {1'h0} * id_7;
  assign id_7 = 1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_5 = 1'd0;
  string id_8 = "", id_9, id_10;
  wire id_11;
  always_comb begin : LABEL_0
    id_7 = #1 1;
  end
  wire id_12, id_13;
endmodule
