<!doctype html>
<meta charset=utf8>
<link rel=stylesheet href="../simics.css">
<title>RISC-V CPU Reference Manual</title>

<section class="page" id="index.html"><h1>RISC-V CPU Reference Manual</h1>

  
  
  
  
    
    
    
    
    
    
    
    

</section><section class="page" id="introduction.html"><h1 class="jdocu"><a id="introduction.html:Introduction">1 Introduction</a></h1>
<p>

</p><p>
This manual contains the reference documentation for the
RISC-V CPU add-on package. It includes a complete list
of all command line commands defined by this package. It also provides
documentation on the available components and classes. Finally, it
describes the interfaces and haps that are available for scripting and
developing models. Note that whenever this manual refers to an item
not documented here (class, interfaces or hap), the corresponding
documentation can be found in the main Simics Reference Manual.
</p><p>
This manual is aimed at normal Simics users (the command list chapter, and
possibly the lists of components and classes), script developers (haps,
classes, and interfaces), and model developers (the entire manual).
</p><p>
This manual is strictly meant to be used as reference documentation, and it
provides little explanation on how to use the various features described. Refer
to other Simics manuals for more information; these are listed in the
<em>Documentation Contents</em> document.
</p><p>
</p></section><section class="page" id="commands.html"><h1 class="jdocu"><a id="commands.html:Commands">2 Commands</a></h1>
<p>

</p><p>



</p><p>
</p></section><section class="page" id="complete-list.html"><h1 class="jdocu"><a id="complete-list.html:Complete-List">2.1 Complete List</a></h1>
<p>

</p><p>
<table>

<tbody><tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-clint_gt_.info">&lt;riscv-clint&gt;.info</a></td><td class="jdocu_noborder"> print information about the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-clint_gt_.status">&lt;riscv-clint&gt;.status</a></td><td class="jdocu_noborder"> print status of the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-plic_gt_.info">&lt;riscv-plic&gt;.info</a></td><td class="jdocu_noborder"> print information about the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-plic_gt_.status">&lt;riscv-plic&gt;.status</a></td><td class="jdocu_noborder"> print status of the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.aprof-views">&lt;riscv-rv32&gt;.aprof-views</a></td><td class="jdocu_noborder"> manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.info">&lt;riscv-rv32&gt;.info</a></td><td class="jdocu_noborder"> print information about the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-page-table">&lt;riscv-rv32&gt;.print-page-table</a></td><td class="jdocu_noborder"> print page table entries</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pma-regions">&lt;riscv-rv32&gt;.print-pma-regions</a></td><td class="jdocu_noborder"> print current PMA regions</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pmp-regions">&lt;riscv-rv32&gt;.print-pmp-regions</a></td><td class="jdocu_noborder"> print current PMP regions</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.status">&lt;riscv-rv32&gt;.status</a></td><td class="jdocu_noborder"> print status of the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.aprof-views">&lt;riscv-rv32ema&gt;.aprof-views</a></td><td class="jdocu_noborder"> manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.info">&lt;riscv-rv32ema&gt;.info</a></td><td class="jdocu_noborder"> print information about the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.print-pma-regions">&lt;riscv-rv32ema&gt;.print-pma-regions</a></td><td class="jdocu_noborder"> print current PMA regions</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.status">&lt;riscv-rv32ema&gt;.status</a></td><td class="jdocu_noborder"> print status of the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.aprof-views">&lt;riscv-rv64&gt;.aprof-views</a></td><td class="jdocu_noborder"> manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.info">&lt;riscv-rv64&gt;.info</a></td><td class="jdocu_noborder"> print information about the object</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-page-table">&lt;riscv-rv64&gt;.print-page-table</a></td><td class="jdocu_noborder"> print page table entries</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pma-regions">&lt;riscv-rv64&gt;.print-pma-regions</a></td><td class="jdocu_noborder"> print current PMA regions</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pmp-regions">&lt;riscv-rv64&gt;.print-pmp-regions</a></td><td class="jdocu_noborder"> print current PMP regions</td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.status">&lt;riscv-rv64&gt;.status</a></td><td class="jdocu_noborder"> print status of the object</td></tr>

</tbody></table>
</p></section><section class="page" id="list-by-categories.html"><h1 class="jdocu"><a id="list-by-categories.html:List-by-Categories">2.2 List by Categories</a></h1>
<p>

</p><p>
</p><h2 class="jdocu"><a class="not-numbered" id="list-by-categories.html:Processors">Processors</a></h2>
<p>

<table>

<tbody><tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-page-table">&lt;riscv-rv32&gt;.print-page-table</a>
</td><td class="jdocu_noborder">print page table entries</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pma-regions">&lt;riscv-rv32&gt;.print-pma-regions</a>
</td><td class="jdocu_noborder">print current PMA regions</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pmp-regions">&lt;riscv-rv32&gt;.print-pmp-regions</a>
</td><td class="jdocu_noborder">print current PMP regions</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.print-pma-regions">&lt;riscv-rv32ema&gt;.print-pma-regions</a>
</td><td class="jdocu_noborder">print current PMA regions</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-page-table">&lt;riscv-rv64&gt;.print-page-table</a>
</td><td class="jdocu_noborder">print page table entries</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pma-regions">&lt;riscv-rv64&gt;.print-pma-regions</a>
</td><td class="jdocu_noborder">print current PMA regions</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pmp-regions">&lt;riscv-rv64&gt;.print-pmp-regions</a>
</td><td class="jdocu_noborder">print current PMP regions</td></tr>

</tbody></table>

</p><h2 class="jdocu"><a class="not-numbered" id="list-by-categories.html:Profiling">Profiling</a></h2>
<p>

<table>

<tbody><tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.aprof-views">&lt;riscv-rv32&gt;.aprof-views</a>
</td><td class="jdocu_noborder">manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.aprof-views">&lt;riscv-rv32ema&gt;.aprof-views</a>
</td><td class="jdocu_noborder">manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder">
  <a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.aprof-views">&lt;riscv-rv64&gt;.aprof-views</a>
</td><td class="jdocu_noborder">manipulate list of selected address profiling views</td></tr>

</tbody></table>

</p></section><section class="page" id="namespace-commands-by-class.html"><h1 class="jdocu"><a id="namespace-commands-by-class.html:Namespace-Commands-by-Class">2.3 Namespace Commands by Class</a></h1>
<p>



</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-clint_gt_.info"></a><a id="namespace-commands-by-class.html:riscv-clint.info"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-clint-info"><a href="#namespace-commands-by-class.html:dt:riscv-clint-info"><b>&lt;riscv-clint&gt;.info</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-clint&gt;.info</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the configuration of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-clint_gt_.status"></a><a id="namespace-commands-by-class.html:riscv-clint.status"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-clint-status"><a href="#namespace-commands-by-class.html:dt:riscv-clint-status"><b>&lt;riscv-clint&gt;.status</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-clint&gt;.status</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the current status of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-plic_gt_.info"></a><a id="namespace-commands-by-class.html:riscv-plic.info"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-plic-info"><a href="#namespace-commands-by-class.html:dt:riscv-plic-info"><b>&lt;riscv-plic&gt;.info</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-plic&gt;.info</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the configuration of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-plic_gt_.status"></a><a id="namespace-commands-by-class.html:riscv-plic.status"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-plic-status"><a href="#namespace-commands-by-class.html:dt:riscv-plic-status"><b>&lt;riscv-plic&gt;.status</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-plic&gt;.status</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the current status of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.aprof-views"></a><a id="namespace-commands-by-class.html:riscv-rv32.aprof-views"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32-aprof-views"><a href="#namespace-commands-by-class.html:dt:riscv-rv32-aprof-views"><b>&lt;riscv-rv32&gt;.aprof-views</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] </dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Determines which address profiler views are displayed alongside
disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler
view to add to the list. Alternatively, the <i>remove</i> and
<i>view</i> arguments specify an address profiler view to remove from
the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <code>-clear</code> flag, remove all address profiler
views from the list.
</p><p>
If called without arguments, print a detailed list of the currently
selected address profiler views for the processor.</p></dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.info"></a><a id="namespace-commands-by-class.html:riscv-rv32.info"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32-info"><a href="#namespace-commands-by-class.html:dt:riscv-rv32-info"><b>&lt;riscv-rv32&gt;.info</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32&gt;.info</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the configuration of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-page-table"></a><a id="namespace-commands-by-class.html:riscv-rv32.print-page-table"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32-print-page-table"><a href="#namespace-commands-by-class.html:dt:riscv-rv32-print-page-table"><b>&lt;riscv-rv32&gt;.print-page-table</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32&gt;.print-page-table</b> [-tree] [-table] </dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Prints the Page Table entries of the given RISC-V processor.
                    The <code>-tree</code> flags, prints the entire PTE tree
                    structure, while the <code>-table</code> (default) presents
                    the PTEs in a flat table, where only the leaf-nodes
                    translations are shown.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pma-regions"></a><a id="namespace-commands-by-class.html:riscv-rv32.print-pma-regions"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32-print-pma-regions"><a href="#namespace-commands-by-class.html:dt:riscv-rv32-print-pma-regions"><b>&lt;riscv-rv32&gt;.print-pma-regions</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32&gt;.print-pma-regions</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Prints the current PMA regions of the given RISC-V processor.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pmp-regions"></a><a id="namespace-commands-by-class.html:riscv-rv32.print-pmp-regions"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32-print-pmp-regions"><a href="#namespace-commands-by-class.html:dt:riscv-rv32-print-pmp-regions"><b>&lt;riscv-rv32&gt;.print-pmp-regions</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32&gt;.print-pmp-regions</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Prints the current PMP regions of the given RISC-V processor.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.status"></a><a id="namespace-commands-by-class.html:riscv-rv32.status"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32-status"><a href="#namespace-commands-by-class.html:dt:riscv-rv32-status"><b>&lt;riscv-rv32&gt;.status</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32&gt;.status</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the current status of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.aprof-views"></a><a id="namespace-commands-by-class.html:riscv-rv32ema.aprof-views"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32ema-aprof-views"><a href="#namespace-commands-by-class.html:dt:riscv-rv32ema-aprof-views"><b>&lt;riscv-rv32ema&gt;.aprof-views</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32ema&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] </dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Determines which address profiler views are displayed alongside
disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler
view to add to the list. Alternatively, the <i>remove</i> and
<i>view</i> arguments specify an address profiler view to remove from
the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <code>-clear</code> flag, remove all address profiler
views from the list.
</p><p>
If called without arguments, print a detailed list of the currently
selected address profiler views for the processor.</p></dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.info"></a><a id="namespace-commands-by-class.html:riscv-rv32ema.info"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32ema-info"><a href="#namespace-commands-by-class.html:dt:riscv-rv32ema-info"><b>&lt;riscv-rv32ema&gt;.info</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32ema&gt;.info</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the configuration of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.print-pma-regions"></a><a id="namespace-commands-by-class.html:riscv-rv32ema.print-pma-regions"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32ema-print-pma-regions"><a href="#namespace-commands-by-class.html:dt:riscv-rv32ema-print-pma-regions"><b>&lt;riscv-rv32ema&gt;.print-pma-regions</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32ema&gt;.print-pma-regions</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Prints the current PMA regions of the given RISC-V processor.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.status"></a><a id="namespace-commands-by-class.html:riscv-rv32ema.status"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv32ema-status"><a href="#namespace-commands-by-class.html:dt:riscv-rv32ema-status"><b>&lt;riscv-rv32ema&gt;.status</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv32ema&gt;.status</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the current status of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.aprof-views"></a><a id="namespace-commands-by-class.html:riscv-rv64.aprof-views"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv64-aprof-views"><a href="#namespace-commands-by-class.html:dt:riscv-rv64-aprof-views"><b>&lt;riscv-rv64&gt;.aprof-views</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv64&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] </dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Determines which address profiler views are displayed alongside
disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler
view to add to the list. Alternatively, the <i>remove</i> and
<i>view</i> arguments specify an address profiler view to remove from
the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <code>-clear</code> flag, remove all address profiler
views from the list.
</p><p>
If called without arguments, print a detailed list of the currently
selected address profiler views for the processor.</p></dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv64">riscv-rv64</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.info"></a><a id="namespace-commands-by-class.html:riscv-rv64.info"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv64-info"><a href="#namespace-commands-by-class.html:dt:riscv-rv64-info"><b>&lt;riscv-rv64&gt;.info</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv64&gt;.info</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the configuration of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv64">riscv-rv64</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-page-table"></a><a id="namespace-commands-by-class.html:riscv-rv64.print-page-table"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv64-print-page-table"><a href="#namespace-commands-by-class.html:dt:riscv-rv64-print-page-table"><b>&lt;riscv-rv64&gt;.print-page-table</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv64&gt;.print-page-table</b> [-tree] [-table] </dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Prints the Page Table entries of the given RISC-V processor.
                    The <code>-tree</code> flags, prints the entire PTE tree
                    structure, while the <code>-table</code> (default) presents
                    the PTEs in a flat table, where only the leaf-nodes
                    translations are shown.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv64">riscv-rv64</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pma-regions"></a><a id="namespace-commands-by-class.html:riscv-rv64.print-pma-regions"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv64-print-pma-regions"><a href="#namespace-commands-by-class.html:dt:riscv-rv64-print-pma-regions"><b>&lt;riscv-rv64&gt;.print-pma-regions</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv64&gt;.print-pma-regions</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Prints the current PMA regions of the given RISC-V processor.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv64">riscv-rv64</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pmp-regions"></a><a id="namespace-commands-by-class.html:riscv-rv64.print-pmp-regions"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv64-print-pmp-regions"><a href="#namespace-commands-by-class.html:dt:riscv-rv64-print-pmp-regions"><b>&lt;riscv-rv64&gt;.print-pmp-regions</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv64&gt;.print-pmp-regions</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Prints the current PMP regions of the given RISC-V processor.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv64">riscv-rv64</a></dd>
</dl><p>


</p><p><a id="namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.status"></a><a id="namespace-commands-by-class.html:riscv-rv64.status"></a></p><dl class="jdocu_di">
<dt class="jdocu_di_name" id="namespace-commands-by-class.html:dt:riscv-rv64-status"><a href="#namespace-commands-by-class.html:dt:riscv-rv64-status"><b>&lt;riscv-rv64&gt;.status</b></a></dt>
<dt class="jdocu_descitem">Synopsis</dt><dd class="jdocu_descitem"><b>&lt;riscv-rv64&gt;.status</b></dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Print detailed information about the current status of the object.</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv64">riscv-rv64</a></dd>
</dl><p>
</p></section><section class="page" id="components.html"><h1 class="jdocu"><a id="components.html:Components">3 Components</a></h1>
<p>

</p><p>
No components were defined in this package.
</p><p>
</p></section><section class="page" id="classes.html"><h1 class="jdocu"><a id="classes.html:Classes">4 Classes</a></h1>
<p>

</p><p>
   
   
   
   
   
   
   
</p><p>
</p></section><section class="page" id="__rm_class_riscv-clint.html"><h1 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-clint.html:__rm_class_riscv-clint">riscv-clint</a></h1>
<p>

<a id="__rm_class_riscv-clint.html:riscv-clint"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Aliases</b></dt><dd class="jdocu_descitem">riscv_clint</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">RISC-V Core-Level Interrupt Block
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_log_object">log_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_coprocessor">riscv_coprocessor</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.regs</b> (bank_instrumentation_subscribe, instrumentation_order, register_view, register_view_catalog, register_view_read_only, transaction)<br><b>port.CLOCK_DISABLE</b> (signal)<br><b>port.HRESET</b> (signal)<br><b>port.POWER</b> (signal)</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
<dt class="jdocu_descitem"><b>Notifiers</b></dt><dd class="jdocu_descitem">state-change</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a>
</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-clint.html:Attributes">Attributes</a></h2>
<p></p><dl><dt id="__rm_class_riscv-clint.html:dt:error_on_incorrect_sized_access"><a href="#__rm_class_riscv-clint.html:dt:error_on_incorrect_sized_access"><b><i>error_on_incorrect_sized_access</i></b></a></dt><p><a id="__rm_class_riscv-clint.html:__rm_attribute_riscv-clint_error_on_incorrect_sized_access"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Return Sim_PE_IO_Error if size of access does not match register size</dd></dl><p></p><dl><dt id="__rm_class_riscv-clint.html:dt:freq_mhz"><a href="#__rm_class_riscv-clint.html:dt:freq_mhz"><b><i>freq_mhz</i></b></a></dt><p><a id="__rm_class_riscv-clint.html:__rm_attribute_riscv-clint_freq_mhz"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Frequency in Mega-Hertz of mtime</dd></dl><p></p><dl><dt id="__rm_class_riscv-clint.html:dt:hart"><a href="#__rm_class_riscv-clint.html:dt:hart"><b><i>hart</i></b></a></dt><p><a id="__rm_class_riscv-clint.html:__rm_attribute_riscv-clint_hart"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[o*]</code>.
HARTs or CLICs connected to this CLINT</dd></dl><p></p><dl><dt id="__rm_class_riscv-clint.html:dt:msip"><a href="#__rm_class_riscv-clint.html:dt:msip"><b><i>msip</i></b></a></dt><p><a id="__rm_class_riscv-clint.html:__rm_attribute_riscv-clint_msip"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:64}]</code>.
The MSIP signal targets
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p></p><dl><dt id="__rm_class_riscv-clint.html:dt:mtime_read_cycles"><a href="#__rm_class_riscv-clint.html:dt:mtime_read_cycles"><b><i>mtime_read_cycles</i></b></a></dt><p><a id="__rm_class_riscv-clint.html:__rm_attribute_riscv-clint_mtime_read_cycles"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number of cycles to stall when reading mtime</dd></dl><p></p><dl><dt id="__rm_class_riscv-clint.html:dt:mtip"><a href="#__rm_class_riscv-clint.html:dt:mtip"><b><i>mtip</i></b></a></dt><p><a id="__rm_class_riscv-clint.html:__rm_attribute_riscv-clint_mtip"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:64}]</code>.
The MTIP signal targets
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-clint.html:Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-clint_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-clint_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p></section><section class="page" id="__rm_class_riscv-plic.html"><h1 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-plic.html:__rm_class_riscv-plic">riscv-plic</a></h1>
<p>

<a id="__rm_class_riscv-plic.html:riscv-plic"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Aliases</b></dt><dd class="jdocu_descitem">riscv_plic</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">RISC-V Platform Interrupt Controller
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_log_object">log_object</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.regs</b> (bank_instrumentation_subscribe, instrumentation_order, register_view, register_view_catalog, register_view_read_only, transaction)<br><b>port.CLOCK_DISABLE</b> (signal)<br><b>port.HRESET</b> (signal)<br><b>port.IRQ</b> &lt;index-map&gt; : internal - provides object arrays<br><b>port.IRQ[0..1023]</b> (signal) : interrupt request input signals</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
<dt class="jdocu_descitem"><b>Notifiers</b></dt><dd class="jdocu_descitem">state-change</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a>
</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-plic.html:Attributes">Attributes</a></h2>
<p></p><dl><dt id="__rm_class_riscv-plic.html:dt:enable_clr"><a href="#__rm_class_riscv-plic.html:dt:enable_clr"><b><i>enable_clr</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_enable_clr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[i*]*]</code>.
Enable bits for each context that are hardwired as 0. Value is a list of list of integers. The outer list  corresponds to each connected context, the inner list corresponds to the 'enable' registers. For each enable register, bits set in this attribute will be hardwired as 0</dd></dl><p></p><dl><dt id="__rm_class_riscv-plic.html:dt:enable_set"><a href="#__rm_class_riscv-plic.html:dt:enable_set"><b><i>enable_set</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_enable_set"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[i*]*]</code>.
Enable bits for each context that are hardwired as 1. Value is a list of list of integers. The outer list  corresponds to each connected context, the inner list corresponds to the 'enable' registers. For each enable register, bits set in this attribute will be hardwired as 1</dd></dl><p></p><dl><dt id="__rm_class_riscv-plic.html:dt:hart"><a href="#__rm_class_riscv-plic.html:dt:hart"><b><i>hart</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_hart"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[o*]</code>.
Connected HARTs. This attribute will connect irq_dev[2*x:2*x+1] = [HART[x]:MEIP, HART[x]:SEIP]</dd></dl><p></p><dl><dt id="__rm_class_riscv-plic.html:dt:highest_pending"><a href="#__rm_class_riscv-plic.html:dt:highest_pending"><b><i>highest_pending</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_highest_pending"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[[ii]*]</code>.
Currently highest pending interrupt and priority on each connected context</dd></dl><p></p><dl><dt id="__rm_class_riscv-plic.html:dt:irq_dev"><a href="#__rm_class_riscv-plic.html:dt:irq_dev"><b><i>irq_dev</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_irq_dev"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:128}]</code>.
Interrupt request target for each connected context
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p></p><dl><dt id="__rm_class_riscv-plic.html:dt:max_interrupt"><a href="#__rm_class_riscv-plic.html:dt:max_interrupt"><b><i>max_interrupt</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_max_interrupt"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Maximum interrupt id supported, default is 1023</dd></dl><p></p><dl><dt id="__rm_class_riscv-plic.html:dt:max_priority"><a href="#__rm_class_riscv-plic.html:dt:max_priority"><b><i>max_priority</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_max_priority"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Maximum priority supported, must equal 2^x - 1 for some x greater than 0. Default is 0xffffffff</dd></dl><p></p><dl><dt id="__rm_class_riscv-plic.html:dt:max_threshold"><a href="#__rm_class_riscv-plic.html:dt:max_threshold"><b><i>max_threshold</i></b></a></dt><p><a id="__rm_class_riscv-plic.html:__rm_attribute_riscv-plic_max_threshold"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i*]</code>.
Maximum threshold for each context, must equal 2^x - 1 for some x greater than 0. Default is max_priority</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-plic.html:Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-plic_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-plic_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p></section><section class="page" id="__rm_class_riscv-rv32.html"><h1 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32.html:__rm_class_riscv-rv32">riscv-rv32</a></h1>
<p>

<a id="__rm_class_riscv-rv32.html:riscv-rv32"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">generic RISC-V RV32 core
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_callback_info">callback_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_class_disassembly">class_disassembly</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_concurrency_group">concurrency_group</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_concurrency_mode">concurrency_mode</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_context_handler">context_handler</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_instruction">cpu_cached_instruction</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_instruction_once">cpu_cached_instruction_once</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_stream">cpu_cached_stream</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_exception_query">cpu_exception_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instruction_decoder">cpu_instruction_decoder</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instruction_query">cpu_instruction_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instrumentation_stream">cpu_instrumentation_stream</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instrumentation_subscribe">cpu_instrumentation_subscribe</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_memory_query">cpu_memory_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cycle">cycle</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_decoder">decoder</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_describe_registers">describe_registers</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_direct_memory_update">direct_memory_update</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_event_delta">event_delta</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_exception">exception</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_exec_trace">exec_trace</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_execute">execute</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_execute_control">execute_control</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_freerun">freerun</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_frequency">frequency</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_frequency_listener">frequency_listener</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_icode">icode</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_instruction_fetch">instruction_fetch</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_instrumentation_order">instrumentation_order</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_int_register">int_register</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_internal_cached_instruction">internal_cached_instruction</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_jit_control">jit_control</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_log_object">log_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_opcode_info">opcode_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_cli">processor_cli</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_gui">processor_gui</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_info">processor_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_info_v2">processor_info_v2</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_internal">processor_internal</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_register_breakpoint">register_breakpoint</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_custom_csr">riscv_custom_csr</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_instruction_action">riscv_instruction_action</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_save_state">save_state</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_simulator_cache">simulator_cache</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_stall">stall</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_stc">stc</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step">step</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_cycle_ratio">step_cycle_ratio</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_event_instrumentation">step_event_instrumentation</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_info">step_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_virtual_data_breakpoint">virtual_data_breakpoint</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_virtual_instruction_breakpoint">virtual_instruction_breakpoint</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>extensions</b>  : RISC-V extension<br><b>port.CLOCK_DISABLE</b> (signal) : Disable clock signal, when high core will not execute instructions or react to other incoming signals<br><b>port.HRESET</b> (signal) : Reset signal<br><b>port.IRQ</b> &lt;index-map&gt; : internal - provides object arrays<br><b>port.IRQ[0..15]</b> (signal) : interrupt request input signal<br><b>port.MEIP</b> (signal) : External machine mode interrupt request.<br><b>port.MSIP</b> (signal) : Software interrupt request.<br><b>port.MTIP</b> (signal) : Timer interrupt request.<br><b>port.SEIP</b> (signal) : External supervisor mode interrupt request.<br><b>port.reset_vector</b> (uint64_state) : Used to set reset vector.<br><b>probes.uncore</b> (probe_index, probe_subscribe) : Uncore probe port<br><b>vtime.cycles</b> &lt;cycle-counter&gt; : cycle queue<br><b>vtime.ps</b> &lt;ps-clock&gt; : event queue (ps)<br><b>vtime</b> &lt;vtime&gt; : event handler</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">cpu_frequency (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_simple_dispatcher">simple_dispatcher</a>) : Broadcasts changes in CPU frequency.<br>cpu_internal_counters (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>) : Port for internal counters<br>cpu_internal_intensity_counters (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>) : Port for internal intensity counters<br>step_event_probes (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_subscribe">probe_subscribe</a>) : Port for event probes.</dd>
<dt class="jdocu_descitem"><b>Notifiers</b></dt><dd class="jdocu_descitem">freerunning-mode-change, frequency-change</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a>
</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32.html:Attributes">Attributes</a></h2>
<p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:asidlen"><a href="#__rm_class_riscv-rv32.html:dt:asidlen"><b><i>ASIDLEN</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_ASIDLEN"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number of implemented ASID bits.Maximum value for ASIDLEN is 9 for Sv32 and 16 for Sv39, Sv48 and Sv57</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:flen"><a href="#__rm_class_riscv-rv32.html:dt:flen"><b><i>FLEN</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_FLEN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Size in bits of the F-registers.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:ialign"><a href="#__rm_class_riscv-rv32.html:dt:ialign"><b><i>IALIGN</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_IALIGN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Minimal instruction alignment in bits.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:xlen"><a href="#__rm_class_riscv-rv32.html:dt:xlen"><b><i>XLEN</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_XLEN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Size in bits of the X-registers.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:aprof_views"><a href="#__rm_class_riscv-rv32.html:dt:aprof_views"><b><i>aprof_views</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_aprof_views"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o,i]*]</code>.
((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:auto_hyper_enabled"><a href="#__rm_class_riscv-rv32.html:dt:auto_hyper_enabled"><b><i>auto_hyper_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_auto_hyper_enabled"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Enables automatic detection of loops which can be hypersimulated.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:auto_hyper_loops"><a href="#__rm_class_riscv-rv32.html:dt:auto_hyper_loops"><b><i>auto_hyper_loops</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_auto_hyper_loops"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[[iis]*]</code>.
{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:cell"><a href="#__rm_class_riscv-rv32.html:dt:cell"><b><i>cell</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_cell"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
The cell this object clock/cpu belongs to</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:clint"><a href="#__rm_class_riscv-rv32.html:dt:clint"><b><i>clint</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_clint"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
CLINT target. Access to the CLINT are done via the io_memory interface.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:core_disabled_state"><a href="#__rm_class_riscv-rv32.html:dt:core_disabled_state"><b><i>core_disabled_state</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_core_disabled_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
Core disabled state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:core_events_pending"><a href="#__rm_class_riscv-rv32.html:dt:core_events_pending"><b><i>core_events_pending</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_core_events_pending"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Internal events pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:core_interrupt_pending_state"><a href="#__rm_class_riscv-rv32.html:dt:core_interrupt_pending_state"><b><i>core_interrupt_pending_state</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_core_interrupt_pending_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iiiii]</code>.
Core internal clic interrupt state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:cpu_mode"><a href="#__rm_class_riscv-rv32.html:dt:cpu_mode"><b><i>cpu_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_cpu_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Current mode of the cpu [0-3]</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:current_context"><a href="#__rm_class_riscv-rv32.html:dt:current_context"><b><i>current_context</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_current_context"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
Current context object</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:cycle"><a href="#__rm_class_riscv-rv32.html:dt:cycle"><b><i>cycle</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_cycle"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Cycle counter for RDCYCLE instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:cycleh"><a href="#__rm_class_riscv-rv32.html:dt:cycleh"><b><i>cycleh</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_cycleh"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of cycle</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:cycles"><a href="#__rm_class_riscv-rv32.html:dt:cycles"><b><i>cycles</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_cycles"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Time measured in cycles from machine start.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:do_not_schedule"><a href="#__rm_class_riscv-rv32.html:dt:do_not_schedule"><b><i>do_not_schedule</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_do_not_schedule"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Set to TRUE to prevent this object from being scheduled by the cell.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:enabled_flag"><a href="#__rm_class_riscv-rv32.html:dt:enabled_flag"><b><i>enabled_flag</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_enabled_flag"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:event_desc"><a href="#__rm_class_riscv-rv32.html:dt:event_desc"><b><i>event_desc</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_event_desc"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; <b>integer</b> indexed;  indexed type: <code>[[o|n,s,i]*]</code>.
 ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:exception_for_page_access_flags_update"><a href="#__rm_class_riscv-rv32.html:dt:exception_for_page_access_flags_update"><b><i>exception_for_page_access_flags_update</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_exception_for_page_access_flags_update"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles MMU page access flags update in hardware, if set to True page fault exceptions are raised when flags needs to be updated by software.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:exception_for_unaligned_data_access"><a href="#__rm_class_riscv-rv32.html:dt:exception_for_unaligned_data_access"><b><i>exception_for_unaligned_data_access</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_exception_for_unaligned_data_access"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles unaligned data accesses internally without exception. If set to True unaligned data accesses will cause exceptions.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:exclusive_local"><a href="#__rm_class_riscv-rv32.html:dt:exclusive_local"><b><i>exclusive_local</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_exclusive_local"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
Exclusive lock for atomic instructions LR and SC</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-a"><a href="#__rm_class_riscv-rv32.html:dt:extensions-a"><b><i>extensions.A</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.A"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Atomic Instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-c"><a href="#__rm_class_riscv-rv32.html:dt:extensions-c"><b><i>extensions.C</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.C"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Atomic Instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-d"><a href="#__rm_class_riscv-rv32.html:dt:extensions-d"><b><i>extensions.D</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.D"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Double-Precision Floating-Point</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-f"><a href="#__rm_class_riscv-rv32.html:dt:extensions-f"><b><i>extensions.F</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.F"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Single-Precision Floating-Point</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-i"><a href="#__rm_class_riscv-rv32.html:dt:extensions-i"><b><i>extensions.I</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.I"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
RV32I or RV32E Base Instruction Set.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-m"><a href="#__rm_class_riscv-rv32.html:dt:extensions-m"><b><i>extensions.M</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.M"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Integer Multiplication and Division</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-s"><a href="#__rm_class_riscv-rv32.html:dt:extensions-s"><b><i>extensions.S</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.S"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Support for supervisor mode</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-sm1p11"><a href="#__rm_class_riscv-rv32.html:dt:extensions-sm1p11"><b><i>extensions.Sm1p11</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Sm1p11"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Machine Architecture v1.11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-sm1p12"><a href="#__rm_class_riscv-rv32.html:dt:extensions-sm1p12"><b><i>extensions.Sm1p12</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Sm1p12"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Machine Architecture v1.12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-smaia"><a href="#__rm_class_riscv-rv32.html:dt:extensions-smaia"><b><i>extensions.Smaia</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Smaia"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Advanced interrupt architecture (includes Ssaia)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-svadu"><a href="#__rm_class_riscv-rv32.html:dt:extensions-svadu"><b><i>extensions.Svadu</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Svadu"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Hardware Updating of PTE A/D Bits</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-u"><a href="#__rm_class_riscv-rv32.html:dt:extensions-u"><b><i>extensions.U</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.U"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Support for user mode</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zba"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zba"><b><i>extensions.Zba</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zba"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Address generation instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zbb"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zbb"><b><i>extensions.Zbb</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zbb"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Basic bit-manipulation</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zbc"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zbc"><b><i>extensions.Zbc</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zbc"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Carry-less multiplication</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zbs"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zbs"><b><i>extensions.Zbs</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zbs"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Single-bit instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zicbom"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zicbom"><b><i>extensions.Zicbom</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zicbom"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Cache-Block Management</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zicbop"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zicbop"><b><i>extensions.Zicbop</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zicbop"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Cache-Block Prefetching</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zicboz"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zicboz"><b><i>extensions.Zicboz</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zicboz"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Cache-Block Zeroing</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zicclsm"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zicclsm"><b><i>extensions.Zicclsm</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zicclsm"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Main memory supports misaligned loads/stores</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zicntr"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zicntr"><b><i>extensions.Zicntr</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zicntr"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Basic Performance Counters</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zicsr"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zicsr"><b><i>extensions.Zicsr</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zicsr"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Control and Status Register Access</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:extensions-zihpm"><a href="#__rm_class_riscv-rv32.html:dt:extensions-zihpm"><b><i>extensions.Zihpm</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_extensions.Zihpm"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Hardware Performance Counters</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:external_signals_state"><a href="#__rm_class_riscv-rv32.html:dt:external_signals_state"><b><i>external_signals_state</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_external_signals_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
State of the external signals</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:fcsr"><a href="#__rm_class_riscv-rv32.html:dt:fcsr"><b><i>fcsr</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_fcsr"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Floating-Point Control and Status Register (frm + fflags)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:fflags"><a href="#__rm_class_riscv-rv32.html:dt:fflags"><b><i>fflags</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_fflags"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Floating-Point Accrued Exceptions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:fprs"><a href="#__rm_class_riscv-rv32.html:dt:fprs"><b><i>fprs</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_fprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{32}]</code>.
(f0, f1, ..., f31) Floating-point registers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:freerun_enabled"><a href="#__rm_class_riscv-rv32.html:dt:freerun_enabled"><b><i>freerun_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_freerun_enabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Freerun mode enabled</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:freerun_max_ips"><a href="#__rm_class_riscv-rv32.html:dt:freerun_max_ips"><b><i>freerun_max_ips</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_freerun_max_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:freerun_min_ips"><a href="#__rm_class_riscv-rv32.html:dt:freerun_min_ips"><b><i>freerun_min_ips</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_freerun_min_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:freerun_speed"><a href="#__rm_class_riscv-rv32.html:dt:freerun_speed"><b><i>freerun_speed</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_freerun_speed"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Freerun speed. A value of 1.0 means realtime.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:freq_mhz"><a href="#__rm_class_riscv-rv32.html:dt:freq_mhz"><b><i>freq_mhz</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_freq_mhz"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>float</code> or <code>integer</code>.
Processor clock frequency in MHz.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:frequency"><a href="#__rm_class_riscv-rv32.html:dt:frequency"><b><i>frequency</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_frequency"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[ii]</code>, <code>[os]</code>, or <code>object</code>.
Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <code>frequency</code>. The legacy <code>simple_dispatcher</code> is also supported.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:frm"><a href="#__rm_class_riscv-rv32.html:dt:frm"><b><i>frm</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_frm"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Floating-Point Dynamic Rounding Mode</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:gprs"><a href="#__rm_class_riscv-rv32.html:dt:gprs"><b><i>gprs</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{32}]</code>.
(r0, i1, ..., r31) General purpose registers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter10"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter10"><b><i>hpmcounter10</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter10"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter10h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter10h"><b><i>hpmcounter10h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter10h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter11"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter11"><b><i>hpmcounter11</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter11"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter11h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter11h"><b><i>hpmcounter11h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter11h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter12"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter12"><b><i>hpmcounter12</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter12"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter12h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter12h"><b><i>hpmcounter12h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter12h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter13"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter13"><b><i>hpmcounter13</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter13"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter13h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter13h"><b><i>hpmcounter13h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter13h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter14"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter14"><b><i>hpmcounter14</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter14"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter14h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter14h"><b><i>hpmcounter14h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter14h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter15"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter15"><b><i>hpmcounter15</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter15"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter15h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter15h"><b><i>hpmcounter15h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter15h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter16"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter16"><b><i>hpmcounter16</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter16"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter16h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter16h"><b><i>hpmcounter16h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter16h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter17"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter17"><b><i>hpmcounter17</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter17"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter17h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter17h"><b><i>hpmcounter17h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter17h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter18"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter18"><b><i>hpmcounter18</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter18"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter18h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter18h"><b><i>hpmcounter18h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter18h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter19"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter19"><b><i>hpmcounter19</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter19"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter19h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter19h"><b><i>hpmcounter19h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter19h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter20"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter20"><b><i>hpmcounter20</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter20"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter20h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter20h"><b><i>hpmcounter20h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter20h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter21"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter21"><b><i>hpmcounter21</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter21"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter21h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter21h"><b><i>hpmcounter21h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter21h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter22"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter22"><b><i>hpmcounter22</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter22"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter22h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter22h"><b><i>hpmcounter22h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter22h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter23"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter23"><b><i>hpmcounter23</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter23"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter23h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter23h"><b><i>hpmcounter23h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter23h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter24"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter24"><b><i>hpmcounter24</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter24"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter24h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter24h"><b><i>hpmcounter24h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter24h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter25"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter25"><b><i>hpmcounter25</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter25"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter25h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter25h"><b><i>hpmcounter25h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter25h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter26"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter26"><b><i>hpmcounter26</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter26"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter26h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter26h"><b><i>hpmcounter26h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter26h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter27"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter27"><b><i>hpmcounter27</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter27"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter27h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter27h"><b><i>hpmcounter27h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter27h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter28"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter28"><b><i>hpmcounter28</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter28"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter28h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter28h"><b><i>hpmcounter28h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter28h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter29"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter29"><b><i>hpmcounter29</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter29"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter29h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter29h"><b><i>hpmcounter29h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter29h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter3"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter3"><b><i>hpmcounter3</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter3"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter30"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter30"><b><i>hpmcounter30</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter30"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter30h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter30h"><b><i>hpmcounter30h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter30h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter31"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter31"><b><i>hpmcounter31</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter31"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter31h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter31h"><b><i>hpmcounter31h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter31h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter3h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter3h"><b><i>hpmcounter3h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter3h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter4"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter4"><b><i>hpmcounter4</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter4"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter4h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter4h"><b><i>hpmcounter4h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter4h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter5"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter5"><b><i>hpmcounter5</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter5"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter5h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter5h"><b><i>hpmcounter5h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter5h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter6"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter6"><b><i>hpmcounter6</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter6"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter6h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter6h"><b><i>hpmcounter6h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter6h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter7"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter7"><b><i>hpmcounter7</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter7"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter7h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter7h"><b><i>hpmcounter7h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter7h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter8"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter8"><b><i>hpmcounter8</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter8"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter8h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter8h"><b><i>hpmcounter8h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter8h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter9"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter9"><b><i>hpmcounter9</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter9"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hpmcounter9h"><a href="#__rm_class_riscv-rv32.html:dt:hpmcounter9h"><b><i>hpmcounter9h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hpmcounter9h"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of hpmcounter9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:hypervisor_mode_supported"><a href="#__rm_class_riscv-rv32.html:dt:hypervisor_mode_supported"><b><i>hypervisor_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_hypervisor_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Hypervisor mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:ignore_page_failed_before"><a href="#__rm_class_riscv-rv32.html:dt:ignore_page_failed_before"><b><i>ignore_page_failed_before</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_ignore_page_failed_before"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:instret"><a href="#__rm_class_riscv-rv32.html:dt:instret"><b><i>instret</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_instret"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Instructions-retired counter for RDINSTRET instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:instreth"><a href="#__rm_class_riscv-rv32.html:dt:instreth"><b><i>instreth</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_instreth"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of instret</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:internal_interrupt_status"><a href="#__rm_class_riscv-rv32.html:dt:internal_interrupt_status"><b><i>internal_interrupt_status</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_internal_interrupt_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's internal interrupts.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:interrupt_pending"><a href="#__rm_class_riscv-rv32.html:dt:interrupt_pending"><b><i>interrupt_pending</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_interrupt_pending"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Current interrupt pending or -1 if no interrupt is pending.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:is_stalling"><a href="#__rm_class_riscv-rv32.html:dt:is_stalling"><b><i>is_stalling</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_is_stalling"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is currently stalling by request of a timing-model.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:isa_variants"><a href="#__rm_class_riscv-rv32.html:dt:isa_variants"><b><i>isa_variants</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_isa_variants"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[sb]*]</code>.
List of available ISA-variants coupled with if they are enabled or not. To be able to use a variant the corresponding extension also needs to be supported and enabled.
Note, isa_variants are not affected by reset.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:ma_prot"><a href="#__rm_class_riscv-rv32.html:dt:ma_prot"><b><i>ma_prot</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_ma_prot"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
MP protocol. One of {'msi', 'ww', 'wwp'}</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:marchid"><a href="#__rm_class_riscv-rv32.html:dt:marchid"><b><i>marchid</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_marchid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Architecture ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mca_concurrency_mode"><a href="#__rm_class_riscv-rv32.html:dt:mca_concurrency_mode"><b><i>mca_concurrency_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mca_concurrency_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mcause"><a href="#__rm_class_riscv-rv32.html:dt:mcause"><b><i>mcause</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mcause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap cause</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mconfigptr"><a href="#__rm_class_riscv-rv32.html:dt:mconfigptr"><b><i>mconfigptr</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mconfigptr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Configuration Pointer Register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mcounteren"><a href="#__rm_class_riscv-rv32.html:dt:mcounteren"><b><i>mcounteren</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mcounteren"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine counter enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mcountinhibit"><a href="#__rm_class_riscv-rv32.html:dt:mcountinhibit"><b><i>mcountinhibit</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mcountinhibit"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Counter-Inhibit</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mcycle"><a href="#__rm_class_riscv-rv32.html:dt:mcycle"><b><i>mcycle</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mcycle"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine cycle counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mcycleh"><a href="#__rm_class_riscv-rv32.html:dt:mcycleh"><b><i>mcycleh</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mcycleh"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mcycle</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:medeleg"><a href="#__rm_class_riscv-rv32.html:dt:medeleg"><b><i>medeleg</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_medeleg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine exception delegation</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:menvcfg"><a href="#__rm_class_riscv-rv32.html:dt:menvcfg"><b><i>menvcfg</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_menvcfg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine environment configuration register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:menvcfgh"><a href="#__rm_class_riscv-rv32.html:dt:menvcfgh"><b><i>menvcfgh</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_menvcfgh"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Additional machine env. conf. register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mepc"><a href="#__rm_class_riscv-rv32.html:dt:mepc"><b><i>mepc</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mepc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine exception program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhartid"><a href="#__rm_class_riscv-rv32.html:dt:mhartid"><b><i>mhartid</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhartid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Hardware thread ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter10"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter10"><b><i>mhpmcounter10</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter10h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter10h"><b><i>mhpmcounter10h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter10h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter11"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter11"><b><i>mhpmcounter11</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter11"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter11h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter11h"><b><i>mhpmcounter11h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter11h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter12"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter12"><b><i>mhpmcounter12</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter12h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter12h"><b><i>mhpmcounter12h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter12h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter13"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter13"><b><i>mhpmcounter13</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter13"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter13h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter13h"><b><i>mhpmcounter13h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter13h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter14"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter14"><b><i>mhpmcounter14</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter14h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter14h"><b><i>mhpmcounter14h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter14h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter15"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter15"><b><i>mhpmcounter15</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter15"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter15h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter15h"><b><i>mhpmcounter15h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter15h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter16"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter16"><b><i>mhpmcounter16</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter16"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter16h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter16h"><b><i>mhpmcounter16h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter16h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter17"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter17"><b><i>mhpmcounter17</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter17"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter17h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter17h"><b><i>mhpmcounter17h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter17h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter18"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter18"><b><i>mhpmcounter18</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter18"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter18h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter18h"><b><i>mhpmcounter18h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter18h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter19"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter19"><b><i>mhpmcounter19</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter19"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter19h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter19h"><b><i>mhpmcounter19h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter19h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter20"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter20"><b><i>mhpmcounter20</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter20"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter20h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter20h"><b><i>mhpmcounter20h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter20h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter21"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter21"><b><i>mhpmcounter21</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter21"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter21h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter21h"><b><i>mhpmcounter21h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter21h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter22"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter22"><b><i>mhpmcounter22</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter22"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter22h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter22h"><b><i>mhpmcounter22h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter22h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter23"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter23"><b><i>mhpmcounter23</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter23"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter23h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter23h"><b><i>mhpmcounter23h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter23h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter24"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter24"><b><i>mhpmcounter24</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter24"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter24h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter24h"><b><i>mhpmcounter24h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter24h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter25"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter25"><b><i>mhpmcounter25</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter25"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter25h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter25h"><b><i>mhpmcounter25h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter25h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter26"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter26"><b><i>mhpmcounter26</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter26"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter26h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter26h"><b><i>mhpmcounter26h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter26h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter27"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter27"><b><i>mhpmcounter27</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter27"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter27h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter27h"><b><i>mhpmcounter27h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter27h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter28"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter28"><b><i>mhpmcounter28</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter28"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter28h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter28h"><b><i>mhpmcounter28h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter28h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter29"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter29"><b><i>mhpmcounter29</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter29"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter29h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter29h"><b><i>mhpmcounter29h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter29h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter3"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter3"><b><i>mhpmcounter3</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter3"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter30"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter30"><b><i>mhpmcounter30</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter30"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter30h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter30h"><b><i>mhpmcounter30h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter30h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter31"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter31"><b><i>mhpmcounter31</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter31"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter31h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter31h"><b><i>mhpmcounter31h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter31h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter3h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter3h"><b><i>mhpmcounter3h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter3h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter4"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter4"><b><i>mhpmcounter4</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter4h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter4h"><b><i>mhpmcounter4h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter4h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter5"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter5"><b><i>mhpmcounter5</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter5"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter5h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter5h"><b><i>mhpmcounter5h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter5h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter6"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter6"><b><i>mhpmcounter6</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter6h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter6h"><b><i>mhpmcounter6h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter6h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter7"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter7"><b><i>mhpmcounter7</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter7"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter7h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter7h"><b><i>mhpmcounter7h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter7h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter8"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter8"><b><i>mhpmcounter8</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter8h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter8h"><b><i>mhpmcounter8h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter8h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter9"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter9"><b><i>mhpmcounter9</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter9"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmcounter9h"><a href="#__rm_class_riscv-rv32.html:dt:mhpmcounter9h"><b><i>mhpmcounter9h</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmcounter9h"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mhpmcounter9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent10"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent10"><b><i>mhpmevent10</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent11"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent11"><b><i>mhpmevent11</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent11"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent12"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent12"><b><i>mhpmevent12</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent13"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent13"><b><i>mhpmevent13</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent13"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent14"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent14"><b><i>mhpmevent14</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent15"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent15"><b><i>mhpmevent15</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent15"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent16"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent16"><b><i>mhpmevent16</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent16"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent17"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent17"><b><i>mhpmevent17</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent17"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent18"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent18"><b><i>mhpmevent18</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent18"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent19"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent19"><b><i>mhpmevent19</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent19"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent20"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent20"><b><i>mhpmevent20</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent20"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent21"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent21"><b><i>mhpmevent21</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent21"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent22"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent22"><b><i>mhpmevent22</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent22"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent23"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent23"><b><i>mhpmevent23</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent23"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent24"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent24"><b><i>mhpmevent24</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent24"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent25"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent25"><b><i>mhpmevent25</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent25"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent26"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent26"><b><i>mhpmevent26</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent26"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent27"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent27"><b><i>mhpmevent27</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent27"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent28"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent28"><b><i>mhpmevent28</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent28"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent29"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent29"><b><i>mhpmevent29</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent29"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent3"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent3"><b><i>mhpmevent3</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent3"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent30"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent30"><b><i>mhpmevent30</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent30"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent31"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent31"><b><i>mhpmevent31</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent31"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent4"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent4"><b><i>mhpmevent4</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent5"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent5"><b><i>mhpmevent5</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent5"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent6"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent6"><b><i>mhpmevent6</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent7"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent7"><b><i>mhpmevent7</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent7"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent8"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent8"><b><i>mhpmevent8</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mhpmevent9"><a href="#__rm_class_riscv-rv32.html:dt:mhpmevent9"><b><i>mhpmevent9</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mhpmevent9"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mideleg"><a href="#__rm_class_riscv-rv32.html:dt:mideleg"><b><i>mideleg</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mideleg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt delegation</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mie"><a href="#__rm_class_riscv-rv32.html:dt:mie"><b><i>mie</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mie"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt-enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mimpid"><a href="#__rm_class_riscv-rv32.html:dt:mimpid"><b><i>mimpid</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mimpid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Implementation ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:min_cacheline_size"><a href="#__rm_class_riscv-rv32.html:dt:min_cacheline_size"><b><i>min_cacheline_size</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_min_cacheline_size"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:minstret"><a href="#__rm_class_riscv-rv32.html:dt:minstret"><b><i>minstret</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_minstret"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine instructions-retired counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:minstreth"><a href="#__rm_class_riscv-rv32.html:dt:minstreth"><b><i>minstreth</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_minstreth"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mcycle</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mip"><a href="#__rm_class_riscv-rv32.html:dt:mip"><b><i>mip</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mip"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:misa"><a href="#__rm_class_riscv-rv32.html:dt:misa"><b><i>misa</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_misa"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
ISA and extensions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mmu_mode_support"><a href="#__rm_class_riscv-rv32.html:dt:mmu_mode_support"><b><i>mmu_mode_support</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mmu_mode_support"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supported MMU mode.Valid modes are: 0 (Bare), 1 (Sv32)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mscratch"><a href="#__rm_class_riscv-rv32.html:dt:mscratch"><b><i>mscratch</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mscratch"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Scratch register for machine trap handlers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mseccfg"><a href="#__rm_class_riscv-rv32.html:dt:mseccfg"><b><i>mseccfg</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mseccfg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine security configuration register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mseccfgh"><a href="#__rm_class_riscv-rv32.html:dt:mseccfgh"><b><i>mseccfgh</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mseccfgh"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Additional machine security conf. register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mstatus"><a href="#__rm_class_riscv-rv32.html:dt:mstatus"><b><i>mstatus</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mstatus"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Status</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mtval"><a href="#__rm_class_riscv-rv32.html:dt:mtval"><b><i>mtval</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mtval"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine bad address or instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mtvec"><a href="#__rm_class_riscv-rv32.html:dt:mtvec"><b><i>mtvec</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mtvec"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap-handler base address</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:multicore_accelerator_enabled"><a href="#__rm_class_riscv-rv32.html:dt:multicore_accelerator_enabled"><b><i>multicore_accelerator_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_multicore_accelerator_enabled"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Multicore Accelerator enabled for processor.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:mvendorid"><a href="#__rm_class_riscv-rv32.html:dt:mvendorid"><b><i>mvendorid</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_mvendorid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:non_architecturally_disabled"><a href="#__rm_class_riscv-rv32.html:dt:non_architecturally_disabled"><b><i>non_architecturally_disabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_non_architecturally_disabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:number_of_pmp_address_registers"><a href="#__rm_class_riscv-rv32.html:dt:number_of_pmp_address_registers"><b><i>number_of_pmp_address_registers</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_number_of_pmp_address_registers"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number of PMP address registers in this core</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:outside_memory_whitelist"><a href="#__rm_class_riscv-rv32.html:dt:outside_memory_whitelist"><b><i>outside_memory_whitelist</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_outside_memory_whitelist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i|[ii]|[iii]*]</code>.
((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br><br>List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br><br> Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br><br> See also the <code>Core_Address_Not_Mapped</code> hap.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pc"><a href="#__rm_class_riscv-rv32.html:dt:pc"><b><i>pc</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:physical_memory"><a href="#__rm_class_riscv-rv32.html:dt:physical_memory"><b><i>physical_memory</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_physical_memory"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>object</code>.
Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr0"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr0"><b><i>pmpaddr0</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr0"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 0</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr1"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr1"><b><i>pmpaddr1</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr1"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 1</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr10"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr10"><b><i>pmpaddr10</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr11"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr11"><b><i>pmpaddr11</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr11"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr12"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr12"><b><i>pmpaddr12</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr13"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr13"><b><i>pmpaddr13</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr13"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr14"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr14"><b><i>pmpaddr14</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr15"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr15"><b><i>pmpaddr15</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr15"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr16"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr16"><b><i>pmpaddr16</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr16"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr17"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr17"><b><i>pmpaddr17</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr17"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr18"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr18"><b><i>pmpaddr18</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr18"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr19"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr19"><b><i>pmpaddr19</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr19"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr2"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr2"><b><i>pmpaddr2</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 2</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr20"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr20"><b><i>pmpaddr20</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr20"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr21"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr21"><b><i>pmpaddr21</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr21"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr22"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr22"><b><i>pmpaddr22</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr22"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr23"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr23"><b><i>pmpaddr23</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr23"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr24"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr24"><b><i>pmpaddr24</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr24"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr25"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr25"><b><i>pmpaddr25</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr25"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr26"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr26"><b><i>pmpaddr26</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr26"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr27"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr27"><b><i>pmpaddr27</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr27"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr28"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr28"><b><i>pmpaddr28</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr28"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr29"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr29"><b><i>pmpaddr29</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr29"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr3"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr3"><b><i>pmpaddr3</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr3"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr30"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr30"><b><i>pmpaddr30</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr30"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr31"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr31"><b><i>pmpaddr31</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr31"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr32"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr32"><b><i>pmpaddr32</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr32"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 32</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr33"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr33"><b><i>pmpaddr33</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr33"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 33</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr34"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr34"><b><i>pmpaddr34</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr34"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 34</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr35"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr35"><b><i>pmpaddr35</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr35"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 35</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr36"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr36"><b><i>pmpaddr36</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr36"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 36</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr37"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr37"><b><i>pmpaddr37</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr37"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 37</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr38"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr38"><b><i>pmpaddr38</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr38"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 38</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr39"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr39"><b><i>pmpaddr39</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr39"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 39</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr4"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr4"><b><i>pmpaddr4</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr40"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr40"><b><i>pmpaddr40</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr40"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 40</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr41"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr41"><b><i>pmpaddr41</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr41"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 41</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr42"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr42"><b><i>pmpaddr42</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr42"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 42</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr43"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr43"><b><i>pmpaddr43</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr43"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 43</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr44"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr44"><b><i>pmpaddr44</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr44"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 44</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr45"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr45"><b><i>pmpaddr45</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr45"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 45</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr46"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr46"><b><i>pmpaddr46</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr46"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 46</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr47"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr47"><b><i>pmpaddr47</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr47"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 47</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr48"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr48"><b><i>pmpaddr48</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr48"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 48</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr49"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr49"><b><i>pmpaddr49</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr49"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 49</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr5"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr5"><b><i>pmpaddr5</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr5"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr50"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr50"><b><i>pmpaddr50</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr50"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 50</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr51"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr51"><b><i>pmpaddr51</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr51"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 51</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr52"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr52"><b><i>pmpaddr52</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr52"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 52</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr53"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr53"><b><i>pmpaddr53</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr53"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 53</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr54"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr54"><b><i>pmpaddr54</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr54"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 54</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr55"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr55"><b><i>pmpaddr55</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr55"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 55</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr56"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr56"><b><i>pmpaddr56</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr56"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 56</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr57"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr57"><b><i>pmpaddr57</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr57"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 57</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr58"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr58"><b><i>pmpaddr58</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr58"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 58</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr59"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr59"><b><i>pmpaddr59</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr59"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 59</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr6"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr6"><b><i>pmpaddr6</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr60"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr60"><b><i>pmpaddr60</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr60"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 60</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr61"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr61"><b><i>pmpaddr61</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr61"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 61</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr62"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr62"><b><i>pmpaddr62</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr62"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 62</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr63"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr63"><b><i>pmpaddr63</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr63"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 63</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr7"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr7"><b><i>pmpaddr7</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr7"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr8"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr8"><b><i>pmpaddr8</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpaddr9"><a href="#__rm_class_riscv-rv32.html:dt:pmpaddr9"><b><i>pmpaddr9</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpaddr9"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg0"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg0"><b><i>pmpcfg0</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg0"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 0</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg1"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg1"><b><i>pmpcfg1</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg1"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 1</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg10"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg10"><b><i>pmpcfg10</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg11"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg11"><b><i>pmpcfg11</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg11"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg12"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg12"><b><i>pmpcfg12</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg13"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg13"><b><i>pmpcfg13</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg13"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg14"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg14"><b><i>pmpcfg14</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg15"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg15"><b><i>pmpcfg15</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg15"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg2"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg2"><b><i>pmpcfg2</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 2</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg3"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg3"><b><i>pmpcfg3</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg3"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg4"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg4"><b><i>pmpcfg4</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg5"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg5"><b><i>pmpcfg5</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg5"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg6"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg6"><b><i>pmpcfg6</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg7"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg7"><b><i>pmpcfg7</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg7"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg8"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg8"><b><i>pmpcfg8</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:pmpcfg9"><a href="#__rm_class_riscv-rv32.html:dt:pmpcfg9"><b><i>pmpcfg9</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_pmpcfg9"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:processor_number"><a href="#__rm_class_riscv-rv32.html:dt:processor_number"><b><i>processor_number</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_processor_number"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:reset_config_clear_fprs"><a href="#__rm_class_riscv-rv32.html:dt:reset_config_clear_fprs"><b><i>reset_config_clear_fprs</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_reset_config_clear_fprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if fprs will be cleared at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:reset_config_clear_gprs"><a href="#__rm_class_riscv-rv32.html:dt:reset_config_clear_gprs"><b><i>reset_config_clear_gprs</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_reset_config_clear_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if gprs will be cleared at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:reset_config_reset_all_csrs"><a href="#__rm_class_riscv-rv32.html:dt:reset_config_reset_all_csrs"><b><i>reset_config_reset_all_csrs</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_reset_config_reset_all_csrs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if all csrs will be reset to startup value at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:reset_misa"><a href="#__rm_class_riscv-rv32.html:dt:reset_misa"><b><i>reset_misa</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_reset_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Value used for misa after reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:reset_vector"><a href="#__rm_class_riscv-rv32.html:dt:reset_vector"><b><i>reset_vector</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_reset_vector"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Address core starts executing from after reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:satp"><a href="#__rm_class_riscv-rv32.html:dt:satp"><b><i>satp</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_satp"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor address translation and protection</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:scause"><a href="#__rm_class_riscv-rv32.html:dt:scause"><b><i>scause</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_scause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor trap cause</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:scounteren"><a href="#__rm_class_riscv-rv32.html:dt:scounteren"><b><i>scounteren</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_scounteren"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor counter enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:senvcfg"><a href="#__rm_class_riscv-rv32.html:dt:senvcfg"><b><i>senvcfg</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_senvcfg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor environment configuration register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:sepc"><a href="#__rm_class_riscv-rv32.html:dt:sepc"><b><i>sepc</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_sepc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor exception program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:shared_physical_memory"><a href="#__rm_class_riscv-rv32.html:dt:shared_physical_memory"><b><i>shared_physical_memory</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_shared_physical_memory"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
This is the main program memory-space shared with other processors. In the chain of memory-spaces starting from the physical_memory attribute, this is the first memory-space that also is accessible by other processors. A value of Nil means the physical_memory attribute is used as main program memory-space.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:sie"><a href="#__rm_class_riscv-rv32.html:dt:sie"><b><i>sie</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_sie"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor interrupt-enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:signal_status"><a href="#__rm_class_riscv-rv32.html:dt:signal_status"><b><i>signal_status</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_signal_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's external signals.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:simulation_mode"><a href="#__rm_class_riscv-rv32.html:dt:simulation_mode"><b><i>simulation_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_simulation_mode"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:sip"><a href="#__rm_class_riscv-rv32.html:dt:sip"><b><i>sip</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_sip"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor interrupt pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:sscratch"><a href="#__rm_class_riscv-rv32.html:dt:sscratch"><b><i>sscratch</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_sscratch"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Scratch register for supervisor trap handlers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:sstatus"><a href="#__rm_class_riscv-rv32.html:dt:sstatus"><b><i>sstatus</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_sstatus"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor status</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:stall_time"><a href="#__rm_class_riscv-rv32.html:dt:stall_time"><b><i>stall_time</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_stall_time"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The number of cycles the processor will stall</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:stalling_info"><a href="#__rm_class_riscv-rv32.html:dt:stalling_info"><b><i>stalling_info</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_stalling_info"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
If is_stalling is set, this contains information about the current memory operation.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:step_per_cycle_mode"><a href="#__rm_class_riscv-rv32.html:dt:step_per_cycle_mode"><b><i>step_per_cycle_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_step_per_cycle_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:step_queue"><a href="#__rm_class_riscv-rv32.html:dt:step_queue"><b><i>step_queue</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_step_queue"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:steps"><a href="#__rm_class_riscv-rv32.html:dt:steps"><b><i>steps</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_steps"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number steps executed since machine start.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:stval"><a href="#__rm_class_riscv-rv32.html:dt:stval"><b><i>stval</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_stval"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor bad address or instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:stvec"><a href="#__rm_class_riscv-rv32.html:dt:stvec"><b><i>stvec</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_stvec"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor trap handler base address</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:supervisor_mode_supported"><a href="#__rm_class_riscv-rv32.html:dt:supervisor_mode_supported"><b><i>supervisor_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_supervisor_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Supervisor mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:tdata1"><a href="#__rm_class_riscv-rv32.html:dt:tdata1"><b><i>tdata1</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_tdata1"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
First Debug/Trace trigger data register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:tdata2"><a href="#__rm_class_riscv-rv32.html:dt:tdata2"><b><i>tdata2</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_tdata2"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Second Debug/Trace trigger data register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:tdata3"><a href="#__rm_class_riscv-rv32.html:dt:tdata3"><b><i>tdata3</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_tdata3"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Third Debug/Trace trigger data register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:time"><a href="#__rm_class_riscv-rv32.html:dt:time"><b><i>time</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_time"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Timer for RDTIME instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:time_queue"><a href="#__rm_class_riscv-rv32.html:dt:time_queue"><b><i>time_queue</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_time_queue"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s|n,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:timeh"><a href="#__rm_class_riscv-rv32.html:dt:timeh"><b><i>timeh</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_timeh"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of time</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:tlb"><a href="#__rm_class_riscv-rv32.html:dt:tlb"><b><i>tlb</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_tlb"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i[[iiiii]*]]</code>.
TLB state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:trap_on_rdtime"><a href="#__rm_class_riscv-rv32.html:dt:trap_on_rdtime"><b><i>trap_on_rdtime</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_trap_on_rdtime"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles the RDTIME and RDTIMEH in hardware, if set to True an illegal instruction is raised.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:tselect"><a href="#__rm_class_riscv-rv32.html:dt:tselect"><b><i>tselect</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_tselect"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Debug/Trace trigger register select</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:user_mode_supported"><a href="#__rm_class_riscv-rv32.html:dt:user_mode_supported"><b><i>user_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_user_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
User mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:wait_for_interrupt"><a href="#__rm_class_riscv-rv32.html:dt:wait_for_interrupt"><b><i>wait_for_interrupt</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_wait_for_interrupt"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Processor in WFI-state.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:wfi_signal_target"><a href="#__rm_class_riscv-rv32.html:dt:wfi_signal_target"><b><i>wfi_signal_target</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_wfi_signal_target"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Target to raise or lower a signal to when core goes into wait for interrupt state. Object must implement the signal interface. A signal will be raised when wfi instruction is executed and not interrupt is active. The signal will be lowered when the CPU resumes execution. The signal will be lowered when the CPU is reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:writable_misa"><a href="#__rm_class_riscv-rv32.html:dt:writable_misa"><b><i>writable_misa</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_writable_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Controls which bits in the misa csr that can be written by instructions. Default is 0.</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32.html:Class-Attributes">Class Attributes</a></h2>
<p>

</p><dl><dt id="__rm_class_riscv-rv32.html:dt:architecture"><a href="#__rm_class_riscv-rv32.html:dt:architecture"><b><i>architecture</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_architecture"></a></p><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <code>string</code>.
Implemented architecture (risc-v)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32.html:dt:disassembly_mode"><a href="#__rm_class_riscv-rv32.html:dt:disassembly_mode"><b><i>disassembly_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32.html:__rm_attribute_riscv-rv32_disassembly_mode"></a></p><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
disassembly mode</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32.html:Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.aprof-views">aprof-views</a></b></td><td class="jdocu_noborder">manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-page-table">print-page-table</a></b></td><td class="jdocu_noborder">print page table entries</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pma-regions">print-pma-regions</a></b></td><td class="jdocu_noborder">print current PMA regions</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.print-pmp-regions">print-pmp-regions</a></b></td><td class="jdocu_noborder">print current PMP regions</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p></section><section class="page" id="__rm_class_riscv-rv32ema.html"><h1 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32ema.html:__rm_class_riscv-rv32ema">riscv-rv32ema</a></h1>
<p>

<a id="__rm_class_riscv-rv32ema.html:riscv-rv32ema"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">generic RISC-V RV32E core
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_callback_info">callback_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_class_disassembly">class_disassembly</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_concurrency_group">concurrency_group</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_concurrency_mode">concurrency_mode</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_context_handler">context_handler</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_instruction">cpu_cached_instruction</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_instruction_once">cpu_cached_instruction_once</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_stream">cpu_cached_stream</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_exception_query">cpu_exception_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instruction_decoder">cpu_instruction_decoder</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instruction_query">cpu_instruction_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instrumentation_stream">cpu_instrumentation_stream</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instrumentation_subscribe">cpu_instrumentation_subscribe</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_memory_query">cpu_memory_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cycle">cycle</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_decoder">decoder</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_describe_registers">describe_registers</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_direct_memory_update">direct_memory_update</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_event_delta">event_delta</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_exception">exception</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_exec_trace">exec_trace</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_execute">execute</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_execute_control">execute_control</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_freerun">freerun</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_frequency">frequency</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_frequency_listener">frequency_listener</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_icode">icode</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_instruction_fetch">instruction_fetch</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_instrumentation_order">instrumentation_order</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_int_register">int_register</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_internal_cached_instruction">internal_cached_instruction</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_jit_control">jit_control</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_log_object">log_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_opcode_info">opcode_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_cli">processor_cli</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_gui">processor_gui</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_info">processor_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_info_v2">processor_info_v2</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_internal">processor_internal</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_register_breakpoint">register_breakpoint</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_custom_csr">riscv_custom_csr</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_instruction_action">riscv_instruction_action</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_save_state">save_state</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_simulator_cache">simulator_cache</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_stall">stall</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_stc">stc</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step">step</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_cycle_ratio">step_cycle_ratio</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_event_instrumentation">step_event_instrumentation</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_info">step_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_virtual_data_breakpoint">virtual_data_breakpoint</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_virtual_instruction_breakpoint">virtual_instruction_breakpoint</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>extensions</b>  : RISC-V extension<br><b>port.CLOCK_DISABLE</b> (signal) : Disable clock signal, when high core will not execute instructions or react to other incoming signals<br><b>port.HRESET</b> (signal) : Reset signal<br><b>port.IRQ</b> &lt;index-map&gt; : internal - provides object arrays<br><b>port.IRQ[0..15]</b> (signal) : interrupt request input signal<br><b>port.MEIP</b> (signal) : External machine mode interrupt request.<br><b>port.MSIP</b> (signal) : Software interrupt request.<br><b>port.MTIP</b> (signal) : Timer interrupt request.<br><b>port.SEIP</b> (signal) : External supervisor mode interrupt request.<br><b>port.reset_vector</b> (uint64_state) : Used to set reset vector.<br><b>probes.uncore</b> (probe_index, probe_subscribe) : Uncore probe port<br><b>vtime.cycles</b> &lt;cycle-counter&gt; : cycle queue<br><b>vtime.ps</b> &lt;ps-clock&gt; : event queue (ps)<br><b>vtime</b> &lt;vtime&gt; : event handler</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">cpu_frequency (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_simple_dispatcher">simple_dispatcher</a>) : Broadcasts changes in CPU frequency.<br>cpu_internal_counters (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>) : Port for internal counters<br>cpu_internal_intensity_counters (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>) : Port for internal intensity counters<br>step_event_probes (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_subscribe">probe_subscribe</a>) : Port for event probes.</dd>
<dt class="jdocu_descitem"><b>Notifiers</b></dt><dd class="jdocu_descitem">freerunning-mode-change, frequency-change</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv32">riscv-rv32</a>
</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32ema.html:Attributes">Attributes</a></h2>
<p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:ialign"><a href="#__rm_class_riscv-rv32ema.html:dt:ialign"><b><i>IALIGN</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_IALIGN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Minimal instruction alignment in bits.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:xlen"><a href="#__rm_class_riscv-rv32ema.html:dt:xlen"><b><i>XLEN</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_XLEN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Size in bits of the X-registers.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:aprof_views"><a href="#__rm_class_riscv-rv32ema.html:dt:aprof_views"><b><i>aprof_views</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_aprof_views"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o,i]*]</code>.
((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:auto_hyper_enabled"><a href="#__rm_class_riscv-rv32ema.html:dt:auto_hyper_enabled"><b><i>auto_hyper_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_auto_hyper_enabled"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Enables automatic detection of loops which can be hypersimulated.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:auto_hyper_loops"><a href="#__rm_class_riscv-rv32ema.html:dt:auto_hyper_loops"><b><i>auto_hyper_loops</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_auto_hyper_loops"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[[iis]*]</code>.
{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:cell"><a href="#__rm_class_riscv-rv32ema.html:dt:cell"><b><i>cell</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_cell"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
The cell this object clock/cpu belongs to</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:clint"><a href="#__rm_class_riscv-rv32ema.html:dt:clint"><b><i>clint</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_clint"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
CLINT target. Access to the CLINT are done via the io_memory interface.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:core_disabled_state"><a href="#__rm_class_riscv-rv32ema.html:dt:core_disabled_state"><b><i>core_disabled_state</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_core_disabled_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
Core disabled state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:core_events_pending"><a href="#__rm_class_riscv-rv32ema.html:dt:core_events_pending"><b><i>core_events_pending</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_core_events_pending"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Internal events pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:core_interrupt_pending_state"><a href="#__rm_class_riscv-rv32ema.html:dt:core_interrupt_pending_state"><b><i>core_interrupt_pending_state</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_core_interrupt_pending_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iiiii]</code>.
Core internal clic interrupt state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:cpu_mode"><a href="#__rm_class_riscv-rv32ema.html:dt:cpu_mode"><b><i>cpu_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_cpu_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Current mode of the cpu [0-3]</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:current_context"><a href="#__rm_class_riscv-rv32ema.html:dt:current_context"><b><i>current_context</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_current_context"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
Current context object</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:cycles"><a href="#__rm_class_riscv-rv32ema.html:dt:cycles"><b><i>cycles</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_cycles"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Time measured in cycles from machine start.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:do_not_schedule"><a href="#__rm_class_riscv-rv32ema.html:dt:do_not_schedule"><b><i>do_not_schedule</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_do_not_schedule"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Set to TRUE to prevent this object from being scheduled by the cell.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:enabled_flag"><a href="#__rm_class_riscv-rv32ema.html:dt:enabled_flag"><b><i>enabled_flag</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_enabled_flag"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:event_desc"><a href="#__rm_class_riscv-rv32ema.html:dt:event_desc"><b><i>event_desc</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_event_desc"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; <b>integer</b> indexed;  indexed type: <code>[[o|n,s,i]*]</code>.
 ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:exception_for_unaligned_data_access"><a href="#__rm_class_riscv-rv32ema.html:dt:exception_for_unaligned_data_access"><b><i>exception_for_unaligned_data_access</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_exception_for_unaligned_data_access"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles unaligned data accesses internally without exception. If set to True unaligned data accesses will cause exceptions.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:exclusive_local"><a href="#__rm_class_riscv-rv32ema.html:dt:exclusive_local"><b><i>exclusive_local</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_exclusive_local"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
Exclusive lock for atomic instructions LR and SC</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-a"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-a"><b><i>extensions.A</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.A"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Atomic Instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-i"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-i"><b><i>extensions.I</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.I"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
RV32I or RV32E Base Instruction Set.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-m"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-m"><b><i>extensions.M</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.M"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Integer Multiplication and Division</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-sm1p11"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-sm1p11"><b><i>extensions.Sm1p11</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Sm1p11"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Machine Architecture v1.11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-sm1p12"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-sm1p12"><b><i>extensions.Sm1p12</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Sm1p12"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Machine Architecture v1.12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zba"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zba"><b><i>extensions.Zba</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zba"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Address generation instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zbb"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zbb"><b><i>extensions.Zbb</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zbb"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Basic bit-manipulation</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zbc"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zbc"><b><i>extensions.Zbc</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zbc"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Carry-less multiplication</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zbs"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zbs"><b><i>extensions.Zbs</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zbs"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Single-bit instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zicclsm"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zicclsm"><b><i>extensions.Zicclsm</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zicclsm"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Main memory supports misaligned loads/stores</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zicntr"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zicntr"><b><i>extensions.Zicntr</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zicntr"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Basic Performance Counters</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zicsr"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zicsr"><b><i>extensions.Zicsr</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zicsr"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Control and Status Register Access</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:extensions-zihpm"><a href="#__rm_class_riscv-rv32ema.html:dt:extensions-zihpm"><b><i>extensions.Zihpm</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_extensions.Zihpm"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Hardware Performance Counters</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:external_signals_state"><a href="#__rm_class_riscv-rv32ema.html:dt:external_signals_state"><b><i>external_signals_state</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_external_signals_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
State of the external signals</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:freerun_enabled"><a href="#__rm_class_riscv-rv32ema.html:dt:freerun_enabled"><b><i>freerun_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_freerun_enabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Freerun mode enabled</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:freerun_max_ips"><a href="#__rm_class_riscv-rv32ema.html:dt:freerun_max_ips"><b><i>freerun_max_ips</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_freerun_max_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:freerun_min_ips"><a href="#__rm_class_riscv-rv32ema.html:dt:freerun_min_ips"><b><i>freerun_min_ips</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_freerun_min_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:freerun_speed"><a href="#__rm_class_riscv-rv32ema.html:dt:freerun_speed"><b><i>freerun_speed</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_freerun_speed"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Freerun speed. A value of 1.0 means realtime.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:freq_mhz"><a href="#__rm_class_riscv-rv32ema.html:dt:freq_mhz"><b><i>freq_mhz</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_freq_mhz"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>float</code> or <code>integer</code>.
Processor clock frequency in MHz.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:frequency"><a href="#__rm_class_riscv-rv32ema.html:dt:frequency"><b><i>frequency</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_frequency"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[ii]</code>, <code>[os]</code>, or <code>object</code>.
Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <code>frequency</code>. The legacy <code>simple_dispatcher</code> is also supported.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:gprs"><a href="#__rm_class_riscv-rv32ema.html:dt:gprs"><b><i>gprs</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{32}]</code>.
(r0, i1, ..., r31) General purpose registers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:hypervisor_mode_supported"><a href="#__rm_class_riscv-rv32ema.html:dt:hypervisor_mode_supported"><b><i>hypervisor_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_hypervisor_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Hypervisor mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:ignore_page_failed_before"><a href="#__rm_class_riscv-rv32ema.html:dt:ignore_page_failed_before"><b><i>ignore_page_failed_before</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_ignore_page_failed_before"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:internal_interrupt_status"><a href="#__rm_class_riscv-rv32ema.html:dt:internal_interrupt_status"><b><i>internal_interrupt_status</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_internal_interrupt_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's internal interrupts.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:interrupt_pending"><a href="#__rm_class_riscv-rv32ema.html:dt:interrupt_pending"><b><i>interrupt_pending</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_interrupt_pending"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Current interrupt pending or -1 if no interrupt is pending.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:is_stalling"><a href="#__rm_class_riscv-rv32ema.html:dt:is_stalling"><b><i>is_stalling</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_is_stalling"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is currently stalling by request of a timing-model.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:isa_variants"><a href="#__rm_class_riscv-rv32ema.html:dt:isa_variants"><b><i>isa_variants</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_isa_variants"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[sb]*]</code>.
List of available ISA-variants coupled with if they are enabled or not. To be able to use a variant the corresponding extension also needs to be supported and enabled.
Note, isa_variants are not affected by reset.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:ma_prot"><a href="#__rm_class_riscv-rv32ema.html:dt:ma_prot"><b><i>ma_prot</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_ma_prot"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
MP protocol. One of {'msi', 'ww', 'wwp'}</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:marchid"><a href="#__rm_class_riscv-rv32ema.html:dt:marchid"><b><i>marchid</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_marchid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Architecture ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mca_concurrency_mode"><a href="#__rm_class_riscv-rv32ema.html:dt:mca_concurrency_mode"><b><i>mca_concurrency_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mca_concurrency_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mcause"><a href="#__rm_class_riscv-rv32ema.html:dt:mcause"><b><i>mcause</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mcause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap cause</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mcycle"><a href="#__rm_class_riscv-rv32ema.html:dt:mcycle"><b><i>mcycle</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mcycle"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine cycle counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mcycleh"><a href="#__rm_class_riscv-rv32ema.html:dt:mcycleh"><b><i>mcycleh</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mcycleh"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mcycle</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mepc"><a href="#__rm_class_riscv-rv32ema.html:dt:mepc"><b><i>mepc</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mepc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine exception program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mhartid"><a href="#__rm_class_riscv-rv32ema.html:dt:mhartid"><b><i>mhartid</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mhartid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Hardware thread ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mie"><a href="#__rm_class_riscv-rv32ema.html:dt:mie"><b><i>mie</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mie"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt-enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mimpid"><a href="#__rm_class_riscv-rv32ema.html:dt:mimpid"><b><i>mimpid</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mimpid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Implementation ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:min_cacheline_size"><a href="#__rm_class_riscv-rv32ema.html:dt:min_cacheline_size"><b><i>min_cacheline_size</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_min_cacheline_size"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:minstret"><a href="#__rm_class_riscv-rv32ema.html:dt:minstret"><b><i>minstret</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_minstret"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine instructions-retired counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:minstreth"><a href="#__rm_class_riscv-rv32ema.html:dt:minstreth"><b><i>minstreth</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_minstreth"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mcycle</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mip"><a href="#__rm_class_riscv-rv32ema.html:dt:mip"><b><i>mip</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mip"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:misa"><a href="#__rm_class_riscv-rv32ema.html:dt:misa"><b><i>misa</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_misa"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
ISA and extensions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mscratch"><a href="#__rm_class_riscv-rv32ema.html:dt:mscratch"><b><i>mscratch</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mscratch"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Scratch register for machine trap handlers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mstatus"><a href="#__rm_class_riscv-rv32ema.html:dt:mstatus"><b><i>mstatus</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mstatus"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Status</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mtval"><a href="#__rm_class_riscv-rv32ema.html:dt:mtval"><b><i>mtval</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mtval"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine bad address or instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mtvec"><a href="#__rm_class_riscv-rv32ema.html:dt:mtvec"><b><i>mtvec</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mtvec"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap-handler base address</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:multicore_accelerator_enabled"><a href="#__rm_class_riscv-rv32ema.html:dt:multicore_accelerator_enabled"><b><i>multicore_accelerator_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_multicore_accelerator_enabled"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Multicore Accelerator enabled for processor.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:mvendorid"><a href="#__rm_class_riscv-rv32ema.html:dt:mvendorid"><b><i>mvendorid</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_mvendorid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:non_architecturally_disabled"><a href="#__rm_class_riscv-rv32ema.html:dt:non_architecturally_disabled"><b><i>non_architecturally_disabled</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_non_architecturally_disabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:outside_memory_whitelist"><a href="#__rm_class_riscv-rv32ema.html:dt:outside_memory_whitelist"><b><i>outside_memory_whitelist</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_outside_memory_whitelist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i|[ii]|[iii]*]</code>.
((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br><br>List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br><br> Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br><br> See also the <code>Core_Address_Not_Mapped</code> hap.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:pc"><a href="#__rm_class_riscv-rv32ema.html:dt:pc"><b><i>pc</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_pc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:physical_memory"><a href="#__rm_class_riscv-rv32ema.html:dt:physical_memory"><b><i>physical_memory</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_physical_memory"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>object</code>.
Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:processor_number"><a href="#__rm_class_riscv-rv32ema.html:dt:processor_number"><b><i>processor_number</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_processor_number"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:reset_config_clear_fprs"><a href="#__rm_class_riscv-rv32ema.html:dt:reset_config_clear_fprs"><b><i>reset_config_clear_fprs</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_reset_config_clear_fprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if fprs will be cleared at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:reset_config_clear_gprs"><a href="#__rm_class_riscv-rv32ema.html:dt:reset_config_clear_gprs"><b><i>reset_config_clear_gprs</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_reset_config_clear_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if gprs will be cleared at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:reset_config_reset_all_csrs"><a href="#__rm_class_riscv-rv32ema.html:dt:reset_config_reset_all_csrs"><b><i>reset_config_reset_all_csrs</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_reset_config_reset_all_csrs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if all csrs will be reset to startup value at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:reset_misa"><a href="#__rm_class_riscv-rv32ema.html:dt:reset_misa"><b><i>reset_misa</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_reset_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Value used for misa after reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:reset_vector"><a href="#__rm_class_riscv-rv32ema.html:dt:reset_vector"><b><i>reset_vector</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_reset_vector"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Address core starts executing from after reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:shared_physical_memory"><a href="#__rm_class_riscv-rv32ema.html:dt:shared_physical_memory"><b><i>shared_physical_memory</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_shared_physical_memory"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
This is the main program memory-space shared with other processors. In the chain of memory-spaces starting from the physical_memory attribute, this is the first memory-space that also is accessible by other processors. A value of Nil means the physical_memory attribute is used as main program memory-space.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:signal_status"><a href="#__rm_class_riscv-rv32ema.html:dt:signal_status"><b><i>signal_status</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_signal_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's external signals.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:simulation_mode"><a href="#__rm_class_riscv-rv32ema.html:dt:simulation_mode"><b><i>simulation_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_simulation_mode"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:stall_time"><a href="#__rm_class_riscv-rv32ema.html:dt:stall_time"><b><i>stall_time</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_stall_time"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The number of cycles the processor will stall</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:stalling_info"><a href="#__rm_class_riscv-rv32ema.html:dt:stalling_info"><b><i>stalling_info</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_stalling_info"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
If is_stalling is set, this contains information about the current memory operation.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:step_per_cycle_mode"><a href="#__rm_class_riscv-rv32ema.html:dt:step_per_cycle_mode"><b><i>step_per_cycle_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_step_per_cycle_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:step_queue"><a href="#__rm_class_riscv-rv32ema.html:dt:step_queue"><b><i>step_queue</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_step_queue"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:steps"><a href="#__rm_class_riscv-rv32ema.html:dt:steps"><b><i>steps</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_steps"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number steps executed since machine start.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:supervisor_mode_supported"><a href="#__rm_class_riscv-rv32ema.html:dt:supervisor_mode_supported"><b><i>supervisor_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_supervisor_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Supervisor mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:time_queue"><a href="#__rm_class_riscv-rv32ema.html:dt:time_queue"><b><i>time_queue</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_time_queue"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s|n,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:user_mode_supported"><a href="#__rm_class_riscv-rv32ema.html:dt:user_mode_supported"><b><i>user_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_user_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
User mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:wait_for_interrupt"><a href="#__rm_class_riscv-rv32ema.html:dt:wait_for_interrupt"><b><i>wait_for_interrupt</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_wait_for_interrupt"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Processor in WFI-state.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:wfi_signal_target"><a href="#__rm_class_riscv-rv32ema.html:dt:wfi_signal_target"><b><i>wfi_signal_target</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_wfi_signal_target"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Target to raise or lower a signal to when core goes into wait for interrupt state. Object must implement the signal interface. A signal will be raised when wfi instruction is executed and not interrupt is active. The signal will be lowered when the CPU resumes execution. The signal will be lowered when the CPU is reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:writable_misa"><a href="#__rm_class_riscv-rv32ema.html:dt:writable_misa"><b><i>writable_misa</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_writable_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Controls which bits in the misa csr that can be written by instructions. Default is 0.</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32ema.html:Class-Attributes">Class Attributes</a></h2>
<p>

</p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:architecture"><a href="#__rm_class_riscv-rv32ema.html:dt:architecture"><b><i>architecture</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_architecture"></a></p><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <code>string</code>.
Implemented architecture (risc-v)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv32ema.html:dt:disassembly_mode"><a href="#__rm_class_riscv-rv32ema.html:dt:disassembly_mode"><b><i>disassembly_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv32ema.html:__rm_attribute_riscv-rv32ema_disassembly_mode"></a></p><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
disassembly mode</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv32ema.html:Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.aprof-views">aprof-views</a></b></td><td class="jdocu_noborder">manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.print-pma-regions">print-pma-regions</a></b></td><td class="jdocu_noborder">print current PMA regions</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv32ema_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p></section><section class="page" id="__rm_class_riscv-rv64.html"><h1 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv64.html:__rm_class_riscv-rv64">riscv-rv64</a></h1>
<p>

<a id="__rm_class_riscv-rv64.html:riscv-rv64"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">generic RISC-V RV64 core
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_callback_info">callback_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_class_disassembly">class_disassembly</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_concurrency_group">concurrency_group</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_concurrency_mode">concurrency_mode</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_context_handler">context_handler</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_instruction">cpu_cached_instruction</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_instruction_once">cpu_cached_instruction_once</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_cached_stream">cpu_cached_stream</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_exception_query">cpu_exception_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instruction_decoder">cpu_instruction_decoder</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instruction_query">cpu_instruction_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instrumentation_stream">cpu_instrumentation_stream</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_instrumentation_subscribe">cpu_instrumentation_subscribe</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cpu_memory_query">cpu_memory_query</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_cycle">cycle</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_decoder">decoder</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_describe_registers">describe_registers</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_direct_memory_update">direct_memory_update</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_event_delta">event_delta</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_exception">exception</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_exec_trace">exec_trace</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_execute">execute</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_execute_control">execute_control</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_freerun">freerun</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_frequency">frequency</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_frequency_listener">frequency_listener</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_icode">icode</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_instruction_fetch">instruction_fetch</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_instrumentation_order">instrumentation_order</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_int_register">int_register</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_internal_cached_instruction">internal_cached_instruction</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_jit_control">jit_control</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_log_object">log_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_opcode_info">opcode_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_cli">processor_cli</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_gui">processor_gui</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_info">processor_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_info_v2">processor_info_v2</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_processor_internal">processor_internal</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_register_breakpoint">register_breakpoint</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_custom_csr">riscv_custom_csr</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_instruction_action">riscv_instruction_action</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_save_state">save_state</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_simulator_cache">simulator_cache</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_stall">stall</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_stc">stc</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step">step</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_cycle_ratio">step_cycle_ratio</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_event_instrumentation">step_event_instrumentation</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_step_info">step_info</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_virtual_data_breakpoint">virtual_data_breakpoint</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_virtual_instruction_breakpoint">virtual_instruction_breakpoint</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>extensions</b>  : RISC-V extension<br><b>port.CLOCK_DISABLE</b> (signal) : Disable clock signal, when high core will not execute instructions or react to other incoming signals<br><b>port.HRESET</b> (signal) : Reset signal<br><b>port.IRQ</b> &lt;index-map&gt; : internal - provides object arrays<br><b>port.IRQ[0..15]</b> (signal) : interrupt request input signal<br><b>port.MEIP</b> (signal) : External machine mode interrupt request.<br><b>port.MSIP</b> (signal) : Software interrupt request.<br><b>port.MTIP</b> (signal) : Timer interrupt request.<br><b>port.NMI</b> (signal) : Trigger NMI (non maskable interrupt)<br><b>port.SEIP</b> (signal) : External supervisor mode interrupt request.<br><b>port.nmi_vector</b> (uint64_state) : Set NMI vector<br><b>port.reset_vector</b> (uint64_state) : Used to set reset vector.<br><b>probes.uncore</b> (probe_index, probe_subscribe) : Uncore probe port<br><b>vtime.cycles</b> &lt;cycle-counter&gt; : cycle queue<br><b>vtime.ps</b> &lt;ps-clock&gt; : event queue (ps)<br><b>vtime</b> &lt;vtime&gt; : event handler</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">cpu_frequency (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_simple_dispatcher">simple_dispatcher</a>) : Broadcasts changes in CPU frequency.<br>cpu_internal_counters (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>) : Port for internal counters<br>cpu_internal_intensity_counters (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>) : Port for internal intensity counters<br>step_event_probes (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_index">probe_index</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe_subscribe">probe_subscribe</a>) : Port for event probes.</dd>
<dt class="jdocu_descitem"><b>Notifiers</b></dt><dd class="jdocu_descitem">freerunning-mode-change, frequency-change</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-rv64">riscv-rv64</a>
</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv64.html:Attributes">Attributes</a></h2>
<p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:asidlen"><a href="#__rm_class_riscv-rv64.html:dt:asidlen"><b><i>ASIDLEN</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_ASIDLEN"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number of implemented ASID bits.Maximum value for ASIDLEN is 9 for Sv32 and 16 for Sv39, Sv48 and Sv57</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:flen"><a href="#__rm_class_riscv-rv64.html:dt:flen"><b><i>FLEN</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_FLEN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Size in bits of the F-registers.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:ialign"><a href="#__rm_class_riscv-rv64.html:dt:ialign"><b><i>IALIGN</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_IALIGN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Minimal instruction alignment in bits.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:xlen"><a href="#__rm_class_riscv-rv64.html:dt:xlen"><b><i>XLEN</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_XLEN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Size in bits of the X-registers.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:aprof_views"><a href="#__rm_class_riscv-rv64.html:dt:aprof_views"><b><i>aprof_views</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_aprof_views"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o,i]*]</code>.
((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:auto_hyper_enabled"><a href="#__rm_class_riscv-rv64.html:dt:auto_hyper_enabled"><b><i>auto_hyper_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_auto_hyper_enabled"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Enables automatic detection of loops which can be hypersimulated.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:auto_hyper_loops"><a href="#__rm_class_riscv-rv64.html:dt:auto_hyper_loops"><b><i>auto_hyper_loops</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_auto_hyper_loops"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[[iis]*]</code>.
{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:cell"><a href="#__rm_class_riscv-rv64.html:dt:cell"><b><i>cell</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_cell"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
The cell this object clock/cpu belongs to</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:clint"><a href="#__rm_class_riscv-rv64.html:dt:clint"><b><i>clint</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_clint"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
CLINT target. Access to the CLINT are done via the io_memory interface.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:core_disabled_state"><a href="#__rm_class_riscv-rv64.html:dt:core_disabled_state"><b><i>core_disabled_state</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_core_disabled_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
Core disabled state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:core_events_pending"><a href="#__rm_class_riscv-rv64.html:dt:core_events_pending"><b><i>core_events_pending</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_core_events_pending"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Internal events pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:core_interrupt_pending_state"><a href="#__rm_class_riscv-rv64.html:dt:core_interrupt_pending_state"><b><i>core_interrupt_pending_state</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_core_interrupt_pending_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iiiii]</code>.
Core internal clic interrupt state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:cpu_mode"><a href="#__rm_class_riscv-rv64.html:dt:cpu_mode"><b><i>cpu_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_cpu_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Current mode of the cpu [0-3]</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:current_context"><a href="#__rm_class_riscv-rv64.html:dt:current_context"><b><i>current_context</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_current_context"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
Current context object</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:cycle"><a href="#__rm_class_riscv-rv64.html:dt:cycle"><b><i>cycle</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_cycle"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Cycle counter for RDCYCLE instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:cycles"><a href="#__rm_class_riscv-rv64.html:dt:cycles"><b><i>cycles</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_cycles"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Time measured in cycles from machine start.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:do_not_schedule"><a href="#__rm_class_riscv-rv64.html:dt:do_not_schedule"><b><i>do_not_schedule</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_do_not_schedule"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Set to TRUE to prevent this object from being scheduled by the cell.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:enabled_flag"><a href="#__rm_class_riscv-rv64.html:dt:enabled_flag"><b><i>enabled_flag</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_enabled_flag"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:event_desc"><a href="#__rm_class_riscv-rv64.html:dt:event_desc"><b><i>event_desc</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_event_desc"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; <b>integer</b> indexed;  indexed type: <code>[[o|n,s,i]*]</code>.
 ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:exception_for_page_access_flags_update"><a href="#__rm_class_riscv-rv64.html:dt:exception_for_page_access_flags_update"><b><i>exception_for_page_access_flags_update</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_exception_for_page_access_flags_update"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles MMU page access flags update in hardware, if set to True page fault exceptions are raised when flags needs to be updated by software.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:exception_for_unaligned_data_access"><a href="#__rm_class_riscv-rv64.html:dt:exception_for_unaligned_data_access"><b><i>exception_for_unaligned_data_access</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_exception_for_unaligned_data_access"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles unaligned data accesses internally without exception. If set to True unaligned data accesses will cause exceptions.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:exclusive_local"><a href="#__rm_class_riscv-rv64.html:dt:exclusive_local"><b><i>exclusive_local</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_exclusive_local"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
Exclusive lock for atomic instructions LR and SC</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-a"><a href="#__rm_class_riscv-rv64.html:dt:extensions-a"><b><i>extensions.A</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.A"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Atomic Instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-c"><a href="#__rm_class_riscv-rv64.html:dt:extensions-c"><b><i>extensions.C</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.C"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Atomic Instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-d"><a href="#__rm_class_riscv-rv64.html:dt:extensions-d"><b><i>extensions.D</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.D"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Double-Precision Floating-Point</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-f"><a href="#__rm_class_riscv-rv64.html:dt:extensions-f"><b><i>extensions.F</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.F"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Single-Precision Floating-Point</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-m"><a href="#__rm_class_riscv-rv64.html:dt:extensions-m"><b><i>extensions.M</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.M"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Integer Multiplication and Division</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-s"><a href="#__rm_class_riscv-rv64.html:dt:extensions-s"><b><i>extensions.S</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.S"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Support for supervisor mode</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-sm1p11"><a href="#__rm_class_riscv-rv64.html:dt:extensions-sm1p11"><b><i>extensions.Sm1p11</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Sm1p11"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Machine Architecture v1.11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-sm1p12"><a href="#__rm_class_riscv-rv64.html:dt:extensions-sm1p12"><b><i>extensions.Sm1p12</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Sm1p12"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Machine Architecture v1.12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-smaia"><a href="#__rm_class_riscv-rv64.html:dt:extensions-smaia"><b><i>extensions.Smaia</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Smaia"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Advanced interrupt architecture (includes Ssaia)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-svadu"><a href="#__rm_class_riscv-rv64.html:dt:extensions-svadu"><b><i>extensions.Svadu</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Svadu"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Hardware Updating of PTE A/D Bits</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-u"><a href="#__rm_class_riscv-rv64.html:dt:extensions-u"><b><i>extensions.U</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.U"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Support for user mode</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zba"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zba"><b><i>extensions.Zba</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zba"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Address generation instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zbb"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zbb"><b><i>extensions.Zbb</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zbb"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Basic bit-manipulation</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zbc"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zbc"><b><i>extensions.Zbc</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zbc"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Carry-less multiplication</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zbs"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zbs"><b><i>extensions.Zbs</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zbs"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Single-bit instructions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zicbom"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zicbom"><b><i>extensions.Zicbom</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zicbom"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Cache-Block Management</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zicbop"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zicbop"><b><i>extensions.Zicbop</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zicbop"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Cache-Block Prefetching</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zicboz"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zicboz"><b><i>extensions.Zicboz</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zicboz"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Cache-Block Zeroing</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zicclsm"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zicclsm"><b><i>extensions.Zicclsm</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zicclsm"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Main memory supports misaligned loads/stores</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zicntr"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zicntr"><b><i>extensions.Zicntr</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zicntr"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Basic Performance Counters</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zicsr"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zicsr"><b><i>extensions.Zicsr</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zicsr"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Control and Status Register Access</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:extensions-zihpm"><a href="#__rm_class_riscv-rv64.html:dt:extensions-zihpm"><b><i>extensions.Zihpm</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_extensions.Zihpm"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>boolean</code>.
Extension for Hardware Performance Counters</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:external_signals_state"><a href="#__rm_class_riscv-rv64.html:dt:external_signals_state"><b><i>external_signals_state</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_external_signals_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
State of the external signals</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:fcsr"><a href="#__rm_class_riscv-rv64.html:dt:fcsr"><b><i>fcsr</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_fcsr"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Floating-Point Control and Status Register (frm + fflags)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:fflags"><a href="#__rm_class_riscv-rv64.html:dt:fflags"><b><i>fflags</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_fflags"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Floating-Point Accrued Exceptions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:fprs"><a href="#__rm_class_riscv-rv64.html:dt:fprs"><b><i>fprs</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_fprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{32}]</code>.
(f0, f1, ..., f31) Floating-point registers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:freerun_enabled"><a href="#__rm_class_riscv-rv64.html:dt:freerun_enabled"><b><i>freerun_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_freerun_enabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Freerun mode enabled</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:freerun_max_ips"><a href="#__rm_class_riscv-rv64.html:dt:freerun_max_ips"><b><i>freerun_max_ips</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_freerun_max_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:freerun_min_ips"><a href="#__rm_class_riscv-rv64.html:dt:freerun_min_ips"><b><i>freerun_min_ips</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_freerun_min_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:freerun_speed"><a href="#__rm_class_riscv-rv64.html:dt:freerun_speed"><b><i>freerun_speed</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_freerun_speed"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Freerun speed. A value of 1.0 means realtime.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:freq_mhz"><a href="#__rm_class_riscv-rv64.html:dt:freq_mhz"><b><i>freq_mhz</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_freq_mhz"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>float</code> or <code>integer</code>.
Processor clock frequency in MHz.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:frequency"><a href="#__rm_class_riscv-rv64.html:dt:frequency"><b><i>frequency</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_frequency"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[ii]</code>, <code>[os]</code>, or <code>object</code>.
Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <code>frequency</code>. The legacy <code>simple_dispatcher</code> is also supported.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:frm"><a href="#__rm_class_riscv-rv64.html:dt:frm"><b><i>frm</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_frm"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Floating-Point Dynamic Rounding Mode</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:gprs"><a href="#__rm_class_riscv-rv64.html:dt:gprs"><b><i>gprs</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{32}]</code>.
(r0, i1, ..., r31) General purpose registers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter10"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter10"><b><i>hpmcounter10</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter10"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter11"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter11"><b><i>hpmcounter11</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter11"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter12"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter12"><b><i>hpmcounter12</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter12"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter13"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter13"><b><i>hpmcounter13</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter13"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter14"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter14"><b><i>hpmcounter14</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter14"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter15"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter15"><b><i>hpmcounter15</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter15"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter16"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter16"><b><i>hpmcounter16</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter16"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter17"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter17"><b><i>hpmcounter17</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter17"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter18"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter18"><b><i>hpmcounter18</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter18"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter19"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter19"><b><i>hpmcounter19</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter19"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter20"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter20"><b><i>hpmcounter20</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter20"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter21"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter21"><b><i>hpmcounter21</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter21"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter22"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter22"><b><i>hpmcounter22</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter22"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter23"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter23"><b><i>hpmcounter23</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter23"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter24"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter24"><b><i>hpmcounter24</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter24"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter25"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter25"><b><i>hpmcounter25</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter25"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter26"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter26"><b><i>hpmcounter26</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter26"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter27"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter27"><b><i>hpmcounter27</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter27"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter28"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter28"><b><i>hpmcounter28</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter28"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter29"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter29"><b><i>hpmcounter29</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter29"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter3"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter3"><b><i>hpmcounter3</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter3"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter30"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter30"><b><i>hpmcounter30</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter30"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter31"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter31"><b><i>hpmcounter31</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter31"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter4"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter4"><b><i>hpmcounter4</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter4"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter5"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter5"><b><i>hpmcounter5</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter5"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter6"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter6"><b><i>hpmcounter6</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter6"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter7"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter7"><b><i>hpmcounter7</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter7"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter8"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter8"><b><i>hpmcounter8</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter8"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hpmcounter9"><a href="#__rm_class_riscv-rv64.html:dt:hpmcounter9"><b><i>hpmcounter9</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hpmcounter9"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Performance-monitoring counter 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:hypervisor_mode_supported"><a href="#__rm_class_riscv-rv64.html:dt:hypervisor_mode_supported"><b><i>hypervisor_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_hypervisor_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Hypervisor mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:ignore_page_failed_before"><a href="#__rm_class_riscv-rv64.html:dt:ignore_page_failed_before"><b><i>ignore_page_failed_before</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_ignore_page_failed_before"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:instret"><a href="#__rm_class_riscv-rv64.html:dt:instret"><b><i>instret</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_instret"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Instructions-retired counter for RDINSTRET instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:internal_interrupt_status"><a href="#__rm_class_riscv-rv64.html:dt:internal_interrupt_status"><b><i>internal_interrupt_status</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_internal_interrupt_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's internal interrupts.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:interrupt_pending"><a href="#__rm_class_riscv-rv64.html:dt:interrupt_pending"><b><i>interrupt_pending</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_interrupt_pending"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Current interrupt pending or -1 if no interrupt is pending.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:is_stalling"><a href="#__rm_class_riscv-rv64.html:dt:is_stalling"><b><i>is_stalling</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_is_stalling"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is currently stalling by request of a timing-model.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:isa_variants"><a href="#__rm_class_riscv-rv64.html:dt:isa_variants"><b><i>isa_variants</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_isa_variants"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[sb]*]</code>.
List of available ISA-variants coupled with if they are enabled or not. To be able to use a variant the corresponding extension also needs to be supported and enabled.
Note, isa_variants are not affected by reset.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:ma_prot"><a href="#__rm_class_riscv-rv64.html:dt:ma_prot"><b><i>ma_prot</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_ma_prot"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
MP protocol. One of {'msi', 'ww', 'wwp'}</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:marchid"><a href="#__rm_class_riscv-rv64.html:dt:marchid"><b><i>marchid</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_marchid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Architecture ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mca_concurrency_mode"><a href="#__rm_class_riscv-rv64.html:dt:mca_concurrency_mode"><b><i>mca_concurrency_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mca_concurrency_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mcause"><a href="#__rm_class_riscv-rv64.html:dt:mcause"><b><i>mcause</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mcause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap cause</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mconfigptr"><a href="#__rm_class_riscv-rv64.html:dt:mconfigptr"><b><i>mconfigptr</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mconfigptr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Configuration Pointer Register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mcounteren"><a href="#__rm_class_riscv-rv64.html:dt:mcounteren"><b><i>mcounteren</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mcounteren"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine counter enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mcountinhibit"><a href="#__rm_class_riscv-rv64.html:dt:mcountinhibit"><b><i>mcountinhibit</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mcountinhibit"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Counter-Inhibit</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mcycle"><a href="#__rm_class_riscv-rv64.html:dt:mcycle"><b><i>mcycle</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mcycle"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine cycle counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:medeleg"><a href="#__rm_class_riscv-rv64.html:dt:medeleg"><b><i>medeleg</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_medeleg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine exception delegation</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:menvcfg"><a href="#__rm_class_riscv-rv64.html:dt:menvcfg"><b><i>menvcfg</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_menvcfg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine environment configuration register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mepc"><a href="#__rm_class_riscv-rv64.html:dt:mepc"><b><i>mepc</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mepc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine exception program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhartid"><a href="#__rm_class_riscv-rv64.html:dt:mhartid"><b><i>mhartid</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhartid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Hardware thread ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter10"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter10"><b><i>mhpmcounter10</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter11"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter11"><b><i>mhpmcounter11</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter11"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter12"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter12"><b><i>mhpmcounter12</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter13"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter13"><b><i>mhpmcounter13</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter13"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter14"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter14"><b><i>mhpmcounter14</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter15"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter15"><b><i>mhpmcounter15</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter15"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter16"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter16"><b><i>mhpmcounter16</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter16"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter17"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter17"><b><i>mhpmcounter17</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter17"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter18"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter18"><b><i>mhpmcounter18</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter18"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter19"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter19"><b><i>mhpmcounter19</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter19"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter20"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter20"><b><i>mhpmcounter20</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter20"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter21"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter21"><b><i>mhpmcounter21</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter21"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter22"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter22"><b><i>mhpmcounter22</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter22"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter23"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter23"><b><i>mhpmcounter23</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter23"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter24"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter24"><b><i>mhpmcounter24</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter24"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter25"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter25"><b><i>mhpmcounter25</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter25"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter26"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter26"><b><i>mhpmcounter26</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter26"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter27"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter27"><b><i>mhpmcounter27</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter27"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter28"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter28"><b><i>mhpmcounter28</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter28"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter29"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter29"><b><i>mhpmcounter29</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter29"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter3"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter3"><b><i>mhpmcounter3</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter3"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter30"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter30"><b><i>mhpmcounter30</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter30"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter31"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter31"><b><i>mhpmcounter31</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter31"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter4"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter4"><b><i>mhpmcounter4</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter5"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter5"><b><i>mhpmcounter5</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter5"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter6"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter6"><b><i>mhpmcounter6</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter7"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter7"><b><i>mhpmcounter7</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter7"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter8"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter8"><b><i>mhpmcounter8</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmcounter9"><a href="#__rm_class_riscv-rv64.html:dt:mhpmcounter9"><b><i>mhpmcounter9</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmcounter9"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring counter 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent10"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent10"><b><i>mhpmevent10</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent11"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent11"><b><i>mhpmevent11</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent11"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent12"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent12"><b><i>mhpmevent12</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent13"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent13"><b><i>mhpmevent13</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent13"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent14"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent14"><b><i>mhpmevent14</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent15"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent15"><b><i>mhpmevent15</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent15"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent16"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent16"><b><i>mhpmevent16</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent16"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent17"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent17"><b><i>mhpmevent17</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent17"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent18"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent18"><b><i>mhpmevent18</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent18"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent19"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent19"><b><i>mhpmevent19</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent19"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent20"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent20"><b><i>mhpmevent20</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent20"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent21"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent21"><b><i>mhpmevent21</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent21"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent22"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent22"><b><i>mhpmevent22</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent22"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent23"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent23"><b><i>mhpmevent23</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent23"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent24"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent24"><b><i>mhpmevent24</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent24"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent25"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent25"><b><i>mhpmevent25</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent25"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent26"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent26"><b><i>mhpmevent26</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent26"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent27"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent27"><b><i>mhpmevent27</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent27"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent28"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent28"><b><i>mhpmevent28</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent28"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent29"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent29"><b><i>mhpmevent29</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent29"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent3"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent3"><b><i>mhpmevent3</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent3"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent30"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent30"><b><i>mhpmevent30</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent30"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent31"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent31"><b><i>mhpmevent31</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent31"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent4"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent4"><b><i>mhpmevent4</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent5"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent5"><b><i>mhpmevent5</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent5"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent6"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent6"><b><i>mhpmevent6</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent7"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent7"><b><i>mhpmevent7</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent7"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent8"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent8"><b><i>mhpmevent8</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mhpmevent9"><a href="#__rm_class_riscv-rv64.html:dt:mhpmevent9"><b><i>mhpmevent9</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mhpmevent9"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine performance-monitoring event selector 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mideleg"><a href="#__rm_class_riscv-rv64.html:dt:mideleg"><b><i>mideleg</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mideleg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt delegation</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mie"><a href="#__rm_class_riscv-rv64.html:dt:mie"><b><i>mie</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mie"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt-enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mimpid"><a href="#__rm_class_riscv-rv64.html:dt:mimpid"><b><i>mimpid</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mimpid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Implementation ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:min_cacheline_size"><a href="#__rm_class_riscv-rv64.html:dt:min_cacheline_size"><b><i>min_cacheline_size</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_min_cacheline_size"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:minstret"><a href="#__rm_class_riscv-rv64.html:dt:minstret"><b><i>minstret</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_minstret"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine instructions-retired counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mip"><a href="#__rm_class_riscv-rv64.html:dt:mip"><b><i>mip</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mip"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:misa"><a href="#__rm_class_riscv-rv64.html:dt:misa"><b><i>misa</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_misa"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
ISA and extensions</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mmu_mode_support"><a href="#__rm_class_riscv-rv64.html:dt:mmu_mode_support"><b><i>mmu_mode_support</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mmu_mode_support"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supported MMU mode.Valid modes are: 0 (Bare), 8 (Sv39), 9 (Sv48), 10 (Sv57)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mscratch"><a href="#__rm_class_riscv-rv64.html:dt:mscratch"><b><i>mscratch</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mscratch"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Scratch register for machine trap handlers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mseccfg"><a href="#__rm_class_riscv-rv64.html:dt:mseccfg"><b><i>mseccfg</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mseccfg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine security configuration register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mstatus"><a href="#__rm_class_riscv-rv64.html:dt:mstatus"><b><i>mstatus</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mstatus"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Status</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mtval"><a href="#__rm_class_riscv-rv64.html:dt:mtval"><b><i>mtval</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mtval"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine bad address or instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mtvec"><a href="#__rm_class_riscv-rv64.html:dt:mtvec"><b><i>mtvec</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mtvec"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap-handler base address</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:multicore_accelerator_enabled"><a href="#__rm_class_riscv-rv64.html:dt:multicore_accelerator_enabled"><b><i>multicore_accelerator_enabled</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_multicore_accelerator_enabled"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Multicore Accelerator enabled for processor.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:mvendorid"><a href="#__rm_class_riscv-rv64.html:dt:mvendorid"><b><i>mvendorid</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_mvendorid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:nmi_pending_cause"><a href="#__rm_class_riscv-rv64.html:dt:nmi_pending_cause"><b><i>nmi_pending_cause</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_nmi_pending_cause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Value set to *cause register when pending NMI event is taken</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:nmi_signal_cause"><a href="#__rm_class_riscv-rv64.html:dt:nmi_signal_cause"><b><i>nmi_signal_cause</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_nmi_signal_cause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Value set to nmi_pending_cause when NMI signal is raised</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:nmi_signal_state"><a href="#__rm_class_riscv-rv64.html:dt:nmi_signal_state"><b><i>nmi_signal_state</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_nmi_signal_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
State of NMI signal</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:nmi_vector"><a href="#__rm_class_riscv-rv64.html:dt:nmi_vector"><b><i>nmi_vector</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_nmi_vector"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vector address used when NMI is triggered</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:non_architecturally_disabled"><a href="#__rm_class_riscv-rv64.html:dt:non_architecturally_disabled"><b><i>non_architecturally_disabled</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_non_architecturally_disabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:number_of_pmp_address_registers"><a href="#__rm_class_riscv-rv64.html:dt:number_of_pmp_address_registers"><b><i>number_of_pmp_address_registers</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_number_of_pmp_address_registers"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number of PMP address registers in this core</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:outside_memory_whitelist"><a href="#__rm_class_riscv-rv64.html:dt:outside_memory_whitelist"><b><i>outside_memory_whitelist</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_outside_memory_whitelist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i|[ii]|[iii]*]</code>.
((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br><br>List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br><br> Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br><br> See also the <code>Core_Address_Not_Mapped</code> hap.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pc"><a href="#__rm_class_riscv-rv64.html:dt:pc"><b><i>pc</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:physical_memory"><a href="#__rm_class_riscv-rv64.html:dt:physical_memory"><b><i>physical_memory</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_physical_memory"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>object</code>.
Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr0"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr0"><b><i>pmpaddr0</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr0"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 0</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr1"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr1"><b><i>pmpaddr1</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr1"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 1</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr10"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr10"><b><i>pmpaddr10</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr11"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr11"><b><i>pmpaddr11</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr11"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 11</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr12"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr12"><b><i>pmpaddr12</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr13"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr13"><b><i>pmpaddr13</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr13"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 13</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr14"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr14"><b><i>pmpaddr14</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr15"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr15"><b><i>pmpaddr15</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr15"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 15</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr16"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr16"><b><i>pmpaddr16</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr16"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 16</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr17"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr17"><b><i>pmpaddr17</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr17"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 17</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr18"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr18"><b><i>pmpaddr18</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr18"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 18</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr19"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr19"><b><i>pmpaddr19</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr19"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 19</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr2"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr2"><b><i>pmpaddr2</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 2</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr20"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr20"><b><i>pmpaddr20</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr20"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 20</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr21"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr21"><b><i>pmpaddr21</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr21"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 21</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr22"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr22"><b><i>pmpaddr22</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr22"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 22</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr23"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr23"><b><i>pmpaddr23</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr23"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 23</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr24"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr24"><b><i>pmpaddr24</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr24"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 24</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr25"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr25"><b><i>pmpaddr25</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr25"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 25</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr26"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr26"><b><i>pmpaddr26</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr26"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 26</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr27"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr27"><b><i>pmpaddr27</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr27"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 27</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr28"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr28"><b><i>pmpaddr28</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr28"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 28</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr29"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr29"><b><i>pmpaddr29</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr29"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 29</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr3"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr3"><b><i>pmpaddr3</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr3"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 3</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr30"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr30"><b><i>pmpaddr30</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr30"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 30</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr31"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr31"><b><i>pmpaddr31</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr31"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 31</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr32"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr32"><b><i>pmpaddr32</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr32"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 32</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr33"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr33"><b><i>pmpaddr33</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr33"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 33</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr34"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr34"><b><i>pmpaddr34</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr34"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 34</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr35"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr35"><b><i>pmpaddr35</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr35"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 35</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr36"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr36"><b><i>pmpaddr36</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr36"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 36</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr37"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr37"><b><i>pmpaddr37</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr37"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 37</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr38"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr38"><b><i>pmpaddr38</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr38"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 38</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr39"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr39"><b><i>pmpaddr39</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr39"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 39</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr4"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr4"><b><i>pmpaddr4</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr40"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr40"><b><i>pmpaddr40</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr40"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 40</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr41"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr41"><b><i>pmpaddr41</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr41"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 41</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr42"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr42"><b><i>pmpaddr42</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr42"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 42</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr43"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr43"><b><i>pmpaddr43</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr43"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 43</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr44"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr44"><b><i>pmpaddr44</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr44"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 44</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr45"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr45"><b><i>pmpaddr45</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr45"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 45</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr46"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr46"><b><i>pmpaddr46</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr46"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 46</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr47"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr47"><b><i>pmpaddr47</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr47"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 47</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr48"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr48"><b><i>pmpaddr48</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr48"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 48</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr49"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr49"><b><i>pmpaddr49</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr49"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 49</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr5"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr5"><b><i>pmpaddr5</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr5"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 5</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr50"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr50"><b><i>pmpaddr50</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr50"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 50</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr51"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr51"><b><i>pmpaddr51</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr51"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 51</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr52"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr52"><b><i>pmpaddr52</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr52"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 52</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr53"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr53"><b><i>pmpaddr53</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr53"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 53</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr54"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr54"><b><i>pmpaddr54</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr54"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 54</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr55"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr55"><b><i>pmpaddr55</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr55"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 55</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr56"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr56"><b><i>pmpaddr56</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr56"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 56</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr57"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr57"><b><i>pmpaddr57</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr57"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 57</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr58"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr58"><b><i>pmpaddr58</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr58"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 58</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr59"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr59"><b><i>pmpaddr59</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr59"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 59</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr6"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr6"><b><i>pmpaddr6</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr60"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr60"><b><i>pmpaddr60</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr60"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 60</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr61"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr61"><b><i>pmpaddr61</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr61"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 61</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr62"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr62"><b><i>pmpaddr62</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr62"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 62</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr63"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr63"><b><i>pmpaddr63</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr63"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 63</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr7"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr7"><b><i>pmpaddr7</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr7"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 7</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr8"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr8"><b><i>pmpaddr8</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpaddr9"><a href="#__rm_class_riscv-rv64.html:dt:pmpaddr9"><b><i>pmpaddr9</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpaddr9"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection address register 9</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg0"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg0"><b><i>pmpcfg0</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg0"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 0</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg10"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg10"><b><i>pmpcfg10</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg10"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 10</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg12"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg12"><b><i>pmpcfg12</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg12"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 12</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg14"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg14"><b><i>pmpcfg14</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg14"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 14</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg2"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg2"><b><i>pmpcfg2</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 2</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg4"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg4"><b><i>pmpcfg4</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg4"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 4</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg6"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg6"><b><i>pmpcfg6</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg6"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 6</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:pmpcfg8"><a href="#__rm_class_riscv-rv64.html:dt:pmpcfg8"><b><i>pmpcfg8</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_pmpcfg8"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Physical memory protection configuration 8</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:processor_number"><a href="#__rm_class_riscv-rv64.html:dt:processor_number"><b><i>processor_number</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_processor_number"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:reset_config_clear_fprs"><a href="#__rm_class_riscv-rv64.html:dt:reset_config_clear_fprs"><b><i>reset_config_clear_fprs</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_reset_config_clear_fprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if fprs will be cleared at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:reset_config_clear_gprs"><a href="#__rm_class_riscv-rv64.html:dt:reset_config_clear_gprs"><b><i>reset_config_clear_gprs</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_reset_config_clear_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if gprs will be cleared at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:reset_config_reset_all_csrs"><a href="#__rm_class_riscv-rv64.html:dt:reset_config_reset_all_csrs"><b><i>reset_config_reset_all_csrs</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_reset_config_reset_all_csrs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if all csrs will be reset to startup value at reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:reset_misa"><a href="#__rm_class_riscv-rv64.html:dt:reset_misa"><b><i>reset_misa</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_reset_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Value used for misa after reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:reset_vector"><a href="#__rm_class_riscv-rv64.html:dt:reset_vector"><b><i>reset_vector</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_reset_vector"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Address core starts executing from after reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:satp"><a href="#__rm_class_riscv-rv64.html:dt:satp"><b><i>satp</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_satp"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor address translation and protection</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:scause"><a href="#__rm_class_riscv-rv64.html:dt:scause"><b><i>scause</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_scause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor trap cause</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:scounteren"><a href="#__rm_class_riscv-rv64.html:dt:scounteren"><b><i>scounteren</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_scounteren"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor counter enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:senvcfg"><a href="#__rm_class_riscv-rv64.html:dt:senvcfg"><b><i>senvcfg</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_senvcfg"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor environment configuration register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:sepc"><a href="#__rm_class_riscv-rv64.html:dt:sepc"><b><i>sepc</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_sepc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor exception program counter</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:shared_physical_memory"><a href="#__rm_class_riscv-rv64.html:dt:shared_physical_memory"><b><i>shared_physical_memory</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_shared_physical_memory"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
This is the main program memory-space shared with other processors. In the chain of memory-spaces starting from the physical_memory attribute, this is the first memory-space that also is accessible by other processors. A value of Nil means the physical_memory attribute is used as main program memory-space.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:sie"><a href="#__rm_class_riscv-rv64.html:dt:sie"><b><i>sie</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_sie"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor interrupt-enable</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:signal_status"><a href="#__rm_class_riscv-rv64.html:dt:signal_status"><b><i>signal_status</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_signal_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's external signals.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:simulation_mode"><a href="#__rm_class_riscv-rv64.html:dt:simulation_mode"><b><i>simulation_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_simulation_mode"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:sip"><a href="#__rm_class_riscv-rv64.html:dt:sip"><b><i>sip</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_sip"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor interrupt pending</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:sscratch"><a href="#__rm_class_riscv-rv64.html:dt:sscratch"><b><i>sscratch</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_sscratch"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Scratch register for supervisor trap handlers</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:sstatus"><a href="#__rm_class_riscv-rv64.html:dt:sstatus"><b><i>sstatus</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_sstatus"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor status</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:stall_time"><a href="#__rm_class_riscv-rv64.html:dt:stall_time"><b><i>stall_time</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_stall_time"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The number of cycles the processor will stall</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:stalling_info"><a href="#__rm_class_riscv-rv64.html:dt:stalling_info"><b><i>stalling_info</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_stalling_info"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
If is_stalling is set, this contains information about the current memory operation.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:step_per_cycle_mode"><a href="#__rm_class_riscv-rv64.html:dt:step_per_cycle_mode"><b><i>step_per_cycle_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_step_per_cycle_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:step_queue"><a href="#__rm_class_riscv-rv64.html:dt:step_queue"><b><i>step_queue</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_step_queue"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:steps"><a href="#__rm_class_riscv-rv64.html:dt:steps"><b><i>steps</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_steps"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number steps executed since machine start.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:stval"><a href="#__rm_class_riscv-rv64.html:dt:stval"><b><i>stval</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_stval"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor bad address or instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:stvec"><a href="#__rm_class_riscv-rv64.html:dt:stvec"><b><i>stvec</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_stvec"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Supervisor trap handler base address</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:supervisor_mode_supported"><a href="#__rm_class_riscv-rv64.html:dt:supervisor_mode_supported"><b><i>supervisor_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_supervisor_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Supervisor mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:tdata1"><a href="#__rm_class_riscv-rv64.html:dt:tdata1"><b><i>tdata1</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_tdata1"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
First Debug/Trace trigger data register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:tdata2"><a href="#__rm_class_riscv-rv64.html:dt:tdata2"><b><i>tdata2</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_tdata2"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Second Debug/Trace trigger data register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:tdata3"><a href="#__rm_class_riscv-rv64.html:dt:tdata3"><b><i>tdata3</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_tdata3"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Third Debug/Trace trigger data register</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:time"><a href="#__rm_class_riscv-rv64.html:dt:time"><b><i>time</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_time"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Timer for RDTIME instruction</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:time_queue"><a href="#__rm_class_riscv-rv64.html:dt:time_queue"><b><i>time_queue</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_time_queue"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s|n,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:tlb"><a href="#__rm_class_riscv-rv64.html:dt:tlb"><b><i>tlb</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_tlb"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i[[iiiii]*]]</code>.
TLB state</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:trap_on_rdtime"><a href="#__rm_class_riscv-rv64.html:dt:trap_on_rdtime"><b><i>trap_on_rdtime</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_trap_on_rdtime"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles the RDTIME and RDTIMEH in hardware, if set to True an illegal instruction is raised.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:tselect"><a href="#__rm_class_riscv-rv64.html:dt:tselect"><b><i>tselect</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_tselect"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Debug/Trace trigger register select</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:user_mode_supported"><a href="#__rm_class_riscv-rv64.html:dt:user_mode_supported"><b><i>user_mode_supported</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_user_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
User mode supported in the cpu</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:wait_for_interrupt"><a href="#__rm_class_riscv-rv64.html:dt:wait_for_interrupt"><b><i>wait_for_interrupt</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_wait_for_interrupt"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Processor in WFI-state.</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:wfi_signal_target"><a href="#__rm_class_riscv-rv64.html:dt:wfi_signal_target"><b><i>wfi_signal_target</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_wfi_signal_target"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Target to raise or lower a signal to when core goes into wait for interrupt state. Object must implement the signal interface. A signal will be raised when wfi instruction is executed and not interrupt is active. The signal will be lowered when the CPU resumes execution. The signal will be lowered when the CPU is reset</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:writable_misa"><a href="#__rm_class_riscv-rv64.html:dt:writable_misa"><b><i>writable_misa</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_writable_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Controls which bits in the misa csr that can be written by instructions. Default is 0.</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv64.html:Class-Attributes">Class Attributes</a></h2>
<p>

</p><dl><dt id="__rm_class_riscv-rv64.html:dt:architecture"><a href="#__rm_class_riscv-rv64.html:dt:architecture"><b><i>architecture</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_architecture"></a></p><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <code>string</code>.
Implemented architecture (risc-v)</dd></dl><p></p><dl><dt id="__rm_class_riscv-rv64.html:dt:disassembly_mode"><a href="#__rm_class_riscv-rv64.html:dt:disassembly_mode"><b><i>disassembly_mode</i></b></a></dt><p><a id="__rm_class_riscv-rv64.html:__rm_attribute_riscv-rv64_disassembly_mode"></a></p><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
disassembly mode</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv-rv64.html:Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.aprof-views">aprof-views</a></b></td><td class="jdocu_noborder">manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-page-table">print-page-table</a></b></td><td class="jdocu_noborder">print page table entries</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pma-regions">print-pma-regions</a></b></td><td class="jdocu_noborder">print current PMA regions</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.print-pmp-regions">print-pmp-regions</a></b></td><td class="jdocu_noborder">print current PMP regions</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#namespace-commands-by-class.html:__rm_command__lt_riscv-rv64_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p></section><section class="page" id="__rm_class_riscv_clint.html"><h1 class="jdocu"><a class="not-numbered" id="__rm_class_riscv_clint.html:__rm_class_riscv_clint">riscv_clint</a></h1>
<p>

<a id="__rm_class_riscv_clint.html:riscv_clint"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">RISC-V Core-Level Interrupt Block
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_log_object">log_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_riscv_coprocessor">riscv_coprocessor</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.regs</b> (bank_instrumentation_subscribe, instrumentation_order, register_view, register_view_catalog, register_view_read_only, transaction)<br><b>port.CLOCK_DISABLE</b> (signal)<br><b>port.HRESET</b> (signal)<br><b>port.POWER</b> (signal)</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
<dt class="jdocu_descitem"><b>Notifiers</b></dt><dd class="jdocu_descitem">state-change</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a>
</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv_clint.html:Attributes">Attributes</a></h2>
<p></p><dl><dt id="__rm_class_riscv_clint.html:dt:error_on_incorrect_sized_access"><a href="#__rm_class_riscv_clint.html:dt:error_on_incorrect_sized_access"><b><i>error_on_incorrect_sized_access</i></b></a></dt><p><a id="__rm_class_riscv_clint.html:__rm_attribute_riscv_clint_error_on_incorrect_sized_access"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Return Sim_PE_IO_Error if size of access does not match register size</dd></dl><p></p><dl><dt id="__rm_class_riscv_clint.html:dt:freq_mhz"><a href="#__rm_class_riscv_clint.html:dt:freq_mhz"><b><i>freq_mhz</i></b></a></dt><p><a id="__rm_class_riscv_clint.html:__rm_attribute_riscv_clint_freq_mhz"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Frequency in Mega-Hertz of mtime</dd></dl><p></p><dl><dt id="__rm_class_riscv_clint.html:dt:hart"><a href="#__rm_class_riscv_clint.html:dt:hart"><b><i>hart</i></b></a></dt><p><a id="__rm_class_riscv_clint.html:__rm_attribute_riscv_clint_hart"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[o*]</code>.
HARTs or CLICs connected to this CLINT</dd></dl><p></p><dl><dt id="__rm_class_riscv_clint.html:dt:msip"><a href="#__rm_class_riscv_clint.html:dt:msip"><b><i>msip</i></b></a></dt><p><a id="__rm_class_riscv_clint.html:__rm_attribute_riscv_clint_msip"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:64}]</code>.
The MSIP signal targets
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p></p><dl><dt id="__rm_class_riscv_clint.html:dt:mtime_read_cycles"><a href="#__rm_class_riscv_clint.html:dt:mtime_read_cycles"><b><i>mtime_read_cycles</i></b></a></dt><p><a id="__rm_class_riscv_clint.html:__rm_attribute_riscv_clint_mtime_read_cycles"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number of cycles to stall when reading mtime</dd></dl><p></p><dl><dt id="__rm_class_riscv_clint.html:dt:mtip"><a href="#__rm_class_riscv_clint.html:dt:mtip"><b><i>mtip</i></b></a></dt><p><a id="__rm_class_riscv_clint.html:__rm_attribute_riscv_clint_mtip"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:64}]</code>.
The MTIP signal targets
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p>
</p></section><section class="page" id="__rm_class_riscv_plic.html"><h1 class="jdocu"><a class="not-numbered" id="__rm_class_riscv_plic.html:__rm_class_riscv_plic">riscv_plic</a></h1>
<p>

<a id="__rm_class_riscv_plic.html:riscv_plic"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">RISC-V Platform Interrupt Controller
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_log_object">log_object</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.regs</b> (bank_instrumentation_subscribe, instrumentation_order, register_view, register_view_catalog, register_view_read_only, transaction)<br><b>port.CLOCK_DISABLE</b> (signal)<br><b>port.HRESET</b> (signal)<br><b>port.IRQ</b> &lt;index-map&gt; : internal - provides object arrays<br><b>port.IRQ[0..1023]</b> (signal) : interrupt request input signals</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="#undocumented-interfaces.html:__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
<dt class="jdocu_descitem"><b>Notifiers</b></dt><dd class="jdocu_descitem">state-change</dd>
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="#modules.html:__rm_module_riscv-interrupt-controllers">riscv-interrupt-controllers</a>
</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" id="__rm_class_riscv_plic.html:Attributes">Attributes</a></h2>
<p></p><dl><dt id="__rm_class_riscv_plic.html:dt:enable_clr"><a href="#__rm_class_riscv_plic.html:dt:enable_clr"><b><i>enable_clr</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_enable_clr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[i*]*]</code>.
Enable bits for each context that are hardwired as 0. Value is a list of list of integers. The outer list  corresponds to each connected context, the inner list corresponds to the 'enable' registers. For each enable register, bits set in this attribute will be hardwired as 0</dd></dl><p></p><dl><dt id="__rm_class_riscv_plic.html:dt:enable_set"><a href="#__rm_class_riscv_plic.html:dt:enable_set"><b><i>enable_set</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_enable_set"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[i*]*]</code>.
Enable bits for each context that are hardwired as 1. Value is a list of list of integers. The outer list  corresponds to each connected context, the inner list corresponds to the 'enable' registers. For each enable register, bits set in this attribute will be hardwired as 1</dd></dl><p></p><dl><dt id="__rm_class_riscv_plic.html:dt:hart"><a href="#__rm_class_riscv_plic.html:dt:hart"><b><i>hart</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_hart"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[o*]</code>.
Connected HARTs. This attribute will connect irq_dev[2*x:2*x+1] = [HART[x]:MEIP, HART[x]:SEIP]</dd></dl><p></p><dl><dt id="__rm_class_riscv_plic.html:dt:highest_pending"><a href="#__rm_class_riscv_plic.html:dt:highest_pending"><b><i>highest_pending</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_highest_pending"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[[ii]*]</code>.
Currently highest pending interrupt and priority on each connected context</dd></dl><p></p><dl><dt id="__rm_class_riscv_plic.html:dt:irq_dev"><a href="#__rm_class_riscv_plic.html:dt:irq_dev"><b><i>irq_dev</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_irq_dev"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:128}]</code>.
Interrupt request target for each connected context
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p></p><dl><dt id="__rm_class_riscv_plic.html:dt:max_interrupt"><a href="#__rm_class_riscv_plic.html:dt:max_interrupt"><b><i>max_interrupt</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_max_interrupt"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Maximum interrupt id supported, default is 1023</dd></dl><p></p><dl><dt id="__rm_class_riscv_plic.html:dt:max_priority"><a href="#__rm_class_riscv_plic.html:dt:max_priority"><b><i>max_priority</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_max_priority"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Maximum priority supported, must equal 2^x - 1 for some x greater than 0. Default is 0xffffffff</dd></dl><p></p><dl><dt id="__rm_class_riscv_plic.html:dt:max_threshold"><a href="#__rm_class_riscv_plic.html:dt:max_threshold"><b><i>max_threshold</i></b></a></dt><p><a id="__rm_class_riscv_plic.html:__rm_attribute_riscv_plic_max_threshold"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i*]</code>.
Maximum threshold for each context, must equal 2^x - 1 for some x greater than 0. Default is max_priority</dd></dl><p>
</p></section><section class="page" id="interfaces.html"><h1 class="jdocu"><a id="interfaces.html:Interfaces">5 Interfaces</a></h1>
<p>


</p><p>
This chapter lists the interface types defined by this package. Note that the C
definitions are shown here, including the first <code>conf_object_t *</code>
argument to the methods. That argument is automatically added when calling
interface methods from DML or Python, and must be omitted.
</p><p>
Interfaces are defined using the <code><a id="interfaces.html:SIM_INTERFACE">SIM_INTERFACE</a>(</code><i>name</i><code>)</code>
macro. The macro will define a type called <code></code><i>name</i><code>_interface_t</code>,
which shall be used as the type name. The macro expands to an equivalent of the
following:
</p><pre class="jdocu_small">  typedef struct <i>name</i>_interface {
      // methods go here
  } <i>name</i>_interface_t;
</pre><p>

</p><p>
   
</p><p>
</p></section><section class="page" id="undocumented-interfaces.html"><h1 class="jdocu"><a class="not-numbered" id="undocumented-interfaces.html:Undocumented-interfaces">Undocumented interfaces</a></h1>
<p>

</p><p><a id="undocumented-interfaces.html:__rm_interface_callback_info"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_class_disassembly"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_concurrency_group"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_concurrency_mode"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_conf_object"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_context_handler"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_cached_instruction"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_cached_instruction_once"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_cached_stream"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_exception_query"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_instruction_decoder"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_instruction_query"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_instrumentation_stream"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_instrumentation_subscribe"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cpu_memory_query"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_cycle"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_decoder"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_describe_registers"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_direct_memory_update"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_event_delta"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_exception"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_exec_trace"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_execute"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_execute_control"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_freerun"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_frequency"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_frequency_listener"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_icode"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_instruction_fetch"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_instrumentation_order"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_int_register"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_internal_cached_instruction"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_jit_control"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_log_object"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_opcode_info"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_probe"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_probe_index"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_probe_subscribe"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_processor_cli"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_processor_gui"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_processor_info"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_processor_info_v2"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_processor_internal"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_register_breakpoint"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_riscv_coprocessor"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_riscv_custom_csr"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_riscv_instruction_action"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_save_state"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_simple_dispatcher"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_simulator_cache"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_stall"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_stc"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_step"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_step_cycle_ratio"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_step_event_instrumentation"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_step_info"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_virtual_data_breakpoint"></a>
</p><p><a id="undocumented-interfaces.html:__rm_interface_virtual_instruction_breakpoint"></a>
The following interfaces are used by this package, but defined by other packages:<br>
<code>callback_info</code>, <code>class_disassembly</code>, <code>concurrency_group</code>, <code>concurrency_mode</code>, <code>conf_object</code>, <code>context_handler</code>, <code>cpu_cached_instruction</code>, <code>cpu_cached_instruction_once</code>, <code>cpu_cached_stream</code>, <code>cpu_exception_query</code>, <code>cpu_instruction_decoder</code>, <code>cpu_instruction_query</code>, <code>cpu_instrumentation_stream</code>, <code>cpu_instrumentation_subscribe</code>, <code>cpu_memory_query</code>, <code>cycle</code>, <code>decoder</code>, <code>describe_registers</code>, <code>direct_memory_update</code>, <code>event_delta</code>, <code>exception</code>, <code>exec_trace</code>, <code>execute</code>, <code>execute_control</code>, <code>freerun</code>, <code>frequency</code>, <code>frequency_listener</code>, <code>icode</code>, <code>instruction_fetch</code>, <code>instrumentation_order</code>, <code>int_register</code>, <code>internal_cached_instruction</code>, <code>jit_control</code>, <code>log_object</code>, <code>opcode_info</code>, <code>probe</code>, <code>probe_index</code>, <code>probe_subscribe</code>, <code>processor_cli</code>, <code>processor_gui</code>, <code>processor_info</code>, <code>processor_info_v2</code>, <code>processor_internal</code>, <code>register_breakpoint</code>, <code>riscv_coprocessor</code>, <code>riscv_custom_csr</code>, <code>riscv_instruction_action</code>, <code>save_state</code>, <code>simple_dispatcher</code>, <code>simulator_cache</code>, <code>stall</code>, <code>stc</code>, <code>step</code>, <code>step_cycle_ratio</code>, <code>step_event_instrumentation</code>, <code>step_info</code>, <code>virtual_data_breakpoint</code>, <code>virtual_instruction_breakpoint</code>
</p></section><section class="page" id="haps-chapter.html"><h1 class="jdocu"><a id="haps-chapter.html:haps-chapter">6 Haps</a></h1>
<p>

</p><p>
No haps were defined in this package.
</p><p>
</p></section><section class="page" id="modules.html"><h1 class="jdocu"><a id="modules.html:Modules">7 Modules</a></h1>
<p>

</p><p>
If you have Simics Model Builder product, it includes full source code for the following modules:
</p><p>
<b>riscv-interrupt-controllers</b>.
</p><dl class="jdocu_di">
<p><a id="modules.html:__rm_module_riscv-interrupt-controllers"></a></p><dt class="jdocu_di_name" id="modules.html:dt:riscv-interrupt-controllers"><a href="#modules.html:dt:riscv-interrupt-controllers">riscv-interrupt-controllers</a></dt>
<a id="modules.html:riscv-interrupt-controllers"></a><dt class="jdocu_descitem"><b>Classes</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><a class="jdocu" href="#__rm_class_riscv-clint.html">riscv-clint</a></td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#__rm_class_riscv-plic.html">riscv-plic</a></td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#__rm_class_riscv_clint.html">riscv_clint</a></td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#__rm_class_riscv_plic.html">riscv_plic</a></td></tr>

</tbody></table>
</dd>
</dl><p></p><dl class="jdocu_di">
<p><a id="modules.html:__rm_module_riscv-rv32"></a></p><dt class="jdocu_di_name" id="modules.html:dt:riscv-rv32"><a href="#modules.html:dt:riscv-rv32">riscv-rv32</a></dt>
<a id="modules.html:riscv-rv32"></a><dt class="jdocu_descitem"><b>Classes</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><a class="jdocu" href="#__rm_class_riscv-rv32.html">riscv-rv32</a></td></tr>

<tr><td class="jdocu_noborder"><a class="jdocu" href="#__rm_class_riscv-rv32ema.html">riscv-rv32ema</a></td></tr>

</tbody></table>
</dd>
</dl><p></p><dl class="jdocu_di">
<p><a id="modules.html:__rm_module_riscv-rv64"></a></p><dt class="jdocu_di_name" id="modules.html:dt:riscv-rv64"><a href="#modules.html:dt:riscv-rv64">riscv-rv64</a></dt>
<a id="modules.html:riscv-rv64"></a><dt class="jdocu_descitem"><b>Classes</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><a class="jdocu" href="#__rm_class_riscv-rv64.html">riscv-rv64</a></td></tr>

</tbody></table>
</dd>
</dl><p></p></section>