#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Oct 21 16:39:49 2020
# Process ID: 3216
# Current directory: D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1
# Command line: vivado.exe -log top_module.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_module.tcl -notrace
# Log file: D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1/top_module.vdi
# Journal file: D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source top_module.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'PC_FPGA_bridge'
INFO: [Project 1-454] Reading design checkpoint 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XADC_Wizard'
INFO: [Project 1-454] Reading design checkpoint 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_IP'
INFO: [Project 1-454] Reading design checkpoint 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/PID_controller_0/PID_controller_0.dcp' for cell 'pid_module'
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_IP/inst'
WARNING: [Vivado 12-584] No ports matched 'reset'. [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_IP/inst'
Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_IP/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1254.523 ; gain = 469.609
Finished Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_IP/inst'
Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/PID_controller_0/src/timing_constraints.xdc] for cell 'pid_module/U0'
Finished Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/PID_controller_0/src/timing_constraints.xdc] for cell 'pid_module/U0'
Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'PC_FPGA_bridge'
Finished Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'PC_FPGA_bridge'
Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_Wizard/U0'
Finished Parsing XDC File [d:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_Wizard/U0'
Parsing XDC File [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_input(0)'. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_input(0)'. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_input(1)'. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_input(1)'. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/PID_controller_0/PID_controller_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/vio_0/vio_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1254.539 ; gain = 1041.957
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1300 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1294.254 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/my/Vivado/PID_Controller/PID_Controller.pkg'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "3555e730da2665e9".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1316.152 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1627bf266

Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1316.152 ; gain = 17.473
Implement Debug Cores | Checksum: 1bdae9325

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2596ec94d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 1316.152 ; gain = 17.473

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 905 cells.
Phase 3 Constant propagation | Checksum: 19d678063

Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1316.152 ; gain = 17.473

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 5721 unconnected nets.
INFO: [Opt 31-120] Instance pid_module (PID_controller_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 4282 unconnected cells.
Phase 4 Sweep | Checksum: 14a4022eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1316.152 ; gain = 17.473

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 14a4022eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1316.152 ; gain = 17.473

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1316.152 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14a4022eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1316.152 ; gain = 17.473

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a4022eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1316.152 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1316.152 ; gain = 61.613
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1316.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1/top_module_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1/top_module_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1300 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1343.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1343.359 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f75bde37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 174da0f6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 174da0f6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.180 ; gain = 20.820
Phase 1 Placer Initialization | Checksum: 174da0f6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15571d19d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15571d19d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161fcb7eb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 135183c49

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135183c49

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 179da2ec1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c788618c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1124da352

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1124da352

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 1364.180 ; gain = 20.820
Phase 3 Detail Placement | Checksum: 1124da352

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 1364.180 ; gain = 20.820

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.991. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f8f902bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.504 ; gain = 73.145
Phase 4.1 Post Commit Optimization | Checksum: f8f902bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.504 ; gain = 73.145

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f8f902bf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.504 ; gain = 73.145

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f8f902bf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.504 ; gain = 73.145

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a1987b0e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.504 ; gain = 73.145
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1987b0e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.504 ; gain = 73.145
Ending Placer Task | Checksum: 14afa6bb3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.504 ; gain = 73.145
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1416.504 ; gain = 100.352
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1416.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1/top_module_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1416.504 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1416.504 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1416.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1300 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5c51bdf8 ConstDB: 0 ShapeSum: eea8adbb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1f24f8ec0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1774.219 ; gain = 342.348

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f24f8ec0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1774.219 ; gain = 342.348

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f24f8ec0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1784.789 ; gain = 352.918

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f24f8ec0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1784.789 ; gain = 352.918
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16906d44d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1885.938 ; gain = 454.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.090  | TNS=0.000  | WHS=-0.252 | THS=-113.271|

Phase 2 Router Initialization | Checksum: 1bbfb5caf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 107910ce7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1737e257f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.606  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21251eee7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066
Phase 4 Rip-up And Reroute | Checksum: 21251eee7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21251eee7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21251eee7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066
Phase 5 Delay and Skew Optimization | Checksum: 21251eee7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16274bad1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.696  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16274bad1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066
Phase 6 Post Hold Fix | Checksum: 16274bad1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0222171 %
  Global Horizontal Routing Utilization  = 0.0263653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15b9d1212

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15b9d1212

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15639f027

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.696  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15639f027

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.938 ; gain = 454.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1885.938 ; gain = 469.434
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1885.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1/top_module_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1/top_module_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/my/Vivado/PID_Controller/test_code/pwm_generator/pwm_generator.runs/impl_1/top_module_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 16:43:33 2020...
