// Seed: 3265865878
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    output wire id_2,
    input tri id_3,
    input wire id_4,
    output supply0 id_5,
    output uwire id_6,
    output wor id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri0 id_11,
    output tri id_12
    , id_16,
    input tri0 id_13,
    input wor id_14
);
  assign id_11 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd49,
    parameter id_5 = 32'd13
) (
    input tri id_0,
    output wor id_1,
    input tri _id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wor _id_5
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_0,
      id_4,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_10 = 0;
  assign id_4 = id_5;
  wire [id_2 : id_5] id_7;
endmodule
