{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577027407291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577027407309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 23:10:07 2019 " "Processing started: Sun Dec 22 23:10:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577027407309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027407309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB09 -c LAB09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB09 -c LAB09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027407310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577027408981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577027408981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab09.v 1 1 " "Found 1 design units, including 1 entities, in source file lab09.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB09 " "Found entity 1: LAB09" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577027426998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027426998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab09_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab09_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB09_1 " "Found entity 1: LAB09_1" {  } { { "LAB09_1.v" "" { Text "C:/LAB09/LAB09_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577027427027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB09 " "Elaborating entity \"LAB09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577027427240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LAB09.v(18) " "Verilog HDL assignment warning at LAB09.v(18): truncated value with size 32 to match size of target (8)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577027427295 "|LAB09"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LAB09.v(22) " "Verilog HDL assignment warning at LAB09.v(22): truncated value with size 32 to match size of target (8)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577027427295 "|LAB09"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LAB09.v(26) " "Verilog HDL assignment warning at LAB09.v(26): truncated value with size 32 to match size of target (8)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577027427296 "|LAB09"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LAB09.v(28) " "Verilog HDL assignment warning at LAB09.v(28): truncated value with size 32 to match size of target (8)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "LAB09.v(43) " "Verilog HDL Case Statement warning at LAB09.v(43): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 43 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB09.v(14) " "Verilog HDL Case Statement warning at LAB09.v(14): incomplete case statement has no default case item" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G LAB09.v(14) " "Verilog HDL Always Construct warning at LAB09.v(14): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] LAB09.v(14) " "Inferred latch for \"G\[0\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] LAB09.v(14) " "Inferred latch for \"G\[1\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] LAB09.v(14) " "Inferred latch for \"G\[2\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] LAB09.v(14) " "Inferred latch for \"G\[3\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] LAB09.v(14) " "Inferred latch for \"G\[4\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] LAB09.v(14) " "Inferred latch for \"G\[5\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427297 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] LAB09.v(14) " "Inferred latch for \"G\[6\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427298 "|LAB09"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] LAB09.v(14) " "Inferred latch for \"G\[7\]\" at LAB09.v(14)" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027427298 "|LAB09"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[0\]\$latch " "Latch G\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428938 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[1\]\$latch " "Latch G\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428939 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[2\]\$latch " "Latch G\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428939 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[3\]\$latch " "Latch G\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428939 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[4\]\$latch " "Latch G\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428939 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[5\]\$latch " "Latch G\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428940 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[6\]\$latch " "Latch G\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428940 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[7\]\$latch " "Latch G\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S2 " "Ports D and ENA on the latch are fed by the same signal S2" {  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1577027428940 ""}  } { { "LAB09.v" "" { Text "C:/LAB09/LAB09.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1577027428940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577027429155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577027430878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577027430878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577027431270 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577027431270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577027431270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577027431270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577027431351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 23:10:31 2019 " "Processing ended: Sun Dec 22 23:10:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577027431351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577027431351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577027431351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577027431351 ""}
