<stg><name>relu<array<ap_fixed,20u>,array<ap_fixed<16,2,5,3,0>,20u>,relu_config3></name>


<trans_list>

<trans id="154" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer3_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="240" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i240 %layer2_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln41 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ReLUPackLoop:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:1 %icmp_ln41 = icmp_eq  i8 %i_1, i8 247

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:2 %i_2 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop:3 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split:126 %store_ln41 = store i8 %i_2, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="240" op_0_bw="240" op_1_bw="240">
<![CDATA[
ReLUPackLoop.split:3 %layer2_out_read = read i240 @_ssdm_op_Read.ap_fifo.volatile.i240P0A, i240 %layer2_out

]]></Node>
<StgValue><ssdm name="layer2_out_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="240">
<![CDATA[
ReLUPackLoop.split:4 %trunc_ln44 = trunc i240 %layer2_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:5 %trunc_ln44_1 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:6 %trunc_ln44_2 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 24, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln44_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:7 %trunc_ln44_3 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 36, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln44_3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:8 %trunc_ln44_4 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 48, i32 59

]]></Node>
<StgValue><ssdm name="trunc_ln44_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:9 %trunc_ln44_5 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 60, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln44_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:10 %trunc_ln44_6 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 72, i32 83

]]></Node>
<StgValue><ssdm name="trunc_ln44_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:11 %trunc_ln44_7 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 84, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln44_7"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:12 %trunc_ln44_8 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 96, i32 107

]]></Node>
<StgValue><ssdm name="trunc_ln44_8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:13 %trunc_ln44_9 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 108, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln44_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:14 %trunc_ln44_s = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 120, i32 131

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:15 %trunc_ln44_10 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 132, i32 143

]]></Node>
<StgValue><ssdm name="trunc_ln44_10"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:16 %trunc_ln44_11 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 144, i32 155

]]></Node>
<StgValue><ssdm name="trunc_ln44_11"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:17 %trunc_ln44_12 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 156, i32 167

]]></Node>
<StgValue><ssdm name="trunc_ln44_12"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:18 %trunc_ln44_13 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 168, i32 179

]]></Node>
<StgValue><ssdm name="trunc_ln44_13"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:19 %trunc_ln44_14 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 180, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln44_14"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:20 %trunc_ln44_15 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 192, i32 203

]]></Node>
<StgValue><ssdm name="trunc_ln44_15"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:21 %trunc_ln44_16 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 204, i32 215

]]></Node>
<StgValue><ssdm name="trunc_ln44_16"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:22 %trunc_ln44_17 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 216, i32 227

]]></Node>
<StgValue><ssdm name="trunc_ln44_17"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:23 %trunc_ln44_18 = partselect i12 @_ssdm_op_PartSelect.i12.i240.i32.i32, i240 %layer2_out_read, i32 228, i32 239

]]></Node>
<StgValue><ssdm name="trunc_ln44_18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:24 %icmp_ln51 = icmp_sgt  i12 %trunc_ln44, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="240">
<![CDATA[
ReLUPackLoop.split:25 %trunc_ln52 = trunc i240 %layer2_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:29 %icmp_ln51_1 = icmp_sgt  i12 %trunc_ln44_1, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:30 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 12, i32 22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:34 %icmp_ln51_2 = icmp_sgt  i12 %trunc_ln44_2, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:35 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 24, i32 34

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:39 %icmp_ln51_3 = icmp_sgt  i12 %trunc_ln44_3, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:40 %tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 36, i32 46

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:44 %icmp_ln51_4 = icmp_sgt  i12 %trunc_ln44_4, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:45 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 48, i32 58

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:49 %icmp_ln51_5 = icmp_sgt  i12 %trunc_ln44_5, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:50 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 60, i32 70

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:54 %icmp_ln51_6 = icmp_sgt  i12 %trunc_ln44_6, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:55 %tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 72, i32 82

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:59 %icmp_ln51_7 = icmp_sgt  i12 %trunc_ln44_7, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:60 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 84, i32 94

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:64 %icmp_ln51_8 = icmp_sgt  i12 %trunc_ln44_8, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:65 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 96, i32 106

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:69 %icmp_ln51_9 = icmp_sgt  i12 %trunc_ln44_9, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:70 %tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 108, i32 118

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:74 %icmp_ln51_10 = icmp_sgt  i12 %trunc_ln44_s, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_10"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:75 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 120, i32 130

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:79 %icmp_ln51_11 = icmp_sgt  i12 %trunc_ln44_10, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_11"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:80 %tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 132, i32 142

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:84 %icmp_ln51_12 = icmp_sgt  i12 %trunc_ln44_11, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_12"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:85 %tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 144, i32 154

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:89 %icmp_ln51_13 = icmp_sgt  i12 %trunc_ln44_12, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_13"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:90 %tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 156, i32 166

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:94 %icmp_ln51_14 = icmp_sgt  i12 %trunc_ln44_13, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_14"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:95 %tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 168, i32 178

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:99 %icmp_ln51_15 = icmp_sgt  i12 %trunc_ln44_14, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_15"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:100 %tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 180, i32 190

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:104 %icmp_ln51_16 = icmp_sgt  i12 %trunc_ln44_15, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_16"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:105 %tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 192, i32 202

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:109 %icmp_ln51_17 = icmp_sgt  i12 %trunc_ln44_16, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_17"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:110 %tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 204, i32 214

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:114 %icmp_ln51_18 = icmp_sgt  i12 %trunc_ln44_17, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_18"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:115 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 216, i32 226

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:119 %icmp_ln51_19 = icmp_sgt  i12 %trunc_ln44_18, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_19"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="240" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:120 %tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i240.i32.i32, i240 %layer2_out_read, i32 228, i32 238

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
for.end15:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split:1 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 247, i64 247, i64 247

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:26 %out_data = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln52, i4 0

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:27 %out_data_1 = select i1 %icmp_ln51, i15 %out_data, i15 0

]]></Node>
<StgValue><ssdm name="out_data_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:28 %zext_ln45 = zext i15 %out_data_1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:31 %out_data_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_1, i4 0

]]></Node>
<StgValue><ssdm name="out_data_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:32 %out_data_3 = select i1 %icmp_ln51_1, i15 %out_data_2, i15 0

]]></Node>
<StgValue><ssdm name="out_data_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:33 %zext_ln45_1 = zext i15 %out_data_3

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:36 %out_data_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_2, i4 0

]]></Node>
<StgValue><ssdm name="out_data_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:37 %out_data_5 = select i1 %icmp_ln51_2, i15 %out_data_4, i15 0

]]></Node>
<StgValue><ssdm name="out_data_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:38 %zext_ln45_2 = zext i15 %out_data_5

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:41 %out_data_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_3, i4 0

]]></Node>
<StgValue><ssdm name="out_data_6"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:42 %out_data_7 = select i1 %icmp_ln51_3, i15 %out_data_6, i15 0

]]></Node>
<StgValue><ssdm name="out_data_7"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:43 %zext_ln45_3 = zext i15 %out_data_7

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:46 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_4, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:47 %select_ln51 = select i1 %icmp_ln51_4, i15 %shl_ln, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:48 %zext_ln51 = zext i15 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:51 %shl_ln52_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_5, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:52 %select_ln51_1 = select i1 %icmp_ln51_5, i15 %shl_ln52_1, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:53 %zext_ln51_1 = zext i15 %select_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:56 %shl_ln52_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_6, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:57 %select_ln51_2 = select i1 %icmp_ln51_6, i15 %shl_ln52_2, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:58 %zext_ln51_2 = zext i15 %select_ln51_2

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:61 %shl_ln52_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_7, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:62 %select_ln51_3 = select i1 %icmp_ln51_7, i15 %shl_ln52_3, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:63 %zext_ln51_3 = zext i15 %select_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:66 %shl_ln52_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_8, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:67 %select_ln51_4 = select i1 %icmp_ln51_8, i15 %shl_ln52_4, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_4"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:68 %zext_ln51_4 = zext i15 %select_ln51_4

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:71 %shl_ln52_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_9, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:72 %select_ln51_5 = select i1 %icmp_ln51_9, i15 %shl_ln52_5, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:73 %zext_ln51_5 = zext i15 %select_ln51_5

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:76 %shl_ln52_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:77 %select_ln51_6 = select i1 %icmp_ln51_10, i15 %shl_ln52_6, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_6"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:78 %zext_ln51_6 = zext i15 %select_ln51_6

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:81 %shl_ln52_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_10, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_7"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:82 %select_ln51_7 = select i1 %icmp_ln51_11, i15 %shl_ln52_7, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_7"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:83 %zext_ln51_7 = zext i15 %select_ln51_7

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:86 %shl_ln52_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_11, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_8"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:87 %select_ln51_8 = select i1 %icmp_ln51_12, i15 %shl_ln52_8, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_8"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:88 %zext_ln51_8 = zext i15 %select_ln51_8

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:91 %shl_ln52_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_12, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_9"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:92 %select_ln51_9 = select i1 %icmp_ln51_13, i15 %shl_ln52_9, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_9"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:93 %zext_ln51_9 = zext i15 %select_ln51_9

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:96 %shl_ln52_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_13, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_s"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:97 %select_ln51_10 = select i1 %icmp_ln51_14, i15 %shl_ln52_s, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_10"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:98 %zext_ln51_10 = zext i15 %select_ln51_10

]]></Node>
<StgValue><ssdm name="zext_ln51_10"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:101 %shl_ln52_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_14, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_10"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:102 %select_ln51_11 = select i1 %icmp_ln51_15, i15 %shl_ln52_10, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_11"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:103 %zext_ln51_11 = zext i15 %select_ln51_11

]]></Node>
<StgValue><ssdm name="zext_ln51_11"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:106 %shl_ln52_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_11"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:107 %select_ln51_12 = select i1 %icmp_ln51_16, i15 %shl_ln52_11, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:108 %zext_ln51_12 = zext i15 %select_ln51_12

]]></Node>
<StgValue><ssdm name="zext_ln51_12"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:111 %shl_ln52_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_16, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_12"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:112 %select_ln51_13 = select i1 %icmp_ln51_17, i15 %shl_ln52_12, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_13"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:113 %zext_ln51_13 = zext i15 %select_ln51_13

]]></Node>
<StgValue><ssdm name="zext_ln51_13"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:116 %shl_ln52_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_17, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_13"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:117 %select_ln51_14 = select i1 %icmp_ln51_18, i15 %shl_ln52_13, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_14"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:118 %zext_ln51_14 = zext i15 %select_ln51_14

]]></Node>
<StgValue><ssdm name="zext_ln51_14"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:121 %shl_ln52_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_18, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_14"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:122 %select_ln51_15 = select i1 %icmp_ln51_19, i15 %shl_ln52_14, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_15"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="319" op_0_bw="319" op_1_bw="15" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16">
<![CDATA[
ReLUPackLoop.split:123 %or_ln57_s = bitconcatenate i319 @_ssdm_op_BitConcatenate.i319.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_15, i16 %zext_ln51_14, i16 %zext_ln51_13, i16 %zext_ln51_12, i16 %zext_ln51_11, i16 %zext_ln51_10, i16 %zext_ln51_9, i16 %zext_ln51_8, i16 %zext_ln51_7, i16 %zext_ln51_6, i16 %zext_ln51_5, i16 %zext_ln51_4, i16 %zext_ln51_3, i16 %zext_ln51_2, i16 %zext_ln51_1, i16 %zext_ln51, i16 %zext_ln45_3, i16 %zext_ln45_2, i16 %zext_ln45_1, i16 %zext_ln45

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="320" op_0_bw="319">
<![CDATA[
ReLUPackLoop.split:124 %zext_ln57 = zext i319 %or_ln57_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
ReLUPackLoop.split:125 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %layer3_out, i320 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
ReLUPackLoop.split:127 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
