
---------- Begin Simulation Statistics ----------
final_tick                                48456967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183361                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   345862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    79.10                       # Real time elapsed on the host
host_tick_rate                              612585349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14504270                       # Number of instructions simulated
sim_ops                                      27358486                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048457                       # Number of seconds simulated
sim_ticks                                 48456967500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              9.691394                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3499131                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501844                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32872                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1218                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       64458136                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.103184                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3342037                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu0.numCycles                        96913935                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32455799                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4504270                       # Number of instructions committed
system.cpu1.committedOps                      8442106                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             21.515987                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2764619                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     718291                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2018                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4210779                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        16002                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       82873051                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.046477                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1757415                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          183                       # TLB misses on write requests
system.cpu1.numCycles                        96913815                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4023986     47.67%     47.69% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.70% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     47.71% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.72% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.73% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.73% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.74% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.74% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.75% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.76% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.76% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.76% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.77% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.37%     50.13% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.58%     51.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     51.73% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4074756     48.27%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8442106                       # Class of committed instruction
system.cpu1.tickCycles                       14040764                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       780343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1561728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2796034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          198                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5592133                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            198                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             227805                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       563127                       # Transaction distribution
system.membus.trans_dist::CleanEvict           217216                       # Transaction distribution
system.membus.trans_dist::ReadExReq            553580                       # Transaction distribution
system.membus.trans_dist::ReadExResp           553579                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227805                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2343112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2343112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2343112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     86048704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     86048704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86048704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            781385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  781385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              781385                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4097828000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4144483250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1724592                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1724592                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1724592                       # number of overall hits
system.cpu0.icache.overall_hits::total        1724592                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1617392                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1617392                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1617392                       # number of overall misses
system.cpu0.icache.overall_misses::total      1617392                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  35203347500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  35203347500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  35203347500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  35203347500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3341984                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3341984                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3341984                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3341984                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.483962                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.483962                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.483962                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.483962                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21765.501190                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21765.501190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21765.501190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21765.501190                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1617376                       # number of writebacks
system.cpu0.icache.writebacks::total          1617376                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1617392                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1617392                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1617392                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1617392                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  33585955500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  33585955500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  33585955500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  33585955500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.483962                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.483962                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.483962                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.483962                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20765.501190                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20765.501190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20765.501190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20765.501190                       # average overall mshr miss latency
system.cpu0.icache.replacements               1617376                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1724592                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1724592                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1617392                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1617392                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  35203347500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  35203347500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3341984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3341984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.483962                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.483962                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21765.501190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21765.501190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1617392                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1617392                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  33585955500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  33585955500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.483962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.483962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20765.501190                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20765.501190                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999714                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3341984                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1617392                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.066280                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999714                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28353264                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28353264                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3401611                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3401611                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3401611                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3401611                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       723057                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        723057                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       723057                       # number of overall misses
system.cpu0.dcache.overall_misses::total       723057                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  17141113000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17141113000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  17141113000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17141113000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124668                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124668                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124668                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124668                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175301                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175301                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175301                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175301                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23706.447763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23706.447763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23706.447763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23706.447763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       380828                       # number of writebacks
system.cpu0.dcache.writebacks::total           380828                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85958                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85958                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637099                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637099                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637099                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637099                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  13639608000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13639608000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  13639608000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13639608000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154461                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154461                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154461                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154461                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21408.930166                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21408.930166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21408.930166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21408.930166                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637083                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466542                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466542                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   9045227000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9045227000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.191970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.191970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19387.808600                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19387.808600                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   8286814500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8286814500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18478.998539                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18478.998539                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1437870                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1437870                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       256515                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       256515                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   8095886000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8095886000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151391                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151391                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31561.062706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31561.062706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67861                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67861                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5352793500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5352793500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28373.601938                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28373.601938                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999731                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4038710                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637099                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.339219                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999731                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634443                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634443                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1748486                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1748486                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1748486                       # number of overall hits
system.cpu1.icache.overall_hits::total        1748486                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8886                       # number of overall misses
system.cpu1.icache.overall_misses::total         8886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    229484500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    229484500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    229484500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    229484500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1757372                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1757372                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1757372                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1757372                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005056                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25825.399505                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25825.399505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25825.399505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25825.399505                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu1.icache.writebacks::total             8870                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8886                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    220598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    220598500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220598500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005056                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005056                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005056                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005056                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24825.399505                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24825.399505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24825.399505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24825.399505                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8870                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1748486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1748486                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    229484500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    229484500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1757372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1757372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25825.399505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25825.399505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    220598500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220598500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24825.399505                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24825.399505                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999701                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1757372                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           197.768625                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999701                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14067862                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14067862                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3868977                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3868977                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3868977                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3868977                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1046990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1046990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1046990                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1046990                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  86328563000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  86328563000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  86328563000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  86328563000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4915967                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4915967                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4915967                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4915967                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212977                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82454.047317                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82454.047317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82454.047317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82454.047317                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       518796                       # number of writebacks
system.cpu1.dcache.writebacks::total           518796                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       514268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       514268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       514268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       514268                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       532722                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       532722                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       532722                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       532722                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  42836690000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  42836690000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  42836690000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  42836690000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108366                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108366                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108366                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108366                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80410.964818                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80410.964818                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80410.964818                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80410.964818                       # average overall mshr miss latency
system.cpu1.dcache.replacements                532705                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       699363                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         699363                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16394                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16394                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    413407500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    413407500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       715757                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       715757                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.022904                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022904                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25217.000122                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25217.000122                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    384274500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    384274500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23881.331179                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23881.331179                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3169614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3169614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1030596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1030596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85915155500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85915155500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4200210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4200210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245368                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245368                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83364.534211                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83364.534211                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       513965                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       513965                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516631                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516631                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42452415500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42452415500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82171.637978                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82171.637978                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999721                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4401698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           532721                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.262670                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999721                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         39860457                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        39860457                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1429374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              559430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18588                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2014714                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1429374                       # number of overall hits
system.l2.overall_hits::.cpu0.data             559430                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7322                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18588                       # number of overall hits
system.l2.overall_hits::total                 2014714                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            188018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             77669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            514134                       # number of demand (read+write) misses
system.l2.demand_misses::total                 781385                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           188018                       # number of overall misses
system.l2.overall_misses::.cpu0.data            77669                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1564                       # number of overall misses
system.l2.overall_misses::.cpu1.data           514134                       # number of overall misses
system.l2.overall_misses::total                781385                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16089482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   6511685500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    126029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  41742834000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64470031000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16089482500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   6511685500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    126029000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  41742834000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64470031000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1617392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          532722                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2796099                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1617392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         532722                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2796099                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.116248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.121910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.176007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.965108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.279455                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.116248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.121910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.176007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.965108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.279455                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85574.160453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83838.925440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80581.202046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81190.572886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82507.382404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85574.160453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83838.925440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80581.202046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81190.572886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82507.382404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              563127                       # number of writebacks
system.l2.writebacks::total                    563127                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       188018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        77669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       514134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            781385                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       188018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        77669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       514134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           781385                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14209302500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5734995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    110389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  36601504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56656191000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14209302500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5734995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    110389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  36601504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56656191000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.116248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.121910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.176007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.965108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.279455                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.116248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.121910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.176007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.965108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.279455                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75574.160453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73838.925440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70581.202046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71190.592336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72507.395202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75574.160453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73838.925440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70581.202046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71190.592336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72507.395202                       # average overall mshr miss latency
system.l2.replacements                         780513                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       899624                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           899624                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       899624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       899624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1626246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1626246                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1626246                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1626246                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           146568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151705                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          42086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         511494                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              553580                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3512248500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  41525197000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45037445500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       516631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            705285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.223086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.784903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83454.082118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81184.133147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81356.706348                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        42086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       511494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         553580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3091388500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36410267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39501655500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.223086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.784903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73454.082118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71184.152698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71356.724412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1429374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1436696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       188018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           189582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16089482500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    126029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16215511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1617392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1626278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.116248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.176007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.116574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85574.160453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80581.202046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85532.969902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       188018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       189582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14209302500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    110389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14319691500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.116248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.176007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.116574                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75574.160453                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70581.202046                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75532.969902                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       412862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            426313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        35583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2999437000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    217637000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3217074000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.079348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.164067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84294.101116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82438.257576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84165.921042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        35583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2643607000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    191237000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2834844000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.079348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.164067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74294.101116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72438.257576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74165.921042                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.517784                       # Cycle average of tags in use
system.l2.tags.total_refs                     5592104                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    781537                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.155265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.300596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      151.898339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      231.879053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.838452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      630.601344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.148338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.226444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.615822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45518601                       # Number of tag accesses
system.l2.tags.data_accesses                 45518601                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      12033152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4970816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32904576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50008640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12033152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12133248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36040128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36040128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         188018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          77669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         514134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              781385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       563127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             563127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        248326559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102582069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2065668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        679047363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1032021659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    248326559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2065668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        250392227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      743755333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            743755333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      743755333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       248326559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102582069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2065668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       679047363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1775776992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    562931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    188018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     69457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    514122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171983250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35086                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35086                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2058182                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             528732                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      781385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     563127                       # Number of write requests accepted
system.mem_ctrls.readBursts                    781385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   563127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   196                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            72255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            84419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34549                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10005578250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3865805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24502347000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12941.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31691.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   632851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  493350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                781385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               563127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  606821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  156659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    407.443642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.381185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.754558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57242     27.28%     27.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50672     24.15%     51.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21714     10.35%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12497      5.95%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8417      4.01%     71.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4218      2.01%     73.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3710      1.77%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3997      1.90%     77.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        47398     22.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.035940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.706639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.352253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34840     99.30%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           160      0.46%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            45      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35086                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.040276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.347068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34487     98.29%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      0.23%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              135      0.38%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              356      1.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35086                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               49482304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  526336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36026048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50008640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36040128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1021.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       743.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1032.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    743.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48456903500                       # Total gap between requests
system.mem_ctrls.avgGap                      36040.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12033152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4445248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32903808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36026048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 248326559.023735851049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 91735992.352389767766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2065667.852615828626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 679031513.889101624489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 743464765.928656101227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       188018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        77669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       514134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       563127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6463551000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2609683250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     46259250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  15382853500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1203417119750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34377.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33600.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29577.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29919.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2137026.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            860727000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            457479660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3093462120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1471899060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3824904720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21792510750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        255887520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31756870830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.362324                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    473255250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1617980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46365732250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            637723380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            338958015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2426907420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1466475480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3824904720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20840906010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1057238880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30593113905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.346027                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2535030750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1617980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44303956750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2090814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1462751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1626246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          487550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           705285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          705284                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1626278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464536                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4852160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1598148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8388231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    207025152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     65147328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67297088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              340605952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          780513                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36040128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3576612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007440                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3576414     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    198      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3576612                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5321936500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         805254628                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13342473                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         955709378                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2426136902                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  48456967500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
