// Seed: 1224109431
module module_0;
  logic [-1 : -1] id_1, id_2;
  parameter id_3 = 1;
  module_3 modCall_1 (id_3);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4
);
  module_0 modCall_1 ();
  logic id_6;
  ;
  not primCall (id_2, id_3);
endmodule
module module_2;
  localparam id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1
);
  inout tri1 id_1;
  assign id_1 = (-1);
endmodule
module module_4 #(
    parameter id_0  = 32'd47,
    parameter id_13 = 32'd16
) (
    input  tri0  _id_0,
    input  wire  id_1,
    output wand  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output uwire id_5,
    output wor   id_6
);
  logic [1 : -1] id_8 = id_4;
  wire id_9;
  module_3 modCall_1 (id_9);
  assign modCall_1.id_1 = 0;
  wire  id_10  ,  id_11  ,  id_12  ,  _id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  logic id_34;
  wire [id_13 : id_0] id_35;
endmodule
