{
  "module_name": "transaction.json",
  "hash_id": "8246f45c83cf888c54643fec99baaac27c8d56a9788080715ac6a6851b7b2059",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/s390/cf_z13/transaction.json",
  "human_readable_source": "[\n  {\n    \"BriefDescription\": \"Transaction count\",\n    \"MetricName\": \"transaction\",\n    \"MetricExpr\": \"TX_C_TEND + TX_NC_TEND + TX_NC_TABORT + TX_C_TABORT_SPECIAL + TX_C_TABORT_NO_SPECIAL\"\n  },\n  {\n    \"BriefDescription\": \"Cycles per Instruction\",\n    \"MetricName\": \"cpi\",\n    \"MetricExpr\": \"CPU_CYCLES / INSTRUCTIONS\"\n  },\n  {\n    \"BriefDescription\": \"Problem State Instruction Ratio\",\n    \"MetricName\": \"prbstate\",\n    \"MetricExpr\": \"(PROBLEM_STATE_INSTRUCTIONS / INSTRUCTIONS) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Level One Miss per 100 Instructions\",\n    \"MetricName\": \"l1mp\",\n    \"MetricExpr\": \"((L1I_DIR_WRITES + L1D_DIR_WRITES) / INSTRUCTIONS) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 2 cache\",\n    \"MetricName\": \"l2p\",\n    \"MetricExpr\": \"((L1D_L2D_SOURCED_WRITES + L1I_L2I_SOURCED_WRITES) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 3 on same chip cache\",\n    \"MetricName\": \"l3p\",\n    \"MetricExpr\": \"((L1D_ONCHIP_L3_SOURCED_WRITES + L1D_ONCHIP_L3_SOURCED_WRITES_IV + L1I_ONCHIP_L3_SOURCED_WRITES + L1I_ONCHIP_L3_SOURCED_WRITES_IV) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 4 Local cache on same book\",\n    \"MetricName\": \"l4lp\",\n    \"MetricExpr\": \"((L1D_ONNODE_L4_SOURCED_WRITES + L1D_ONNODE_L3_SOURCED_WRITES_IV + L1D_ONNODE_L3_SOURCED_WRITES + L1I_ONNODE_L4_SOURCED_WRITES + L1I_ONNODE_L3_SOURCED_WRITES_IV + L1I_ONNODE_L3_SOURCED_WRITES) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 4 Remote cache on different book\",\n    \"MetricName\": \"l4rp\",\n    \"MetricExpr\": \"((L1D_ONDRAWER_L4_SOURCED_WRITES + L1D_ONDRAWER_L3_SOURCED_WRITES_IV + L1D_ONDRAWER_L3_SOURCED_WRITES + L1D_OFFDRAWER_SCOL_L4_SOURCED_WRITES + L1D_OFFDRAWER_SCOL_L3_SOURCED_WRITES_IV + L1D_OFFDRAWER_SCOL_L3_SOURCED_WRITES + L1D_OFFDRAWER_FCOL_L4_SOURCED_WRITES + L1D_OFFDRAWER_FCOL_L3_SOURCED_WRITES_IV + L1D_OFFDRAWER_FCOL_L3_SOURCED_WRITES + L1I_ONDRAWER_L4_SOURCED_WRITES + L1I_ONDRAWER_L3_SOURCED_WRITES_IV + L1I_ONDRAWER_L3_SOURCED_WRITES + L1I_OFFDRAWER_SCOL_L4_SOURCED_WRITES + L1I_OFFDRAWER_SCOL_L3_SOURCED_WRITES_IV + L1I_OFFDRAWER_SCOL_L3_SOURCED_WRITES + L1I_OFFDRAWER_FCOL_L4_SOURCED_WRITES + L1I_OFFDRAWER_FCOL_L3_SOURCED_WRITES_IV + L1I_OFFDRAWER_FCOL_L3_SOURCED_WRITES) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from memory\",\n    \"MetricName\": \"memp\",\n    \"MetricExpr\": \"((L1D_ONNODE_MEM_SOURCED_WRITES + L1D_ONDRAWER_MEM_SOURCED_WRITES + L1D_OFFDRAWER_MEM_SOURCED_WRITES + L1D_ONCHIP_MEM_SOURCED_WRITES + L1I_ONNODE_MEM_SOURCED_WRITES + L1I_ONDRAWER_MEM_SOURCED_WRITES + L1I_OFFDRAWER_MEM_SOURCED_WRITES + L1I_ONCHIP_MEM_SOURCED_WRITES) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Cycles per Instructions from Finite cache/memory\",\n    \"MetricName\": \"finite_cpi\",\n    \"MetricExpr\": \"L1C_TLB1_MISSES / INSTRUCTIONS\"\n  },\n  {\n    \"BriefDescription\": \"Estimated Instruction Complexity CPI infinite Level 1\",\n    \"MetricName\": \"est_cpi\",\n    \"MetricExpr\": \"(CPU_CYCLES / INSTRUCTIONS) - (L1C_TLB1_MISSES / INSTRUCTIONS)\"\n  },\n  {\n    \"BriefDescription\": \"Estimated Sourcing Cycles per Level 1 Miss\",\n    \"MetricName\": \"scpl1m\",\n    \"MetricExpr\": \"L1C_TLB1_MISSES / (L1I_DIR_WRITES + L1D_DIR_WRITES)\"\n  },\n  {\n    \"BriefDescription\": \"Estimated TLB CPU percentage of Total CPU\",\n    \"MetricName\": \"tlb_percent\",\n    \"MetricExpr\": \"((DTLB1_MISSES + ITLB1_MISSES) / CPU_CYCLES) * (L1C_TLB1_MISSES / (L1I_PENALTY_CYCLES + L1D_PENALTY_CYCLES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Estimated Cycles per TLB Miss\",\n    \"MetricName\": \"tlb_miss\",\n    \"MetricExpr\": \"((DTLB1_MISSES + ITLB1_MISSES) / (DTLB1_WRITES + ITLB1_WRITES)) * (L1C_TLB1_MISSES / (L1I_PENALTY_CYCLES + L1D_PENALTY_CYCLES))\"\n  },\n  {\n    \"BriefDescription\": \"Page Table Entry misses\",\n    \"MetricName\": \"pte_miss\",\n    \"MetricExpr\": \"(TLB2_PTE_WRITES / (DTLB1_WRITES + ITLB1_WRITES)) * 100\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}