// Seed: 2790047313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  assign module_1.id_3 = 0;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  wand id_5 = -1;
  tri0 id_6 = id_0;
  assign id_6 = 1 && id_0 && id_5 * id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_5 = id_5 ? -1 : ~|id_1;
endmodule
