// Generated by CIRCT unknown git version
module pin_control(	// file.cleaned.mlir:2:3
  input  fFetch,	// file.cleaned.mlir:2:29
         fMRead,	// file.cleaned.mlir:2:46
         fMWrite,	// file.cleaned.mlir:2:63
         fIORead,	// file.cleaned.mlir:2:81
         fIOWrite,	// file.cleaned.mlir:2:99
         T1,	// file.cleaned.mlir:2:118
         T2,	// file.cleaned.mlir:2:131
         T3,	// file.cleaned.mlir:2:144
         T4,	// file.cleaned.mlir:2:157
  output bus_ab_pin_we,	// file.cleaned.mlir:2:171
         bus_db_pin_oe,	// file.cleaned.mlir:2:195
         bus_db_pin_re	// file.cleaned.mlir:2:219
);

  wire SYNTHESIZED_WIRE_5;	// file.cleaned.mlir:15:11
  wire SYNTHESIZED_WIRE_6;	// file.cleaned.mlir:14:11
  wire SYNTHESIZED_WIRE_2;	// file.cleaned.mlir:13:11
  wire SYNTHESIZED_WIRE_4;	// file.cleaned.mlir:12:10
  wire SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:11:10
  wire SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:10:10
  wire SYNTHESIZED_WIRE_7 = T3 | T2;	// file.cleaned.mlir:4:10
  assign SYNTHESIZED_WIRE_1 = fMWrite & SYNTHESIZED_WIRE_7;	// file.cleaned.mlir:4:10, :10:10
  assign SYNTHESIZED_WIRE_0 = (SYNTHESIZED_WIRE_7 | T4) & fIOWrite;	// file.cleaned.mlir:4:10, :9:10, :11:10
  assign SYNTHESIZED_WIRE_4 = T2 & fFetch;	// file.cleaned.mlir:12:10
  assign SYNTHESIZED_WIRE_2 = T2 & fMRead;	// file.cleaned.mlir:13:11
  assign SYNTHESIZED_WIRE_6 = T3 & fFetch;	// file.cleaned.mlir:14:11
  assign SYNTHESIZED_WIRE_5 = T1 & (fFetch | fMWrite | fMRead | fIORead | fIOWrite);	// file.cleaned.mlir:3:10, :15:11
  assign bus_ab_pin_we = SYNTHESIZED_WIRE_5 | SYNTHESIZED_WIRE_6;	// file.cleaned.mlir:8:10, :14:11, :15:11, :16:5
  assign bus_db_pin_oe = SYNTHESIZED_WIRE_0 | SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:5:10, :10:10, :11:10, :16:5
  assign bus_db_pin_re = SYNTHESIZED_WIRE_2 | T3 & fIORead | SYNTHESIZED_WIRE_4;	// file.cleaned.mlir:6:10, :7:10, :12:10, :13:11, :16:5
endmodule

