// Seed: 3374592111
module module_0 (
    output wor id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    output supply1 id_4,
    input wand id_5,
    output wor id_6,
    input supply0 void id_7,
    output supply0 id_8,
    input wire id_9,
    output wand id_10,
    input supply0 id_11,
    input tri0 id_12,
    output uwire id_13,
    output tri id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri1 id_17
);
  uwire id_19 = -1, id_20;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    output wire id_5,
    input wor id_6,
    input wire id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input wor id_13,
    output tri0 id_14,
    input tri0 id_15
);
  wire [-1 : 1] id_17, id_18, id_19;
  always if (1) $clog2(64);
  ;
  assign id_19 = id_17;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_9,
      id_1,
      id_3,
      id_1,
      id_9,
      id_2,
      id_3,
      id_14,
      id_15,
      id_13,
      id_8,
      id_5,
      id_10,
      id_4,
      id_7
  );
  assign modCall_1.id_5 = 0;
  wire [1 : 1] id_20, id_21;
  wire id_22, id_23[-1 : -1];
  logic id_24 = id_4;
  parameter id_25 = -1;
endmodule
