$date
	Wed Aug 21 14:20:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Mux16to1_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [15:0] $end
$scope module mu $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [15:0] $end
$var wire 1 & h $end
$var wire 1 ' g $end
$var wire 1 ! f $end
$scope module m1 $end
$var wire 1 ' f $end
$var wire 3 ( s [0:2] $end
$var wire 8 ) w [0:7] $end
$var reg 1 * g $end
$upscope $end
$scope module m2 $end
$var wire 1 & f $end
$var wire 3 + s [0:2] $end
$var wire 8 , w [0:7] $end
$var reg 1 - g $end
$upscope $end
$scope module m3 $end
$var wire 1 . s $end
$var wire 1 ' w0 $end
$var wire 1 & w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
0.
1-
b10101010 ,
b0 +
1*
b10101010 )
b0 (
1'
1&
b1010101010101010 %
b0 $
b1010101010101010 #
b0 "
1!
$end
#10
0!
0'
0*
0&
0-
b1 (
b1 +
b1 "
b1 $
b1 /
#20
1!
1'
1*
1&
1-
b10 (
b10 +
b10 "
b10 $
b10 /
#30
0!
0'
0*
0&
0-
b11 (
b11 +
b11 "
b11 $
b11 /
#40
1!
1'
1*
1&
1-
b100 (
b100 +
b100 "
b100 $
b100 /
#50
0!
0'
0*
0&
0-
b101 (
b101 +
b101 "
b101 $
b101 /
#60
1!
1'
1*
1&
1-
b110 (
b110 +
b110 "
b110 $
b110 /
#70
0!
0'
0*
0&
0-
b111 (
b111 +
b111 "
b111 $
b111 /
#80
1!
1'
1*
1&
1-
b0 (
b0 +
1.
b1000 "
b1000 $
b1000 /
#90
0!
0'
0*
0&
0-
b1 (
b1 +
b1001 "
b1001 $
b1001 /
#100
1!
1'
1*
1&
1-
b10 (
b10 +
b1010 "
b1010 $
b1010 /
#110
0!
0'
0*
0&
0-
b11 (
b11 +
b1011 "
b1011 $
b1011 /
#120
1!
1'
1*
1&
1-
b100 (
b100 +
b1100 "
b1100 $
b1100 /
#130
0!
0'
0*
0&
0-
b101 (
b101 +
b1101 "
b1101 $
b1101 /
#140
1!
1'
1*
1&
1-
b110 (
b110 +
b1110 "
b1110 $
b1110 /
#150
0!
0'
0*
0&
0-
b111 (
b111 +
b1111 "
b1111 $
b1111 /
#160
b10000 /
