Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ver_mod.v" in library work
Compiling verilog file "ssd.v" in library work
Module <atm> compiled
Compiling verilog file "debouncer.v" in library work
Module <ssd> compiled
Compiling verilog file "clk_divider.v" in library work
Module <debouncer> compiled
Compiling verilog file "top_module.v" in library work
Module <clk_divider> compiled
Module <top_module> compiled
No errors in compilation
Analysis of file <"top_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	toggle_value = "00000000000010011000100101101000"

Analyzing hierarchy for module <debouncer> in library <work>.

Analyzing hierarchy for module <atm> in library <work> with parameters.
	ATM = "00000101"
	IDLE = "00000000"
	L0 = "00000001"
	L0_1_2 = "00000111"
	L1 = "00000010"
	L1_2 = "00000110"
	L2 = "00000100"
	L3 = "00001000"
	L4 = "00010000"
	L5_6_7 = "11100000"
	L6_7 = "11000000"
	L7 = "10000000"
	LA = "11111111"
	LOCK = "00000100"
	LR = "00000000"
	MONEY = "00000110"
	PC_1 = "00001010"
	PC_2 = "00001001"
	PC_3 = "00001000"
	PE_1 = "00000011"
	PE_2 = "00000010"
	PE_3 = "00000001"
	P_NEW = "00001011"
	WARNING = "00000111"

Analyzing hierarchy for module <ssd> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module>.
Module <top_module> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
	toggle_value = 32'sb00000000000010011000100101101000
Module <clk_divider> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
Module <debouncer> is correct for synthesis.
 
Analyzing module <atm> in library <work>.
	ATM = 8'b00000101
	IDLE = 8'b00000000
	L0 = 8'b00000001
	L0_1_2 = 8'b00000111
	L1 = 8'b00000010
	L1_2 = 8'b00000110
	L2 = 8'b00000100
	L3 = 8'b00001000
	L4 = 8'b00010000
	L5_6_7 = 8'b11100000
	L6_7 = 8'b11000000
	L7 = 8'b10000000
	LA = 8'b11111111
	LOCK = 8'b00000100
	LR = 8'b00000000
	MONEY = 8'b00000110
	PC_1 = 8'b00001010
	PC_2 = 8'b00001001
	PC_3 = 8'b00001000
	PE_1 = 8'b00000011
	PE_2 = 8'b00000010
	PE_3 = 8'b00000001
	P_NEW = 8'b00001011
	WARNING = 8'b00000111
Module <atm> is correct for synthesis.
 
Analyzing module <ssd> in library <work>.
Module <ssd> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divider>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <divided_clk>.
    Found 25-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "debouncer.v".
    Found 1-bit register for signal <clean_out>.
    Found 1-bit register for signal <clean_out_tmp1>.
    Found 1-bit register for signal <clean_out_tmp2>.
    Found 1-bit register for signal <noisy_in_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <atm>.
    Related source file is "ver_mod.v".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 48                                             |
    | Inputs             | 8                                              |
    | Outputs            | 22                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <digit1>.
    Found 7-bit register for signal <digit2>.
    Found 7-bit register for signal <digit3>.
    Found 7-bit register for signal <digit4>.
    Found 8-bit register for signal <LED>.
    Found 16-bit updown accumulator for signal <balance>.
    Found 32-bit up counter for signal <counter1>.
    Found 32-bit up counter for signal <counter2>.
    Found 4-bit comparator equal for signal <current_state$cmp_eq0000> created at line 73.
    Found 16-bit comparator greater for signal <current_state$cmp_gt0000> created at line 143.
    Found 4-bit comparator not equal for signal <current_state$cmp_ne0000> created at line 74.
    Found 4-bit register for signal <password>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <atm> synthesized.


Synthesizing Unit <ssd>.
    Related source file is "ssd.v".
    Found 1-bit register for signal <a>.
    Found 1-bit register for signal <b>.
    Found 1-bit register for signal <c>.
    Found 1-bit register for signal <d>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <f>.
    Found 1-bit register for signal <g>.
    Found 1-bit register for signal <an0>.
    Found 1-bit register for signal <an1>.
    Found 1-bit register for signal <an2>.
    Found 1-bit register for signal <an3>.
    Found 15-bit up counter for signal <counter>.
    Found 3-bit up counter for signal <state>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <ssd> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "top_module.v".
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 15-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Accumulators                                         : 1
 16-bit updown accumulator                             : 1
# Registers                                            : 30
 1-bit register                                        : 24
 4-bit register                                        : 1
 7-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <aaa/current_state/FSM> on signal <current_state[1:12]> with one-hot encoding.
--------------------------
 State    | Encoding
--------------------------
 00000000 | 000000000001
 00000001 | 000000000010
 00000010 | 000000001000
 00000011 | 000000010000
 00000100 | 000000100000
 00000101 | 000000000100
 00000110 | 000010000000
 00000111 | 100000000000
 00001000 | 000001000000
 00001001 | 000100000000
 00001010 | 010000000000
 00001011 | 001000000000
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 5
 15-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Accumulators                                         : 1
 16-bit updown accumulator                             : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_module> ...

Optimizing unit <atm> ...

Optimizing unit <ssd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 23.
FlipFlop aaa/current_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop aaa/current_state_FSM_FFd5 has been replicated 1 time(s)
FlipFlop aaa/current_state_FSM_FFd7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 678
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 101
#      LUT2                        : 117
#      LUT2_D                      : 4
#      LUT2_L                      : 4
#      LUT3                        : 24
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 125
#      LUT4_D                      : 4
#      LUT4_L                      : 13
#      MUXCY                       : 145
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 120
# FlipFlops/Latches                : 202
#      FDC                         : 58
#      FDCE                        : 86
#      FDP                         : 29
#      FDR                         : 15
#      FDRE                        : 3
#      FDS                         : 11
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 8
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                      213  out of    960    22%  
 Number of Slice Flip Flops:            202  out of   1920    10%  
 Number of 4 input LUTs:                400  out of   1920    20%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    108    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 55    |
clock/divided_clk1                 | BUFG                   | 147   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 173   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.408ns (Maximum Frequency: 134.989MHz)
   Minimum input arrival time before clock: 6.634ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.514ns (frequency: 153.516MHz)
  Total number of paths / destination ports: 1419 / 74
-------------------------------------------------------------------------
Delay:               6.514ns (Levels of Logic = 3)
  Source:            display/counter_5 (FF)
  Destination:       display/counter_14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/counter_5 to display/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  display/counter_5 (display/counter_5)
     LUT4:I0->O            1   0.704   0.595  display/counter_or000017 (display/counter_or000017)
     LUT4:I0->O            4   0.704   0.666  display/counter_or0000162 (display/state_cmp_eq0001)
     LUT2:I1->O           15   0.704   1.017  display/counter_or00002 (display/counter_or0000)
     FDR:R                     0.911          display/counter_0
    ----------------------------------------
    Total                      6.514ns (3.614ns logic, 2.900ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock/divided_clk1'
  Clock period: 7.408ns (frequency: 134.989MHz)
  Total number of paths / destination ports: 5051 / 225
-------------------------------------------------------------------------
Delay:               7.408ns (Levels of Logic = 4)
  Source:            aaa/current_state_FSM_FFd8 (FF)
  Destination:       aaa/digit1_6 (FF)
  Source Clock:      clock/divided_clk1 rising
  Destination Clock: clock/divided_clk1 rising

  Data Path: aaa/current_state_FSM_FFd8 to aaa/digit1_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.040  aaa/current_state_FSM_FFd8 (aaa/current_state_FSM_FFd8)
     LUT2_D:I1->O         12   0.704   0.965  aaa/current_state_FSM_FFd12-In112 (aaa/N47)
     LUT4_D:I3->O         25   0.704   1.264  aaa/digit4_or0003 (aaa/digit4_or0003)
     LUT4:I3->O            1   0.704   0.424  aaa/digit1_mux0000<0>47_SW1 (N85)
     LUT4:I3->O            1   0.704   0.000  aaa/digit1_mux0000<0>47 (aaa/digit1_mux0000<0>)
     FDP:D                     0.308          aaa/digit1_6
    ----------------------------------------
    Total                      7.408ns (3.715ns logic, 3.693ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock/divided_clk1'
  Total number of paths / destination ports: 189 / 51
-------------------------------------------------------------------------
Offset:              6.634ns (Levels of Logic = 10)
  Source:            SW<0> (PAD)
  Destination:       aaa/balance_15 (FF)
  Destination Clock: clock/divided_clk1 rising

  Data Path: SW<0> to aaa/balance_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  SW_0_IBUF (SW_0_IBUF)
     LUT2:I1->O            1   0.704   0.000  aaa/Mcompar_current_state_cmp_gt0000_lut<0> (aaa/Mcompar_current_state_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  aaa/Mcompar_current_state_cmp_gt0000_cy<0> (aaa/Mcompar_current_state_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  aaa/Mcompar_current_state_cmp_gt0000_cy<1> (aaa/Mcompar_current_state_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  aaa/Mcompar_current_state_cmp_gt0000_cy<2> (aaa/Mcompar_current_state_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  aaa/Mcompar_current_state_cmp_gt0000_cy<3> (aaa/Mcompar_current_state_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  aaa/Mcompar_current_state_cmp_gt0000_cy<4> (aaa/Mcompar_current_state_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  aaa/Mcompar_current_state_cmp_gt0000_cy<5> (aaa/Mcompar_current_state_cmp_gt0000_cy<5>)
     MUXCY:CI->O           3   0.459   0.535  aaa/Mcompar_current_state_cmp_gt0000_cy<6> (aaa/Mcompar_current_state_cmp_gt0000_cy<6>)
     LUT4:I3->O           16   0.704   1.034  aaa/balance_not00011 (aaa/balance_not0001)
     FDCE:CE                   0.555          aaa/balance_0
    ----------------------------------------
    Total                      6.634ns (4.399ns logic, 2.235ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              5.336ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       display/counter_14 (FF)
  Destination Clock: clk rising

  Data Path: rst to display/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           188   1.218   1.486  rst_IBUF (rst_IBUF)
     LUT2:I0->O           15   0.704   1.017  display/counter_or00002 (display/counter_or0000)
     FDR:R                     0.911          display/counter_0
    ----------------------------------------
    Total                      5.336ns (2.833ns logic, 2.503ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            display/a (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: display/a to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  display/a (display/a)
     OBUF:I->O                 3.272          a_OBUF (a)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock/divided_clk1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            aaa/LED_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      clock/divided_clk1 rising

  Data Path: aaa/LED_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  aaa/LED_7 (aaa/LED_7)
     OBUF:I->O                 3.272          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.95 secs
 
--> 

Total memory usage is 4517184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

