// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_length_check (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataFifo_V_din,
        ipDataFifo_V_full_n,
        ipDataFifo_V_write,
        lengthCheckIn_V_data_V_dout,
        lengthCheckIn_V_data_V_empty_n,
        lengthCheckIn_V_data_V_read,
        lengthCheckIn_V_keep_V_dout,
        lengthCheckIn_V_keep_V_empty_n,
        lengthCheckIn_V_keep_V_read,
        lengthCheckIn_V_last_V_dout,
        lengthCheckIn_V_last_V_empty_n,
        lengthCheckIn_V_last_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv16_8000 = 16'b1000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [72:0] ipDataFifo_V_din;
input   ipDataFifo_V_full_n;
output   ipDataFifo_V_write;
input  [63:0] lengthCheckIn_V_data_V_dout;
input   lengthCheckIn_V_data_V_empty_n;
output   lengthCheckIn_V_data_V_read;
input  [7:0] lengthCheckIn_V_keep_V_dout;
input   lengthCheckIn_V_keep_V_empty_n;
output   lengthCheckIn_V_keep_V_read;
input  [0:0] lengthCheckIn_V_last_V_dout;
input   lengthCheckIn_V_last_V_empty_n;
output   lengthCheckIn_V_last_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[72:0] ipDataFifo_V_din;
reg ipDataFifo_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire    lengthCheckIn_V_data_V0_status;
wire   [0:0] tmp_fu_279_p2;
wire   [0:0] tmp_2_nbreadreq_fu_106_p5;
reg    ap_sig_bdd_53;
reg   [0:0] tmp_reg_450;
reg   [0:0] filterPacket_V_load_reg_454;
reg   [0:0] tmp_2_reg_458;
reg   [1:0] lengthCheckState_load_reg_477;
wire   [1:0] ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0;
reg   [0:0] tmp_7_reg_481;
reg    ap_sig_bdd_91;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_97;
reg   [1:0] dip_leftToWrite_V = 2'b00;
reg   [0:0] filterPacket_V = 1'b0;
reg   [1:0] lengthCheckState = 2'b00;
reg   [1:0] dip_wordCount_V = 2'b00;
wire   [0:0] wordBuffer_Array_data_V_address0;
reg    wordBuffer_Array_data_V_ce0;
reg    wordBuffer_Array_data_V_we0;
reg   [63:0] wordBuffer_Array_data_V_d0;
wire   [63:0] wordBuffer_Array_data_V_q0;
wire   [0:0] wordBuffer_Array_keep_V_address0;
reg    wordBuffer_Array_keep_V_ce0;
reg    wordBuffer_Array_keep_V_we0;
reg   [7:0] wordBuffer_Array_keep_V_d0;
wire   [7:0] wordBuffer_Array_keep_V_q0;
wire   [0:0] wordBuffer_Array_last_V_address0;
reg    wordBuffer_Array_last_V_ce0;
reg    wordBuffer_Array_last_V_we0;
reg   [0:0] wordBuffer_Array_last_V_d0;
wire   [0:0] wordBuffer_Array_last_V_q0;
reg   [63:0] tmp_data_V_6_reg_462;
reg   [7:0] tmp_keep_V_reg_467;
wire   [0:0] tmp_last_V_fu_309_p1;
reg   [0:0] tmp_last_V_reg_472;
wire   [1:0] lengthCheckState_load_load_fu_313_p1;
wire   [0:0] tmp_7_fu_343_p2;
wire   [0:0] ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0;
reg   [0:0] lengthCheckState_flag_1_phi_fu_138_p8;
wire   [0:0] tmp_s_fu_355_p2;
wire   [1:0] ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0;
reg   [1:0] lengthCheckState_new_1_phi_fu_154_p8;
wire   [0:0] ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0;
reg   [0:0] dip_wordCount_V_flag_phi_fu_171_p8;
wire   [1:0] tmp_9_fu_362_p2;
wire   [1:0] ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0;
reg   [1:0] dip_wordCount_V_new_phi_fu_188_p8;
wire   [0:0] ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0;
reg   [0:0] lengthCheckState_flag_2_phi_fu_204_p4;
wire   [1:0] ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0;
reg   [1:0] lengthCheckState_new_2_phi_fu_216_p4;
wire   [0:0] ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0;
reg   [0:0] dip_wordCount_V_flag_1_phi_fu_227_p4;
wire   [1:0] ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0;
reg   [1:0] dip_wordCount_V_new_1_phi_fu_239_p4;
reg    lengthCheckIn_V_data_V0_update;
wire   [72:0] tmp_2141_fu_417_p4;
wire   [72:0] tmp_1_fu_428_p4;
wire   [72:0] tmp128_fu_439_p4;
wire   [1:0] tmp_8_fu_289_p2;
wire   [7:0] tmp_10_fu_331_p1;
wire   [7:0] p_Result_i_fu_321_p4;
wire   [15:0] tmp_i_fu_335_p3;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_228;
reg    ap_sig_bdd_104;
reg    ap_sig_bdd_270;
reg    ap_sig_bdd_66;
reg    ap_sig_bdd_79;
reg    ap_sig_bdd_88;
reg    ap_sig_bdd_251;


ip_handler_length_check_wordBuffer_Array_data_V #(
    .DataWidth( 64 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
wordBuffer_Array_data_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( wordBuffer_Array_data_V_address0 ),
    .ce0( wordBuffer_Array_data_V_ce0 ),
    .we0( wordBuffer_Array_data_V_we0 ),
    .d0( wordBuffer_Array_data_V_d0 ),
    .q0( wordBuffer_Array_data_V_q0 )
);

ip_handler_length_check_wordBuffer_Array_keep_V #(
    .DataWidth( 8 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
wordBuffer_Array_keep_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( wordBuffer_Array_keep_V_address0 ),
    .ce0( wordBuffer_Array_keep_V_ce0 ),
    .we0( wordBuffer_Array_keep_V_we0 ),
    .d0( wordBuffer_Array_keep_V_d0 ),
    .q0( wordBuffer_Array_keep_V_q0 )
);

ip_handler_length_check_wordBuffer_Array_last_V #(
    .DataWidth( 1 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
wordBuffer_Array_last_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( wordBuffer_Array_last_V_address0 ),
    .ce0( wordBuffer_Array_last_V_ce0 ),
    .we0( wordBuffer_Array_last_V_we0 ),
    .d0( wordBuffer_Array_last_V_d0 ),
    .q0( wordBuffer_Array_last_V_q0 )
);



/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_104) begin
        if (ap_sig_bdd_228) begin
            dip_leftToWrite_V <= ap_const_lv2_2;
        end else if ((tmp_fu_279_p2 == ap_const_lv1_0)) begin
            dip_leftToWrite_V <= tmp_8_fu_289_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == dip_wordCount_V_flag_1_phi_fu_227_p4))) begin
        dip_wordCount_V <= dip_wordCount_V_new_1_phi_fu_239_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv2_1 == lengthCheckState_load_load_fu_313_p1))) begin
        filterPacket_V <= tmp_7_fu_343_p2;
        tmp_7_reg_481 <= tmp_7_fu_343_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        filterPacket_V_load_reg_454 <= filterPacket_V;
        tmp_reg_450 <= tmp_fu_279_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == lengthCheckState_flag_2_phi_fu_204_p4))) begin
        lengthCheckState <= lengthCheckState_new_2_phi_fu_216_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        lengthCheckState_load_reg_477 <= lengthCheckState;
        tmp_data_V_6_reg_462 <= lengthCheckIn_V_data_V_dout;
        tmp_keep_V_reg_467 <= lengthCheckIn_V_keep_V_dout;
        tmp_last_V_reg_472 <= lengthCheckIn_V_last_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_2_reg_458 <= tmp_2_nbreadreq_fu_106_p5;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_53 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_97)
begin
    if (ap_sig_bdd_97) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// dip_wordCount_V_flag_1_phi_fu_227_p4 assign process. ///
always @ (tmp_last_V_fu_309_p1 or dip_wordCount_V_flag_phi_fu_171_p8 or ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0 or ap_sig_bdd_270)
begin
    if (ap_sig_bdd_270) begin
        if ((ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            dip_wordCount_V_flag_1_phi_fu_227_p4 = dip_wordCount_V_flag_phi_fu_171_p8;
        end else if (~(ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            dip_wordCount_V_flag_1_phi_fu_227_p4 = ap_const_lv1_1;
        end else begin
            dip_wordCount_V_flag_1_phi_fu_227_p4 = ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0;
        end
    end else begin
        dip_wordCount_V_flag_1_phi_fu_227_p4 = ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0;
    end
end

/// dip_wordCount_V_flag_phi_fu_171_p8 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_fu_279_p2 or tmp_2_nbreadreq_fu_106_p5 or lengthCheckState_load_load_fu_313_p1 or ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & (ap_const_lv2_0 == lengthCheckState_load_load_fu_313_p1))) begin
        dip_wordCount_V_flag_phi_fu_171_p8 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~(ap_const_lv2_2 == lengthCheckState_load_load_fu_313_p1) & ~(ap_const_lv2_1 == lengthCheckState_load_load_fu_313_p1) & ~(ap_const_lv2_0 == lengthCheckState_load_load_fu_313_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & (ap_const_lv2_2 == lengthCheckState_load_load_fu_313_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & (ap_const_lv2_1 == lengthCheckState_load_load_fu_313_p1)))) begin
        dip_wordCount_V_flag_phi_fu_171_p8 = ap_const_lv1_0;
    end else begin
        dip_wordCount_V_flag_phi_fu_171_p8 = ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0;
    end
end

/// dip_wordCount_V_new_1_phi_fu_239_p4 assign process. ///
always @ (tmp_last_V_fu_309_p1 or dip_wordCount_V_new_phi_fu_188_p8 or ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0 or ap_sig_bdd_270)
begin
    if (ap_sig_bdd_270) begin
        if ((ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            dip_wordCount_V_new_1_phi_fu_239_p4 = dip_wordCount_V_new_phi_fu_188_p8;
        end else if (~(ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            dip_wordCount_V_new_1_phi_fu_239_p4 = ap_const_lv2_0;
        end else begin
            dip_wordCount_V_new_1_phi_fu_239_p4 = ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0;
        end
    end else begin
        dip_wordCount_V_new_1_phi_fu_239_p4 = ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0;
    end
end

/// dip_wordCount_V_new_phi_fu_188_p8 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_fu_279_p2 or tmp_2_nbreadreq_fu_106_p5 or lengthCheckState_load_load_fu_313_p1 or tmp_9_fu_362_p2 or ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & (ap_const_lv2_0 == lengthCheckState_load_load_fu_313_p1))) begin
        dip_wordCount_V_new_phi_fu_188_p8 = tmp_9_fu_362_p2;
    end else begin
        dip_wordCount_V_new_phi_fu_188_p8 = ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0;
    end
end

/// ipDataFifo_V_din assign process. ///
always @ (tmp_2141_fu_417_p4 or tmp_1_fu_428_p4 or tmp128_fu_439_p4 or ap_sig_bdd_66 or ap_sig_bdd_79 or ap_sig_bdd_88 or ap_sig_bdd_251)
begin
    if (ap_sig_bdd_251) begin
        if (ap_sig_bdd_88) begin
            ipDataFifo_V_din = tmp128_fu_439_p4;
        end else if (ap_sig_bdd_79) begin
            ipDataFifo_V_din = tmp_1_fu_428_p4;
        end else if (ap_sig_bdd_66) begin
            ipDataFifo_V_din = tmp_2141_fu_417_p4;
        end else begin
            ipDataFifo_V_din = 'bx;
        end
    end else begin
        ipDataFifo_V_din = 'bx;
    end
end

/// ipDataFifo_V_write assign process. ///
always @ (ap_done_reg or tmp_reg_450 or filterPacket_V_load_reg_454 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or tmp_7_reg_481 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((ap_const_lv1_0 == tmp_reg_450) & (ap_const_lv1_0 == filterPacket_V_load_reg_454) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | ((ap_const_lv1_0 == filterPacket_V_load_reg_454) & ~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_lv1_0 == tmp_7_reg_481) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        ipDataFifo_V_write = ap_const_logic_1;
    end else begin
        ipDataFifo_V_write = ap_const_logic_0;
    end
end

/// lengthCheckIn_V_data_V0_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_fu_279_p2 or tmp_2_nbreadreq_fu_106_p5 or ap_sig_bdd_53 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        lengthCheckIn_V_data_V0_update = ap_const_logic_1;
    end else begin
        lengthCheckIn_V_data_V0_update = ap_const_logic_0;
    end
end

/// lengthCheckState_flag_1_phi_fu_138_p8 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_fu_279_p2 or tmp_2_nbreadreq_fu_106_p5 or lengthCheckState_load_load_fu_313_p1 or ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0 or tmp_s_fu_355_p2)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & (ap_const_lv2_1 == lengthCheckState_load_load_fu_313_p1))) begin
        lengthCheckState_flag_1_phi_fu_138_p8 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & (ap_const_lv2_0 == lengthCheckState_load_load_fu_313_p1))) begin
        lengthCheckState_flag_1_phi_fu_138_p8 = tmp_s_fu_355_p2;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~(ap_const_lv2_2 == lengthCheckState_load_load_fu_313_p1) & ~(ap_const_lv2_1 == lengthCheckState_load_load_fu_313_p1) & ~(ap_const_lv2_0 == lengthCheckState_load_load_fu_313_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & (ap_const_lv2_2 == lengthCheckState_load_load_fu_313_p1)))) begin
        lengthCheckState_flag_1_phi_fu_138_p8 = ap_const_lv1_0;
    end else begin
        lengthCheckState_flag_1_phi_fu_138_p8 = ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0;
    end
end

/// lengthCheckState_flag_2_phi_fu_204_p4 assign process. ///
always @ (tmp_last_V_fu_309_p1 or lengthCheckState_flag_1_phi_fu_138_p8 or ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0 or ap_sig_bdd_270)
begin
    if (ap_sig_bdd_270) begin
        if ((ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            lengthCheckState_flag_2_phi_fu_204_p4 = lengthCheckState_flag_1_phi_fu_138_p8;
        end else if (~(ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            lengthCheckState_flag_2_phi_fu_204_p4 = ap_const_lv1_1;
        end else begin
            lengthCheckState_flag_2_phi_fu_204_p4 = ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0;
        end
    end else begin
        lengthCheckState_flag_2_phi_fu_204_p4 = ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0;
    end
end

/// lengthCheckState_new_1_phi_fu_154_p8 assign process. ///
always @ (lengthCheckState_load_load_fu_313_p1 or ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0 or ap_sig_bdd_270)
begin
    if (ap_sig_bdd_270) begin
        if ((ap_const_lv2_1 == lengthCheckState_load_load_fu_313_p1)) begin
            lengthCheckState_new_1_phi_fu_154_p8 = ap_const_lv2_2;
        end else if ((ap_const_lv2_0 == lengthCheckState_load_load_fu_313_p1)) begin
            lengthCheckState_new_1_phi_fu_154_p8 = ap_const_lv2_1;
        end else begin
            lengthCheckState_new_1_phi_fu_154_p8 = ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0;
        end
    end else begin
        lengthCheckState_new_1_phi_fu_154_p8 = ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0;
    end
end

/// lengthCheckState_new_2_phi_fu_216_p4 assign process. ///
always @ (tmp_last_V_fu_309_p1 or lengthCheckState_new_1_phi_fu_154_p8 or ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0 or ap_sig_bdd_270)
begin
    if (ap_sig_bdd_270) begin
        if ((ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            lengthCheckState_new_2_phi_fu_216_p4 = lengthCheckState_new_1_phi_fu_154_p8;
        end else if (~(ap_const_lv1_0 == tmp_last_V_fu_309_p1)) begin
            lengthCheckState_new_2_phi_fu_216_p4 = ap_const_lv2_0;
        end else begin
            lengthCheckState_new_2_phi_fu_216_p4 = ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0;
        end
    end else begin
        lengthCheckState_new_2_phi_fu_216_p4 = ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0;
    end
end

/// wordBuffer_Array_data_V_ce0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)) | ((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        wordBuffer_Array_data_V_ce0 = ap_const_lv1_1;
    end else begin
        wordBuffer_Array_data_V_ce0 = ap_const_logic_0;
    end
end

/// wordBuffer_Array_data_V_d0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_data_V_6_reg_462)
begin
    if (((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91))) begin
        wordBuffer_Array_data_V_d0 = ap_const_lv64_0;
    end else if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)))) begin
        wordBuffer_Array_data_V_d0 = tmp_data_V_6_reg_462;
    end else begin
        wordBuffer_Array_data_V_d0 = 'bx;
    end
end

/// wordBuffer_Array_data_V_we0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)) | ((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        wordBuffer_Array_data_V_we0 = ap_const_lv1_1;
    end else begin
        wordBuffer_Array_data_V_we0 = ap_const_logic_0;
    end
end

/// wordBuffer_Array_keep_V_ce0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)) | ((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        wordBuffer_Array_keep_V_ce0 = ap_const_lv1_1;
    end else begin
        wordBuffer_Array_keep_V_ce0 = ap_const_logic_0;
    end
end

/// wordBuffer_Array_keep_V_d0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_keep_V_reg_467)
begin
    if (((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91))) begin
        wordBuffer_Array_keep_V_d0 = ap_const_lv8_0;
    end else if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)))) begin
        wordBuffer_Array_keep_V_d0 = tmp_keep_V_reg_467;
    end else begin
        wordBuffer_Array_keep_V_d0 = 'bx;
    end
end

/// wordBuffer_Array_keep_V_we0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)) | ((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        wordBuffer_Array_keep_V_we0 = ap_const_lv1_1;
    end else begin
        wordBuffer_Array_keep_V_we0 = ap_const_logic_0;
    end
end

/// wordBuffer_Array_last_V_ce0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)) | ((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        wordBuffer_Array_last_V_ce0 = ap_const_lv1_1;
    end else begin
        wordBuffer_Array_last_V_ce0 = ap_const_logic_0;
    end
end

/// wordBuffer_Array_last_V_d0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1 or tmp_last_V_reg_472)
begin
    if (((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91))) begin
        wordBuffer_Array_last_V_d0 = ap_const_lv1_0;
    end else if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)))) begin
        wordBuffer_Array_last_V_d0 = tmp_last_V_reg_472;
    end else begin
        wordBuffer_Array_last_V_d0 = 'bx;
    end
end

/// wordBuffer_Array_last_V_we0 assign process. ///
always @ (ap_done_reg or tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)) | (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 == ap_const_lv2_0)) | ((ap_const_lv1_0 == tmp_reg_450) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91)))) begin
        wordBuffer_Array_last_V_we0 = ap_const_lv1_1;
    end else begin
        wordBuffer_Array_last_V_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_53 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & ~ap_sig_bdd_53)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_53)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_53 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0 = 'bx;
assign ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0 = 'bx;
assign ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0 = 'bx;
assign ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0 = 'bx;
assign ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0 = 'bx;
assign ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0 = 'bx;
assign ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0 = 'bx;
assign ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0 = 'bx;
assign ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = lengthCheckState_load_reg_477;

/// ap_sig_bdd_104 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_53 or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_104 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_53 | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_228 assign process. ///
always @ (tmp_fu_279_p2 or tmp_2_nbreadreq_fu_106_p5 or tmp_last_V_fu_309_p1)
begin
    ap_sig_bdd_228 = (~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5) & ~(ap_const_lv1_0 == tmp_last_V_fu_309_p1));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_251 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_91 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_251 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_91));
end

/// ap_sig_bdd_270 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_fu_279_p2 or tmp_2_nbreadreq_fu_106_p5)
begin
    ap_sig_bdd_270 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_53 assign process. ///
always @ (ap_start or ap_done_reg or lengthCheckIn_V_data_V0_status or tmp_fu_279_p2 or tmp_2_nbreadreq_fu_106_p5)
begin
    ap_sig_bdd_53 = (((lengthCheckIn_V_data_V0_status == ap_const_logic_0) & ~(tmp_fu_279_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_nbreadreq_fu_106_p5)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_66 assign process. ///
always @ (tmp_reg_450 or filterPacket_V_load_reg_454)
begin
    ap_sig_bdd_66 = ((ap_const_lv1_0 == tmp_reg_450) & (ap_const_lv1_0 == filterPacket_V_load_reg_454));
end

/// ap_sig_bdd_79 assign process. ///
always @ (tmp_reg_450 or filterPacket_V_load_reg_454 or tmp_2_reg_458 or lengthCheckState_load_reg_477)
begin
    ap_sig_bdd_79 = ((ap_const_lv1_0 == filterPacket_V_load_reg_454) & ~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2));
end

/// ap_sig_bdd_88 assign process. ///
always @ (tmp_reg_450 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or tmp_7_reg_481)
begin
    ap_sig_bdd_88 = (~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_lv1_0 == tmp_7_reg_481));
end

/// ap_sig_bdd_91 assign process. ///
always @ (ipDataFifo_V_full_n or tmp_reg_450 or filterPacket_V_load_reg_454 or tmp_2_reg_458 or lengthCheckState_load_reg_477 or tmp_7_reg_481)
begin
    ap_sig_bdd_91 = (((ipDataFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_reg_450) & (ap_const_lv1_0 == filterPacket_V_load_reg_454)) | ((ipDataFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == filterPacket_V_load_reg_454) & ~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_2)) | ((ipDataFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_450) & ~(ap_const_lv1_0 == tmp_2_reg_458) & (lengthCheckState_load_reg_477 == ap_const_lv2_1) & (ap_const_lv1_0 == tmp_7_reg_481)));
end

/// ap_sig_bdd_97 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_97 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign lengthCheckIn_V_data_V0_status = (lengthCheckIn_V_data_V_empty_n & lengthCheckIn_V_keep_V_empty_n & lengthCheckIn_V_last_V_empty_n);
assign lengthCheckIn_V_data_V_read = lengthCheckIn_V_data_V0_update;
assign lengthCheckIn_V_keep_V_read = lengthCheckIn_V_data_V0_update;
assign lengthCheckIn_V_last_V_read = lengthCheckIn_V_data_V0_update;
assign lengthCheckState_load_load_fu_313_p1 = lengthCheckState;
assign p_Result_i_fu_321_p4 = {{lengthCheckIn_V_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign tmp128_fu_439_p4 = {{{wordBuffer_Array_last_V_q0}, {wordBuffer_Array_keep_V_q0}}, {wordBuffer_Array_data_V_q0}};
assign tmp_10_fu_331_p1 = lengthCheckIn_V_data_V_dout[7:0];
assign tmp_1_fu_428_p4 = {{{wordBuffer_Array_last_V_q0}, {wordBuffer_Array_keep_V_q0}}, {wordBuffer_Array_data_V_q0}};
assign tmp_2141_fu_417_p4 = {{{wordBuffer_Array_last_V_q0}, {wordBuffer_Array_keep_V_q0}}, {wordBuffer_Array_data_V_q0}};
assign tmp_2_nbreadreq_fu_106_p5 = (lengthCheckIn_V_data_V_empty_n & lengthCheckIn_V_keep_V_empty_n & lengthCheckIn_V_last_V_empty_n);
assign tmp_7_fu_343_p2 = (tmp_i_fu_335_p3 > ap_const_lv16_8000? 1'b1: 1'b0);
assign tmp_8_fu_289_p2 = ($signed(dip_leftToWrite_V) + $signed(ap_const_lv2_3));
assign tmp_9_fu_362_p2 = (dip_wordCount_V + ap_const_lv2_1);
assign tmp_fu_279_p2 = (dip_leftToWrite_V == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_i_fu_335_p3 = {{tmp_10_fu_331_p1}, {p_Result_i_fu_321_p4}};
assign tmp_last_V_fu_309_p1 = lengthCheckIn_V_last_V_dout;
assign tmp_s_fu_355_p2 = (dip_wordCount_V == ap_const_lv2_1? 1'b1: 1'b0);
assign wordBuffer_Array_data_V_address0 = ap_const_lv1_1;
assign wordBuffer_Array_keep_V_address0 = ap_const_lv1_1;
assign wordBuffer_Array_last_V_address0 = ap_const_lv1_1;


endmodule //ip_handler_length_check

