{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736145555903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736145555903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:39:15 2025 " "Processing started: Mon Jan 06 14:39:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736145555903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736145555903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DWT -c DWT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DWT -c DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736145555903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1736145556219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d2l_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d2l_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D2L_ver2 " "Found entity 1: DWT_1D2L_ver2" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145556256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145556256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d2l_for2d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d2l_for2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D2L_for2D " "Found entity 1: DWT_1D2L_for2D" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145556260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145556260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_2d1l.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_2d1l.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_2D1L " "Found entity 1: DWT_2D1L" {  } { { "../rtl/DWT_2D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_2D1L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145556264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145556264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/mux2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145556265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145556265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d2l.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d2l.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D2L " "Found entity 1: DWT_1D2L" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145556268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145556268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dmux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dmux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux2 " "Found entity 1: dmux2" {  } { { "../rtl/dmux2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/dmux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145556271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145556271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DWT_1D1L.v(26) " "Verilog HDL warning at DWT_1D1L.v(26): extended using \"x\" or \"z\"" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1736145556272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DWT_1D1L.v(27) " "Verilog HDL warning at DWT_1D1L.v(27): extended using \"x\" or \"z\"" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1736145556272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/fpga project/my code/dwt/rtl/dwt_1d1l.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/fpga project/my code/dwt/rtl/dwt_1d1l.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_1D1L " "Found entity 1: DWT_1D1L" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736145556274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxC_sel DWT_1D2L_ver2.v(76) " "Verilog HDL Implicit Net warning at DWT_1D2L_ver2.v(76): created implicit net for \"muxC_sel\"" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxD_sel DWT_1D2L_ver2.v(89) " "Verilog HDL Implicit Net warning at DWT_1D2L_ver2.v(89): created implicit net for \"muxD_sel\"" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxE_sel DWT_1D2L_ver2.v(100) " "Verilog HDL Implicit Net warning at DWT_1D2L_ver2.v(100): created implicit net for \"muxE_sel\"" {  } { { "../rtl/DWT_1D2L_ver2.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_ver2.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxC_sel DWT_1D2L_for2D.v(116) " "Verilog HDL Implicit Net warning at DWT_1D2L_for2D.v(116): created implicit net for \"muxC_sel\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxD_sel DWT_1D2L_for2D.v(129) " "Verilog HDL Implicit Net warning at DWT_1D2L_for2D.v(129): created implicit net for \"muxD_sel\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxE_sel DWT_1D2L_for2D.v(140) " "Verilog HDL Implicit Net warning at DWT_1D2L_for2D.v(140): created implicit net for \"muxE_sel\"" {  } { { "../rtl/DWT_1D2L_for2D.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L_for2D.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxC_sel DWT_1D2L.v(69) " "Verilog HDL Implicit Net warning at DWT_1D2L.v(69): created implicit net for \"muxC_sel\"" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxD_sel DWT_1D2L.v(82) " "Verilog HDL Implicit Net warning at DWT_1D2L.v(82): created implicit net for \"muxD_sel\"" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxE_sel DWT_1D2L.v(93) " "Verilog HDL Implicit Net warning at DWT_1D2L.v(93): created implicit net for \"muxE_sel\"" {  } { { "../rtl/DWT_1D2L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D2L.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DWT_1D1L " "Elaborating entity \"DWT_1D1L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1736145556301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DWT_1D1L.v(76) " "Verilog HDL assignment warning at DWT_1D1L.v(76): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736145556302 "|DWT_1D1L"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "odd\[1\] " "Converted tri-state buffer \"odd\[1\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "odd\[2\] " "Converted tri-state buffer \"odd\[2\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "odd\[3\] " "Converted tri-state buffer \"odd\[3\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "odd\[4\] " "Converted tri-state buffer \"odd\[4\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "odd\[5\] " "Converted tri-state buffer \"odd\[5\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "odd\[6\] " "Converted tri-state buffer \"odd\[6\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "odd\[7\] " "Converted tri-state buffer \"odd\[7\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[0\] " "Converted tri-state buffer \"even\[0\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[1\] " "Converted tri-state buffer \"even\[1\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[2\] " "Converted tri-state buffer \"even\[2\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[3\] " "Converted tri-state buffer \"even\[3\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[4\] " "Converted tri-state buffer \"even\[4\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[5\] " "Converted tri-state buffer \"even\[5\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[6\] " "Converted tri-state buffer \"even\[6\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "even\[7\] " "Converted tri-state buffer \"even\[7\]\" feeding internal logic into a wire" {  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1736145556452 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1736145556452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1736145556714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1736145556806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/FPGA project/My code/DWT/quartus_prj/output_files/DWT.map.smsg " "Generated suppressed messages file C:/Users/user/FPGA project/My code/DWT/quartus_prj/output_files/DWT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1736145556851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1736145556942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736145556942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1736145556987 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1736145556987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1736145556987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1736145556987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736145557011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:39:17 2025 " "Processing ended: Mon Jan 06 14:39:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736145557011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736145557011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736145557011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736145557011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736145558006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736145558007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:39:17 2025 " "Processing started: Mon Jan 06 14:39:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736145558007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736145558007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DWT -c DWT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DWT -c DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736145558007 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736145558104 ""}
{ "Info" "0" "" "Project  = DWT" {  } {  } 0 0 "Project  = DWT" 0 0 "Fitter" 0 0 1736145558104 ""}
{ "Info" "0" "" "Revision = DWT" {  } {  } 0 0 "Revision = DWT" 0 0 "Fitter" 0 0 1736145558104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1736145558153 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DWT EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"DWT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736145558166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736145558200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736145558200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736145558200 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736145558263 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736145558443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736145558443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1736145558443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736145558443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736145558445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736145558445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736145558445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736145558445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1736145558445 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736145558445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736145558446 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[0\] " "Pin high_o\[0\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[0] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[1\] " "Pin high_o\[1\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[1] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[2\] " "Pin high_o\[2\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[2] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[3\] " "Pin high_o\[3\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[3] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[4\] " "Pin high_o\[4\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[4] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[5\] " "Pin high_o\[5\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[5] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[6\] " "Pin high_o\[6\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[6] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "high_o\[7\] " "Pin high_o\[7\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { high_o[7] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { high_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[0\] " "Pin low_o\[0\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[0] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[1\] " "Pin low_o\[1\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[1] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[2\] " "Pin low_o\[2\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[2] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[3\] " "Pin low_o\[3\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[3] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[4\] " "Pin low_o\[4\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[4] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[5\] " "Pin low_o\[5\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[5] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[6\] " "Pin low_o\[6\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[6] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_o\[7\] " "Pin low_o\[7\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { low_o[7] } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { low_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_rst " "Pin sys_rst not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { sys_rst } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 4 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 3 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1736145558726 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1736145558726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DWT.sdc " "Synopsys Design Constraints File file not found: 'DWT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736145558884 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736145558885 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736145558886 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1736145558886 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736145558887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1736145558897 ""}  } { { "../rtl/DWT_1D1L.v" "" { Text "C:/Users/user/FPGA project/My code/DWT/rtl/DWT_1D1L.v" 3 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736145558897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736145559105 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736145559106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736145559106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736145559106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736145559107 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736145559107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736145559107 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736145559107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736145559118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1736145559119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736145559119 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 1 16 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 1 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1736145559120 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1736145559120 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1736145559120 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1736145559120 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1736145559120 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1736145559120 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736145559130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736145559547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736145559605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736145559614 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736145560006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736145560008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736145560250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/user/FPGA project/My code/DWT/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1736145560520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736145560520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736145560794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1736145560796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736145560796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1736145560801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736145560844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736145560961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736145561006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736145561132 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736145561400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/FPGA project/My code/DWT/quartus_prj/output_files/DWT.fit.smsg " "Generated suppressed messages file C:/Users/user/FPGA project/My code/DWT/quartus_prj/output_files/DWT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736145561750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5295 " "Peak virtual memory: 5295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736145562029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:39:22 2025 " "Processing ended: Mon Jan 06 14:39:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736145562029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736145562029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736145562029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736145562029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736145562877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736145562877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:39:22 2025 " "Processing started: Mon Jan 06 14:39:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736145562877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736145562877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DWT -c DWT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DWT -c DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736145562877 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736145563394 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736145563412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736145563629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:39:23 2025 " "Processing ended: Mon Jan 06 14:39:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736145563629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736145563629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736145563629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736145563629 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736145564237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736145564653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736145564654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:39:24 2025 " "Processing started: Mon Jan 06 14:39:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736145564654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736145564654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DWT -c DWT " "Command: quartus_sta DWT -c DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736145564654 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1736145564752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1736145564886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1736145564886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1736145564921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1736145564921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DWT.sdc " "Synopsys Design Constraints File file not found: 'DWT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1736145565101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1736145565101 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565102 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565102 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1736145565169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565170 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1736145565171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1736145565181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1736145565194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1736145565194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.100 " "Worst-case setup slack is -3.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.100       -85.446 sys_clk  " "   -3.100       -85.446 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.502 " "Worst-case hold slack is 0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 sys_clk  " "    0.502         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736145565206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736145565209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -99.655 sys_clk  " "   -3.000       -99.655 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565213 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1736145565250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1736145565265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1736145565453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1736145565513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1736145565513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.741 " "Worst-case setup slack is -2.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741       -74.253 sys_clk  " "   -2.741       -74.253 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.471 " "Worst-case hold slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 sys_clk  " "    0.471         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736145565525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736145565531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -99.655 sys_clk  " "   -3.000       -99.655 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565534 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1736145565578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1736145565734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1736145565734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.722 " "Worst-case setup slack is -0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722        -8.701 sys_clk  " "   -0.722        -8.701 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 sys_clk  " "    0.194         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736145565749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1736145565753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -72.261 sys_clk  " "   -3.000       -72.261 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1736145565756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1736145565756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1736145566082 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1736145566082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736145566152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:39:26 2025 " "Processing ended: Mon Jan 06 14:39:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736145566152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736145566152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736145566152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736145566152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736145567033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736145567034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 14:39:26 2025 " "Processing started: Mon Jan 06 14:39:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736145567034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736145567034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DWT -c DWT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DWT -c DWT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736145567034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_8_1200mv_85c_slow.vo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT_8_1200mv_85c_slow.vo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_8_1200mv_0c_slow.vo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT_8_1200mv_0c_slow.vo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_min_1200mv_0c_fast.vo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT_min_1200mv_0c_fast.vo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT.vo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT.vo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_8_1200mv_85c_v_slow.sdo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_8_1200mv_0c_v_slow.sdo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_min_1200mv_0c_v_fast.sdo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_v.sdo C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/ simulation " "Generated file DWT_v.sdo in folder \"C:/Users/user/FPGA project/My code/DWT/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1736145567518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736145567567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 14:39:27 2025 " "Processing ended: Mon Jan 06 14:39:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736145567567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736145567567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736145567567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736145567567 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736145568198 ""}
