Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Aug 14 11:06:04 2025
| Host         : jakub-B365-HD3 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_axi_stream_v1_0_timing_summary_routed.rpt -pb counter_axi_stream_v1_0_timing_summary_routed.pb -rpx counter_axi_stream_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_axi_stream_v1_0
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: m00_axis_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   52          inf        0.000                      0                   52           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 3.112ns (51.972%)  route 2.876ns (48.028%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/C
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/Q
                         net (fo=1, routed)           2.876     3.332    m00_axis_tvalid_OBUF
    T14                  OBUF (Prop_obuf_I_O)         2.656     5.988 r  m00_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     5.988    m00_axis_tvalid
    T14                                                               r  m00_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.115ns (52.960%)  route 2.767ns (47.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/C
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/Q
                         net (fo=1, routed)           2.767     3.223    m00_axis_tlast_OBUF
    T15                  OBUF (Prop_obuf_I_O)         2.659     5.882 r  m00_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     5.882    m00_axis_tlast
    T15                                                               r  m00_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 3.075ns (63.018%)  route 1.805ns (36.982%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/Q
                         net (fo=1, routed)           1.805     2.261    m00_axis_tdata_OBUF[3]
    W19                  OBUF (Prop_obuf_I_O)         2.619     4.880 r  m00_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.880    m00_axis_tdata[3]
    W19                                                               r  m00_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.770ns  (logic 3.099ns (64.982%)  route 1.670ns (35.018%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[2]/Q
                         net (fo=1, routed)           1.670     2.126    m00_axis_tdata_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         2.643     4.770 r  m00_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.770    m00_axis_tdata[2]
    N17                                                               r  m00_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m00_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 3.055ns (64.557%)  route 1.677ns (35.444%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/C
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/Q
                         net (fo=1, routed)           1.677     2.133    m00_axis_tdata_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         2.599     4.732 r  m00_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.732    m00_axis_tdata[0]
    P15                                                               r  m00_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.616ns  (logic 3.091ns (66.954%)  route 1.526ns (33.046%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_axi_stream_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/Q
                         net (fo=1, routed)           1.526     1.982    m00_axis_tdata_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.635     4.616 r  m00_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.616    m00_axis_tdata[1]
    P18                                                               r  m00_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_aresetn
                            (input port)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 1.074ns (31.644%)  route 2.320ns (68.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  m00_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_aresetn
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  m00_axis_aresetn_IBUF_inst/O
                         net (fo=4, routed)           1.211     2.161    counter_axi_stream_v1_0_M00_AXIS_inst/m00_axis_aresetn_IBUF
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.285 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=15, routed)          1.109     3.393    counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_aresetn
                            (input port)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 1.074ns (31.644%)  route 2.320ns (68.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  m00_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_aresetn
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  m00_axis_aresetn_IBUF_inst/O
                         net (fo=4, routed)           1.211     2.161    counter_axi_stream_v1_0_M00_AXIS_inst/m00_axis_aresetn_IBUF
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.285 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=15, routed)          1.109     3.393    counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_aresetn
                            (input port)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 1.074ns (31.644%)  route 2.320ns (68.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  m00_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_aresetn
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  m00_axis_aresetn_IBUF_inst/O
                         net (fo=4, routed)           1.211     2.161    counter_axi_stream_v1_0_M00_AXIS_inst/m00_axis_aresetn_IBUF
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.285 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=15, routed)          1.109     3.393    counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_aresetn
                            (input port)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 1.074ns (31.644%)  route 2.320ns (68.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  m00_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_aresetn
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 f  m00_axis_aresetn_IBUF_inst/O
                         net (fo=4, routed)           1.211     2.161    counter_axi_stream_v1_0_M00_AXIS_inst/m00_axis_aresetn_IBUF
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.285 r  counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=15, routed)          1.109     3.393    counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.226ns (65.085%)  route 0.121ns (34.915%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[3]/C
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[3]/Q
                         net (fo=3, routed)           0.121     0.249    counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[3]
    SLICE_X40Y2          LUT5 (Prop_lut5_I3_O)        0.098     0.347 r  counter_axi_stream_v1_0_M00_AXIS_inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.347    counter_axi_stream_v1_0_M00_AXIS_inst/p_0_in[4]
    SLICE_X40Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.690%)  route 0.147ns (41.310%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/C
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]/Q
                         net (fo=4, routed)           0.147     0.311    counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer_reg[2]
    SLICE_X41Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.356 r  counter_axi_stream_v1_0_M00_AXIS_inst/tx_done_i_1/O
                         net (fo=1, routed)           0.000     0.356    counter_axi_stream_v1_0_M00_AXIS_inst/tx_done_i_1_n_0
    SLICE_X41Y3          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.043     0.369 r  counter_axi_stream_v1_0_M00_AXIS_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    counter_axi_stream_v1_0_M00_AXIS_inst/p_0_in[3]
    SLICE_X40Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  counter_axi_stream_v1_0_M00_AXIS_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    counter_axi_stream_v1_0_M00_AXIS_inst/count[2]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/Q
                         net (fo=7, routed)           0.192     0.333    counter_axi_stream_v1_0_M00_AXIS_inst/mst_exec_state[0]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.042     0.375 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[1]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/Q
                         net (fo=7, routed)           0.192     0.333    counter_axi_stream_v1_0_M00_AXIS_inst/mst_exec_state[0]
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.045     0.378 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[0]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.196     0.337    counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.042     0.379 r  counter_axi_stream_v1_0_M00_AXIS_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    counter_axi_stream_v1_0_M00_AXIS_inst/p_0_in[1]
    SLICE_X40Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.196     0.337    counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  counter_axi_stream_v1_0_M00_AXIS_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    counter_axi_stream_v1_0_M00_AXIS_inst/p_0_in[0]
    SLICE_X40Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.227ns (51.344%)  route 0.215ns (48.656%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/C
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/Q
                         net (fo=7, routed)           0.099     0.227    counter_axi_stream_v1_0_M00_AXIS_inst/mst_exec_state[1]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.099     0.326 r  counter_axi_stream_v1_0_M00_AXIS_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.116     0.442    counter_axi_stream_v1_0_M00_AXIS_inst/count
    SLICE_X40Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.227ns (51.344%)  route 0.215ns (48.656%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE                         0.000     0.000 r  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/C
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter_axi_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/Q
                         net (fo=7, routed)           0.099     0.227    counter_axi_stream_v1_0_M00_AXIS_inst/mst_exec_state[1]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.099     0.326 r  counter_axi_stream_v1_0_M00_AXIS_inst/count[4]_i_1/O
                         net (fo=5, routed)           0.116     0.442    counter_axi_stream_v1_0_M00_AXIS_inst/count
    SLICE_X40Y2          FDRE                                         r  counter_axi_stream_v1_0_M00_AXIS_inst/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------





